<stg><name>toplevel</name>


<trans_list>

<trans id="937" from="1" to="2">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="2" to="3">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="3" to="7">
<condition id="658">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="3" to="4">
<condition id="662">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="4" to="5">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="5" to="6">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="6" to="2">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="7" to="8">
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="8" to="8">
<condition id="602">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="8" to="9">
<condition id="604">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="9" to="9">
<condition id="606">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="9" to="10">
<condition id="607">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="10" to="11">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="11" to="12">
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="12" to="13">
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="13" to="14">
<condition id="616">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="13" to="32">
<condition id="617">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="14" to="15">
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="15" to="16">
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="16" to="17">
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="17" to="18">
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="18" to="19">
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="19" to="20">
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="20" to="21">
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="21" to="22">
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="22" to="27">
<condition id="628">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="22" to="23">
<condition id="629">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="23" to="24">
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="24" to="27">
<condition id="633">
<or_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="24" to="25">
<condition id="634">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="25" to="26">
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="26" to="27">
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="27" to="31">
<condition id="641">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="27" to="28">
<condition id="642">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="28" to="29">
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="29" to="30">
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="30" to="22">
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="31" to="13">
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="32" to="33">
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="33" to="34">
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str21, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %i = phi i5 [ 0, %0 ], [ %i_1, %._crit_edge1212 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond1 = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_1 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %initial_length_V_load = phi i32 [ 0, %0 ], [ %initial_length_V_load1, %._crit_edge1212 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %5, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str22)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="32">
<![CDATA[
:5  %tmp_6 = trunc i32 %tmp_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp = icmp eq i8 %tmp_10, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp, label %._crit_edge, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V_3 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %phitmp1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_13 = trunc i32 %t_V_3 to i2

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %newIndex = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_3, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %newIndex1 = zext i30 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %msg_V_0_addr = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="msg_V_0_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %msg_V_1_addr = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="msg_V_1_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %msg_V_2_addr = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="msg_V_2_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %msg_V_3_addr = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="msg_V_3_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  switch i2 %tmp_13, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="2"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch2:0  store i8 %phitmp1, i8* %msg_V_2_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="2"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch1:0  store i8 %phitmp1, i8* %msg_V_1_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch0:0  store i8 %phitmp1, i8* %msg_V_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="!2"/>
<literal name="tmp_13" val="!1"/>
<literal name="tmp_13" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch3:0  store i8 %phitmp1, i8* %msg_V_3_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
<literal name="tmp_13" val="!2"/>
<literal name="tmp_13" val="!1"/>
<literal name="tmp_13" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470:0  %tmp_4 = add i32 %t_V_3, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470:1  store i32 %tmp_4, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470:2  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %icmp1 = icmp eq i8 %tmp_20, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:1  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1210:1  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1210:2  %icmp2 = icmp eq i8 %tmp_41, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %initial_length_V_load4 = phi i32 [ %tmp_4, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit470 ], [ %initial_length_V_load, %2 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load4"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp1, label %._crit_edge1210, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:0  %t_V = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:2  %tmp_21 = trunc i32 %t_V to i2

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:3  %newIndex4 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="30">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:4  %newIndex5 = zext i30 %newIndex4 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:5  %msg_V_0_addr_2 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="msg_V_0_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:6  %msg_V_1_addr_2 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="msg_V_1_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:7  %msg_V_2_addr_2 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="msg_V_2_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:8  %msg_V_3_addr_2 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="msg_V_3_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64:9  switch i2 %tmp_21, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch6:0  store i8 %phitmp2, i8* %msg_V_2_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="2"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch5:0  store i8 %phitmp2, i8* %msg_V_1_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch4:0  store i8 %phitmp2, i8* %msg_V_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="!2"/>
<literal name="tmp_21" val="!1"/>
<literal name="tmp_21" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch7:0  store i8 %phitmp2, i8* %msg_V_3_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
<literal name="tmp_21" val="!2"/>
<literal name="tmp_21" val="!1"/>
<literal name="tmp_21" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478:0  %tmp_s = add i32 %t_V, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478:1  store i32 %tmp_s, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478:2  br label %._crit_edge1210

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1210:0  %initial_length_V_load3 = phi i32 [ %tmp_s, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit64478 ], [ %initial_length_V_load4, %._crit_edge ]

]]></node>
<StgValue><ssdm name="initial_length_V_load3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1210:3  br i1 %icmp2, label %._crit_edge1211, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V_4 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_42 = trunc i32 %t_V_4 to i2

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %newIndex11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_4, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="64" op_0_bw="30">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %newIndex12 = zext i30 %newIndex11 to i64

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %msg_V_0_addr_6 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="msg_V_0_addr_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %msg_V_1_addr_6 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="msg_V_1_addr_6"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %msg_V_2_addr_6 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="msg_V_2_addr_6"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %msg_V_3_addr_6 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="msg_V_3_addr_6"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  switch i2 %tmp_42, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="2"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch10:0  store i8 %phitmp, i8* %msg_V_2_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="2"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch9:0  store i8 %phitmp, i8* %msg_V_1_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch8:0  store i8 %phitmp, i8* %msg_V_0_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="!2"/>
<literal name="tmp_42" val="!1"/>
<literal name="tmp_42" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch11:0  store i8 %phitmp, i8* %msg_V_3_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
<literal name="tmp_42" val="!2"/>
<literal name="tmp_42" val="!1"/>
<literal name="tmp_42" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486:0  %tmp_12 = add i32 %t_V_4, 1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486:1  store i32 %tmp_12, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486:2  br label %._crit_edge1211

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1211:0  %initial_length_V_load2 = phi i32 [ %tmp_12, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit486 ], [ %initial_length_V_load3, %._crit_edge1210 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1211:1  %tmp_14 = icmp eq i8 %tmp_6, 0

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1211:2  br i1 %tmp_14, label %._crit_edge1212, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:0  %t_V_5 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_43 = trunc i32 %t_V_5 to i2

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex15 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_5, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex16 = zext i30 %newIndex15 to i64

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %msg_V_0_addr_9 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="msg_V_0_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %msg_V_1_addr_9 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="msg_V_1_addr_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %msg_V_2_addr_9 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="msg_V_2_addr_9"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %msg_V_3_addr_9 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="msg_V_3_addr_9"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:8  switch i2 %tmp_43, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="2"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch14:0  store i8 %tmp_6, i8* %msg_V_2_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="361">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="2"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch13:0  store i8 %tmp_6, i8* %msg_V_1_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch12:0  store i8 %tmp_6, i8* %msg_V_0_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="!2"/>
<literal name="tmp_43" val="!1"/>
<literal name="tmp_43" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch15:0  store i8 %tmp_6, i8* %msg_V_3_addr_9, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_43" val="!2"/>
<literal name="tmp_43" val="!1"/>
<literal name="tmp_43" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_16 = add i32 %t_V_5, 1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_16, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1212

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1212:0  %initial_length_V_load1 = phi i32 [ %tmp_16, %4 ], [ %initial_length_V_load2, %._crit_edge1211 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge1212:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str22, i32 %tmp_2)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1212:2  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 1732584193, i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 -271733879, i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 -1732584194, i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 271733878, i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_1 = add i32 1, %initial_length_V_load

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="6" op_0_bw="32">
<![CDATA[
:5  %tmp = trunc i32 %tmp_1 to i6

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_9 = sub i6 -8, %tmp

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="6">
<![CDATA[
:7  %tmp_3 = zext i6 %tmp_9 to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %op2 = add i32 %tmp_3, %tmp_1

]]></node>
<StgValue><ssdm name="op2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge_in = phi i32 [ %initial_length_V_load, %5 ], [ %t_V_1, %7 ]

]]></node>
<StgValue><ssdm name="storemerge_in"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %t_V_1 = add i32 1, %storemerge_in

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="6" op_0_bw="32">
<![CDATA[
:2  %tmp_11 = trunc i32 %storemerge_in to i6

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond2 = icmp eq i6 %tmp_11, -9

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %8, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 300, i32 300, i32 300, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp_7)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %op2, i32* @new_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="2" op_0_bw="32">
<![CDATA[
:1  %tmp_19 = trunc i32 %initial_length_V_load to i2

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %initial_length_V_load, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="64" op_0_bw="30">
<![CDATA[
:3  %newIndex3 = zext i30 %newIndex2 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %msg_V_0_addr_1 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="msg_V_0_addr_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %msg_V_1_addr_1 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="msg_V_1_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %msg_V_2_addr_1 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="msg_V_2_addr_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %msg_V_3_addr_1 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="msg_V_3_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:8  switch i2 %tmp_19, label %branch19 [
    i2 0, label %branch16
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch18:0  store i8 -128, i8* %msg_V_2_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="2"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch17:0  store i8 -128, i8* %msg_V_1_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="385">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch16:0  store i8 -128, i8* %msg_V_0_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="!2"/>
<literal name="tmp_19" val="!1"/>
<literal name="tmp_19" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch19:0  store i8 -128, i8* %msg_V_3_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_19" val="!2"/>
<literal name="tmp_19" val="!1"/>
<literal name="tmp_19" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge1200_in = phi i32 [ %initial_length_V_load, %9 ], [ %t_V_2, %12 ]

]]></node>
<StgValue><ssdm name="storemerge1200_in"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %t_V_2 = add i32 %storemerge1200_in, 1

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_8 = icmp ult i32 %t_V_2, %op2

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_8, label %11, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str24)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 448, i32 448, i32 448, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="2" op_0_bw="32">
<![CDATA[
:3  %tmp_24 = trunc i32 %storemerge1200_in to i2

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %newIndex6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %t_V_2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="30">
<![CDATA[
:5  %newIndex7 = zext i30 %newIndex6 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %msg_V_1_addr_3 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="msg_V_1_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %msg_V_2_addr_3 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="msg_V_2_addr_3"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %msg_V_3_addr_3 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="msg_V_3_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %msg_V_0_addr_3 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="msg_V_0_addr_3"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:10  switch i2 %tmp_24, label %branch23 [
    i2 0, label %branch20
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="2"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch22:0  store i8 0, i8* %msg_V_3_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="2"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch21:0  store i8 0, i8* %msg_V_2_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="401">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch20:0  store i8 0, i8* %msg_V_1_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="!2"/>
<literal name="tmp_24" val="!1"/>
<literal name="tmp_24" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch23:0  store i8 0, i8* %msg_V_0_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_24" val="!2"/>
<literal name="tmp_24" val="!1"/>
<literal name="tmp_24" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str24, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="10" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:0  %tmp_38 = trunc i32 %op2 to i10

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="5" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:1  %tmp_39 = trunc i32 %initial_length_V_load to i5

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:2  %p_043_0_i1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)

]]></node>
<StgValue><ssdm name="p_043_0_i1"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:3  %tmp_40 = trunc i32 %op2 to i2

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:4  %newIndex8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %op2, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="30">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:5  %newIndex9 = zext i30 %newIndex8 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:6  %msg_V_0_addr_4 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="msg_V_0_addr_4"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:7  %msg_V_1_addr_4 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="msg_V_1_addr_4"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:8  %msg_V_2_addr_4 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="msg_V_2_addr_4"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:9  %msg_V_3_addr_4 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="msg_V_3_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:10  switch i2 %tmp_40, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch26:0  store i8 %p_043_0_i1, i8* %msg_V_2_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch25:0  store i8 %p_043_0_i1, i8* %msg_V_1_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch24:0  store i8 %p_043_0_i1, i8* %msg_V_0_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch27:0  store i8 %p_043_0_i1, i8* %msg_V_3_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:0  %phitmp_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 5, i32 12)

]]></node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:1  %p_sum1 = add i10 %tmp_38, 1

]]></node>
<StgValue><ssdm name="p_sum1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:2  %newIndex10 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum1, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:3  %newIndex10_cast = zext i8 %newIndex10 to i64

]]></node>
<StgValue><ssdm name="newIndex10_cast"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:4  %msg_V_1_addr_5 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex10_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_5"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:5  %msg_V_2_addr_5 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex10_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_5"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:6  %msg_V_3_addr_5 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex10_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_5"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:7  %msg_V_0_addr_5 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex10_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_5"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515:8  switch i2 %tmp_40, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch30:0  store i8 %phitmp_i, i8* %msg_V_3_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch29:0  store i8 %phitmp_i, i8* %msg_V_2_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch28:0  store i8 %phitmp_i, i8* %msg_V_1_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch31:0  store i8 %phitmp_i, i8* %msg_V_0_addr_5, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:0  %phitmp59_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 13, i32 20)

]]></node>
<StgValue><ssdm name="phitmp59_i"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:1  %p_sum2 = add i10 %tmp_38, 2

]]></node>
<StgValue><ssdm name="p_sum2"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:2  %newIndex13 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum2, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:3  %newIndex13_cast = zext i8 %newIndex13 to i64

]]></node>
<StgValue><ssdm name="newIndex13_cast"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:4  %msg_V_2_addr_7 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex13_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_7"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:5  %msg_V_3_addr_7 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex13_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_7"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:6  %msg_V_0_addr_7 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex13_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_7"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:7  %msg_V_1_addr_7 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex13_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_7"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522:8  switch i2 %tmp_40, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="264" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch34:0  store i8 %phitmp59_i, i8* %msg_V_0_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch33:0  store i8 %phitmp59_i, i8* %msg_V_3_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch32:0  store i8 %phitmp59_i, i8* %msg_V_2_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch35:0  store i8 %phitmp59_i, i8* %msg_V_1_addr_7, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:0  %phitmp60_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 21, i32 28)

]]></node>
<StgValue><ssdm name="phitmp60_i"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:1  %p_sum3 = add i10 %tmp_38, 3

]]></node>
<StgValue><ssdm name="p_sum3"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:2  %newIndex14 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum3, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:3  %newIndex14_cast = zext i8 %newIndex14 to i64

]]></node>
<StgValue><ssdm name="newIndex14_cast"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:4  %msg_V_3_addr_8 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex14_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_8"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:5  %msg_V_0_addr_8 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex14_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_8"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:6  %msg_V_1_addr_8 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex14_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_8"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:7  %msg_V_2_addr_8 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex14_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_8"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529:8  switch i2 %tmp_40, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch38:0  store i8 %phitmp60_i, i8* %msg_V_1_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch37:0  store i8 %phitmp60_i, i8* %msg_V_0_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch36:0  store i8 %phitmp60_i, i8* %msg_V_3_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch39:0  store i8 %phitmp60_i, i8* %msg_V_2_addr_8, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:0  %p_sum = add i10 %tmp_38, 4

]]></node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:1  %tmp_15 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %initial_length_V_load, i32 29, i32 31)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="8" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:2  %p_043_0_i = zext i3 %tmp_15 to i8

]]></node>
<StgValue><ssdm name="p_043_0_i"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:3  %newIndex17 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:4  %newIndex17_cast = zext i8 %newIndex17 to i64

]]></node>
<StgValue><ssdm name="newIndex17_cast"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:5  %msg_V_0_addr_10 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex17_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_10"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:6  %msg_V_1_addr_10 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex17_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_10"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:7  %msg_V_2_addr_10 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex17_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_10"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:8  %msg_V_3_addr_10 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex17_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_10"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536:9  switch i2 %tmp_40, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="299" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch42:0  store i8 %p_043_0_i, i8* %msg_V_2_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch41:0  store i8 %p_043_0_i, i8* %msg_V_1_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch40:0  store i8 %p_043_0_i, i8* %msg_V_0_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch43:0  store i8 %p_043_0_i, i8* %msg_V_3_addr_10, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:0  %p_sum4 = add i10 %tmp_38, 5

]]></node>
<StgValue><ssdm name="p_sum4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:1  %newIndex18 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum4, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:2  %newIndex18_cast = zext i8 %newIndex18 to i64

]]></node>
<StgValue><ssdm name="newIndex18_cast"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:3  %msg_V_1_addr_11 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex18_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_11"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:4  %msg_V_2_addr_11 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex18_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_11"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:5  %msg_V_3_addr_11 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex18_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_11"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:6  %msg_V_0_addr_11 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex18_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_11"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543:7  switch i2 %tmp_40, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch46:0  store i8 0, i8* %msg_V_3_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch45:0  store i8 0, i8* %msg_V_2_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch44:0  store i8 0, i8* %msg_V_1_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch47:0  store i8 0, i8* %msg_V_0_addr_11, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:0  %p_sum5 = add i10 %tmp_38, 6

]]></node>
<StgValue><ssdm name="p_sum5"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:1  %newIndex19 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum5, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:2  %newIndex19_cast = zext i8 %newIndex19 to i64

]]></node>
<StgValue><ssdm name="newIndex19_cast"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:3  %msg_V_2_addr_12 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex19_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_12"/></StgValue>
</operation>

<operation id="327" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:4  %msg_V_3_addr_12 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex19_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_12"/></StgValue>
</operation>

<operation id="328" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:5  %msg_V_0_addr_12 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex19_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_12"/></StgValue>
</operation>

<operation id="329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:6  %msg_V_1_addr_12 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex19_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_12"/></StgValue>
</operation>

<operation id="330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550:7  switch i2 %tmp_40, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="331" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch50:0  store i8 0, i8* %msg_V_0_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch49:0  store i8 0, i8* %msg_V_3_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch48:0  store i8 0, i8* %msg_V_2_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch51:0  store i8 0, i8* %msg_V_1_addr_12, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:0  %p_sum6 = add i10 %tmp_38, 7

]]></node>
<StgValue><ssdm name="p_sum6"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:1  %newIndex20 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %p_sum6, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="64" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:2  %newIndex20_cast = zext i8 %newIndex20 to i64

]]></node>
<StgValue><ssdm name="newIndex20_cast"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:3  %msg_V_3_addr_13 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex20_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_13"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:4  %msg_V_0_addr_13 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex20_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_13"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="415" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:5  %msg_V_1_addr_13 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex20_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_13"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:6  %msg_V_2_addr_13 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex20_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_13"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557:7  switch i2 %tmp_40, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch54:0  store i8 0, i8* %msg_V_1_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_40" val="2"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch53:0  store i8 0, i8* %msg_V_0_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch52:0  store i8 0, i8* %msg_V_3_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_40" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
branch55:0  store i8 0, i8* %msg_V_2_addr_13, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_40" val="!2"/>
<literal name="tmp_40" val="!1"/>
<literal name="tmp_40" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564:0  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %lhs_V_4 = phi i32 [ 271733878, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564 ], [ %tmp_36, %40 ]

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %lhs_V_3 = phi i32 [ -1732584194, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564 ], [ %tmp_35, %40 ]

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %lhs_V_2 = phi i32 [ -271733879, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564 ], [ %tmp_34, %40 ]

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %lhs_V_1 = phi i32 [ 1732584193, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564 ], [ %tmp_33, %40 ]

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %offset_V_load = phi i32 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48515522529536543550557564 ], [ %tmp_37, %40 ]

]]></node>
<StgValue><ssdm name="offset_V_load"/></StgValue>
</operation>

<operation id="361" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_17 = icmp ult i32 %offset_V_load, %op2

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_17, label %14, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %newIndex21 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %offset_V_load, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="64" op_0_bw="30">
<![CDATA[
:4  %newIndex22 = zext i30 %newIndex21 to i64

]]></node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %msg_V_0_addr_14 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex22

]]></node>
<StgValue><ssdm name="msg_V_0_addr_14"/></StgValue>
</operation>

<operation id="366" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="8" op_0_bw="7">
<![CDATA[
:6  %msg_V_0_load = load i8* %msg_V_0_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_0_load"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %newIndex23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %offset_V_load, i32 2, i32 9)

]]></node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="64" op_0_bw="8">
<![CDATA[
:8  %newIndex23_cast = zext i8 %newIndex23 to i64

]]></node>
<StgValue><ssdm name="newIndex23_cast"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %msg_V_1_addr_14 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex23_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_14"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="8" op_0_bw="7">
<![CDATA[
:10  %msg_V_1_load = load i8* %msg_V_1_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_1_load"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %msg_V_2_addr_14 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex23_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_14"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="7">
<![CDATA[
:12  %msg_V_2_load = load i8* %msg_V_2_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_2_load"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %msg_V_3_addr_14 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex23_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_14"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="7">
<![CDATA[
:14  %msg_V_3_load = load i8* %msg_V_3_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_3_load"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %newIndex24 = or i8 %newIndex23, 1

]]></node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="8">
<![CDATA[
:18  %newIndex24_cast = zext i8 %newIndex24 to i64

]]></node>
<StgValue><ssdm name="newIndex24_cast"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %msg_V_0_addr_15 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex24_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_15"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="8" op_0_bw="7">
<![CDATA[
:20  %msg_V_0_load_1 = load i8* %msg_V_0_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_1"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %msg_V_1_addr_15 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex24_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_15"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="7">
<![CDATA[
:22  %msg_V_1_load_1 = load i8* %msg_V_1_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_1"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %msg_V_2_addr_15 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex24_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_15"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="8" op_0_bw="7">
<![CDATA[
:24  %msg_V_2_load_1 = load i8* %msg_V_2_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_1"/></StgValue>
</operation>

<operation id="383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %msg_V_3_addr_15 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex24_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_15"/></StgValue>
</operation>

<operation id="384" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="8" op_0_bw="7">
<![CDATA[
:26  %msg_V_3_load_1 = load i8* %msg_V_3_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_1"/></StgValue>
</operation>

<operation id="385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %offset_V_load, i32* @offset_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_44 = trunc i32 %lhs_V_1 to i8

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_44, i8 %p_1, i8 %p_2, i8 %p_3)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="391" st_id="13" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="392" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="447" bw="8" op_0_bw="7">
<![CDATA[
:6  %msg_V_0_load = load i8* %msg_V_0_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_0_load"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="8" op_0_bw="7">
<![CDATA[
:10  %msg_V_1_load = load i8* %msg_V_1_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_1_load"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="8" op_0_bw="7">
<![CDATA[
:12  %msg_V_2_load = load i8* %msg_V_2_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_2_load"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="8" op_0_bw="7">
<![CDATA[
:14  %msg_V_3_load = load i8* %msg_V_3_addr_14, align 16

]]></node>
<StgValue><ssdm name="msg_V_3_load"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:15  %r_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load, i8 %msg_V_2_load, i8 %msg_V_1_load, i8 %msg_V_0_load)

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  store i32 %r_V_6, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="461" bw="8" op_0_bw="7">
<![CDATA[
:20  %msg_V_0_load_1 = load i8* %msg_V_0_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_1"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="463" bw="8" op_0_bw="7">
<![CDATA[
:22  %msg_V_1_load_1 = load i8* %msg_V_1_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_1"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="8" op_0_bw="7">
<![CDATA[
:24  %msg_V_2_load_1 = load i8* %msg_V_2_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_1"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="467" bw="8" op_0_bw="7">
<![CDATA[
:26  %msg_V_3_load_1 = load i8* %msg_V_3_addr_15, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_1"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:27  %r_V_6_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_1, i8 %msg_V_2_load_1, i8 %msg_V_1_load_1, i8 %msg_V_0_load_1)

]]></node>
<StgValue><ssdm name="r_V_6_1"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  store i32 %r_V_6_1, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %newIndex25 = or i8 %newIndex23, 2

]]></node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="471" bw="64" op_0_bw="8">
<![CDATA[
:30  %newIndex25_cast = zext i8 %newIndex25 to i64

]]></node>
<StgValue><ssdm name="newIndex25_cast"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %msg_V_0_addr_16 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex25_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_16"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="8" op_0_bw="7">
<![CDATA[
:32  %msg_V_0_load_2 = load i8* %msg_V_0_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_2"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="474" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %msg_V_1_addr_16 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex25_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_16"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="8" op_0_bw="7">
<![CDATA[
:34  %msg_V_1_load_2 = load i8* %msg_V_1_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_2"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="476" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %msg_V_2_addr_16 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex25_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_16"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="7">
<![CDATA[
:36  %msg_V_2_load_2 = load i8* %msg_V_2_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_2"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %msg_V_3_addr_16 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex25_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_16"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="8" op_0_bw="7">
<![CDATA[
:38  %msg_V_3_load_2 = load i8* %msg_V_3_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_2"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %newIndex26 = or i8 %newIndex23, 3

]]></node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="483" bw="64" op_0_bw="8">
<![CDATA[
:42  %newIndex26_cast = zext i8 %newIndex26 to i64

]]></node>
<StgValue><ssdm name="newIndex26_cast"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %msg_V_0_addr_17 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex26_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_17"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="8" op_0_bw="7">
<![CDATA[
:44  %msg_V_0_load_3 = load i8* %msg_V_0_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_3"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %msg_V_1_addr_17 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex26_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_17"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="7">
<![CDATA[
:46  %msg_V_1_load_3 = load i8* %msg_V_1_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_3"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="488" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %msg_V_2_addr_17 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex26_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_17"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="8" op_0_bw="7">
<![CDATA[
:48  %msg_V_2_load_3 = load i8* %msg_V_2_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_3"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %msg_V_3_addr_17 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex26_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_17"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="8" op_0_bw="7">
<![CDATA[
:50  %msg_V_3_load_3 = load i8* %msg_V_3_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="424" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="8" op_0_bw="7">
<![CDATA[
:32  %msg_V_0_load_2 = load i8* %msg_V_0_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_2"/></StgValue>
</operation>

<operation id="425" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="475" bw="8" op_0_bw="7">
<![CDATA[
:34  %msg_V_1_load_2 = load i8* %msg_V_1_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_2"/></StgValue>
</operation>

<operation id="426" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="8" op_0_bw="7">
<![CDATA[
:36  %msg_V_2_load_2 = load i8* %msg_V_2_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_2"/></StgValue>
</operation>

<operation id="427" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="479" bw="8" op_0_bw="7">
<![CDATA[
:38  %msg_V_3_load_2 = load i8* %msg_V_3_addr_16, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_2"/></StgValue>
</operation>

<operation id="428" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="480" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:39  %r_V_6_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_2, i8 %msg_V_2_load_2, i8 %msg_V_1_load_2, i8 %msg_V_0_load_2)

]]></node>
<StgValue><ssdm name="r_V_6_2"/></StgValue>
</operation>

<operation id="429" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  store i32 %r_V_6_2, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 2), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="485" bw="8" op_0_bw="7">
<![CDATA[
:44  %msg_V_0_load_3 = load i8* %msg_V_0_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_3"/></StgValue>
</operation>

<operation id="431" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="8" op_0_bw="7">
<![CDATA[
:46  %msg_V_1_load_3 = load i8* %msg_V_1_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_3"/></StgValue>
</operation>

<operation id="432" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="489" bw="8" op_0_bw="7">
<![CDATA[
:48  %msg_V_2_load_3 = load i8* %msg_V_2_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_3"/></StgValue>
</operation>

<operation id="433" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="8" op_0_bw="7">
<![CDATA[
:50  %msg_V_3_load_3 = load i8* %msg_V_3_addr_17, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_3"/></StgValue>
</operation>

<operation id="434" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:51  %r_V_6_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_3, i8 %msg_V_2_load_3, i8 %msg_V_1_load_3, i8 %msg_V_0_load_3)

]]></node>
<StgValue><ssdm name="r_V_6_3"/></StgValue>
</operation>

<operation id="435" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  store i32 %r_V_6_3, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 3), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %newIndex27 = or i8 %newIndex23, 4

]]></node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="437" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="495" bw="64" op_0_bw="8">
<![CDATA[
:54  %newIndex27_cast = zext i8 %newIndex27 to i64

]]></node>
<StgValue><ssdm name="newIndex27_cast"/></StgValue>
</operation>

<operation id="438" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="496" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %msg_V_0_addr_18 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex27_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_18"/></StgValue>
</operation>

<operation id="439" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="7">
<![CDATA[
:56  %msg_V_0_load_4 = load i8* %msg_V_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_0_load_4"/></StgValue>
</operation>

<operation id="440" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="498" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %msg_V_1_addr_18 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex27_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_18"/></StgValue>
</operation>

<operation id="441" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="7">
<![CDATA[
:58  %msg_V_1_load_4 = load i8* %msg_V_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_1_load_4"/></StgValue>
</operation>

<operation id="442" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="500" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %msg_V_2_addr_18 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex27_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_18"/></StgValue>
</operation>

<operation id="443" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="7">
<![CDATA[
:60  %msg_V_2_load_4 = load i8* %msg_V_2_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_2_load_4"/></StgValue>
</operation>

<operation id="444" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="502" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %msg_V_3_addr_18 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex27_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_18"/></StgValue>
</operation>

<operation id="445" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="7">
<![CDATA[
:62  %msg_V_3_load_4 = load i8* %msg_V_3_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_3_load_4"/></StgValue>
</operation>

<operation id="446" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:65  %newIndex28 = or i8 %newIndex23, 5

]]></node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="447" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="8">
<![CDATA[
:66  %newIndex28_cast = zext i8 %newIndex28 to i64

]]></node>
<StgValue><ssdm name="newIndex28_cast"/></StgValue>
</operation>

<operation id="448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %msg_V_0_addr_19 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex28_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_19"/></StgValue>
</operation>

<operation id="449" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="7">
<![CDATA[
:68  %msg_V_0_load_5 = load i8* %msg_V_0_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_5"/></StgValue>
</operation>

<operation id="450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="510" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %msg_V_1_addr_19 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex28_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_19"/></StgValue>
</operation>

<operation id="451" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="7">
<![CDATA[
:70  %msg_V_1_load_5 = load i8* %msg_V_1_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_5"/></StgValue>
</operation>

<operation id="452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %msg_V_2_addr_19 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex28_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_19"/></StgValue>
</operation>

<operation id="453" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="7">
<![CDATA[
:72  %msg_V_2_load_5 = load i8* %msg_V_2_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_5"/></StgValue>
</operation>

<operation id="454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %msg_V_3_addr_19 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex28_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_19"/></StgValue>
</operation>

<operation id="455" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="7">
<![CDATA[
:74  %msg_V_3_load_5 = load i8* %msg_V_3_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="456" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="497" bw="8" op_0_bw="7">
<![CDATA[
:56  %msg_V_0_load_4 = load i8* %msg_V_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_0_load_4"/></StgValue>
</operation>

<operation id="457" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="499" bw="8" op_0_bw="7">
<![CDATA[
:58  %msg_V_1_load_4 = load i8* %msg_V_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_1_load_4"/></StgValue>
</operation>

<operation id="458" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="501" bw="8" op_0_bw="7">
<![CDATA[
:60  %msg_V_2_load_4 = load i8* %msg_V_2_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_2_load_4"/></StgValue>
</operation>

<operation id="459" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="503" bw="8" op_0_bw="7">
<![CDATA[
:62  %msg_V_3_load_4 = load i8* %msg_V_3_addr_18, align 4

]]></node>
<StgValue><ssdm name="msg_V_3_load_4"/></StgValue>
</operation>

<operation id="460" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="504" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:63  %r_V_6_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_4, i8 %msg_V_2_load_4, i8 %msg_V_1_load_4, i8 %msg_V_0_load_4)

]]></node>
<StgValue><ssdm name="r_V_6_4"/></StgValue>
</operation>

<operation id="461" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  store i32 %r_V_6_4, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 4), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="8" op_0_bw="7">
<![CDATA[
:68  %msg_V_0_load_5 = load i8* %msg_V_0_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_5"/></StgValue>
</operation>

<operation id="463" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="511" bw="8" op_0_bw="7">
<![CDATA[
:70  %msg_V_1_load_5 = load i8* %msg_V_1_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_5"/></StgValue>
</operation>

<operation id="464" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="8" op_0_bw="7">
<![CDATA[
:72  %msg_V_2_load_5 = load i8* %msg_V_2_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_5"/></StgValue>
</operation>

<operation id="465" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="8" op_0_bw="7">
<![CDATA[
:74  %msg_V_3_load_5 = load i8* %msg_V_3_addr_19, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_5"/></StgValue>
</operation>

<operation id="466" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:75  %r_V_6_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_5, i8 %msg_V_2_load_5, i8 %msg_V_1_load_5, i8 %msg_V_0_load_5)

]]></node>
<StgValue><ssdm name="r_V_6_5"/></StgValue>
</operation>

<operation id="467" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  store i32 %r_V_6_5, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 5), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:77  %newIndex29 = or i8 %newIndex23, 6

]]></node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="469" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="64" op_0_bw="8">
<![CDATA[
:78  %newIndex29_cast = zext i8 %newIndex29 to i64

]]></node>
<StgValue><ssdm name="newIndex29_cast"/></StgValue>
</operation>

<operation id="470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %msg_V_0_addr_20 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex29_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_20"/></StgValue>
</operation>

<operation id="471" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="7">
<![CDATA[
:80  %msg_V_0_load_6 = load i8* %msg_V_0_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_6"/></StgValue>
</operation>

<operation id="472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %msg_V_1_addr_20 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex29_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_20"/></StgValue>
</operation>

<operation id="473" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="8" op_0_bw="7">
<![CDATA[
:82  %msg_V_1_load_6 = load i8* %msg_V_1_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_6"/></StgValue>
</operation>

<operation id="474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %msg_V_2_addr_20 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex29_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_20"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="7">
<![CDATA[
:84  %msg_V_2_load_6 = load i8* %msg_V_2_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_6"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %msg_V_3_addr_20 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex29_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_20"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="7">
<![CDATA[
:86  %msg_V_3_load_6 = load i8* %msg_V_3_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_6"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:89  %newIndex30 = or i8 %newIndex23, 7

]]></node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="64" op_0_bw="8">
<![CDATA[
:90  %newIndex30_cast = zext i8 %newIndex30 to i64

]]></node>
<StgValue><ssdm name="newIndex30_cast"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %msg_V_0_addr_21 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex30_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_21"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="7">
<![CDATA[
:92  %msg_V_0_load_7 = load i8* %msg_V_0_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_7"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %msg_V_1_addr_21 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex30_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_21"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="7">
<![CDATA[
:94  %msg_V_1_load_7 = load i8* %msg_V_1_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_7"/></StgValue>
</operation>

<operation id="484" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %msg_V_2_addr_21 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex30_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_21"/></StgValue>
</operation>

<operation id="485" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="7">
<![CDATA[
:96  %msg_V_2_load_7 = load i8* %msg_V_2_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_7"/></StgValue>
</operation>

<operation id="486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %msg_V_3_addr_21 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex30_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_21"/></StgValue>
</operation>

<operation id="487" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="7">
<![CDATA[
:98  %msg_V_3_load_7 = load i8* %msg_V_3_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="488" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="8" op_0_bw="7">
<![CDATA[
:80  %msg_V_0_load_6 = load i8* %msg_V_0_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_6"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="8" op_0_bw="7">
<![CDATA[
:82  %msg_V_1_load_6 = load i8* %msg_V_1_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_6"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="8" op_0_bw="7">
<![CDATA[
:84  %msg_V_2_load_6 = load i8* %msg_V_2_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_6"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="8" op_0_bw="7">
<![CDATA[
:86  %msg_V_3_load_6 = load i8* %msg_V_3_addr_20, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_6"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:87  %r_V_6_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_6, i8 %msg_V_2_load_6, i8 %msg_V_1_load_6, i8 %msg_V_0_load_6)

]]></node>
<StgValue><ssdm name="r_V_6_6"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  store i32 %r_V_6_6, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 6), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="8" op_0_bw="7">
<![CDATA[
:92  %msg_V_0_load_7 = load i8* %msg_V_0_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_7"/></StgValue>
</operation>

<operation id="495" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="8" op_0_bw="7">
<![CDATA[
:94  %msg_V_1_load_7 = load i8* %msg_V_1_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_7"/></StgValue>
</operation>

<operation id="496" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="8" op_0_bw="7">
<![CDATA[
:96  %msg_V_2_load_7 = load i8* %msg_V_2_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_7"/></StgValue>
</operation>

<operation id="497" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="8" op_0_bw="7">
<![CDATA[
:98  %msg_V_3_load_7 = load i8* %msg_V_3_addr_21, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_7"/></StgValue>
</operation>

<operation id="498" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:99  %r_V_6_7 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_7, i8 %msg_V_2_load_7, i8 %msg_V_1_load_7, i8 %msg_V_0_load_7)

]]></node>
<StgValue><ssdm name="r_V_6_7"/></StgValue>
</operation>

<operation id="499" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100  store i32 %r_V_6_7, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 7), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:101  %newIndex31 = or i8 %newIndex23, 8

]]></node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="64" op_0_bw="8">
<![CDATA[
:102  %newIndex31_cast = zext i8 %newIndex31 to i64

]]></node>
<StgValue><ssdm name="newIndex31_cast"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %msg_V_0_addr_22 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex31_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_22"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="7">
<![CDATA[
:104  %msg_V_0_load_8 = load i8* %msg_V_0_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_0_load_8"/></StgValue>
</operation>

<operation id="504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %msg_V_1_addr_22 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex31_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_22"/></StgValue>
</operation>

<operation id="505" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="7">
<![CDATA[
:106  %msg_V_1_load_8 = load i8* %msg_V_1_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_1_load_8"/></StgValue>
</operation>

<operation id="506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %msg_V_2_addr_22 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex31_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_22"/></StgValue>
</operation>

<operation id="507" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="7">
<![CDATA[
:108  %msg_V_2_load_8 = load i8* %msg_V_2_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_2_load_8"/></StgValue>
</operation>

<operation id="508" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %msg_V_3_addr_22 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex31_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_22"/></StgValue>
</operation>

<operation id="509" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="7">
<![CDATA[
:110  %msg_V_3_load_8 = load i8* %msg_V_3_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_3_load_8"/></StgValue>
</operation>

<operation id="510" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:113  %newIndex32 = or i8 %newIndex23, 9

]]></node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="64" op_0_bw="8">
<![CDATA[
:114  %newIndex32_cast = zext i8 %newIndex32 to i64

]]></node>
<StgValue><ssdm name="newIndex32_cast"/></StgValue>
</operation>

<operation id="512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %msg_V_0_addr_23 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex32_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_23"/></StgValue>
</operation>

<operation id="513" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="7">
<![CDATA[
:116  %msg_V_0_load_9 = load i8* %msg_V_0_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_9"/></StgValue>
</operation>

<operation id="514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %msg_V_1_addr_23 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex32_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_23"/></StgValue>
</operation>

<operation id="515" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="8" op_0_bw="7">
<![CDATA[
:118  %msg_V_1_load_9 = load i8* %msg_V_1_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_9"/></StgValue>
</operation>

<operation id="516" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %msg_V_2_addr_23 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex32_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_23"/></StgValue>
</operation>

<operation id="517" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="8" op_0_bw="7">
<![CDATA[
:120  %msg_V_2_load_9 = load i8* %msg_V_2_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_9"/></StgValue>
</operation>

<operation id="518" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %msg_V_3_addr_23 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex32_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_23"/></StgValue>
</operation>

<operation id="519" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="7">
<![CDATA[
:122  %msg_V_3_load_9 = load i8* %msg_V_3_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="520" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="8" op_0_bw="7">
<![CDATA[
:104  %msg_V_0_load_8 = load i8* %msg_V_0_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_0_load_8"/></StgValue>
</operation>

<operation id="521" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="8" op_0_bw="7">
<![CDATA[
:106  %msg_V_1_load_8 = load i8* %msg_V_1_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_1_load_8"/></StgValue>
</operation>

<operation id="522" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="8" op_0_bw="7">
<![CDATA[
:108  %msg_V_2_load_8 = load i8* %msg_V_2_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_2_load_8"/></StgValue>
</operation>

<operation id="523" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="8" op_0_bw="7">
<![CDATA[
:110  %msg_V_3_load_8 = load i8* %msg_V_3_addr_22, align 8

]]></node>
<StgValue><ssdm name="msg_V_3_load_8"/></StgValue>
</operation>

<operation id="524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:111  %r_V_6_8 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_8, i8 %msg_V_2_load_8, i8 %msg_V_1_load_8, i8 %msg_V_0_load_8)

]]></node>
<StgValue><ssdm name="r_V_6_8"/></StgValue>
</operation>

<operation id="525" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  store i32 %r_V_6_8, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 8), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="8" op_0_bw="7">
<![CDATA[
:116  %msg_V_0_load_9 = load i8* %msg_V_0_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_9"/></StgValue>
</operation>

<operation id="527" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="8" op_0_bw="7">
<![CDATA[
:118  %msg_V_1_load_9 = load i8* %msg_V_1_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_9"/></StgValue>
</operation>

<operation id="528" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="8" op_0_bw="7">
<![CDATA[
:120  %msg_V_2_load_9 = load i8* %msg_V_2_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_9"/></StgValue>
</operation>

<operation id="529" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="8" op_0_bw="7">
<![CDATA[
:122  %msg_V_3_load_9 = load i8* %msg_V_3_addr_23, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_9"/></StgValue>
</operation>

<operation id="530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:123  %r_V_6_9 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_9, i8 %msg_V_2_load_9, i8 %msg_V_1_load_9, i8 %msg_V_0_load_9)

]]></node>
<StgValue><ssdm name="r_V_6_9"/></StgValue>
</operation>

<operation id="531" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124  store i32 %r_V_6_9, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 9), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:125  %newIndex33 = or i8 %newIndex23, 10

]]></node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="64" op_0_bw="8">
<![CDATA[
:126  %newIndex33_cast = zext i8 %newIndex33 to i64

]]></node>
<StgValue><ssdm name="newIndex33_cast"/></StgValue>
</operation>

<operation id="534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %msg_V_0_addr_24 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex33_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_24"/></StgValue>
</operation>

<operation id="535" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="8" op_0_bw="7">
<![CDATA[
:128  %msg_V_0_load_10 = load i8* %msg_V_0_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_10"/></StgValue>
</operation>

<operation id="536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %msg_V_1_addr_24 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex33_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_24"/></StgValue>
</operation>

<operation id="537" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="8" op_0_bw="7">
<![CDATA[
:130  %msg_V_1_load_10 = load i8* %msg_V_1_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_10"/></StgValue>
</operation>

<operation id="538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %msg_V_2_addr_24 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex33_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_24"/></StgValue>
</operation>

<operation id="539" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="8" op_0_bw="7">
<![CDATA[
:132  %msg_V_2_load_10 = load i8* %msg_V_2_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_10"/></StgValue>
</operation>

<operation id="540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %msg_V_3_addr_24 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex33_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_24"/></StgValue>
</operation>

<operation id="541" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="8" op_0_bw="7">
<![CDATA[
:134  %msg_V_3_load_10 = load i8* %msg_V_3_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_10"/></StgValue>
</operation>

<operation id="542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:137  %newIndex34 = or i8 %newIndex23, 11

]]></node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="64" op_0_bw="8">
<![CDATA[
:138  %newIndex34_cast = zext i8 %newIndex34 to i64

]]></node>
<StgValue><ssdm name="newIndex34_cast"/></StgValue>
</operation>

<operation id="544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %msg_V_0_addr_25 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex34_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_25"/></StgValue>
</operation>

<operation id="545" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="8" op_0_bw="7">
<![CDATA[
:140  %msg_V_0_load_11 = load i8* %msg_V_0_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_11"/></StgValue>
</operation>

<operation id="546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %msg_V_1_addr_25 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex34_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_25"/></StgValue>
</operation>

<operation id="547" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="7">
<![CDATA[
:142  %msg_V_1_load_11 = load i8* %msg_V_1_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_11"/></StgValue>
</operation>

<operation id="548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %msg_V_2_addr_25 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex34_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_25"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="7">
<![CDATA[
:144  %msg_V_2_load_11 = load i8* %msg_V_2_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_11"/></StgValue>
</operation>

<operation id="550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %msg_V_3_addr_25 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex34_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_25"/></StgValue>
</operation>

<operation id="551" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="7">
<![CDATA[
:146  %msg_V_3_load_11 = load i8* %msg_V_3_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="552" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="8" op_0_bw="7">
<![CDATA[
:128  %msg_V_0_load_10 = load i8* %msg_V_0_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_10"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="8" op_0_bw="7">
<![CDATA[
:130  %msg_V_1_load_10 = load i8* %msg_V_1_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_10"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="8" op_0_bw="7">
<![CDATA[
:132  %msg_V_2_load_10 = load i8* %msg_V_2_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_10"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="8" op_0_bw="7">
<![CDATA[
:134  %msg_V_3_load_10 = load i8* %msg_V_3_addr_24, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_10"/></StgValue>
</operation>

<operation id="556" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:135  %r_V_6_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_10, i8 %msg_V_2_load_10, i8 %msg_V_1_load_10, i8 %msg_V_0_load_10)

]]></node>
<StgValue><ssdm name="r_V_6_s"/></StgValue>
</operation>

<operation id="557" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136  store i32 %r_V_6_s, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 10), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="8" op_0_bw="7">
<![CDATA[
:140  %msg_V_0_load_11 = load i8* %msg_V_0_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_11"/></StgValue>
</operation>

<operation id="559" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="8" op_0_bw="7">
<![CDATA[
:142  %msg_V_1_load_11 = load i8* %msg_V_1_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_11"/></StgValue>
</operation>

<operation id="560" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="8" op_0_bw="7">
<![CDATA[
:144  %msg_V_2_load_11 = load i8* %msg_V_2_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_11"/></StgValue>
</operation>

<operation id="561" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="8" op_0_bw="7">
<![CDATA[
:146  %msg_V_3_load_11 = load i8* %msg_V_3_addr_25, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_11"/></StgValue>
</operation>

<operation id="562" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:147  %r_V_6_10 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_11, i8 %msg_V_2_load_11, i8 %msg_V_1_load_11, i8 %msg_V_0_load_11)

]]></node>
<StgValue><ssdm name="r_V_6_10"/></StgValue>
</operation>

<operation id="563" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:148  store i32 %r_V_6_10, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 11), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149  %newIndex35 = or i8 %newIndex23, 12

]]></node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="565" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="8">
<![CDATA[
:150  %newIndex35_cast = zext i8 %newIndex35 to i64

]]></node>
<StgValue><ssdm name="newIndex35_cast"/></StgValue>
</operation>

<operation id="566" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %msg_V_0_addr_26 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex35_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_26"/></StgValue>
</operation>

<operation id="567" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="7">
<![CDATA[
:152  %msg_V_0_load_12 = load i8* %msg_V_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_0_load_12"/></StgValue>
</operation>

<operation id="568" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %msg_V_1_addr_26 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex35_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_26"/></StgValue>
</operation>

<operation id="569" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="7">
<![CDATA[
:154  %msg_V_1_load_12 = load i8* %msg_V_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_1_load_12"/></StgValue>
</operation>

<operation id="570" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %msg_V_2_addr_26 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex35_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_26"/></StgValue>
</operation>

<operation id="571" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="8" op_0_bw="7">
<![CDATA[
:156  %msg_V_2_load_12 = load i8* %msg_V_2_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_2_load_12"/></StgValue>
</operation>

<operation id="572" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %msg_V_3_addr_26 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex35_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_26"/></StgValue>
</operation>

<operation id="573" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="7">
<![CDATA[
:158  %msg_V_3_load_12 = load i8* %msg_V_3_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_3_load_12"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:161  %newIndex36 = or i8 %newIndex23, 13

]]></node>
<StgValue><ssdm name="newIndex36"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="64" op_0_bw="8">
<![CDATA[
:162  %newIndex36_cast = zext i8 %newIndex36 to i64

]]></node>
<StgValue><ssdm name="newIndex36_cast"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %msg_V_0_addr_27 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex36_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_27"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="8" op_0_bw="7">
<![CDATA[
:164  %msg_V_0_load_13 = load i8* %msg_V_0_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_13"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %msg_V_1_addr_27 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex36_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_27"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="8" op_0_bw="7">
<![CDATA[
:166  %msg_V_1_load_13 = load i8* %msg_V_1_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_13"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %msg_V_2_addr_27 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex36_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_27"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="8" op_0_bw="7">
<![CDATA[
:168  %msg_V_2_load_13 = load i8* %msg_V_2_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_13"/></StgValue>
</operation>

<operation id="582" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %msg_V_3_addr_27 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex36_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_27"/></StgValue>
</operation>

<operation id="583" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="8" op_0_bw="7">
<![CDATA[
:170  %msg_V_3_load_13 = load i8* %msg_V_3_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="584" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="8" op_0_bw="7">
<![CDATA[
:152  %msg_V_0_load_12 = load i8* %msg_V_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_0_load_12"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="8" op_0_bw="7">
<![CDATA[
:154  %msg_V_1_load_12 = load i8* %msg_V_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_1_load_12"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="8" op_0_bw="7">
<![CDATA[
:156  %msg_V_2_load_12 = load i8* %msg_V_2_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_2_load_12"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="8" op_0_bw="7">
<![CDATA[
:158  %msg_V_3_load_12 = load i8* %msg_V_3_addr_26, align 4

]]></node>
<StgValue><ssdm name="msg_V_3_load_12"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:159  %r_V_6_11 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_12, i8 %msg_V_2_load_12, i8 %msg_V_1_load_12, i8 %msg_V_0_load_12)

]]></node>
<StgValue><ssdm name="r_V_6_11"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:160  store i32 %r_V_6_11, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 12), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="8" op_0_bw="7">
<![CDATA[
:164  %msg_V_0_load_13 = load i8* %msg_V_0_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_13"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="8" op_0_bw="7">
<![CDATA[
:166  %msg_V_1_load_13 = load i8* %msg_V_1_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_13"/></StgValue>
</operation>

<operation id="592" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="8" op_0_bw="7">
<![CDATA[
:168  %msg_V_2_load_13 = load i8* %msg_V_2_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_13"/></StgValue>
</operation>

<operation id="593" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="8" op_0_bw="7">
<![CDATA[
:170  %msg_V_3_load_13 = load i8* %msg_V_3_addr_27, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_13"/></StgValue>
</operation>

<operation id="594" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:171  %r_V_6_12 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_13, i8 %msg_V_2_load_13, i8 %msg_V_1_load_13, i8 %msg_V_0_load_13)

]]></node>
<StgValue><ssdm name="r_V_6_12"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  store i32 %r_V_6_12, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 13), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:173  %newIndex37 = or i8 %newIndex23, 14

]]></node>
<StgValue><ssdm name="newIndex37"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="64" op_0_bw="8">
<![CDATA[
:174  %newIndex37_cast = zext i8 %newIndex37 to i64

]]></node>
<StgValue><ssdm name="newIndex37_cast"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %msg_V_0_addr_28 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex37_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_28"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="7">
<![CDATA[
:176  %msg_V_0_load_14 = load i8* %msg_V_0_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_14"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %msg_V_1_addr_28 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex37_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_28"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="7">
<![CDATA[
:178  %msg_V_1_load_14 = load i8* %msg_V_1_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_14"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %msg_V_2_addr_28 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex37_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_28"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="7">
<![CDATA[
:180  %msg_V_2_load_14 = load i8* %msg_V_2_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_14"/></StgValue>
</operation>

<operation id="604" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %msg_V_3_addr_28 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex37_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_28"/></StgValue>
</operation>

<operation id="605" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="7">
<![CDATA[
:182  %msg_V_3_load_14 = load i8* %msg_V_3_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_14"/></StgValue>
</operation>

<operation id="606" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:185  %newIndex38 = or i8 %newIndex23, 15

]]></node>
<StgValue><ssdm name="newIndex38"/></StgValue>
</operation>

<operation id="607" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="64" op_0_bw="8">
<![CDATA[
:186  %newIndex38_cast = zext i8 %newIndex38 to i64

]]></node>
<StgValue><ssdm name="newIndex38_cast"/></StgValue>
</operation>

<operation id="608" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %msg_V_0_addr_29 = getelementptr [80 x i8]* @msg_V_0, i64 0, i64 %newIndex38_cast

]]></node>
<StgValue><ssdm name="msg_V_0_addr_29"/></StgValue>
</operation>

<operation id="609" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="8" op_0_bw="7">
<![CDATA[
:188  %msg_V_0_load_15 = load i8* %msg_V_0_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_15"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %msg_V_1_addr_29 = getelementptr [80 x i8]* @msg_V_1, i64 0, i64 %newIndex38_cast

]]></node>
<StgValue><ssdm name="msg_V_1_addr_29"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="8" op_0_bw="7">
<![CDATA[
:190  %msg_V_1_load_15 = load i8* %msg_V_1_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_15"/></StgValue>
</operation>

<operation id="612" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %msg_V_2_addr_29 = getelementptr [80 x i8]* @msg_V_2, i64 0, i64 %newIndex38_cast

]]></node>
<StgValue><ssdm name="msg_V_2_addr_29"/></StgValue>
</operation>

<operation id="613" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="8" op_0_bw="7">
<![CDATA[
:192  %msg_V_2_load_15 = load i8* %msg_V_2_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_15"/></StgValue>
</operation>

<operation id="614" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %msg_V_3_addr_29 = getelementptr [80 x i8]* @msg_V_3, i64 0, i64 %newIndex38_cast

]]></node>
<StgValue><ssdm name="msg_V_3_addr_29"/></StgValue>
</operation>

<operation id="615" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="8" op_0_bw="7">
<![CDATA[
:194  %msg_V_3_load_15 = load i8* %msg_V_3_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_15"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="616" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="441" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str25) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str25)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="8" op_0_bw="7">
<![CDATA[
:176  %msg_V_0_load_14 = load i8* %msg_V_0_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_0_load_14"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="8" op_0_bw="7">
<![CDATA[
:178  %msg_V_1_load_14 = load i8* %msg_V_1_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_1_load_14"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="8" op_0_bw="7">
<![CDATA[
:180  %msg_V_2_load_14 = load i8* %msg_V_2_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_2_load_14"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="8" op_0_bw="7">
<![CDATA[
:182  %msg_V_3_load_14 = load i8* %msg_V_3_addr_28, align 2

]]></node>
<StgValue><ssdm name="msg_V_3_load_14"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:183  %r_V_6_13 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_14, i8 %msg_V_2_load_14, i8 %msg_V_1_load_14, i8 %msg_V_0_load_14)

]]></node>
<StgValue><ssdm name="r_V_6_13"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  store i32 %r_V_6_13, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 14), align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="8" op_0_bw="7">
<![CDATA[
:188  %msg_V_0_load_15 = load i8* %msg_V_0_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_0_load_15"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="8" op_0_bw="7">
<![CDATA[
:190  %msg_V_1_load_15 = load i8* %msg_V_1_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_1_load_15"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="8" op_0_bw="7">
<![CDATA[
:192  %msg_V_2_load_15 = load i8* %msg_V_2_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_2_load_15"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="8" op_0_bw="7">
<![CDATA[
:194  %msg_V_3_load_15 = load i8* %msg_V_3_addr_29, align 1

]]></node>
<StgValue><ssdm name="msg_V_3_load_15"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:195  %r_V_6_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %msg_V_3_load_15, i8 %msg_V_2_load_15, i8 %msg_V_1_load_15, i8 %msg_V_0_load_15)

]]></node>
<StgValue><ssdm name="r_V_6_14"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196  store i32 %r_V_6_14, i32* getelementptr inbounds ([16 x i32]* @w_V, i64 0, i64 15), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="32" op_0_bw="32">
<![CDATA[
:197  %h0_V_load = load i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name="h0_V_load"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:198  store i32 %h0_V_load, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="32" op_0_bw="32">
<![CDATA[
:199  %h1_V_load = load i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name="h1_V_load"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:200  store i32 %h1_V_load, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="32" op_0_bw="32">
<![CDATA[
:201  %h2_V_load = load i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name="h2_V_load"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202  store i32 %h2_V_load, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="32">
<![CDATA[
:203  %h3_V_load = load i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name="h3_V_load"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204  store i32 %h3_V_load, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="0">
<![CDATA[
:205  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="640" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %t_V_7 = phi i8 [ 0, %14 ], [ %i_V_1_2, %left_rotate.exit.2 ]

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 22, i64 22, i64 22)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %exitcond = icmp eq i8 %t_V_7, 64

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %40, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str27) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_48 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %t_V_7, i32 4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp3 = icmp eq i4 %tmp_48, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp3, label %16, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_50 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %t_V_7, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp4 = icmp eq i3 %tmp_50, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp4, label %19, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_23 = icmp ult i8 %t_V_7, 48

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_23, label %21, label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="32" op_0_bw="32">
<![CDATA[
:0  %d_V_load_4 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_4"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_op_assign_2 = xor i32 %d_V_load_4, -1

]]></node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="32" op_0_bw="32">
<![CDATA[
:2  %b_V_load_4 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_4"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_7 = or i32 %b_V_load_4, %i_op_assign_2

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="32" op_0_bw="32">
<![CDATA[
:4  %c_V_load_4 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_4"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_1 = xor i32 %c_V_load_4, %r_V_7

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %r_V_1, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="11" op_0_bw="8">
<![CDATA[
:7  %tmp_104_cast = zext i8 %t_V_7 to i11

]]></node>
<StgValue><ssdm name="tmp_104_cast"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:8  %p_shl1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %t_V_7, i3 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:9  %tmp_27 = sub i11 %p_shl1, %tmp_104_cast

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="32" op_0_bw="32">
<![CDATA[
:0  %b_V_load_3 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_3"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="32" op_0_bw="32">
<![CDATA[
:1  %c_V_load_3 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_3"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="32" op_0_bw="32">
<![CDATA[
:2  %d_V_load_3 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_3"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp5 = xor i32 %b_V_load_3, %d_V_load_3

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %r_V_8 = xor i32 %tmp5, %c_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %r_V_8, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_53 = shl i8 %t_V_7, 2

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="684" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %tmp_25 = sub i8 %tmp_53, %t_V_7

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_26 = add i8 5, %tmp_25

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="11" op_0_bw="8">
<![CDATA[
:9  %tmp_103_cast = zext i8 %tmp_26 to i11

]]></node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="32" op_0_bw="32">
<![CDATA[
:0  %d_V_load_2 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_2"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="32">
<![CDATA[
:1  %b_V_load_2 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_2"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_3 = and i32 %b_V_load_2, %d_V_load_2

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_op_assign_1 = xor i32 %d_V_load_2, -1

]]></node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="32">
<![CDATA[
:4  %c_V_load_2 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_2"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_4 = and i32 %c_V_load_2, %i_op_assign_1

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_5 = or i32 %r_V_4, %r_V_3

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %r_V_5, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="6" op_0_bw="8">
<![CDATA[
:8  %tmp_51 = trunc i8 %t_V_7 to i6

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="5" op_0_bw="8">
<![CDATA[
:9  %tmp_52 = trunc i8 %t_V_7 to i5

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:10  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_52, i2 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="8" op_0_bw="7">
<![CDATA[
:11  %p_shl_cast = zext i7 %p_shl to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:12  %tmp4 = add i6 1, %tmp_51

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="8" op_0_bw="6">
<![CDATA[
:13  %tmp4_cast = zext i6 %tmp4 to i8

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_22 = add i8 %p_shl_cast, %tmp4_cast

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="11" op_0_bw="8">
<![CDATA[
:15  %tmp_99_cast = zext i8 %tmp_22 to i11

]]></node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="707" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
:0  %storemerge1203_in = phi i11 [ %tmp_99_cast, %19 ], [ %tmp_27, %23 ], [ %tmp_103_cast, %21 ]

]]></node>
<StgValue><ssdm name="storemerge1203_in"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="708" bw="4" op_0_bw="11">
<![CDATA[
:1  %tmp_54 = trunc i11 %storemerge1203_in to i4

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %left_rotate.exit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="32" op_0_bw="32">
<![CDATA[
:0  %b_V_load_1 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_1"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="32">
<![CDATA[
:1  %c_V_load_1 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_1"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_s = and i32 %c_V_load_1, %b_V_load_1

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i_op_assign = xor i32 %b_V_load_1, -1

]]></node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="32">
<![CDATA[
:4  %d_V_load_1 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_1"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_2 = and i32 %d_V_load_1, %i_op_assign

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_9 = or i32 %r_V_2, %r_V_s

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %r_V_9, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="4" op_0_bw="8">
<![CDATA[
:8  %tmp_49 = trunc i8 %t_V_7 to i4

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %left_rotate.exit.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
left_rotate.exit.0:0  %storemerge2 = phi i4 [ %tmp_54, %18 ], [ %tmp_49, %16 ]

]]></node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.0:1  %storemerge2_cast = zext i4 %storemerge2 to i32

]]></node>
<StgValue><ssdm name="storemerge2_cast"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:2  store i32 %storemerge2_cast, i32* @g_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="64" op_0_bw="8">
<![CDATA[
left_rotate.exit.0:11  %tmp_28 = zext i8 %t_V_7 to i64

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.0:12  %k_V_addr = getelementptr [64 x i32]* @k_V, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="k_V_addr"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.0:13  %k_V_load = load i32* %k_V_addr, align 4

]]></node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="64" op_0_bw="4">
<![CDATA[
left_rotate.exit.0:14  %tmp_29 = zext i4 %storemerge2 to i64

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.0:15  %w_V_addr = getelementptr [16 x i32]* @w_V, i64 0, i64 %tmp_29

]]></node>
<StgValue><ssdm name="w_V_addr"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.0:16  %w_V_load = load i32* %w_V_addr, align 4

]]></node>
<StgValue><ssdm name="w_V_load"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.0:20  %r_V_addr = getelementptr [64 x i5]* @r_V, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="r_V_addr"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.0:21  %r_V_load = load i5* %r_V_addr, align 1

]]></node>
<StgValue><ssdm name="r_V_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="716" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.0:9  %a_V_load_1 = load i32* @a_V, align 4

]]></node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>

<operation id="717" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.0:10  %f_V_load = load i32* @f_V, align 4

]]></node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="718" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.0:13  %k_V_load = load i32* %k_V_addr, align 4

]]></node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="719" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.0:16  %w_V_load = load i32* %w_V_addr, align 4

]]></node>
<StgValue><ssdm name="w_V_load"/></StgValue>
</operation>

<operation id="720" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:17  %tmp2 = add i32 %f_V_load, %k_V_load

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="721" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:18  %tmp3 = add i32 %a_V_load_1, %w_V_load

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="722" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:19  %tmp_30 = add i32 %tmp3, %tmp2

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="723" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.0:21  %r_V_load = load i5* %r_V_addr, align 1

]]></node>
<StgValue><ssdm name="r_V_load"/></StgValue>
</operation>

<operation id="724" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
left_rotate.exit.0:24  %r_V_11 = sub i5 0, %r_V_load

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.0:3  %d_V_load_5 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_5"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:4  store i32 %d_V_load_5, i32* @temp_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.0:5  %c_V_load_5 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_5"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:6  store i32 %c_V_load_5, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.0:7  %b_V_load_5 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_5"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:8  store i32 %b_V_load_5, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.0:22  %tmp_31 = zext i5 %r_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:23  %r_V_10 = shl i32 %tmp_30, %tmp_31

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.0:25  %tmp_114_cast = zext i5 %r_V_11 to i32

]]></node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:26  %r_V_12 = lshr i32 %tmp_30, %tmp_114_cast

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:27  %r_V_13 = or i32 %r_V_12, %r_V_10

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:28  %tmp_32 = add i32 %b_V_load_5, %r_V_13

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:29  store i32 %tmp_32, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.0:30  store i32 %d_V_load_5, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_rotate.exit.0:31  %i_V_1 = add i8 %t_V_7, 1

]]></node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_rotate.exit.0:32  %exitcond_1 = icmp eq i8 %i_V_1, 64

]]></node>
<StgValue><ssdm name="exitcond_1"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
left_rotate.exit.0:33  br i1 %exitcond_1, label %40, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_55 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i_V_1, i32 4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="743" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp5 = icmp eq i4 %tmp_55, 0

]]></node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="744" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp5, label %24, label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %i_V_1, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="746" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp6 = icmp eq i3 %tmp_57, 0

]]></node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="747" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp6, label %27, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_54_1 = icmp ult i8 %i_V_1, 48

]]></node>
<StgValue><ssdm name="tmp_54_1"/></StgValue>
</operation>

<operation id="749" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond_1" val="0"/>
<literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_54_1, label %29, label %31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="750" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_op_assign_2_1 = xor i32 %c_V_load_5, -1

]]></node>
<StgValue><ssdm name="i_op_assign_2_1"/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_30_1 = or i32 %tmp_32, %i_op_assign_2_1

]]></node>
<StgValue><ssdm name="r_V_30_1"/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_16_1 = xor i32 %b_V_load_5, %r_V_30_1

]]></node>
<StgValue><ssdm name="r_V_16_1"/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %r_V_16_1, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="11" op_0_bw="8">
<![CDATA[
:4  %tmp_58_1_cast = zext i8 %i_V_1 to i11

]]></node>
<StgValue><ssdm name="tmp_58_1_cast"/></StgValue>
</operation>

<operation id="755" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %p_shl10_1 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_V_1, i3 0)

]]></node>
<StgValue><ssdm name="p_shl10_1"/></StgValue>
</operation>

<operation id="756" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_59_1 = sub i11 %p_shl10_1, %tmp_58_1_cast

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="757" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp1 = xor i32 %c_V_load_5, %tmp_32

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="759" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_14_1 = xor i32 %tmp1, %b_V_load_5

]]></node>
<StgValue><ssdm name="r_V_14_1"/></StgValue>
</operation>

<operation id="760" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %r_V_14_1, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_60 = shl i8 %i_V_1, 2

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="762" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_56_1 = sub i8 %tmp_60, %i_V_1

]]></node>
<StgValue><ssdm name="tmp_56_1"/></StgValue>
</operation>

<operation id="763" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_57_1 = add i8 5, %tmp_56_1

]]></node>
<StgValue><ssdm name="tmp_57_1"/></StgValue>
</operation>

<operation id="764" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_57_1_cast = zext i8 %tmp_57_1 to i11

]]></node>
<StgValue><ssdm name="tmp_57_1_cast"/></StgValue>
</operation>

<operation id="765" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="0"/>
<literal name="tmp_54_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_27_1 = and i32 %c_V_load_5, %tmp_32

]]></node>
<StgValue><ssdm name="r_V_27_1"/></StgValue>
</operation>

<operation id="767" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_op_assign_1_1 = xor i32 %c_V_load_5, -1

]]></node>
<StgValue><ssdm name="i_op_assign_1_1"/></StgValue>
</operation>

<operation id="768" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_28_1 = and i32 %b_V_load_5, %i_op_assign_1_1

]]></node>
<StgValue><ssdm name="r_V_28_1"/></StgValue>
</operation>

<operation id="769" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_12_1 = or i32 %r_V_28_1, %r_V_27_1

]]></node>
<StgValue><ssdm name="r_V_12_1"/></StgValue>
</operation>

<operation id="770" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %r_V_12_1, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="6" op_0_bw="8">
<![CDATA[
:5  %tmp_58 = trunc i8 %i_V_1 to i6

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="5" op_0_bw="8">
<![CDATA[
:6  %tmp_59 = trunc i8 %i_V_1 to i5

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:7  %p_shl_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_59, i2 0)

]]></node>
<StgValue><ssdm name="p_shl_1"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="8" op_0_bw="7">
<![CDATA[
:8  %p_shl_1_cast = zext i7 %p_shl_1 to i8

]]></node>
<StgValue><ssdm name="p_shl_1_cast"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp9 = add i6 1, %tmp_58

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="8" op_0_bw="6">
<![CDATA[
:10  %tmp9_cast = zext i6 %tmp9 to i8

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_53_1 = add i8 %p_shl_1_cast, %tmp9_cast

]]></node>
<StgValue><ssdm name="tmp_53_1"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="11" op_0_bw="8">
<![CDATA[
:12  %tmp_53_1_cast = zext i8 %tmp_53_1 to i11

]]></node>
<StgValue><ssdm name="tmp_53_1_cast"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="icmp5" val="0"/>
<literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
:0  %storemerge1203_in_1 = phi i11 [ %tmp_53_1_cast, %27 ], [ %tmp_59_1, %31 ], [ %tmp_57_1_cast, %29 ]

]]></node>
<StgValue><ssdm name="storemerge1203_in_1"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="4" op_0_bw="11">
<![CDATA[
:1  %tmp_61 = trunc i11 %storemerge1203_in_1 to i4

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="icmp5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %left_rotate.exit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_25_1 = and i32 %b_V_load_5, %tmp_32

]]></node>
<StgValue><ssdm name="r_V_25_1"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_op_assign_s = xor i32 %tmp_32, -1

]]></node>
<StgValue><ssdm name="i_op_assign_s"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_26_1 = and i32 %c_V_load_5, %i_op_assign_s

]]></node>
<StgValue><ssdm name="r_V_26_1"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_9_1 = or i32 %r_V_26_1, %r_V_25_1

]]></node>
<StgValue><ssdm name="r_V_9_1"/></StgValue>
</operation>

<operation id="787" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %r_V_9_1, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="4" op_0_bw="8">
<![CDATA[
:5  %tmp_56 = trunc i8 %i_V_1 to i4

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="789" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="icmp5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %left_rotate.exit.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
left_rotate.exit.1:0  %storemerge2_1 = phi i4 [ %tmp_61, %26 ], [ %tmp_56, %24 ]

]]></node>
<StgValue><ssdm name="storemerge2_1"/></StgValue>
</operation>

<operation id="791" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.1:1  %storemerge2_1_cast = zext i4 %storemerge2_1 to i32

]]></node>
<StgValue><ssdm name="storemerge2_1_cast"/></StgValue>
</operation>

<operation id="792" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:2  store i32 %storemerge2_1_cast, i32* @g_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:3  store i32 %c_V_load_5, i32* @temp_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:4  store i32 %b_V_load_5, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:5  store i32 %tmp_32, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="64" op_0_bw="8">
<![CDATA[
left_rotate.exit.1:7  %tmp_60_1 = zext i8 %i_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="797" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.1:8  %k_V_addr_1 = getelementptr [64 x i32]* @k_V, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="k_V_addr_1"/></StgValue>
</operation>

<operation id="798" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.1:9  %k_V_load_1 = load i32* %k_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>

<operation id="799" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="64" op_0_bw="4">
<![CDATA[
left_rotate.exit.1:10  %tmp_61_1 = zext i4 %storemerge2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_61_1"/></StgValue>
</operation>

<operation id="800" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.1:11  %w_V_addr_1 = getelementptr [16 x i32]* @w_V, i64 0, i64 %tmp_61_1

]]></node>
<StgValue><ssdm name="w_V_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.1:12  %w_V_load_1 = load i32* %w_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_V_load_1"/></StgValue>
</operation>

<operation id="802" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.1:16  %r_V_addr_1 = getelementptr [64 x i5]* @r_V, i64 0, i64 %tmp_60_1

]]></node>
<StgValue><ssdm name="r_V_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="25" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.1:17  %r_V_load_1 = load i5* %r_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="r_V_load_1"/></StgValue>
</operation>

<operation id="804" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:26  store i32 %c_V_load_5, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="805" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.1:6  %f_V_load_1 = load i32* @f_V, align 4

]]></node>
<StgValue><ssdm name="f_V_load_1"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.1:9  %k_V_load_1 = load i32* %k_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.1:12  %w_V_load_1 = load i32* %w_V_addr_1, align 4

]]></node>
<StgValue><ssdm name="w_V_load_1"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:13  %tmp7 = add i32 %f_V_load_1, %k_V_load_1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:14  %tmp8 = add i32 %d_V_load_5, %w_V_load_1

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="810" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:15  %tmp_64_1 = add i32 %tmp8, %tmp7

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="811" st_id="26" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.1:17  %r_V_load_1 = load i5* %r_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="r_V_load_1"/></StgValue>
</operation>

<operation id="812" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
left_rotate.exit.1:20  %r_V_32_1 = sub i5 0, %r_V_load_1

]]></node>
<StgValue><ssdm name="r_V_32_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.1:18  %tmp_65_1 = zext i5 %r_V_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_65_1"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:19  %r_V_31_1 = shl i32 %tmp_64_1, %tmp_65_1

]]></node>
<StgValue><ssdm name="r_V_31_1"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.1:21  %tmp_118_cast = zext i5 %r_V_32_1 to i32

]]></node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:22  %r_V_33_1 = lshr i32 %tmp_64_1, %tmp_118_cast

]]></node>
<StgValue><ssdm name="r_V_33_1"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:23  %r_V_21_1 = or i32 %r_V_33_1, %r_V_31_1

]]></node>
<StgValue><ssdm name="r_V_21_1"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:24  %tmp_68_1 = add i32 %tmp_32, %r_V_21_1

]]></node>
<StgValue><ssdm name="tmp_68_1"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.1:25  store i32 %tmp_68_1, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_rotate.exit.1:27  %i_V_1_1 = add i8 %t_V_7, 2

]]></node>
<StgValue><ssdm name="i_V_1_1"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_rotate.exit.1:28  %exitcond_2 = icmp eq i8 %i_V_1_1, 64

]]></node>
<StgValue><ssdm name="exitcond_2"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
left_rotate.exit.1:29  br i1 %exitcond_2, label %40, label %33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_62 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %i_V_1_1, i32 4, i32 7)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="824" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp7 = icmp eq i4 %tmp_62, 0

]]></node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="825" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp7, label %32, label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_64 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %i_V_1_1, i32 5, i32 7)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="827" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp8 = icmp eq i3 %tmp_64, 0

]]></node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="828" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp8, label %35, label %38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_54_2 = icmp ult i8 %i_V_1_1, 48

]]></node>
<StgValue><ssdm name="tmp_54_2"/></StgValue>
</operation>

<operation id="830" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="exitcond_1" val="0"/>
<literal name="exitcond_2" val="0"/>
<literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_54_2, label %37, label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_V_load = load i32* @a_V, align 4

]]></node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="832" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_33 = add i32 %a_V_load, %h0_V_load

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="833" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_33, i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="32" op_0_bw="32">
<![CDATA[
:6  %c_V_load = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load"/></StgValue>
</operation>

<operation id="835" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_35 = add i32 %c_V_load, %h2_V_load

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="836" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %tmp_35, i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="32">
<![CDATA[
:9  %d_V_load = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load"/></StgValue>
</operation>

<operation id="838" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_36 = add i32 %d_V_load, %h3_V_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="839" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_36, i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp><and_exp><literal name="exitcond_1" val="1"/>
</and_exp><and_exp><literal name="exitcond_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_37 = add i32 %offset_V_load, 64

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="841" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_op_assign_2_2 = xor i32 %b_V_load_5, -1

]]></node>
<StgValue><ssdm name="i_op_assign_2_2"/></StgValue>
</operation>

<operation id="842" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_30_2 = or i32 %tmp_68_1, %i_op_assign_2_2

]]></node>
<StgValue><ssdm name="r_V_30_2"/></StgValue>
</operation>

<operation id="843" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_16_2 = xor i32 %tmp_32, %r_V_30_2

]]></node>
<StgValue><ssdm name="r_V_16_2"/></StgValue>
</operation>

<operation id="844" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %r_V_16_2, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="11" op_0_bw="8">
<![CDATA[
:4  %tmp_58_2_cast = zext i8 %i_V_1_1 to i11

]]></node>
<StgValue><ssdm name="tmp_58_2_cast"/></StgValue>
</operation>

<operation id="846" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:5  %p_shl10_2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %i_V_1_1, i3 0)

]]></node>
<StgValue><ssdm name="p_shl10_2"/></StgValue>
</operation>

<operation id="847" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %tmp_59_2 = sub i11 %p_shl10_2, %tmp_58_2_cast

]]></node>
<StgValue><ssdm name="tmp_59_2"/></StgValue>
</operation>

<operation id="848" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp10 = xor i32 %tmp_32, %tmp_68_1

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="850" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %r_V_14_2 = xor i32 %tmp10, %b_V_load_5

]]></node>
<StgValue><ssdm name="r_V_14_2"/></StgValue>
</operation>

<operation id="851" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %r_V_14_2, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_67 = shl i8 %i_V_1_1, 2

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="853" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_56_2 = sub i8 %tmp_67, %i_V_1_1

]]></node>
<StgValue><ssdm name="tmp_56_2"/></StgValue>
</operation>

<operation id="854" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_57_2 = add i8 5, %tmp_56_2

]]></node>
<StgValue><ssdm name="tmp_57_2"/></StgValue>
</operation>

<operation id="855" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="11" op_0_bw="8">
<![CDATA[
:6  %tmp_57_2_cast = zext i8 %tmp_57_2 to i11

]]></node>
<StgValue><ssdm name="tmp_57_2_cast"/></StgValue>
</operation>

<operation id="856" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="0"/>
<literal name="tmp_54_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_27_2 = and i32 %b_V_load_5, %tmp_68_1

]]></node>
<StgValue><ssdm name="r_V_27_2"/></StgValue>
</operation>

<operation id="858" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_op_assign_1_2 = xor i32 %b_V_load_5, -1

]]></node>
<StgValue><ssdm name="i_op_assign_1_2"/></StgValue>
</operation>

<operation id="859" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_28_2 = and i32 %tmp_32, %i_op_assign_1_2

]]></node>
<StgValue><ssdm name="r_V_28_2"/></StgValue>
</operation>

<operation id="860" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_12_2 = or i32 %r_V_28_2, %r_V_27_2

]]></node>
<StgValue><ssdm name="r_V_12_2"/></StgValue>
</operation>

<operation id="861" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %r_V_12_2, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="6" op_0_bw="8">
<![CDATA[
:5  %tmp_65 = trunc i8 %i_V_1_1 to i6

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="863" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="5" op_0_bw="8">
<![CDATA[
:6  %tmp_66 = trunc i8 %i_V_1_1 to i5

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="864" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:7  %p_shl_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_66, i2 0)

]]></node>
<StgValue><ssdm name="p_shl_2"/></StgValue>
</operation>

<operation id="865" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="8" op_0_bw="7">
<![CDATA[
:8  %p_shl_2_cast = zext i7 %p_shl_2 to i8

]]></node>
<StgValue><ssdm name="p_shl_2_cast"/></StgValue>
</operation>

<operation id="866" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:9  %tmp6 = add i6 1, %tmp_65

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="867" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="8" op_0_bw="6">
<![CDATA[
:10  %tmp14_cast = zext i6 %tmp6 to i8

]]></node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="868" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %tmp_53_2 = add i8 %p_shl_2_cast, %tmp14_cast

]]></node>
<StgValue><ssdm name="tmp_53_2"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="11" op_0_bw="8">
<![CDATA[
:12  %tmp_53_2_cast = zext i8 %tmp_53_2 to i11

]]></node>
<StgValue><ssdm name="tmp_53_2_cast"/></StgValue>
</operation>

<operation id="870" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="icmp7" val="0"/>
<literal name="icmp8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
:0  %storemerge1203_in_2 = phi i11 [ %tmp_53_2_cast, %35 ], [ %tmp_59_2, %39 ], [ %tmp_57_2_cast, %37 ]

]]></node>
<StgValue><ssdm name="storemerge1203_in_2"/></StgValue>
</operation>

<operation id="872" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="4" op_0_bw="11">
<![CDATA[
:1  %tmp_68 = trunc i11 %storemerge1203_in_2 to i4

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="873" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="icmp7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %left_rotate.exit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_V_25_2 = and i32 %tmp_32, %tmp_68_1

]]></node>
<StgValue><ssdm name="r_V_25_2"/></StgValue>
</operation>

<operation id="875" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i_op_assign_3 = xor i32 %tmp_68_1, -1

]]></node>
<StgValue><ssdm name="i_op_assign_3"/></StgValue>
</operation>

<operation id="876" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_26_2 = and i32 %b_V_load_5, %i_op_assign_3

]]></node>
<StgValue><ssdm name="r_V_26_2"/></StgValue>
</operation>

<operation id="877" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_9_2 = or i32 %r_V_26_2, %r_V_25_2

]]></node>
<StgValue><ssdm name="r_V_9_2"/></StgValue>
</operation>

<operation id="878" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %r_V_9_2, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="4" op_0_bw="8">
<![CDATA[
:5  %tmp_63 = trunc i8 %i_V_1_1 to i4

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="880" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="icmp7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %left_rotate.exit.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
left_rotate.exit.2:0  %storemerge2_2 = phi i4 [ %tmp_68, %34 ], [ %tmp_63, %32 ]

]]></node>
<StgValue><ssdm name="storemerge2_2"/></StgValue>
</operation>

<operation id="882" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.2:1  %storemerge2_2_cast = zext i4 %storemerge2_2 to i32

]]></node>
<StgValue><ssdm name="storemerge2_2_cast"/></StgValue>
</operation>

<operation id="883" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:2  store i32 %storemerge2_2_cast, i32* @g_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:3  store i32 %b_V_load_5, i32* @temp_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:4  store i32 %tmp_32, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:5  store i32 %tmp_68_1, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="64" op_0_bw="8">
<![CDATA[
left_rotate.exit.2:7  %tmp_60_2 = zext i8 %i_V_1_1 to i64

]]></node>
<StgValue><ssdm name="tmp_60_2"/></StgValue>
</operation>

<operation id="888" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.2:8  %k_V_addr_2 = getelementptr [64 x i32]* @k_V, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="k_V_addr_2"/></StgValue>
</operation>

<operation id="889" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.2:9  %k_V_load_2 = load i32* %k_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="890" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="64" op_0_bw="4">
<![CDATA[
left_rotate.exit.2:10  %tmp_61_2 = zext i4 %storemerge2_2 to i64

]]></node>
<StgValue><ssdm name="tmp_61_2"/></StgValue>
</operation>

<operation id="891" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.2:11  %w_V_addr_2 = getelementptr [16 x i32]* @w_V, i64 0, i64 %tmp_61_2

]]></node>
<StgValue><ssdm name="w_V_addr_2"/></StgValue>
</operation>

<operation id="892" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.2:12  %w_V_load_2 = load i32* %w_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_V_load_2"/></StgValue>
</operation>

<operation id="893" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="6" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
left_rotate.exit.2:16  %r_V_addr_2 = getelementptr [64 x i5]* @r_V, i64 0, i64 %tmp_60_2

]]></node>
<StgValue><ssdm name="r_V_addr_2"/></StgValue>
</operation>

<operation id="894" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.2:17  %r_V_load_2 = load i5* %r_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="r_V_load_2"/></StgValue>
</operation>

<operation id="895" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:26  store i32 %b_V_load_5, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
left_rotate.exit.2:27  %i_V_1_2 = add i8 %t_V_7, 3

]]></node>
<StgValue><ssdm name="i_V_1_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="897" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="32">
<![CDATA[
left_rotate.exit.2:6  %f_V_load_2 = load i32* @f_V, align 4

]]></node>
<StgValue><ssdm name="f_V_load_2"/></StgValue>
</operation>

<operation id="898" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="32" op_0_bw="6">
<![CDATA[
left_rotate.exit.2:9  %k_V_load_2 = load i32* %k_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="4">
<![CDATA[
left_rotate.exit.2:12  %w_V_load_2 = load i32* %w_V_addr_2, align 4

]]></node>
<StgValue><ssdm name="w_V_load_2"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:13  %tmp11 = add i32 %f_V_load_2, %k_V_load_2

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:14  %tmp12 = add i32 %c_V_load_5, %w_V_load_2

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:15  %tmp_64_2 = add i32 %tmp12, %tmp11

]]></node>
<StgValue><ssdm name="tmp_64_2"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="5" op_0_bw="6">
<![CDATA[
left_rotate.exit.2:17  %r_V_load_2 = load i5* %r_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="r_V_load_2"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
left_rotate.exit.2:20  %r_V_32_2 = sub i5 0, %r_V_load_2

]]></node>
<StgValue><ssdm name="r_V_32_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="905" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.2:18  %tmp_65_2 = zext i5 %r_V_load_2 to i32

]]></node>
<StgValue><ssdm name="tmp_65_2"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:19  %r_V_31_2 = shl i32 %tmp_64_2, %tmp_65_2

]]></node>
<StgValue><ssdm name="r_V_31_2"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="32" op_0_bw="5">
<![CDATA[
left_rotate.exit.2:21  %tmp_121_cast = zext i5 %r_V_32_2 to i32

]]></node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:22  %r_V_33_2 = lshr i32 %tmp_64_2, %tmp_121_cast

]]></node>
<StgValue><ssdm name="r_V_33_2"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:23  %r_V_21_2 = or i32 %r_V_33_2, %r_V_31_2

]]></node>
<StgValue><ssdm name="r_V_21_2"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:24  %tmp_68_2 = add i32 %tmp_68_1, %r_V_21_2

]]></node>
<StgValue><ssdm name="tmp_68_2"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
left_rotate.exit.2:25  store i32 %tmp_68_2, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="0">
<![CDATA[
left_rotate.exit.2:28  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="913" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="32" op_0_bw="32">
<![CDATA[
:3  %b_V_load = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="914" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_34 = add i32 %b_V_load, %h1_V_load

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="915" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_34, i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str25, i32 %tmp_18)

]]></node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="917" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="918" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="8" op_0_bw="32">
<![CDATA[
:7  %tmp_45 = trunc i32 %lhs_V_2 to i8

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="919" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="920" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %p_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="921" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %p_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="922" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:11  %tmp_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_45, i8 %p_5, i8 %p_6, i8 %p_4)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="923" st_id="32" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="924" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="8" op_0_bw="32">
<![CDATA[
:13  %tmp_46 = trunc i32 %lhs_V_3 to i8

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="925" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %p_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="926" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %p_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="927" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="928" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:17  %tmp_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_46, i8 %p_9, i8 %p_s, i8 %p_8)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="929" st_id="33" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="930" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="8" op_0_bw="32">
<![CDATA[
:19  %tmp_47 = trunc i32 %lhs_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="931" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="932" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="933" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %p_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="934" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:23  %tmp_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_47, i8 %p_10, i8 %p_11, i8 %p_7)

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="935" st_id="34" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="0">
<![CDATA[
:25  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
