vhdl work "C:\Users\kaan_\Desktop\proje\fpga proje\esit_display\esita.vhd"
