vhdl xil_defaultlib  \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_0/sim/axis_dma_96mhz_microblaze_0_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_v10_0/sim/axis_dma_96mhz_dlmb_v10_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_v10_0/sim/axis_dma_96mhz_ilmb_v10_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_dlmb_bram_if_cntlr_0/sim/axis_dma_96mhz_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_ilmb_bram_if_cntlr_0/sim/axis_dma_96mhz_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_microblaze_0_axi_intc_0/sim/axis_dma_96mhz_microblaze_0_axi_intc_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_mdm_1_0/sim/axis_dma_96mhz_mdm_1_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_rst_clk_wiz_0_96M_0/sim/axis_dma_96mhz_rst_clk_wiz_0_96M_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_gpio_0_0/sim/axis_dma_96mhz_axi_gpio_0_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_uartlite_0_0/sim/axis_dma_96mhz_axi_uartlite_0_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_timer_0_0/sim/axis_dma_96mhz_axi_timer_0_0.vhd" \
"../../../bd/axis_dma_96mhz/ip/axis_dma_96mhz_axi_dma_0_1/sim/axis_dma_96mhz_axi_dma_0_1.vhd" \

nosort
