 
                              Fusion Compiler (TM)

                Version V-2023.12-SP4 for linux64 - Jun 03, 2024
                           Base build date 2024/05/13

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
fc_shell> open_block /home1/BPD23/SSdolle/VLSI_PD/Fusion_compiler_labs/FC_LABS/Router_1X3/router1x3.dlib:router_top.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Opening block 'router1x3.dlib:router_top.design' in edit mode
fc_shell> link_block
Using libraries: router1x3.dlib saed32_hvt saed32_lvt saed32_rvt saed32_sram_lp
Visiting block router1x3.dlib:router_top.design
Information: Total 1 mismatches are found on block 'router1x3.dlib:router_top.design'. (DMM-116)
Design 'router_top' was successfully linked.
1
fc_shell> report_power
Information: Timer using 1 threads
Information: Corner ss_125c: no PVT mismatches. (PVT-032)
****************************************
Report : power
        -significant_digits 2
Design : router_top
Version: V-2023.12-SP4
Date   : Sat Dec 14 21:08:51 2024
****************************************
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.058381 ohm/um, via_r = 0.462724 ohm/cut, c = 0.072779 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384202 ohm/um, via_r = 0.578659 ohm/cut, c = 0.083270 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1516, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1516, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Mode: func
Corner: ss_125c
Scenario: func.ss_125c
Voltage: 0.95
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCH/soft_reset_0_reg for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.030594 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell SYNCH/soft_reset_0_reg for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCH/count_read_0_reg[2] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.040569 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCH/count_read_0_reg[2] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell FIFO_2/read_ptr_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.049267 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell FIFO_2/read_ptr_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCH/count_read_0_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.049286 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCH/count_read_0_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell SYNCH/count_read_0_reg[4] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell REG/full_state_byte_reg[2] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.077572 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 5.78e+08 pW ( 88.5%)
  Net Switching Power    = 7.50e+07 pW ( 11.5%)
Total Dynamic Power      = 6.53e+08 pW (100.0%)

Cell Leakage Power       = 3.37e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.93e+08               6.14e+07               8.99e+06               5.63e+08    ( 56.9%)        i
register                  7.78e+07               2.45e+06               2.96e+08               3.76e+08    ( 38.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.54e+06               1.12e+07               3.21e+07               5.08e+07    (  5.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.78e+08 pW            7.50e+07 pW            3.37e+08 pW            9.91e+08 pW
1
fc_shell> check_pg_drc
Command check_pg_drc started  at Sat Dec 14 21:11:30 2024
Command check_pg_drc finished at Sat Dec 14 21:11:31 2024
CPU usage for check_pg_drc: 1.45 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.45 seconds ( 0.00 hours)
No errors found.
fc_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 1456
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 0
Number of VDD Vias: 0
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 1456
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 0
Number of VSS Vias: 0
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 1456
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
fc_shell> 
connect_pg_net -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : router_top
Version: V-2023.12-SP4
Date   : Sat Dec 14 21:18:00 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1456/1456
Ground net VSS                1456/1456
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed. (MV-382)

1
create_pg_mesh_pattern mesh_pattern -layers { {{vertical_layer: M6} {width: 0.84} {pitch: 8.4} {spacing: interleaving}}  {{horizontal_layer: M7} {width: 0.84} {pitch: 8.4} {spacing: interleaving}} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy mesh_strategy -core -pattern {{pattern: mesh_pattern}{nets: {VDD VSS}}} -blockage {macros: all}
No placed macro is found in: all .
This blockage constraint will be ignored.
Successfully set PG strategy mesh_strategy.
create_pg_std_cell_conn_pattern std_cell_pattern
Successfully create standard cell rail pattern std_cell_pattern.
set_pg_strategy std_cell_strategy -core -pattern {{pattern: std_cell_pattern}{nets: {VDD VSS}}}
Successfully set PG strategy std_cell_strategy.
compile_pg -ignore_via_drc
Sanity check for inputs.
No strategy is specified, all the pre-defined strategies are used to create PG: mesh_strategy std_cell_strategy
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strategy.
No placed macro is found in: all .
This blockage constraint will be ignored.
Updating strategy std_cell_strategy.
Loading library and design information.
Number of Standard Cells: 1456
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 76 wires for strategy mesh_strategy.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 29
Checking DRC for 29 wires:10% 20% 25% 30% 40% 45% 55% 60% 65% 75% 80% 85% 95% 100%
Number of threads: 1
Number of partitions: 4
Direction of partitions: horizontal
Number of wires: 47
Checking DRC for 47 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 76 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Working on strategy mesh_strategy.
Number of detected intersections: 339
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy std_cell_strategy.
DRC checking and fixing for standard cell rail strategy std_cell_strategy.
Number of threads: 1
Number of partitions: 9
Direction of partitions: horizontal
Number of wires: 122
Checking DRC for 122 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 122 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 198 wires.
Committed 4799 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
fc_shell> create_pg_std_cell_conn_pattern std_cell_pattern
Pattern std_cell_pattern exists and is re-defined.
Successfully create standard cell rail pattern std_cell_pattern.
fc_shell> man create_pg_std_cell_conn_pattern std_cell_pattern
Error: extra positional option 'std_cell_pattern' (CMD-012)
fc_shell> man create_pg_std_cell_conn_pattern
2.  Synopsys Commands                                        Command Reference
                        create_pg_std_cell_conn_pattern

NAME
       create_pg_std_cell_conn_pattern
              Creates  a  standard  cell rail connection pattern. This pattern
              can be instantiated in a design by  set_pg_strategy  command  to
              create standard cell rails.

SYNTAX
       status create_pg_std_cell_conn_pattern
              pattern_name
              [-rail_width {top_width | @var1 bottom_width | @var2}]
              [-rail_shift {top_shift | @var1 bottom_shift | @var2}]
              [-rail_mask {top_mask | @var1 bottom_mask | @var2}]
              [-layers layers | @var]
              [-check_std_cell_drc true | false | @var]
              [-mark_as_follow_pin true | false | @var]
              [-parameters var_list]

   Data Types
       pattern_name  string
       top_width     float
       var1          string
       bottom_width  float
       var2          string
       top_shift     string
       bottom_shift  string
       layers        list
       var           string
       var_list      list
       top_mask      string (mask_one|mask_two|mask_three|follow_pin)
       bottom_mask   string (mask_one|mask_two|mask_three|follow_pin)

ARGUMENTS
       pattern_name
              Specifies the name of the standard cell rail connection pattern.

       -rail_width {top_width | @var1 bottom_width | @var2}
              Specifies the top cell row rail width and bottom cell row width.
              This option is optional. By default, the tool uses  the  longest
              PG pin width. The units are defined in the technology file. Each
              width can also be specified by  evaluating  the  var1  and  var2
              variables in -parameters option. The at character (@) is used as
              a prefix to evaluate the variable. If only one width  is  speci-
              fied, it is applied to both top and bottom width values. If rail
              width is not specified, the standard cell pin width is  used  by
              default.  This option is required when a design does not contain
              any standard cells.

       -rail_shift {top_shift | @var1 bottom_shift | @var2}
              Specifies the shift distance of rails. The units are defined  in
              the  technology  file.  The  rail shift can also be specified by
              evaluating the  var1  and  var2  variables  in  the  -parameters
              option. The at character (@) is used as a prefix to evaluate the
              variable. A positive distance shifts the bottom  and  top  rails
              into  the  cell  rows. A negative distance shifts the bottom and
              top rails out from the cell rows. If only  one  shift  value  is
              specified,  it  is  applied to both top and bottom shift values.
              The shift value is applied to the center of rail with respect to
              the row boundary, that is, a shift value of 0 can align the cen-
              ter of rail with the row boundary. By  default,  the  rails  are
              aligned with standard cell pins.

       -rail_mask {top_mask | @var1 bottom_mask | @var2}
              Specifies  the  top cell row rail mask and bottom cell row mask.
              This option is optional. By default, the  rail  is  not  colored
              with  any  mask.   Each mask can also be specified by evaluating
              the var1 and var2 variables in -parameters option. The at  char-
              acter  (@) is used as a prefix to evaluate the variable. If only
              one mask is specified, it is applied  to  both  top  and  bottom
              masks.  The  valid  keyword  for  rail  mask is one of mask_one,
              mask_two, mask_three  and  follow_pin.  "follow_pin"  refers  to
              assigning  same  mask of std cell pins to std rails. Report com-
              mand report_pg_patterns reports the rail mask in the same order,
              i.e.  top and bottom masks.

       -layers layers | @var
              Specifies  the list of layer names for standard cell connection.
              By default, the standard cell power ground pin layer is used for
              connection.  The  list  of layers can be specified by evaluating
              the variable @var. The variable var is specified in  -parameters
              option.  The  at  character  (@)  is used as a prefix keyword to
              evaluate the variable. If layers are not specified, the standard
              cell  pin  layer  is  used  for  rail  creation.  This option is
              required when a design does not contain any standard cells.

       -check_std_cell_drc true | false | @var
              Specifies the option to check DRCs  between  the  rail  and  the
              standard  cells.  For example, if standard cells are not placed,
              the DRCs between standard cell pins and PG rails can be ignored.
              This  option  can be set to "true", "false" or by evaluating the
              var variable in the -parameters option. The at character (@)  is
              used  as  a prefix keyword to evaluate the variable. By default,
              the option is "false", and DRCs between rails and standard cells
              are ignored for faster runtime.

       -mark_as_follow_pin true | false | @var
              Specifies  the  output  shape_use of the generated rails. If set
              the   option   false,   the    generated    rail    will    have
              "lib_cell_pin_connect" attribute in shape_use. If it is true, it
              will be "follow_pin". The at character (@) is used as  a  prefix
              keyword  to  evaluate  the  variable.  By default, the option is
              "false".

       -parameters var_list
              Specifies the list of parameters. Each parameter can  be  evalu-
              ated  and used by other options in this command. This allows the
              pattern to be  programmable  and  reused  by  passing  different
              parameters  in  different  situations. Each parameter var in the
              list var_list is a string and the at character (@) is used as  a
              prefix  to evaluate the parameter, such as @var. See the example
              section for more details.

DESCRIPTION
       Creates a standard cell connection pattern. This pattern can be instan-
       tiated  in  a  design by the set_pg_strategy command to create standard
       cell connections. For standard cell rails, macro and pad pins  are  not
       connected and floating segments are always kept.

EXAMPLES
       The  following  example  creates  a  standard  cell  connection pattern
       std_pattern_1 at layer M1.

         prompt> create_pg_std_cell_conn_pattern \
            std_pattern_1 \
            -layers {M1}

       The following example creates a standard cell connection pattern  named
       std_pattern_2 at a programmable layer by using the parameter my_metal2.
       The rail width and shift distance are also specified by  parameters,  w
       and  dist,  respectively.  When  referring  to  this  pattern  with the
       set_pg_strategy command, you can program the actual layer name for  the
       metal  layer,  for example "Metal2" or "M2". Parameters allow this pat-
       tern to be reused by designs with different technologies.

         prompt> create_pg_std_cell_conn_pattern \
            std_pattern_2 \
            -parameters {my_metal2 w dist} \
            -layers {@my_metal2} \
            -rail_width {@w @w} \
            -rail_shift {@dist}
         prompt> set_pg_strategy \
            s1 \
            -core \
            -pattern {{name: std_pattern_2}{nets: VDD}{parameters: {M2 2 10}}} \
            -extension {{stop: 10} {layers: M2}}

MORE EXAMPLES
       For more example, please start GUI and invoke  the  following  command.
       gui_show_task -task "Design Planning:PG Planning->Examples->Overview"

SEE ALSO
       compile_pg(2)
       create_pg_composite_pattern(2)
       create_pg_macro_conn_pattern(2)
       create_pg_ring_pattern(2)
       create_pg_wire_pattern(2)
       remove_pg_patterns(2)
       report_pg_patterns(2)
       report_pg_strategies(2)
       set_pg_strategy(2)

                          Version V-2023.12-SP4
            Copyright (c) 2024 Synopsys, Inc. All rights reserved.
fc_shell> 
save_block -as power_planing
Information: Saving 'router1x3.dlib:router_top.design' to 'router1x3.dlib:power_planing.design'. (DES-028)
1
fc_shell> report_power
****************************************
Report : power
        -significant_digits 2
Design : router_top
Version: V-2023.12-SP4
Date   : Sat Dec 14 21:28:44 2024
****************************************
Information: Activity for scenario func.ss_125c was cached, no propagation required. (POW-005)
Mode: func
Corner: ss_125c
Scenario: func.ss_125c
Voltage: 0.95
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)

  Cell Internal Power    = 5.78e+08 pW ( 88.5%)
  Net Switching Power    = 7.50e+07 pW ( 11.5%)
Total Dynamic Power      = 6.53e+08 pW (100.0%)

Cell Leakage Power       = 3.37e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.93e+08               6.14e+07               8.99e+06               5.63e+08    ( 56.9%)        i
register                  7.78e+07               2.45e+06               2.96e+08               3.76e+08    ( 38.0%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.54e+06               1.12e+07               3.21e+07               5.08e+07    (  5.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.78e+08 pW            7.50e+07 pW            3.37e+08 pW            9.91e+08 pW
1
fc_shell> check_pg_drc
Command check_pg_drc started  at Sat Dec 14 21:29:22 2024
Command check_pg_drc finished at Sat Dec 14 21:29:24 2024
CPU usage for check_pg_drc: 1.58 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.58 seconds ( 0.00 hours)
Total number of errors found: 3
   3 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
fc_shell> check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 1456
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 99
Number of VDD Vias: 2399
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 99
Number of VSS Vias: 2400
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
fc_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
fc_shell> check_pg_nets
Error: unknown command 'check_pg_nets' (CMD-005)
fc_shell> clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-12-14 21:36:39 / Session:  00:38:14 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 756 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-12-14 21:36:39 / Session:  00:38:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 786 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-12-14 21:36:39 / Session:  00:38:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 786 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ss_125c (Mode: func; Corner: ss_125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 122 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 1784 vias out of 4799 total vias.
Total 0.2013 seconds to build cellmap data
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
Total 0.0280 seconds to load 1456 cell instances into cellmap
Moveable cells: 1456; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0933, cell height 1.6720, cell area 5.1721 for total 1456 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 574 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.37 sec. (CTS-104)
Setting target skew for clock: Router_CLK (mode func corner ss_125c) as 0.750000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1516, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clock_gate_REG/parity_reg' from (136.34, 92.98) to (131.17, 92.98). (CTS-106)
Information: Relocated the clock cell 'clock_gate_SYNCH/count_read_2_reg' from (131.02, 129.77) to (136.04, 133.11). (CTS-106)
Information: Relocated the clock cell 'clock_gate_SYNCH/count_read_1_reg' from (132.84, 129.77) to (128.59, 133.11). (CTS-106)
Information: Relocated the clock cell 'clock_gate_SYNCH/count_read_0_reg' from (135.73, 66.23) to (129.96, 66.23). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/count_reg' from (184.07, 9.38) to (179.96, 2.70). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/data_out_reg' from (184.22, 19.42) to (175.71, 19.42). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg' from (151.08, 49.51) to (162.03, 52.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_1' from (152.76, 9.38) to (160.05, 6.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_2' from (137.56, 49.51) to (139.84, 52.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_3' from (141.96, 12.73) to (146.22, 2.70). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_4' from (152.15, 42.82) to (162.03, 42.82). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_5' from (149.26, 9.38) to (155.04, 6.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_6' from (153.82, 29.45) to (162.03, 29.45). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_7' from (138.01, 46.17) to (131.48, 49.51). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_8' from (146.22, 49.51) to (150.78, 52.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_9' from (138.77, 39.48) to (131.17, 36.14). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_10' from (153.52, 56.20) to (162.18, 59.54). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_11' from (139.53, 22.76) to (131.93, 26.10). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_12' from (139.38, 16.07) to (130.72, 16.07). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_13' from (153.36, 36.14) to (163.09, 36.14). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_14' from (141.96, 12.73) to (139.68, 6.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/memory_reg_15' from (153.82, 22.76) to (161.12, 16.07). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/read_ptr_reg' from (139.53, 22.76) to (144.70, 22.76). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/write_ptr_reg' from (137.10, 36.14) to (140.90, 36.14). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/count_reg' from (201.70, 76.26) to (208.24, 72.92). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/data_out_reg' from (203.07, 62.89) to (212.19, 59.54). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg' from (206.41, 32.79) to (212.80, 32.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_16' from (204.59, 9.38) to (210.52, 2.70). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_17' from (188.48, 52.86) to (195.62, 56.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_18' from (205.50, 39.48) to (213.10, 42.82). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_19' from (187.56, 66.23) to (181.33, 69.58). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_20' from (201.40, 9.38) to (206.87, 6.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_21' from (191.97, 42.82) to (198.81, 46.17). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_22' from (186.50, 46.17) to (181.64, 49.51). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_23' from (187.26, 52.86) to (179.20, 59.54). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_24' from (186.96, 39.48) to (181.79, 42.82). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_25' from (192.12, 39.48) to (199.12, 32.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_26' from (184.07, 9.38) to (193.04, 2.70). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_27' from (204.44, 16.07) to (208.54, 16.07). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_28' from (187.56, 66.23) to (193.95, 66.23). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_29' from (204.89, 26.10) to (208.54, 26.10). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/memory_reg_30' from (182.24, 16.07) to (190.91, 9.38). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/read_ptr_reg' from (182.24, 19.42) to (185.89, 19.42). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/write_ptr_reg' from (184.22, 29.45) to (177.23, 29.45). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/count_reg' from (205.50, 126.42) to (213.71, 126.42). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/data_out_reg' from (207.48, 96.33) to (212.95, 103.02). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/memory_reg' from (161.57, 86.30) to (169.78, 89.64). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/memory_reg_31' from (202.00, 123.08) to (197.75, 129.77). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/memory_reg_32' from (155.19, 123.08) to (163.09, 126.42). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/memory_reg_33' from (205.35, 126.42) to (200.79, 133.11). (CTS-106)
Note - message 'CTS-106' limit (50) exceeded. Remainder will be suppressed.
A total of 68 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 2
  Level 0 Num Nodes: 68
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ss_125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:ss_125c)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner ss_125c.  Using corner ss_125c for worst leakage corner. Using corner ss_125c for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0353099  Design MT = 0.475000  Target = 0.1382103  MaxRC = 0.096442 Fast Target = 0.044974 (OPT-081)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 14 X 19 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REG/parity_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REG/parity_reg/GCLK
 Phase delay: (max r/f: 0.224514/nan  min r/f: 0.224514/nan) : clock_gate_REG/parity_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCH/count_read_2_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCH/count_read_2_reg/GCLK
 Phase delay: (max r/f: 0.207443/nan  min r/f: 0.207443/nan) : clock_gate_SYNCH/count_read_2_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCH/count_read_1_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCH/count_read_1_reg/GCLK
 Phase delay: (max r/f: 0.208340/nan  min r/f: 0.208340/nan) : clock_gate_SYNCH/count_read_1_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCH/count_read_0_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 4
 Number of Gates = 0
 Number of Loads = 4
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCH/count_read_0_reg/GCLK
 Phase delay: (max r/f: 0.208759/nan  min r/f: 0.208759/nan) : clock_gate_SYNCH/count_read_0_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/count_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/count_reg/GCLK
 Phase delay: (max r/f: 0.224228/nan  min r/f: 0.224228/nan) : clock_gate_FIFO_0/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/data_out_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/data_out_reg/GCLK
 Phase delay: (max r/f: 0.226898/nan  min r/f: 0.226898/nan) : clock_gate_FIFO_0/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg/GCLK
 Phase delay: (max r/f: 0.232029/nan  min r/f: 0.232029/nan) : clock_gate_FIFO_0/memory_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_1/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_1/GCLK
 Phase delay: (max r/f: 0.232277/nan  min r/f: 0.232277/nan) : clock_gate_FIFO_0/memory_reg_1/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_2/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_2/GCLK
 Phase delay: (max r/f: 0.232506/nan  min r/f: 0.232506/nan) : clock_gate_FIFO_0/memory_reg_2/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_3/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_3/GCLK
 Phase delay: (max r/f: 0.230637/nan  min r/f: 0.230637/nan) : clock_gate_FIFO_0/memory_reg_3/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_4/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_4/GCLK
 Phase delay: (max r/f: 0.230083/nan  min r/f: 0.230083/nan) : clock_gate_FIFO_0/memory_reg_4/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_5/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_5/GCLK
 Phase delay: (max r/f: 0.234070/nan  min r/f: 0.234070/nan) : clock_gate_FIFO_0/memory_reg_5/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_6/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_6/GCLK
 Phase delay: (max r/f: 0.231247/nan  min r/f: 0.231247/nan) : clock_gate_FIFO_0/memory_reg_6/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_7/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_7/GCLK
 Phase delay: (max r/f: 0.229626/nan  min r/f: 0.229626/nan) : clock_gate_FIFO_0/memory_reg_7/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_8/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_8/GCLK
 Phase delay: (max r/f: 0.232582/nan  min r/f: 0.232582/nan) : clock_gate_FIFO_0/memory_reg_8/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_9/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_9/GCLK
 Phase delay: (max r/f: 0.229168/nan  min r/f: 0.229168/nan) : clock_gate_FIFO_0/memory_reg_9/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_10/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_10/GCLK
 Phase delay: (max r/f: 0.228348/nan  min r/f: 0.228348/nan) : clock_gate_FIFO_0/memory_reg_10/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_11/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_11/GCLK
 Phase delay: (max r/f: 0.230827/nan  min r/f: 0.230827/nan) : clock_gate_FIFO_0/memory_reg_11/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_12/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_12/GCLK
 Phase delay: (max r/f: 0.228519/nan  min r/f: 0.228519/nan) : clock_gate_FIFO_0/memory_reg_12/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_13/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_13/GCLK
 Phase delay: (max r/f: 0.231991/nan  min r/f: 0.231991/nan) : clock_gate_FIFO_0/memory_reg_13/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_14/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_14/GCLK
 Phase delay: (max r/f: 0.229740/nan  min r/f: 0.229740/nan) : clock_gate_FIFO_0/memory_reg_14/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/memory_reg_15/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/memory_reg_15/GCLK
 Phase delay: (max r/f: 0.234356/nan  min r/f: 0.234356/nan) : clock_gate_FIFO_0/memory_reg_15/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/read_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/read_ptr_reg/GCLK
 Phase delay: (max r/f: 0.213909/nan  min r/f: 0.213909/nan) : clock_gate_FIFO_0/read_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/write_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/write_ptr_reg/GCLK
 Phase delay: (max r/f: 0.214500/nan  min r/f: 0.214500/nan) : clock_gate_FIFO_0/write_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/count_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/count_reg/GCLK
 Phase delay: (max r/f: 0.220604/nan  min r/f: 0.220604/nan) : clock_gate_FIFO_1/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/data_out_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/data_out_reg/GCLK
 Phase delay: (max r/f: 0.227165/nan  min r/f: 0.227165/nan) : clock_gate_FIFO_1/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg/GCLK
 Phase delay: (max r/f: 0.229950/nan  min r/f: 0.229950/nan) : clock_gate_FIFO_1/memory_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_16/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_16/GCLK
 Phase delay: (max r/f: 0.231819/nan  min r/f: 0.231819/nan) : clock_gate_FIFO_1/memory_reg_16/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_17/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_17/GCLK
 Phase delay: (max r/f: 0.230923/nan  min r/f: 0.230923/nan) : clock_gate_FIFO_1/memory_reg_17/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_18/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_18/GCLK
 Phase delay: (max r/f: 0.228806/nan  min r/f: 0.228806/nan) : clock_gate_FIFO_1/memory_reg_18/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_19/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_19/GCLK
 Phase delay: (max r/f: 0.229721/nan  min r/f: 0.229721/nan) : clock_gate_FIFO_1/memory_reg_19/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_20/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_20/GCLK
 Phase delay: (max r/f: 0.230713/nan  min r/f: 0.230713/nan) : clock_gate_FIFO_1/memory_reg_20/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_21/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_21/GCLK
 Phase delay: (max r/f: 0.231037/nan  min r/f: 0.231037/nan) : clock_gate_FIFO_1/memory_reg_21/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_22/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_22/GCLK
 Phase delay: (max r/f: 0.230503/nan  min r/f: 0.230503/nan) : clock_gate_FIFO_1/memory_reg_22/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_23/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_23/GCLK
 Phase delay: (max r/f: 0.230885/nan  min r/f: 0.230885/nan) : clock_gate_FIFO_1/memory_reg_23/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_24/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_24/GCLK
 Phase delay: (max r/f: 0.231590/nan  min r/f: 0.231590/nan) : clock_gate_FIFO_1/memory_reg_24/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_25/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_25/GCLK
 Phase delay: (max r/f: 0.230770/nan  min r/f: 0.230770/nan) : clock_gate_FIFO_1/memory_reg_25/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_26/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_26/GCLK
 Phase delay: (max r/f: 0.231075/nan  min r/f: 0.231075/nan) : clock_gate_FIFO_1/memory_reg_26/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_27/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_27/GCLK
 Phase delay: (max r/f: 0.233078/nan  min r/f: 0.233078/nan) : clock_gate_FIFO_1/memory_reg_27/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_28/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_28/GCLK
 Phase delay: (max r/f: 0.229149/nan  min r/f: 0.229149/nan) : clock_gate_FIFO_1/memory_reg_28/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_29/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_29/GCLK
 Phase delay: (max r/f: 0.233574/nan  min r/f: 0.233574/nan) : clock_gate_FIFO_1/memory_reg_29/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/memory_reg_30/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/memory_reg_30/GCLK
 Phase delay: (max r/f: 0.232620/nan  min r/f: 0.232620/nan) : clock_gate_FIFO_1/memory_reg_30/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/read_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/read_ptr_reg/GCLK
 Phase delay: (max r/f: 0.214176/nan  min r/f: 0.214176/nan) : clock_gate_FIFO_1/read_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/write_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/write_ptr_reg/GCLK
 Phase delay: (max r/f: 0.214996/nan  min r/f: 0.214996/nan) : clock_gate_FIFO_1/write_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/count_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/count_reg/GCLK
 Phase delay: (max r/f: 0.222740/nan  min r/f: 0.222740/nan) : clock_gate_FIFO_2/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/data_out_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/data_out_reg/GCLK
 Phase delay: (max r/f: 0.227280/nan  min r/f: 0.227280/nan) : clock_gate_FIFO_2/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg/GCLK
 Phase delay: (max r/f: 0.231838/nan  min r/f: 0.231838/nan) : clock_gate_FIFO_2/memory_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_31/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_31/GCLK
 Phase delay: (max r/f: 0.229664/nan  min r/f: 0.229664/nan) : clock_gate_FIFO_2/memory_reg_31/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_32/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_32/GCLK
 Phase delay: (max r/f: 0.230751/nan  min r/f: 0.230751/nan) : clock_gate_FIFO_2/memory_reg_32/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_33/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_33/GCLK
 Phase delay: (max r/f: 0.231953/nan  min r/f: 0.231953/nan) : clock_gate_FIFO_2/memory_reg_33/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_34/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_34/GCLK
 Phase delay: (max r/f: 0.229454/nan  min r/f: 0.229454/nan) : clock_gate_FIFO_2/memory_reg_34/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_35/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_35/GCLK
 Phase delay: (max r/f: 0.232430/nan  min r/f: 0.232430/nan) : clock_gate_FIFO_2/memory_reg_35/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_36/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_36/GCLK
 Phase delay: (max r/f: 0.231495/nan  min r/f: 0.231495/nan) : clock_gate_FIFO_2/memory_reg_36/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_37/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_37/GCLK
 Phase delay: (max r/f: 0.231609/nan  min r/f: 0.231609/nan) : clock_gate_FIFO_2/memory_reg_37/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_38/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_38/GCLK
 Phase delay: (max r/f: 0.232410/nan  min r/f: 0.232410/nan) : clock_gate_FIFO_2/memory_reg_38/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_39/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_39/GCLK
 Phase delay: (max r/f: 0.229301/nan  min r/f: 0.229301/nan) : clock_gate_FIFO_2/memory_reg_39/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_40/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_40/GCLK
 Phase delay: (max r/f: 0.229759/nan  min r/f: 0.229759/nan) : clock_gate_FIFO_2/memory_reg_40/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_41/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_41/GCLK
 Phase delay: (max r/f: 0.230732/nan  min r/f: 0.230732/nan) : clock_gate_FIFO_2/memory_reg_41/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_42/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_42/GCLK
 Phase delay: (max r/f: 0.229702/nan  min r/f: 0.229702/nan) : clock_gate_FIFO_2/memory_reg_42/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_43/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_43/GCLK
 Phase delay: (max r/f: 0.230675/nan  min r/f: 0.230675/nan) : clock_gate_FIFO_2/memory_reg_43/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_44/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_44/GCLK
 Phase delay: (max r/f: 0.230503/nan  min r/f: 0.230503/nan) : clock_gate_FIFO_2/memory_reg_44/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/memory_reg_45/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/memory_reg_45/GCLK
 Phase delay: (max r/f: 0.230656/nan  min r/f: 0.230656/nan) : clock_gate_FIFO_2/memory_reg_45/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/read_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/read_ptr_reg/GCLK
 Phase delay: (max r/f: 0.212669/nan  min r/f: 0.212669/nan) : clock_gate_FIFO_2/read_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/write_ptr_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/write_ptr_reg/GCLK
 Phase delay: (max r/f: 0.213680/nan  min r/f: 0.213680/nan) : clock_gate_FIFO_2/write_ptr_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REG/dout_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REG/dout_reg/GCLK
 Phase delay: (max r/f: 0.224628/nan  min r/f: 0.224628/nan) : clock_gate_REG/dout_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REG/first_byte_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REG/first_byte_reg/GCLK
 Phase delay: (max r/f: 0.225296/nan  min r/f: 0.225296/nan) : clock_gate_REG/first_byte_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REG/full_state_byte_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REG/full_state_byte_reg/GCLK
 Phase delay: (max r/f: 0.226498/nan  min r/f: 0.226498/nan) : clock_gate_REG/full_state_byte_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REG/pkt_parity_reg/GCLK
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 11
 Number of Gates = 0
 Number of Loads = 11
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REG/pkt_parity_reg/GCLK
 Phase delay: (max r/f: 0.237942/nan  min r/f: 0.237942/nan) : clock_gate_REG/pkt_parity_reg/CLK
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ss_125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN0 (func:ss_125c)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = router_clock
 Clocks: 
     Router_CLK (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 12
 Number of Gates = 68
 Number of Loads = 80
 Loads with existing phase delay = 68
   1. Phase delay = (max r/f: 0.237942/__  min r/f: 0.237942/__) : clock_gate_REG/pkt_parity_reg/CLK
   2. Phase delay = (max r/f: 0.234356/__  min r/f: 0.234356/__) : clock_gate_FIFO_0/memory_reg_15/CLK
   3. Phase delay = (max r/f: 0.234070/__  min r/f: 0.234070/__) : clock_gate_FIFO_0/memory_reg_5/CLK
   4. Phase delay = (max r/f: 0.233574/__  min r/f: 0.233574/__) : clock_gate_FIFO_1/memory_reg_29/CLK
   5. Phase delay = (max r/f: 0.233078/__  min r/f: 0.233078/__) : clock_gate_FIFO_1/memory_reg_27/CLK
   6. Phase delay = (max r/f: 0.232620/__  min r/f: 0.232620/__) : clock_gate_FIFO_1/memory_reg_30/CLK
   7. Phase delay = (max r/f: 0.232582/__  min r/f: 0.232582/__) : clock_gate_FIFO_0/memory_reg_8/CLK
   8. Phase delay = (max r/f: 0.232506/__  min r/f: 0.232506/__) : clock_gate_FIFO_0/memory_reg_2/CLK
   9. Phase delay = (max r/f: 0.232430/__  min r/f: 0.232430/__) : clock_gate_FIFO_2/memory_reg_35/CLK
  10. Phase delay = (max r/f: 0.232410/__  min r/f: 0.232410/__) : clock_gate_FIFO_2/memory_reg_38/CLK
  11. Phase delay = (max r/f: 0.232277/__  min r/f: 0.232277/__) : clock_gate_FIFO_0/memory_reg_1/CLK
  12. Phase delay = (max r/f: 0.232029/__  min r/f: 0.232029/__) : clock_gate_FIFO_0/memory_reg/CLK
  13. Phase delay = (max r/f: 0.231991/__  min r/f: 0.231991/__) : clock_gate_FIFO_0/memory_reg_13/CLK
  14. Phase delay = (max r/f: 0.231953/__  min r/f: 0.231953/__) : clock_gate_FIFO_2/memory_reg_33/CLK
  15. Phase delay = (max r/f: 0.231838/__  min r/f: 0.231838/__) : clock_gate_FIFO_2/memory_reg/CLK
  16. Phase delay = (max r/f: 0.231819/__  min r/f: 0.231819/__) : clock_gate_FIFO_1/memory_reg_16/CLK
  17. Phase delay = (max r/f: 0.231609/__  min r/f: 0.231609/__) : clock_gate_FIFO_2/memory_reg_37/CLK
  18. Phase delay = (max r/f: 0.231590/__  min r/f: 0.231590/__) : clock_gate_FIFO_1/memory_reg_24/CLK
  19. Phase delay = (max r/f: 0.231495/__  min r/f: 0.231495/__) : clock_gate_FIFO_2/memory_reg_36/CLK
  20. Phase delay = (max r/f: 0.231247/__  min r/f: 0.231247/__) : clock_gate_FIFO_0/memory_reg_6/CLK
  21. Phase delay = (max r/f: 0.231075/__  min r/f: 0.231075/__) : clock_gate_FIFO_1/memory_reg_26/CLK
  22. Phase delay = (max r/f: 0.231037/__  min r/f: 0.231037/__) : clock_gate_FIFO_1/memory_reg_21/CLK
  23. Phase delay = (max r/f: 0.230923/__  min r/f: 0.230923/__) : clock_gate_FIFO_1/memory_reg_17/CLK
  24. Phase delay = (max r/f: 0.230885/__  min r/f: 0.230885/__) : clock_gate_FIFO_1/memory_reg_23/CLK
  25. Phase delay = (max r/f: 0.230827/__  min r/f: 0.230827/__) : clock_gate_FIFO_0/memory_reg_11/CLK
  26. Phase delay = (max r/f: 0.230770/__  min r/f: 0.230770/__) : clock_gate_FIFO_1/memory_reg_25/CLK
  27. Phase delay = (max r/f: 0.230751/__  min r/f: 0.230751/__) : clock_gate_FIFO_2/memory_reg_32/CLK
  28. Phase delay = (max r/f: 0.230732/__  min r/f: 0.230732/__) : clock_gate_FIFO_2/memory_reg_41/CLK
  29. Phase delay = (max r/f: 0.230713/__  min r/f: 0.230713/__) : clock_gate_FIFO_1/memory_reg_20/CLK
  30. Phase delay = (max r/f: 0.230675/__  min r/f: 0.230675/__) : clock_gate_FIFO_2/memory_reg_43/CLK
  31. Phase delay = (max r/f: 0.230656/__  min r/f: 0.230656/__) : clock_gate_FIFO_2/memory_reg_45/CLK
  32. Phase delay = (max r/f: 0.230637/__  min r/f: 0.230637/__) : clock_gate_FIFO_0/memory_reg_3/CLK
  33. Phase delay = (max r/f: 0.230503/__  min r/f: 0.230503/__) : clock_gate_FIFO_1/memory_reg_22/CLK
  34. Phase delay = (max r/f: 0.230503/__  min r/f: 0.230503/__) : clock_gate_FIFO_2/memory_reg_44/CLK
  35. Phase delay = (max r/f: 0.230083/__  min r/f: 0.230083/__) : clock_gate_FIFO_0/memory_reg_4/CLK
  36. Phase delay = (max r/f: 0.229950/__  min r/f: 0.229950/__) : clock_gate_FIFO_1/memory_reg/CLK
  37. Phase delay = (max r/f: 0.229759/__  min r/f: 0.229759/__) : clock_gate_FIFO_2/memory_reg_40/CLK
  38. Phase delay = (max r/f: 0.229740/__  min r/f: 0.229740/__) : clock_gate_FIFO_0/memory_reg_14/CLK
  39. Phase delay = (max r/f: 0.229721/__  min r/f: 0.229721/__) : clock_gate_FIFO_1/memory_reg_19/CLK
  40. Phase delay = (max r/f: 0.229702/__  min r/f: 0.229702/__) : clock_gate_FIFO_2/memory_reg_42/CLK
  41. Phase delay = (max r/f: 0.229664/__  min r/f: 0.229664/__) : clock_gate_FIFO_2/memory_reg_31/CLK
  42. Phase delay = (max r/f: 0.229626/__  min r/f: 0.229626/__) : clock_gate_FIFO_0/memory_reg_7/CLK
  43. Phase delay = (max r/f: 0.229454/__  min r/f: 0.229454/__) : clock_gate_FIFO_2/memory_reg_34/CLK
  44. Phase delay = (max r/f: 0.229301/__  min r/f: 0.229301/__) : clock_gate_FIFO_2/memory_reg_39/CLK
  45. Phase delay = (max r/f: 0.229168/__  min r/f: 0.229168/__) : clock_gate_FIFO_0/memory_reg_9/CLK
  46. Phase delay = (max r/f: 0.229149/__  min r/f: 0.229149/__) : clock_gate_FIFO_1/memory_reg_28/CLK
  47. Phase delay = (max r/f: 0.228806/__  min r/f: 0.228806/__) : clock_gate_FIFO_1/memory_reg_18/CLK
  48. Phase delay = (max r/f: 0.228519/__  min r/f: 0.228519/__) : clock_gate_FIFO_0/memory_reg_12/CLK
  49. Phase delay = (max r/f: 0.228348/__  min r/f: 0.228348/__) : clock_gate_FIFO_0/memory_reg_10/CLK
  50. Phase delay = (max r/f: 0.227280/__  min r/f: 0.227280/__) : clock_gate_FIFO_2/data_out_reg/CLK
  51. Phase delay = (max r/f: 0.227165/__  min r/f: 0.227165/__) : clock_gate_FIFO_1/data_out_reg/CLK
  52. Phase delay = (max r/f: 0.226898/__  min r/f: 0.226898/__) : clock_gate_FIFO_0/data_out_reg/CLK
  53. Phase delay = (max r/f: 0.226498/__  min r/f: 0.226498/__) : clock_gate_REG/full_state_byte_reg/CLK
  54. Phase delay = (max r/f: 0.225296/__  min r/f: 0.225296/__) : clock_gate_REG/first_byte_reg/CLK
  55. Phase delay = (max r/f: 0.224628/__  min r/f: 0.224628/__) : clock_gate_REG/dout_reg/CLK
  56. Phase delay = (max r/f: 0.224514/__  min r/f: 0.224514/__) : clock_gate_REG/parity_reg/CLK
  57. Phase delay = (max r/f: 0.224228/__  min r/f: 0.224228/__) : clock_gate_FIFO_0/count_reg/CLK
  58. Phase delay = (max r/f: 0.222740/__  min r/f: 0.222740/__) : clock_gate_FIFO_2/count_reg/CLK
  59. Phase delay = (max r/f: 0.220604/__  min r/f: 0.220604/__) : clock_gate_FIFO_1/count_reg/CLK
  60. Phase delay = (max r/f: 0.214996/__  min r/f: 0.214996/__) : clock_gate_FIFO_1/write_ptr_reg/CLK
  61. Phase delay = (max r/f: 0.214500/__  min r/f: 0.214500/__) : clock_gate_FIFO_0/write_ptr_reg/CLK
  62. Phase delay = (max r/f: 0.214176/__  min r/f: 0.214176/__) : clock_gate_FIFO_1/read_ptr_reg/CLK
  63. Phase delay = (max r/f: 0.213909/__  min r/f: 0.213909/__) : clock_gate_FIFO_0/read_ptr_reg/CLK
  64. Phase delay = (max r/f: 0.213680/__  min r/f: 0.213680/__) : clock_gate_FIFO_2/write_ptr_reg/CLK
  65. Phase delay = (max r/f: 0.212669/__  min r/f: 0.212669/__) : clock_gate_FIFO_2/read_ptr_reg/CLK
  66. Phase delay = (max r/f: 0.208759/__  min r/f: 0.208759/__) : clock_gate_SYNCH/count_read_0_reg/CLK
  67. Phase delay = (max r/f: 0.208340/__  min r/f: 0.208340/__) : clock_gate_SYNCH/count_read_1_reg/CLK
  68. Phase delay = (max r/f: 0.207443/__  min r/f: 0.207443/__) : clock_gate_SYNCH/count_read_2_reg/CLK
 Added 3 Repeaters (B: 3 I: 0). Built 1 Repeater Levels for driver router_clock
 Phase delay: (max r/f: 0.282536/nan  min r/f: 0.282536/nan) : router_clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 2.70 sec, cpu time is 0 hr : 0 min : 3.10 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Router_CLK' and skew group 'default' in mode 'func' for clock root 'router_clock': (CTS-141)
(1) router_clock [Location: (110.77, 126.58)] [Pre-CTS Fanout: 80] [Phase Delay: (Rise: 0.282536, Fall: nan)]
 (2) clock_gate_FIFO_1/memory_reg_16/GCLK [Location: (213.58, 3.57)] [Pre-CTS Fanout: 9] [Phase Delay: (Rise: 0.000095, Fall: nan)]
  (3) FIFO_1/memory_reg[10][8]/CLK [Location: (204.41, -5.49)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.06 sec. (CTS-104)
There are 3 buffers and 0 inverters added (total area 16.01) by Clock Tree Synthesis.
Information: 0 out of 71 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 97 out of 574, orientation changed without moving: 115
Clock sink displacement max = 3.648000 um, average = 0.253951 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'FIFO_2/memory_reg[10][3]' snapped from (198.05, 134.78) (MX) to (197.75, 131.44) (MX) displacement = 3.648000 um.
Clock sink inst 'FIFO_1/memory_reg[0][2]' snapped from (214.62, 34.46) (MX) to (214.62, 37.81) (MX) displacement = 3.344000 um.
Clock sink inst 'FIFO_2/memory_reg[10][2]' snapped from (193.34, 129.77) (R0) to (193.34, 133.11) (R0) displacement = 3.344000 um.
Clock sink inst 'FIFO_0/memory_reg[6][3]' snapped from (128.74, 16.07) (R0) to (127.68, 17.74) (MX) displacement = 2.736000 um.
Clock sink inst 'FIFO_2/memory_reg[10][0]' snapped from (198.51, 129.77) (R0) to (201.24, 129.77) (R0) displacement = 2.736000 um.
Clock sink inst 'FIFO_2/count_reg[0]' snapped from (209.91, 126.42) (R0) to (208.84, 124.75) (MX) displacement = 2.736000 um.
Clock sink inst 'FIFO_1/memory_reg[5][0]' snapped from (188.02, 9.38) (R0) to (185.74, 9.38) (R0) displacement = 2.280000 um.
Clock sink inst 'SYNCH/count_read_1_reg[3]' snapped from (127.68, 133.11) (MY) to (127.98, 134.78) (MX) displacement = 1.976000 um.
Clock sink inst 'FIFO_1/memory_reg[14][0]' snapped from (210.06, 4.37) (MX) to (210.36, 6.04) (R0) displacement = 1.976000 um.
Clock sink inst 'FIFO_1/memory_reg[3][2]' snapped from (171.45, 42.82) (MY) to (171.76, 44.50) (MX) displacement = 1.976000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Track at {110.628 -7.641} {222.018 -7.641} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -7.489} {222.018 -7.489} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -7.337} {222.018 -7.337} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -7.185} {222.018 -7.185} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -7.033} {222.018 -7.033} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -6.881} {222.018 -6.881} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -6.729} {222.018 -6.729} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -6.577} {222.018 -6.577} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -6.425} {222.018 -6.425} on layer M1 is out of boundary. (ZRT-729)
Warning: Track at {110.628 -6.273} {222.018 -6.273} on layer M1 is out of boundary. (ZRT-729)
Note - message 'ZRT-729' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block router_top are cleared. (TIM-123)
Total number of global routed clock nets: 72
Information: The run time for clock net global routing is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.30 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1521 nets, 72 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 72, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1325, DR 0), data (VR 1447, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: router_top; type: design; tot_drc_vio: 0; buf_ct: 3; buf_area: 16.011072; cell_area: 413.492288
start cto; name: func:Router_CLK; type: clock; latency: 0.285661; gskew: 0.221863; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 3; buf_area: 16.011072; cell_area: 413.492288
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Router_CLK mode: func root: router_clock
Clock QoR Before DRC Optimization:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0002

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.81u 00:00:00.01s 00:00:00.82e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.84 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.85 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock Router_CLK mode func corner:  ss_125c   
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Router_CLK mode: func root: router_clock
Clock QoR Before Global latency and skew opt:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9927

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9969

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.35u 00:00:00.00s 00:00:00.35e: 
Clock QoR After Global latency and skew opt:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
Longest path:
  (0) 0.0084            0.0000          ZCTSBUF_4461_1270/A
  (1) 0.0641            0.0558          ZCTSBUF_4461_1270/Y
  (2) 0.0686            0.0045          clock_gate_REG/pkt_parity_reg/CLK
  (3) 0.2855            0.2170          clock_gate_REG/pkt_parity_reg/GCLK
  (4) 0.2857            0.0001          REG/pkt_parity_reg[4]/CLK
Shortest path:
  (0) 0.0085            0.0000          ZCTSBUF_1835_1271/A
  (1) 0.0623            0.0538          ZCTSBUF_1835_1271/Y
  (2) 0.0638            0.0015          SYNCH/count_read_0_reg[0]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.37 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock Router_CLK mode func corner:  ss_125c   
-------------------------------------------------------------
Optimizing clock tree area
clock: Router_CLK mode: func root: router_clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         12
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          6
        # Failed main graph committ          =          6
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9972

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.22u 00:00:00.00s 00:00:00.22e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.22 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Router_CLK mode: func root: router_clock
Clock QoR Before DRC Optimization:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9988

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 72, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Router_CLK   Yes     0.2448  0.2448  0.2750  0.2750   ss_125c

Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1519, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 5 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 6 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 6 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 6 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.057693, elapsed 0.057787, speed up 0.998373.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 1325, DR 0), data (VR 1447, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.986539, Leakage = 0.350838, Internal = 0.533435, Switching = 0.102266

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.370380, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.370380, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.370, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.497895, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func.ss_125c , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: ss_125c, id = 1
          isSetup: wns = 2.370380, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.988008
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.987361
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997251

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.370380, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.370380, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.370, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.497895, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.672958, elapsed 0.682345, speed up 0.986243.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 1.03 sec, cpu time is 0 hr : 0 min : 1.02 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =    10 

No. doRoutes           =    43 
No. doUnroutes         =    26 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    43 
No. undoUnroutes       =    26 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   31  Proc 12991 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 12991 
Net statistics:
Total number of nets     = 1521
Number of nets to route  = 72
72 nets are fully connected,
 of which 0 are detail routed and 72 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 12991 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   37  Proc 12991 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   37  Proc 12991 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 12991 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 12991 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  105  Alloctr  105  Proc 12991 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3096.54
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 921.97
Initial. Layer M4 wire length = 1663.89
Initial. Layer M5 wire length = 357.70
Initial. Layer M6 wire length = 7.85
Initial. Layer M7 wire length = 59.68
Initial. Layer M8 wire length = 85.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2327
Initial. Via VIA12SQ_C count = 719
Initial. Via VIA23SQ_C count = 719
Initial. Via VIA34SQ_C count = 771
Initial. Via VIA45SQ_C count = 110
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  105  Alloctr  105  Proc 12991 

Congestion utilization per direction:
Average vertical track utilization   =  2.28 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  2.10 %
Peak    horizontal track utilization = 44.44 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 12991 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   62  Alloctr   63  Proc 12991 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 574 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 72 flat clock tree nets.
There are 71 non-sink instances (total area 413.49) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3 buffers and 0 inverters (total area 16.01).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.59u 00:00:00.49s 00:00:07.77e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-12-14 21:36:47 / Session:  00:38:23 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1572 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1521 nets, 72 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1519, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    67 s (  0.02 hr )  ELAPSE:  2303 s (  0.64 hr )  MEM-PEAK:  1572 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:    67 s (  0.02 hr )  ELAPSE:  2303 s (  0.64 hr )  MEM-PEAK:  1572 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        4  350656544
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        4  350656544      7546.55       1459         46         61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        4  350656544      7546.55       1459
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    72 s (  0.02 hr )  ELAPSE:  2308 s (  0.64 hr )  MEM-PEAK:  1572 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func.ss_125c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:27     0.000     0.000  7546.552     0.000     0.439        46        61         0     0.000      1572 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0318 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0176 seconds to load 1459 cell instances into cellmap
Moveable cells: 814; Application fixed cells: 645; Macro cells: 0; User fixed cells: 0
Average cell width 3.0935, cell height 1.6720, cell area 5.1724 for total 1459 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00         -         3       7546.55  350656544.00        1459              0.64      1572

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00         -         3       7546.55  350656544.00        1459              0.64      1572
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 14 X 19 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00         -         3       7546.55  350656544.00        1459              0.64      1572
Clock-opt optimization Phase 6 Iter  3          0.00        0.00         -         3       7546.55  350656544.00        1459              0.64      1572
Clock-opt optimization Phase 6 Iter  4          0.00        0.00         -         3       7546.55  350656544.00        1459              0.64      1572

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
CCL: Total Usage Adjustment : 1
INFO: Derive row count 23 from GR congestion map (92/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  2          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  3          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  4          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 14 X 19 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  6          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  7          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  8          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter  9          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 10          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 11          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 12          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 13          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 14          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 15          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 16          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 17          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 18          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Clock-opt optimization Phase 7 Iter 19          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572

Clock-opt optimization Phase 8 Iter  1          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-12-14 21:36:55 / Session:  00:38:31 / Command:  00:00:16 / CPU:  00:00:15 / Memory: 1572 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1572
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func.ss_125c (Mode: func; Corner: ss_125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 471 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 1784 vias out of 7126 total vias.
Total 0.0610 seconds to build cellmap data
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
Total 0.0288 seconds to load 1462 cell instances into cellmap
Moveable cells: 817; Application fixed cells: 645; Macro cells: 0; User fixed cells: 0
Average cell width 3.0897, cell height 1.6720, cell area 5.1660 for total 1462 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1522, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 72, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: Router_CLK mode: func root: router_clock

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: Router_CLK, Mode: func, Root: router_clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2219; ID = 0.2857; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 3; ClockBufArea = 16.0111; ClockCellArea = 413.4923; ClockWireLen = 3305.1320; Clock = Router_CLK; Mode = func; Corner = ss_125c; ClockRoot = router_clock. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 3 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1522, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1522, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1325, DR 0), data (VR 1450, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.061122, elapsed 0.061903, speed up 0.987383.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 1325, DR 0), data (VR 1450, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.993113, Leakage = 0.350756, Internal = 0.538834, Switching = 0.103524

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.370380, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.370380, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.370, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.497895, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func.ss_125c , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: ss_125c, id = 1
          isSetup: wns = 2.370380, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.998515
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.998526
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.993903

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.370380, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.370380, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.370, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.497895, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 0.367011, elapsed 0.368026, speed up 0.997242.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Cell FIFO_0/memory_reg[7][6] is placed overlapping with other cells at {{162.180 37.807} {167.348 39.479}}. (ZRT-763)
Warning: Cell FIFO_1/memory_reg[14][3] is placed overlapping with other cells at {{204.892 4.367} {210.060 6.039}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   31  Proc 13071 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 13071 
Net statistics:
Total number of nets     = 1524
Number of nets to route  = 72
72 nets are fully connected,
 of which 0 are detail routed and 72 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 13071 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.61     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   37  Proc 13071 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   37  Proc 13071 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 13071 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 13071 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  105  Alloctr  105  Proc 13071 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3096.54
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 921.97
Initial. Layer M4 wire length = 1663.89
Initial. Layer M5 wire length = 357.70
Initial. Layer M6 wire length = 7.85
Initial. Layer M7 wire length = 59.68
Initial. Layer M8 wire length = 85.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2327
Initial. Via VIA12SQ_C count = 719
Initial. Via VIA23SQ_C count = 719
Initial. Via VIA34SQ_C count = 771
Initial. Via VIA45SQ_C count = 110
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  105  Alloctr  105  Proc 13071 

Congestion utilization per direction:
Average vertical track utilization   =  2.28 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  2.10 %
Peak    horizontal track utilization = 44.44 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   70  Alloctr   70  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 13071 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   62  Alloctr   63  Proc 13071 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.80 sec, cpu time is 0 hr : 0 min : 1.79 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 471 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 1784 vias out of 7126 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0313 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 83 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3501.34            0        Yes DEFAULT
       12647         1462        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1462
number of references:                83
number of site rows:                121
number of locations attempted:    14713
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         817 (8455 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.381 um ( 0.23 row height)
rms weighted cell displacement:   0.381 um ( 0.23 row height)
max cell displacement:            2.706 um ( 1.62 row height)
avg cell displacement:            0.101 um ( 0.06 row height)
avg weighted cell displacement:   0.101 um ( 0.06 row height)
number of cells moved:               83
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5441 (AO221X1_HVT)
  Input location: (207.172,4.367)
  Legal location: (205.044,6.039)
  Displacement:   2.706 um ( 1.62 row height)
Cell: ctmi_5316 (AO221X1_HVT)
  Input location: (168.868,91.311)
  Legal location: (167.348,92.983)
  Displacement:   2.260 um ( 1.35 row height)
Cell: ctmi_5310 (AO222X1_HVT)
  Input location: (206.412,133.111)
  Legal location: (205.044,134.783)
  Displacement:   2.160 um ( 1.29 row height)
Cell: ctmi_5604 (AO221X1_HVT)
  Input location: (162.484,37.807)
  Legal location: (160.356,37.807)
  Displacement:   2.128 um ( 1.27 row height)
Cell: ctmi_5478 (AO22X1_HVT)
  Input location: (192.732,4.367)
  Legal location: (191.516,2.695)
  Displacement:   2.067 um ( 1.24 row height)
Cell: ctmi_5291 (AO22X1_HVT)
  Input location: (155.492,124.751)
  Legal location: (156.708,126.423)
  Displacement:   2.067 um ( 1.24 row height)
Cell: ctmi_5440 (AO221X1_HVT)
  Input location: (209.604,17.743)
  Legal location: (208.54,19.415)
  Displacement:   1.982 um ( 1.19 row height)
Cell: ctmi_6041 (MUX21X1_HVT)
  Input location: (181.484,2.695)
  Legal location: (180.876,4.367)
  Displacement:   1.779 um ( 1.06 row height)
Cell: ctmi_742 (OA221X1_HVT)
  Input location: (177.228,31.119)
  Legal location: (176.62,32.791)
  Displacement:   1.779 um ( 1.06 row height)
Cell: ctmi_5428 (AO22X1_HVT)
  Input location: (191.668,44.495)
  Legal location: (192.124,46.167)
  Displacement:   1.733 um ( 1.04 row height)

 Successfully legalize placement.
Info: 574 sinks and boundary insts are collected
Info: 574 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.39 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 72 flat clock tree nets.
There are 71 non-sink instances (total area 413.49) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 3 buffers and 0 inverters (total area 16.01).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:02.64u 00:00:00.00s 00:00:02.66e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1524 nets, 72 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0314 seconds to build cellmap data
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
Total 0.0183 seconds to load 1462 cell instances into cellmap
Moveable cells: 1391; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
Average cell width 3.0897, cell height 1.6720, cell area 5.1660 for total 1462 placed and application fixed cells
Information: Current block utilization is '0.59720', effective utilization is '0.59719'. (OPT-055)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1522, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1522, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func.ss_125c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:38:34     0.000     0.000  7552.651     0.000     0.176        49        61         0     0.000      1652 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-12-14 21:36:58 / Session:  00:38:34 / Command:  00:00:19 / CPU:  00:00:18 / Memory: 1652 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1652

Enable dominated scenarios

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization complete                 0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1652
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937905874  66.001352409339  8.634049643682  0.781374540852  7.442087011238  3.181152149079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465787932247  8.763589181122  1.911351436960  21.338068509427  0.014598933204  4.045141344037  5.020609916976  6.345880329962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  -3.284509689705  -9.611151337147  -0.128739789272  0.513551216982  7.835139826811  8.372519299733  69.401956644586  7.609486887844  3.894421564966  9.819993661759  1.487343187763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  -0.072343639122  -6.270037426705  -0.450494880240  3.928173631613  9.852544054410  0.210066310127  72.150344954570  7.466285890751  8.788124407826  8.572530684759  1.334188735409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  -4.740224050513  -6.567966315027  -5.706185726119  8.134461036181  4.723121071581  6.753657967486  39.157768195845  6.246620885544  2.738857139211  6.086737706504  8.868230694724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  -0.405169290953  -4.590768021970  -4.170951309159  0.006744354660  9.230842681426  9.005588546071  28.230772224446  3.794212515514  0.705597368271  6.012882617343  3.718516093956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  -6.656262409097  -9.409795658072  -6.136993213139  7.763510072170  9.625254751594  7.417690264932  57.068269417031  0.435880076646  6.662731026730  8.833428249383  2.924356316216
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1524 nets, 72 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1522, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1522, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2  350755584
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2  350755584      7552.65       1462         49         61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -        0        2  350755584      7552.65       1462

Clock-opt command complete                CPU:    78 s (  0.02 hr )  ELAPSE:  2314 s (  0.64 hr )  MEM-PEAK:  1652 MB
Clock-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.613 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-12-14 21:36:58 / Session:  00:38:34 / Command:  00:00:19 / CPU:  00:00:18 / Memory: 1652 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-12-14 21:36:58 / Session:  00:38:34 / Command:  00:00:19 / CPU:  00:00:18 / Memory: 1652 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-12-14 21:36:58 / Session:  00:38:34 / Command:  00:00:19 / CPU:  00:00:18 / Memory: 1652 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00         -         1       7552.65  350755584.00        1462              0.64      1652
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   25  Alloctr   26  Proc 13070 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   30  Proc 13070 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 13070 
Net statistics:
Total number of nets     = 1524
Number of nets to route  = 72
72 nets are fully connected,
 of which 0 are detail routed and 72 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   36  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.54     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   37  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   37  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 13070 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   37  Alloctr   37  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  213  Alloctr  213  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3096.54
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 921.97
Initial. Layer M4 wire length = 1663.89
Initial. Layer M5 wire length = 357.70
Initial. Layer M6 wire length = 7.85
Initial. Layer M7 wire length = 59.68
Initial. Layer M8 wire length = 85.45
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2327
Initial. Via VIA12SQ_C count = 719
Initial. Via VIA23SQ_C count = 719
Initial. Via VIA34SQ_C count = 771
Initial. Via VIA45SQ_C count = 110
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:36:59 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  213  Alloctr  213  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3096.54
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 921.97
phase1. Layer M4 wire length = 1663.89
phase1. Layer M5 wire length = 357.70
phase1. Layer M6 wire length = 7.85
phase1. Layer M7 wire length = 59.68
phase1. Layer M8 wire length = 85.45
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2327
phase1. Via VIA12SQ_C count = 719
phase1. Via VIA23SQ_C count = 719
phase1. Via VIA34SQ_C count = 771
phase1. Via VIA45SQ_C count = 110
phase1. Via VIA56SQ_C count = 4
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  213  Alloctr  213  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   =  2.28 %
Peak    vertical track utilization   = 33.33 %
Average horizontal track utilization =  2.11 %
Peak    horizontal track utilization = 44.44 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  212  Proc 13070 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   62  Alloctr   63  Proc 13070 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   26  Alloctr   27  Proc 13070 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 314 of 2479


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   27  Alloctr   28  Proc 13070 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   27  Alloctr   28  Proc 13070 

Number of wires with overlap after iteration 1 = 91 of 2154


Wire length and via report:
---------------------------
Number of M1 wires: 27            : 0
Number of M2 wires: 666                  VIA12SQ_C: 719
Number of M3 wires: 797                  VIA23SQ_C: 720
Number of M4 wires: 578                  VIA34SQ_C: 764
Number of M5 wires: 82           VIA45SQ_C: 117
Number of M6 wires: 2            VIA56SQ_C: 4
Number of M7 wires: 1            VIA67SQ_C: 2
Number of M8 wires: 1            VIA78SQ_C: 2
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 2154              vias: 2328

Total M1 wire length: 4.0
Total M2 wire length: 139.1
Total M3 wire length: 1043.8
Total M4 wire length: 1620.5
Total M5 wire length: 358.7
Total M6 wire length: 7.3
Total M7 wire length: 59.0
Total M8 wire length: 85.1
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3317.5

Longest M1 wire length: 0.7
Longest M2 wire length: 1.4
Longest M3 wire length: 17.0
Longest M4 wire length: 23.7
Longest M5 wire length: 16.7
Longest M6 wire length: 6.1
Longest M7 wire length: 59.0
Longest M8 wire length: 85.1
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   26  Alloctr   27  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   37  Alloctr   38  Proc 13070 
Total number of nets = 1524, of which 0 are not extracted
Total number of open nets = 1452, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2/70 Partitions, Violations =   4
Routed  3/70 Partitions, Violations =   3
Routed  4/70 Partitions, Violations =   3
Routed  5/70 Partitions, Violations =   5
Routed  6/70 Partitions, Violations =   8
Routed  7/70 Partitions, Violations =   8
Routed  8/70 Partitions, Violations =   5
Routed  9/70 Partitions, Violations =   5
Routed  10/70 Partitions, Violations =  7
Routed  11/70 Partitions, Violations =  4
Routed  12/70 Partitions, Violations =  4
Routed  13/70 Partitions, Violations =  4
Routed  14/70 Partitions, Violations =  2
Routed  15/70 Partitions, Violations =  2
Routed  16/70 Partitions, Violations =  2
Routed  17/70 Partitions, Violations =  6
Routed  18/70 Partitions, Violations =  8
Routed  19/70 Partitions, Violations =  10
Routed  20/70 Partitions, Violations =  10
Routed  21/70 Partitions, Violations =  13
Routed  22/70 Partitions, Violations =  13
Routed  23/70 Partitions, Violations =  13
Routed  24/70 Partitions, Violations =  14
Routed  25/70 Partitions, Violations =  12
Routed  26/70 Partitions, Violations =  12
Routed  27/70 Partitions, Violations =  12
Routed  28/70 Partitions, Violations =  10
Routed  29/70 Partitions, Violations =  12
Routed  30/70 Partitions, Violations =  12
Routed  31/70 Partitions, Violations =  12
Routed  32/70 Partitions, Violations =  12
Routed  33/70 Partitions, Violations =  15
Routed  34/70 Partitions, Violations =  20
Routed  35/70 Partitions, Violations =  20
Routed  36/70 Partitions, Violations =  20
Routed  37/70 Partitions, Violations =  19
Routed  38/70 Partitions, Violations =  20
Routed  39/70 Partitions, Violations =  20
Routed  40/70 Partitions, Violations =  18
Routed  41/70 Partitions, Violations =  18
Routed  42/70 Partitions, Violations =  15
Routed  43/70 Partitions, Violations =  7
Routed  44/70 Partitions, Violations =  7
Routed  45/70 Partitions, Violations =  7
Routed  46/70 Partitions, Violations =  5
Routed  47/70 Partitions, Violations =  5
Routed  48/70 Partitions, Violations =  10
Routed  49/70 Partitions, Violations =  10
Routed  50/70 Partitions, Violations =  7
Routed  51/70 Partitions, Violations =  7
Routed  52/70 Partitions, Violations =  7
Routed  53/70 Partitions, Violations =  7
Routed  54/70 Partitions, Violations =  6
Routed  55/70 Partitions, Violations =  6
Routed  56/70 Partitions, Violations =  6
Routed  57/70 Partitions, Violations =  1
Routed  58/70 Partitions, Violations =  4
Routed  59/70 Partitions, Violations =  4
Routed  60/70 Partitions, Violations =  8
Routed  61/70 Partitions, Violations =  8
Routed  62/70 Partitions, Violations =  8
Routed  63/70 Partitions, Violations =  5
Routed  64/70 Partitions, Violations =  5
Routed  65/70 Partitions, Violations =  1
Routed  66/70 Partitions, Violations =  3
Routed  67/70 Partitions, Violations =  11
Routed  68/70 Partitions, Violations =  10
Routed  69/70 Partitions, Violations =  0
Routed  70/70 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  100  Alloctr  101  Proc 13070 

End DR iteration 0 with 70 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   26  Alloctr   27  Proc 13070 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 13070 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    3362 micron
Total Number of Contacts =             2267
Total Number of Wires =                2113
Total Number of PtConns =              840
Total Number of Routed Wires =       2113
Total Routed Wire Length =           3307 micron
Total Number of Routed Contacts =       2267
        Layer             M1 :          0 micron
        Layer             M2 :        153 micron
        Layer             M3 :       1040 micron
        Layer             M4 :       1604 micron
        Layer             M5 :        358 micron
        Layer             M6 :          7 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        113
        Via        VIA34SQ_C :        720
        Via   VIA23SQ_C(rot) :        710
        Via        VIA12SQ_C :        662
        Via   VIA12SQ_C(rot) :         54

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2267 vias)
 
    Layer VIA1       =  0.00% (0      / 716     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (716     vias)
    Layer VIA2       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA3       =  0.00% (0      / 720     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (720     vias)
    Layer VIA4       =  0.00% (0      / 113     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (113     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 2267 vias)
 
    Layer VIA1       =  0.00% (0      / 716     vias)
    Layer VIA2       =  0.00% (0      / 710     vias)
    Layer VIA3       =  0.00% (0      / 720     vias)
    Layer VIA4       =  0.00% (0      / 113     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2267 vias)
 
    Layer VIA1       =  0.00% (0      / 716     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (716     vias)
    Layer VIA2       =  0.00% (0      / 710     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (710     vias)
    Layer VIA3       =  0.00% (0      / 720     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (720     vias)
    Layer VIA4       =  0.00% (0      / 113     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (113     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1524
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-12-14 21:37:01 / Session:  00:38:37 / Command:  00:00:22 / CPU:  00:00:21 / Memory: 1652 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-12-14 21:37:01 / Session:  00:38:37 / Command:  00:00:22 / CPU:  00:00:21 / Memory: 1652 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-12-14 21:37:01 / Session:  00:38:37 / Command:  00:00:22 / CPU:  00:00:21 / Memory: 1652 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1524 nets, 0 global routed, 72 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1522, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1522, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    81 s (  0.02 hr )  ELAPSE:  2318 s (  0.64 hr )  MEM-PEAK:  1652 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 1450 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    81 s (  0.02 hr )  ELAPSE:  2318 s (  0.64 hr )  MEM-PEAK:  1652 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00004 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2  350755616
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        2  350755616      7552.65       1462         49         61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        2  350755616      7552.65       1462
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    85 s (  0.02 hr )  ELAPSE:  2321 s (  0.64 hr )  MEM-PEAK:  1652 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0331 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0184 seconds to load 1462 cell instances into cellmap
Moveable cells: 1391; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1450 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1522 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0897, cell height 1.6720, cell area 5.1660 for total 1462 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.64      1652
Non-default App Option report

 Name                                          Default value   Current value   

 opt.dft.clock_aware_scan_reorder                        false            true
 opt.dft.clock_aware_scan_repartition_reorder            false            true

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 4 Iter  3          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652

Clock-opt optimization Phase 5 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652

CCL: Total Usage Adjustment : 1
INFO: Derive row count 23 from GR congestion map (92/4)
INFO: Derive col count 16 from GR congestion map (66/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  2          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  3          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  4          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  6          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  7          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  8          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter  9          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 10          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 11          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 12          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 13          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 14          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 15          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 16          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 17          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 18          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 19          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 20          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 21          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 22          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 23          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 24          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 25          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 26          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 27          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 28          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 29          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Clock-opt optimization Phase 6 Iter 30          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652

Clock-opt optimization Phase 7 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00         -         1       7552.65  350755616.00        1462              0.65      1652
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00         -         1       7546.55  350656576.00        1459              0.65      1652
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00759590 cumPct:    79.43 estdown: 0.00196686 cumUp:   99 numDown:   86 status= valid
Knee-Processing :  cumEst: 0.00955098 cumPct:    99.88 estdown: 0.00001177 cumUp:  183 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00956276 cumPct:   100.00 estdown: 0.00000000 cumUp:  814 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01140722 cumPct:    88.16 estdown: 0.00153223 cumUp:  127 numDown:   71 status= valid
Knee-Processing :  cumEst: 0.01230456 cumPct:    95.09 estdown: 0.00063488 cumUp:  153 numDown:   45 status= valid
Knee-Processing :  cumEst: 0.01293944 cumPct:   100.00 estdown: 0.00000000 cumUp:  814 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00         -         1       7546.55  350656576.00        1459              0.65      1652
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00742076 cumPct:    78.94 estdown: 0.00198030 cumUp:   97 numDown:   86 status= valid
Knee-Processing :  cumEst: 0.00938929 cumPct:    99.87 estdown: 0.00001177 cumUp:  181 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00940106 cumPct:   100.00 estdown: 0.00000000 cumUp:  814 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
Clock-opt optimization Phase 10 Iter  3         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652

Clock-opt optimization Phase 11 Iter  1         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
Clock-opt optimization Phase 11 Iter  2         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 0.413000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0320 seconds to build cellmap data
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
Total 0.0186 seconds to load 1459 cell instances into cellmap
Moveable cells: 1388; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1447 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1519 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0931, cell height 1.6720, cell area 5.1717 for total 1459 placed and application fixed cells
Information: Current block utilization is '0.59660', effective utilization is '0.59663'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0331 seconds to build cellmap data
Snapped 1388 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 13070 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 13070 
Net statistics:
Total number of nets     = 1521
Number of nets to route  = 1449
72 nets are fully connected,
 of which 72 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1449, Total Half Perimeter Wire Length (HPWL) 24227 microns
HPWL   0 ~   50 microns: Net Count     1381     Total HPWL        17988 microns
HPWL  50 ~  100 microns: Net Count       43     Total HPWL         2972 microns
HPWL 100 ~  200 microns: Net Count       23     Total HPWL         2735 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          532 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.55     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   37  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   37  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   37  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  141  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  142  Alloctr  142  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. Both Dirs: Overflow =   134 Max = 5 GRCs =   164 (1.35%)
Initial. H routing: Overflow =    23 Max = 2 (GRCs =  4) GRCs =    69 (1.14%)
Initial. V routing: Overflow =   110 Max = 5 (GRCs =  2) GRCs =    95 (1.56%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  8) GRCs =     8 (0.13%)
Initial. M2         Overflow =   110 Max = 5 (GRCs =  2) GRCs =    95 (1.56%)
Initial. M3         Overflow =    15 Max = 2 (GRCs =  4) GRCs =    61 (1.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25284.19
Initial. Layer M1 wire length = 755.11
Initial. Layer M2 wire length = 12682.99
Initial. Layer M3 wire length = 9775.87
Initial. Layer M4 wire length = 1561.15
Initial. Layer M5 wire length = 457.73
Initial. Layer M6 wire length = 37.76
Initial. Layer M7 wire length = 5.22
Initial. Layer M8 wire length = 8.36
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9008
Initial. Via VIA12SQ_C count = 4835
Initial. Via VIA23SQ_C count = 3893
Initial. Via VIA34SQ_C count = 220
Initial. Via VIA45SQ_C count = 52
Initial. Via VIA56SQ_C count = 4
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:37:17 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  142  Alloctr  142  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    11 Max = 2 GRCs =    13 (0.11%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. V routing: Overflow =     9 Max = 2 (GRCs =  4) GRCs =    11 (0.18%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M2         Overflow =     9 Max = 2 (GRCs =  4) GRCs =    11 (0.18%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25375.42
phase1. Layer M1 wire length = 754.52
phase1. Layer M2 wire length = 12447.67
phase1. Layer M3 wire length = 9502.27
phase1. Layer M4 wire length = 1827.14
phase1. Layer M5 wire length = 719.81
phase1. Layer M6 wire length = 84.57
phase1. Layer M7 wire length = 31.08
phase1. Layer M8 wire length = 8.36
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9138
phase1. Via VIA12SQ_C count = 4845
phase1. Via VIA23SQ_C count = 3902
phase1. Via VIA34SQ_C count = 293
phase1. Via VIA45SQ_C count = 86
phase1. Via VIA56SQ_C count = 6
phase1. Via VIA67SQ_C count = 4
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  142  Alloctr  142  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   = 15.54 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 14.14 %
Peak    horizontal track utilization = 92.86 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  142  Proc 13070 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13070 
Using per-layer congestion maps for congestion reduction.
Information: 22.81% of design has horizontal routing density above target_routing_density of 0.80.
Information: 18.73% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 3.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.597 to 0.597. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func.ss_125c timingCorner ss_125c.  Using corner ss_125c for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206  MaxRC = 0.096226 Fast Target = 0.044854 (OPT-081)
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 1000.00

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
10.6874% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 3.06696e+07
Total net wire length: 2.8697e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 1519, of which 1447 non-clock nets
Number of nets with 0 toggle rate: 7
Max toggle rate = 0.4, average toggle rate = 0.015566
Max non-clock toggle rate = 0.0335978
eLpp weight range = (0, 10.4071)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 1519
Amt power = 0.1
Non-default weight range: (0.9, 5.94071)
                             Min         Max         Avg       Stdev
       Toggle Rates            0         0.4    0.015566   0.0504202
      Power Weights            0     10.4071    0.404995     1.31182
      Final Weights          0.9     5.94071      1.1301    0.976588
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func.ss_125c
Information: The net parasitics of block router_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 29119.5
Information: Coarse placer active wire length estimate = 1104.98
Information: Coarse placer weighted wire length estimate = 37445.6
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 814 out of 1459 cells, ratio = 0.557916
Total displacement = 1296.215332(um)
Max displacement = 39.682301(um), HFSINV_323_795 (158.076004, 56.199001, 4) => (167.158905, 25.599600, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.34(um)
  0 ~  20% cells displacement <=      0.53(um)
  0 ~  30% cells displacement <=      0.68(um)
  0 ~  40% cells displacement <=      0.85(um)
  0 ~  50% cells displacement <=      1.04(um)
  0 ~  60% cells displacement <=      1.30(um)
  0 ~  70% cells displacement <=      1.62(um)
  0 ~  80% cells displacement <=      2.22(um)
  0 ~  90% cells displacement <=      3.35(um)
  0 ~ 100% cells displacement <=     39.68(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1521 nets, 0 global routed, 72 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1519, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00         -         2       7545.54  349915296.00        1459              0.65      1652
Clock-opt optimization Phase 12 Iter  3         0.00        0.00         -         2       7545.54  349915296.00        1459              0.65      1652
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0323 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0198 seconds to load 1459 cell instances into cellmap, 814 cells are off site row
Moveable cells: 1388; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1447 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1519 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0931, cell height 1.6720, cell area 5.1717 for total 1459 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00         -         2       7545.54  349915296.00        1459              0.65      1652
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00         -         2       7545.54  349915296.00        1459              0.65      1652
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0308 seconds to build cellmap data
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
INFO: creating 19(r) x 14(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (router_top): 266
Total 0.0185 seconds to load 1459 cell instances into cellmap, 814 cells are off site row
Moveable cells: 1388; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1447 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1519 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0931, cell height 1.6720, cell area 5.1717 for total 1459 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 123 total shapes.
Layer M2: cached 0 shapes out of 1258 total shapes.
Cached 1784 vias out of 7066 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0303 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 79 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3501.34            0        Yes DEFAULT
       12647         1459        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1459
number of references:                79
number of site rows:                121
number of locations attempted:    26594
number of locations failed:          88  (0.3%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7507        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7507        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1388 (28063 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.253 um ( 0.15 row height)
rms weighted cell displacement:   0.253 um ( 0.15 row height)
max cell displacement:            1.227 um ( 0.73 row height)
avg cell displacement:            0.122 um ( 0.07 row height)
avg weighted cell displacement:   0.122 um ( 0.07 row height)
number of cells moved:              832
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: phfnr_buf_686 (INVX2_HVT)
  Input location: (165.342,103.676)
  Legal location: (164.308,103.015)
  Displacement:   1.227 um ( 0.73 row height)
Cell: ctmi_5521 (AND2X4_HVT)
  Input location: (167.632,68.7667)
  Legal location: (167.044,69.575)
  Displacement:   1.000 um ( 0.60 row height)
Cell: ctmi_5828 (AND2X2_HVT)
  Input location: (158.808,110.538)
  Legal location: (158.38,109.703)
  Displacement:   0.938 um ( 0.56 row height)
Cell: ctmi_5905 (AND2X1_HVT)
  Input location: (183.123,30.3656)
  Legal location: (183.156,29.447)
  Displacement:   0.919 um ( 0.55 row height)
Cell: ctmi_5941 (NAND2X0_HVT)
  Input location: (155.837,82.1122)
  Legal location: (155.492,81.279)
  Displacement:   0.902 um ( 0.54 row height)
Cell: phfnr_buf_684 (INVX1_HVT)
  Input location: (218.419,68.6944)
  Legal location: (218.572,69.575)
  Displacement:   0.894 um ( 0.53 row height)
Cell: ctmi_6054 (AND2X1_HVT)
  Input location: (138.957,80.4098)
  Legal location: (138.924,81.279)
  Displacement:   0.870 um ( 0.52 row height)
Cell: ctmi_5329 (OA21X1_HVT)
  Input location: (207.306,97.1885)
  Legal location: (207.324,96.327)
  Displacement:   0.862 um ( 0.52 row height)
Cell: ctmi_5366 (AO222X1_HVT)
  Input location: (203.72,88.8696)
  Legal location: (203.372,89.639)
  Displacement:   0.845 um ( 0.51 row height)
Cell: ctmi_5511 (AO22X1_HVT)
  Input location: (189.379,3.5887)
  Legal location: (189.692,4.367)
  Displacement:   0.839 um ( 0.50 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 832 out of 1459 cells, ratio = 0.570254
Total displacement = 358.468689(um)
Max displacement = 1.694800(um), phfnr_buf_686 (165.341705, 105.348099, 4) => (164.307999, 103.014999, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.16(um)
  0 ~  30% cells displacement <=      0.24(um)
  0 ~  40% cells displacement <=      0.32(um)
  0 ~  50% cells displacement <=      0.40(um)
  0 ~  60% cells displacement <=      0.48(um)
  0 ~  70% cells displacement <=      0.57(um)
  0 ~  80% cells displacement <=      0.68(um)
  0 ~  90% cells displacement <=      0.80(um)
  0 ~ 100% cells displacement <=      1.69(um)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1521 nets, 0 global routed, 72 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078205 ohm/um, via_r = 0.461176 ohm/cut, c = 0.075227 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085360 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 72, across physical hierarchy nets = 0, parasitics cached nets = 1519, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0319 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0200 seconds to load 1459 cell instances into cellmap
Moveable cells: 1388; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1447 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1519 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0931, cell height 1.6720, cell area 5.1717 for total 1459 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func.ss_125c was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00007 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  No scenarios
  Supply Net = VSS, voltages =  No scenarios
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00         -         1       7545.54  349915296.00        1459              0.65      1652
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block router_top are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 13070 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   36  Proc 13070 
Net statistics:
Total number of nets     = 1521
Number of nets to route  = 1457
8 nets are partially connected,
 of which 8 are detail routed and 0 are global routed.
64 nets are fully connected,
 of which 64 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1457, Total Half Perimeter Wire Length (HPWL) 24372 microns
HPWL   0 ~   50 microns: Net Count     1385     Total HPWL        17882 microns
HPWL  50 ~  100 microns: Net Count       46     Total HPWL         3055 microns
HPWL 100 ~  200 microns: Net Count       24     Total HPWL         2902 microns
HPWL 200 ~  300 microns: Net Count        2     Total HPWL          532 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   37  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.49     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   38  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  213  Alloctr  214  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     5 Max = 4 GRCs =     5 (0.04%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     5 Max = 4 (GRCs =  1) GRCs =     5 (0.08%)
Initial. Both Dirs: Overflow =   149 Max = 9 GRCs =   181 (1.49%)
Initial. H routing: Overflow =    32 Max = 3 (GRCs =  1) GRCs =    86 (1.42%)
Initial. V routing: Overflow =   116 Max = 9 (GRCs =  1) GRCs =    95 (1.56%)
Initial. M1         Overflow =    19 Max = 1 (GRCs = 29) GRCs =    29 (0.48%)
Initial. M2         Overflow =   116 Max = 9 (GRCs =  1) GRCs =    95 (1.56%)
Initial. M3         Overflow =    13 Max = 3 (GRCs =  1) GRCs =    57 (0.94%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25133.20
Initial. Layer M1 wire length = 674.72
Initial. Layer M2 wire length = 12352.85
Initial. Layer M3 wire length = 9610.69
Initial. Layer M4 wire length = 1845.98
Initial. Layer M5 wire length = 648.97
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9004
Initial. Via VIA12SQ_C count = 4849
Initial. Via VIA23SQ_C count = 3864
Initial. Via VIA34SQ_C count = 237
Initial. Via VIA45SQ_C count = 54
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:37:20 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     6 Max =  5 GRCs =     6 (0.05%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     6 Max =  5 (GRCs =  1) GRCs =     6 (0.10%)
phase1. Both Dirs: Overflow =   129 Max = 10 GRCs =   102 (0.84%)
phase1. H routing: Overflow =    14 Max =  1 (GRCs = 25) GRCs =    25 (0.41%)
phase1. V routing: Overflow =   115 Max = 10 (GRCs =  1) GRCs =    77 (1.27%)
phase1. M1         Overflow =    14 Max =  1 (GRCs = 24) GRCs =    24 (0.40%)
phase1. M2         Overflow =   115 Max = 10 (GRCs =  1) GRCs =    77 (1.27%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25187.49
phase1. Layer M1 wire length = 714.75
phase1. Layer M2 wire length = 12144.40
phase1. Layer M3 wire length = 9432.14
phase1. Layer M4 wire length = 2143.85
phase1. Layer M5 wire length = 752.35
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9102
phase1. Via VIA12SQ_C count = 4865
phase1. Via VIA23SQ_C count = 3854
phase1. Via VIA34SQ_C count = 315
phase1. Via VIA45SQ_C count = 68
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Sat Dec 14 21:37:20 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    22 Max = 2 GRCs =    32 (0.26%)
phase2. H routing: Overflow =    12 Max = 1 (GRCs = 21) GRCs =    21 (0.35%)
phase2. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M1         Overflow =    12 Max = 1 (GRCs = 21) GRCs =    21 (0.35%)
phase2. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25190.66
phase2. Layer M1 wire length = 717.60
phase2. Layer M2 wire length = 12116.54
phase2. Layer M3 wire length = 9427.60
phase2. Layer M4 wire length = 2172.84
phase2. Layer M5 wire length = 756.08
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 9123
phase2. Via VIA12SQ_C count = 4865
phase2. Via VIA23SQ_C count = 3861
phase2. Via VIA34SQ_C count = 327
phase2. Via VIA45SQ_C count = 70
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Sat Dec 14 21:37:20 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    22 Max = 2 GRCs =    32 (0.26%)
phase3. H routing: Overflow =    12 Max = 1 (GRCs = 21) GRCs =    21 (0.35%)
phase3. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M1         Overflow =    12 Max = 1 (GRCs = 21) GRCs =    21 (0.35%)
phase3. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25190.35
phase3. Layer M1 wire length = 717.60
phase3. Layer M2 wire length = 12116.23
phase3. Layer M3 wire length = 9427.60
phase3. Layer M4 wire length = 2172.84
phase3. Layer M5 wire length = 756.08
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 9123
phase3. Via VIA12SQ_C count = 4865
phase3. Via VIA23SQ_C count = 3861
phase3. Via VIA34SQ_C count = 327
phase3. Via VIA45SQ_C count = 70
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   = 15.49 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 14.12 %
Peak    horizontal track utilization = 92.86 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 13070 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13070 
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1521 nets, 1455 global routed, 64 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1519, routed nets = 1519, across physical hierarchy nets = 0, parasitics cached nets = 1519, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    1   8   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0065        3  349915296
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        1     0.0065        3  349915296      7545.54       1459         46         61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0        -          -      -        1        3  349915296      7545.54       1459

Clock-opt Global-routing complete         CPU:   100 s (  0.03 hr )  ELAPSE:  2337 s (  0.65 hr )  MEM-PEAK:  1652 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.49     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 19 Iter  1         0.00        0.00         -         4       7545.54  349915296.00        1459              0.65      1652

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.077741 ohm/um, via_r = 0.461039 ohm/cut, c = 0.075247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085402 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00         -         4       7545.54  349915296.00        1459              0.65      1652
Clock-opt optimization Phase 20 Iter  2         0.00        0.00         -         4       7545.54  349915296.00        1459              0.65      1652
Clock-opt optimization Phase 20 Iter  3         0.00        0.00         -         0       7547.06  350030016.00        1459              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00         -         0       7547.06  350030016.00        1459              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  5         0.00        0.00         -         0       7547.06  350030016.00        1459              0.65      1652
Clock-opt optimization Phase 20 Iter  6         0.00        0.00         -         0       7547.06  350030016.00        1459              0.65      1652

Clock-opt optimization Phase 21 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 21 Iter  2         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 21 Iter  3         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 21 Iter  4         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 21 Iter  6         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652

Clock-opt optimization Phase 22 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ss_125c (Mode: func; Corner: ss_125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.019598, elapsed 0.019631, speed up 0.998319.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 2952), data (VR 0, GR 7003, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3013 total shapes.
Layer M2: cached 0 shapes out of 4576 total shapes.
Cached 1784 vias out of 16191 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.980160, Leakage = 0.350030, Internal = 0.537680, Switching = 0.092449

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.408011, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.408011, TNS = 0.000000, NVP = 0
    Scenario func.ss_125c
       Path Group **in2reg_default**  WNS = 2.408011, TNS = 0.000000, NVP = 0
       Path Group Router_CLK  WNS = 2.525889, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.122589, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.408, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.525889, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9982

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.408011, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.408011, TNS = 0.000000, NVP = 0
    Scenario func.ss_125c
       Path Group **in2reg_default**  WNS = 2.408011, TNS = 0.000000, NVP = 0
       Path Group Router_CLK  WNS = 2.525889, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.122589, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.408, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.525889, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9977

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.408011, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.408011, TNS = 0.000000, NVP = 0
    Scenario func.ss_125c
       Path Group **in2reg_default**  WNS = 2.408011, TNS = 0.000000, NVP = 0
       Path Group Router_CLK  WNS = 2.525889, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.122589, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.408, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.525889, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.429659, elapsed 0.438896, speed up 0.978954.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  2         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  3         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  4         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  5         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  6         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  7         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  8         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter  9         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter 10         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Clock-opt optimization Phase 24 Iter 12         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 13         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652

Clock-opt optimization Phase 25 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ss_125c (Mode: func; Corner: ss_125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/DELLN1X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN2X2_RVT
   saed32_rvt|saed32_rvt_std/DELLN3X2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_rvt|saed32_rvt_std/AOBUFX1_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX2_RVT
   saed32_rvt|saed32_rvt_std/AOBUFX4_RVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/IBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/IBUFFX8_RVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT
   saed32_rvt|saed32_rvt_std/AOINVX1_RVT
   saed32_rvt|saed32_rvt_std/AOINVX2_RVT
   saed32_rvt|saed32_rvt_std/AOINVX4_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT


register reference list:
   saed32_hvt|saed32_hvt_std/AODFFARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFARX2_RVT
   saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/AODFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/AODFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/AODFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/AODFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRQX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRQX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRQX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/DFFNX1_HVT
   saed32_hvt|saed32_hvt_std/DFFNX2_HVT
   saed32_lvt|saed32_lvt_std/DFFNX1_LVT
   saed32_lvt|saed32_lvt_std/DFFNX2_LVT
   saed32_rvt|saed32_rvt_std/DFFNX1_RVT
   saed32_rvt|saed32_rvt_std/DFFNX2_RVT
   saed32_hvt|saed32_hvt_std/DFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/DFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/DFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/DFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/DFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/DFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/DFFX1_HVT
   saed32_hvt|saed32_hvt_std/DFFX2_HVT
   saed32_lvt|saed32_lvt_std/DFFX1_LVT
   saed32_lvt|saed32_lvt_std/DFFX2_LVT
   saed32_rvt|saed32_rvt_std/DFFX1_RVT
   saed32_rvt|saed32_rvt_std/DFFX2_RVT
   saed32_hvt|saed32_hvt_std/LARX1_HVT
   saed32_hvt|saed32_hvt_std/LARX2_HVT
   saed32_lvt|saed32_lvt_std/LARX1_LVT
   saed32_lvt|saed32_lvt_std/LARX2_LVT
   saed32_rvt|saed32_rvt_std/LARX1_RVT
   saed32_rvt|saed32_rvt_std/LARX2_RVT
   saed32_hvt|saed32_hvt_std/LASRNX1_HVT
   saed32_hvt|saed32_hvt_std/LASRNX2_HVT
   saed32_lvt|saed32_lvt_std/LASRNX1_LVT
   saed32_lvt|saed32_lvt_std/LASRNX2_LVT
   saed32_rvt|saed32_rvt_std/LASRNX1_RVT
   saed32_rvt|saed32_rvt_std/LASRNX2_RVT
   saed32_hvt|saed32_hvt_std/LASRQX1_HVT
   saed32_hvt|saed32_hvt_std/LASRQX2_HVT
   saed32_lvt|saed32_lvt_std/LASRQX1_LVT
   saed32_lvt|saed32_lvt_std/LASRQX2_LVT
   saed32_rvt|saed32_rvt_std/LASRQX1_RVT
   saed32_rvt|saed32_rvt_std/LASRQX2_RVT
   saed32_hvt|saed32_hvt_std/LASRX1_HVT
   saed32_hvt|saed32_hvt_std/LASRX2_HVT
   saed32_lvt|saed32_lvt_std/LASRX1_LVT
   saed32_lvt|saed32_lvt_std/LASRX2_LVT
   saed32_rvt|saed32_rvt_std/LASRX1_RVT
   saed32_rvt|saed32_rvt_std/LASRX2_RVT
   saed32_hvt|saed32_hvt_std/LASX1_HVT
   saed32_hvt|saed32_hvt_std/LASX2_HVT
   saed32_lvt|saed32_lvt_std/LASX1_LVT
   saed32_lvt|saed32_lvt_std/LASX2_LVT
   saed32_rvt|saed32_rvt_std/LASX1_RVT
   saed32_rvt|saed32_rvt_std/LASX2_RVT
   saed32_hvt|saed32_hvt_std/LATCHX1_HVT
   saed32_hvt|saed32_hvt_std/LATCHX2_HVT
   saed32_lvt|saed32_lvt_std/LATCHX1_LVT
   saed32_lvt|saed32_lvt_std/LATCHX2_LVT
   saed32_rvt|saed32_rvt_std/LATCHX1_RVT
   saed32_rvt|saed32_rvt_std/LATCHX2_RVT
   saed32_hvt|saed32_hvt_std/LNANDX1_HVT
   saed32_hvt|saed32_hvt_std/LNANDX2_HVT
   saed32_lvt|saed32_lvt_std/LNANDX1_LVT
   saed32_lvt|saed32_lvt_std/LNANDX2_LVT
   saed32_rvt|saed32_rvt_std/LNANDX1_RVT
   saed32_rvt|saed32_rvt_std/LNANDX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRSSRX1_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRSSRX1_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRSSRX1_RVT
   saed32_hvt|saed32_hvt_std/RDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RDFFX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRNX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRQX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRQX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRQX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASRX2_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRARX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRARX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRARX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRASX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRASX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRASX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRSSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRSSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRSSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFSRX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFSRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFSRX2_RVT
   saed32_hvt|saed32_hvt_std/RSDFFX1_HVT
   saed32_hvt|saed32_hvt_std/RSDFFX2_HVT
   saed32_lvt|saed32_lvt_std/RSDFFX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRSX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRSX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRSX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNARX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNARX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNARX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNARX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNARX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNARX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNASX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNASX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNASX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNASX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNASX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNASX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFNX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFNX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFNX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFNX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFNX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFNX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFSSRX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFSSRX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFSSRX2_RVT
   saed32_hvt|saed32_hvt_std/SDFFX1_HVT
   saed32_hvt|saed32_hvt_std/SDFFX2_HVT
   saed32_lvt|saed32_lvt_std/SDFFX1_LVT
   saed32_lvt|saed32_lvt_std/SDFFX2_LVT
   saed32_rvt|saed32_rvt_std/SDFFX1_RVT
   saed32_rvt|saed32_rvt_std/SDFFX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRNX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRNX2_RVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX1_LVT
   saed32_lvt|saed32_lvt_std/RSDFFNSRASRX2_LVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX1_RVT
   saed32_rvt|saed32_rvt_std/RSDFFNSRASRX2_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.019329, elapsed 0.019369, speed up 0.997935.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 21, DR 2952), data (VR 0, GR 7003, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.980160, Leakage = 0.350030, Internal = 0.537680, Switching = 0.092449

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.408011, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.408011, TNS = 0.000000, NVP = 0
    Scenario func.ss_125c
       Path Group **in2reg_default**  WNS = 2.408011, TNS = 0.000000, NVP = 0
       Path Group Router_CLK  WNS = 2.525889, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.122589, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.408, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.525889, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func.ss_125c , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: ss_125c, id = 1
          isSetup: wns = 2.408011, unweighted tns = 0.000000


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         19
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         19
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9973

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 2.408011, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

    Scenario func.ss_125c  WNS = 2.408011, TNS = 0.000000, NVP = 0
    Scenario func.ss_125c
       Path Group **in2reg_default**  WNS = 2.408011, TNS = 0.000000, NVP = 0
       Path Group Router_CLK  WNS = 2.525889, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 3.122589, TNS = 0.000000, NVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 2.408, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = nan, R2R(wns=2.525889, tns=0.000000, nvp=0)
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
 CCD flow runtime: cpu 0.762705, elapsed 0.770784, speed up 0.989518.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 26 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 27 Iter  1         0.00        0.00         -         0       7547.06  350030016.00        1460              0.65      1652
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00299107 cumPct:    24.38 estdown: 0.00927513 cumUp:   19 numDown:  170 status= valid
Knee-Processing :  cumEst: 0.00548492 cumPct:    44.72 estdown: 0.00678127 cumUp:   44 numDown:  145 status= valid
Knee-Processing :  cumEst: 0.01225442 cumPct:    99.90 estdown: 0.00001177 cumUp:  187 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.01226620 cumPct:   100.00 estdown: 0.00000000 cumUp:  815 numDown:    0 status= valid
Clock-opt optimization Phase 27 Iter  2         0.00        0.00         -         0       7526.98  349463008.00        1460              0.65      1652
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00437870 cumPct:    50.64 estdown: 0.00426830 cumUp:   45 numDown:  128 status= valid
Knee-Processing :  cumEst: 0.00863522 cumPct:    99.86 estdown: 0.00001177 cumUp:  171 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00864700 cumPct:   100.00 estdown: 0.00000000 cumUp:  173 numDown:    0 status= valid
Knee-Processing :  cumEst: 0.00864700 cumPct:   100.00 estdown: 0.00000000 cumUp:  806 numDown:    0 status= valid

Clock-opt optimization Phase 28 Iter  1         0.00        0.00         -         0       7526.98  349408192.00        1451              0.65      1652
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 29 Iter  1         0.00        0.00         -         0       7526.98  349408192.00        1451              0.65      1652
Information: Using default layer M4 (OPT-079)

Clock-opt optimization Phase 30 Iter  1         0.00        0.00         -         0       7526.98  349408192.00        1451              0.65      1652


Clock-opt route preserve complete         CPU:   111 s (  0.03 hr )  ELAPSE:  2347 s (  0.65 hr )  MEM-PEAK:  1652 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3059 total shapes.
Layer M2: cached 0 shapes out of 4585 total shapes.
Cached 1784 vias out of 16211 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0309 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 79 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3501.34            0        Yes DEFAULT
       12647         1451        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1451
number of references:                79
number of site rows:                121
number of locations attempted:    25100
number of locations failed:          88  (0.4%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1380 (27990 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_6066 (AND2X1_HVT)
  Input location: (142.876,79.607)
  Legal location: (142.876,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6064 (AND2X1_HVT)
  Input location: (141.66,79.607)
  Legal location: (141.66,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6062 (AND2X1_HVT)
  Input location: (125.7,79.607)
  Legal location: (125.7,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6060 (AND2X1_HVT)
  Input location: (125.852,77.935)
  Legal location: (125.852,77.935)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6054 (AND2X1_HVT)
  Input location: (138.924,81.279)
  Legal location: (138.924,81.279)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6058 (AND2X1_HVT)
  Input location: (135.124,79.607)
  Legal location: (135.124,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6056 (AND2X1_HVT)
  Input location: (132.388,79.607)
  Legal location: (132.388,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6050 (AND2X1_HVT)
  Input location: (130.26,77.935)
  Legal location: (130.26,77.935)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6049 (AND2X1_HVT)
  Input location: (148.5,77.935)
  Legal location: (148.5,77.935)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5377 (AND2X1_HVT)
  Input location: (139.988,133.111)
  Legal location: (139.988,133.111)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.606
Total Legalizer Wall Time: 0.608
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   111 s (  0.03 hr )  ELAPSE:  2348 s (  0.65 hr )  MEM-PEAK:  1652 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =   131 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block router_top are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Read DB] Total (MB): Used   35  Alloctr   35  Proc 13070 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 13070 
Net statistics:
Total number of nets     = 1513
Number of nets to route  = 1449
1512 nets are fully connected,
 of which 64 are detail routed and 1440 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 14, Total Half Perimeter Wire Length (HPWL) 380 microns
HPWL   0 ~   50 microns: Net Count       13     Total HPWL          290 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           90 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.50     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   39  Alloctr   39  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   39  Alloctr   39  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   39  Alloctr   39  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  215  Alloctr  215  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    23 Max = 2 GRCs =    34 (0.28%)
Initial. H routing: Overflow =    14 Max = 1 (GRCs = 23) GRCs =    23 (0.38%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
Initial. M1         Overflow =    14 Max = 1 (GRCs = 23) GRCs =    23 (0.38%)
Initial. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25191.68
Initial. Layer M1 wire length = 714.07
Initial. Layer M2 wire length = 12108.89
Initial. Layer M3 wire length = 9440.16
Initial. Layer M4 wire length = 2172.48
Initial. Layer M5 wire length = 756.08
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9120
Initial. Via VIA12SQ_C count = 4855
Initial. Via VIA23SQ_C count = 3868
Initial. Via VIA34SQ_C count = 327
Initial. Via VIA45SQ_C count = 70
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:37:32 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase1. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase1. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase1. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25202.58
phase1. Layer M1 wire length = 694.60
phase1. Layer M2 wire length = 12117.00
phase1. Layer M3 wire length = 9457.47
phase1. Layer M4 wire length = 2177.42
phase1. Layer M5 wire length = 756.08
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9121
phase1. Via VIA12SQ_C count = 4855
phase1. Via VIA23SQ_C count = 3867
phase1. Via VIA34SQ_C count = 329
phase1. Via VIA45SQ_C count = 70
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Sat Dec 14 21:37:32 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  215  Alloctr  216  Proc 13070 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase2. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase2. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase2. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25200.45
phase2. Layer M1 wire length = 694.60
phase2. Layer M2 wire length = 12113.60
phase2. Layer M3 wire length = 9458.75
phase2. Layer M4 wire length = 2177.42
phase2. Layer M5 wire length = 756.08
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 9123
phase2. Via VIA12SQ_C count = 4855
phase2. Via VIA23SQ_C count = 3869
phase2. Via VIA34SQ_C count = 329
phase2. Via VIA45SQ_C count = 70
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Sat Dec 14 21:37:33 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  215  Alloctr  216  Proc 13070 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase3. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase3. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase3. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25200.45
phase3. Layer M1 wire length = 694.60
phase3. Layer M2 wire length = 12113.60
phase3. Layer M3 wire length = 9458.75
phase3. Layer M4 wire length = 2177.42
phase3. Layer M5 wire length = 756.08
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 9123
phase3. Via VIA12SQ_C count = 4855
phase3. Via VIA23SQ_C count = 3869
phase3. Via VIA34SQ_C count = 329
phase3. Via VIA45SQ_C count = 70
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   = 15.49 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 14.13 %
Peak    horizontal track utilization = 85.71 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13070 

Clock-opt Incremental Global-routing complete  CPU:   112 s (  0.03 hr )  ELAPSE:  2349 s (  0.65 hr )  MEM-PEAK:  1652 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1513 nets, 1440 global routed, 71 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1511, routed nets = 1511, across physical hierarchy nets = 0, parasitics cached nets = 1511, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0321 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0190 seconds to load 1451 cell instances into cellmap
Moveable cells: 1380; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
0 out of 1439 data nets is detail routed, 72 out of 72 clock nets are detail routed and total 1511 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.1025, cell height 1.6720, cell area 5.1874 for total 1451 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1126280 1247510) (1691720 1448150)
Chip Core shape: (1456120 996710) (1691720 1247510)
Chip Core shape: (1249400 929830) (1691720 996710)
Chip Core shape: (1933400 929830) (2199400 1448150)
Chip Core shape: (1249400 60390) (2199400 929830)
Chip Core shape: (1355800 -56650) (2199400 60390)
Outside Core shape: (1691720 929830) (1933400 1448150)
Outside Core shape: (1126280 996710) (1456120 1247510)
Outside Core shape: (1126280 60390) (1249400 996710)
Outside Core shape: (1126280 -56650) (1355800 60390)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  No scenarios
  Supply Net = VSS, voltages =  No scenarios
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.50     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 34 Iter  1         0.00        0.00         -         3       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 34 Iter  2         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 34 Iter  3         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 34 Iter  4         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 34 Iter  5         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 34 Iter  6         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652

Clock-opt optimization Phase 35 Iter  1         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  2         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  3         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  4         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  5         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  6         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  7         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter  8         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 35 Iter  9         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter 10         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter 11         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 35 Iter 12         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.077741 ohm/um, via_r = 0.461039 ohm/cut, c = 0.075247 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.404911 ohm/um, via_r = 0.580304 ohm/cut, c = 0.085402 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 36 Iter  1         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 36 Iter  2         0.00        0.00         -         2       7526.98  349408192.00        1451              0.65      1652
Clock-opt optimization Phase 36 Iter  3         0.00        0.00         -         1       7531.05  349474208.00        1451              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 36 Iter  4         0.00        0.00         -         1       7531.05  349474208.00        1451              0.65      1652
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 36 Iter  5         0.00        0.00         -         1       7531.05  349474208.00        1451              0.65      1652
Clock-opt optimization Phase 36 Iter  6         0.00        0.00         -         1       7531.05  349474208.00        1451              0.65      1652


Clock-opt route preserve complete         CPU:   115 s (  0.03 hr )  ELAPSE:  2351 s (  0.65 hr )  MEM-PEAK:  1652 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-12-14 21:37:35 / Session:  00:39:11 / Command:  00:00:56 / CPU:  00:00:55 / Memory: 1652 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00         -         0       7531.05  349474208.00        1453              0.65      1652
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2907 total shapes.
Layer M2: cached 0 shapes out of 4540 total shapes.
Cached 1784 vias out of 16193 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0305 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 79 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3501.34            0        Yes DEFAULT
       12647         1453        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1453
number of references:                79
number of site rows:                121
number of locations attempted:    25132
number of locations failed:          88  (0.4%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1382 (28006 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.007 um ( 0.00 row height)
rms weighted cell displacement:   0.007 um ( 0.00 row height)
max cell displacement:            0.304 um ( 0.18 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                2
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_gre_mt_inst_1692 (NBUFFX2_HVT)
  Input location: (146.828,17.743)
  Legal location: (147.132,17.743)
  Displacement:   0.304 um ( 0.18 row height)
Cell: FIFO_0/read_ptr_reg[2] (SDFFX1_RVT)
  Input location: (142.116,17.743)
  Legal location: (141.964,17.743)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_6066 (AND2X1_HVT)
  Input location: (142.876,79.607)
  Legal location: (142.876,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6064 (AND2X1_HVT)
  Input location: (141.66,79.607)
  Legal location: (141.66,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6062 (AND2X1_HVT)
  Input location: (125.7,79.607)
  Legal location: (125.7,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5377 (AND2X1_HVT)
  Input location: (139.988,133.111)
  Legal location: (139.988,133.111)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6060 (AND2X1_HVT)
  Input location: (125.852,77.935)
  Legal location: (125.852,77.935)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6058 (AND2X1_HVT)
  Input location: (135.124,79.607)
  Legal location: (135.124,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6056 (AND2X1_HVT)
  Input location: (132.388,79.607)
  Legal location: (132.388,79.607)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_6050 (AND2X1_HVT)
  Input location: (130.26,77.935)
  Legal location: (130.26,77.935)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.610
Total Legalizer Wall Time: 0.612
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   116 s (  0.03 hr )  ELAPSE:  2352 s (  0.65 hr )  MEM-PEAK:  1652 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     5 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block router_top are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Read DB] Total (MB): Used   35  Alloctr   35  Proc 13070 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 13070 
Net statistics:
Total number of nets     = 1515
Number of nets to route  = 1452
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
1513 nets are fully connected,
 of which 63 are detail routed and 1441 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 6, Total Half Perimeter Wire Length (HPWL) 325 microns
HPWL   0 ~   50 microns: Net Count        5     Total HPWL           59 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          266 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.50     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   39  Alloctr   39  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   39  Alloctr   39  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   39  Alloctr   39  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  215  Alloctr  215  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
Initial. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
Initial. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
Initial. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
Initial. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25202.15
Initial. Layer M1 wire length = 694.60
Initial. Layer M2 wire length = 12114.86
Initial. Layer M3 wire length = 9459.18
Initial. Layer M4 wire length = 2177.42
Initial. Layer M5 wire length = 756.08
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 9129
Initial. Via VIA12SQ_C count = 4859
Initial. Via VIA23SQ_C count = 3871
Initial. Via VIA34SQ_C count = 329
Initial. Via VIA45SQ_C count = 70
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:37:37 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase1. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase1. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase1. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase1. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25204.90
phase1. Layer M1 wire length = 694.60
phase1. Layer M2 wire length = 12118.90
phase1. Layer M3 wire length = 9457.91
phase1. Layer M4 wire length = 2177.42
phase1. Layer M5 wire length = 756.08
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 9127
phase1. Via VIA12SQ_C count = 4859
phase1. Via VIA23SQ_C count = 3869
phase1. Via VIA34SQ_C count = 329
phase1. Via VIA45SQ_C count = 70
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Sat Dec 14 21:37:37 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  215  Alloctr  216  Proc 13070 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase2. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase2. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase2. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25202.15
phase2. Layer M1 wire length = 694.60
phase2. Layer M2 wire length = 12114.86
phase2. Layer M3 wire length = 9459.18
phase2. Layer M4 wire length = 2177.42
phase2. Layer M5 wire length = 756.08
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 9129
phase2. Via VIA12SQ_C count = 4859
phase2. Via VIA23SQ_C count = 3871
phase2. Via VIA34SQ_C count = 329
phase2. Via VIA45SQ_C count = 70
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Sat Dec 14 21:37:37 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  215  Alloctr  216  Proc 13070 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    22 Max = 2 GRCs =    33 (0.27%)
phase3. H routing: Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase3. V routing: Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M1         Overflow =    12 Max = 1 (GRCs = 22) GRCs =    22 (0.36%)
phase3. M2         Overflow =     9 Max = 2 (GRCs =  3) GRCs =    11 (0.18%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25202.15
phase3. Layer M1 wire length = 694.60
phase3. Layer M2 wire length = 12114.86
phase3. Layer M3 wire length = 9459.18
phase3. Layer M4 wire length = 2177.42
phase3. Layer M5 wire length = 756.08
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 9129
phase3. Via VIA12SQ_C count = 4859
phase3. Via VIA23SQ_C count = 3871
phase3. Via VIA34SQ_C count = 329
phase3. Via VIA45SQ_C count = 70
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  215  Alloctr  215  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   = 15.50 %
Peak    vertical track utilization   = 83.33 %
Average horizontal track utilization = 14.13 %
Peak    horizontal track utilization = 85.71 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -27  Alloctr  -27  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 13070 

Clock-opt Incremental Global-routing complete  CPU:   117 s (  0.03 hr )  ELAPSE:  2353 s (  0.65 hr )  MEM-PEAK:  1652 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937705874  66.011256409339  8.634040253643  0.781375840852  7.442087311238  3.181152149079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465787932247  8.763589181122  1.911351236960  21.348962509427  0.014599543265  4.045142644037  5.020609216976  6.345880329962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  -3.284509689705  -9.611151337147  -0.128739789272  0.513551216982  7.835139826811  8.372519299733  69.401956644586  7.609486887844  3.894421564966  9.819993661759  1.487343187763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  -0.072343639122  -6.270037426705  -0.450494880240  3.928173631613  9.852544054410  0.210066310127  72.150344954570  7.466285890751  8.788124407826  8.572530684759  1.334188735409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  -4.740224050513  -6.567966315027  -5.706185726119  8.134461036181  4.723121071581  6.753657767486  39.157768195845  6.246620885544  2.738857139211  6.086737706504  8.868230694724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  -0.405169290953  -4.590768021970  -4.170951309159  0.006744354660  9.230842681426  9.005588346071  28.230772224446  3.794212515514  0.705597368271  6.012882617343  3.718516093956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  -6.656262409097  -9.409795658072  -6.136993213139  7.763510072170  9.625254751594  7.417690064932  57.068269417031  0.435880076646  6.662731026730  8.833428249383  2.924356316216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  -2.866938122019  -5.692842703132  -5.858445124802  5.513631359359  5.213535407563  4.512012004123  72.726373253000  5.220759332730  1.353454538724  6.508168385577  3.718844583731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  -7.011233181071  -7.845256174711  -0.998585247436  4.042327646769  7.943493242169  3.877015711999  14.962791650820  2.625720623630  0.179232342141  1.696272030334  1.418331637515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  -5.117746845773  -4.047317227472  -1.421981692074  0.044433141463  7.138041352498  4.361330191019  11.162913398206  1.031657082051  5.295769607259  5.477263263008  6.963363503103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  -0.874802289647  -3.823894501463  -8.324531710419  3.421605155657  8.038173730247  9.639287477774  76.840965610485  0.500758798206  5.658473045567  2.147549772894  4.543870716565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  -1.239640952744  -2.083411338318  -1.156049179699  2.250260832464  6.239500641382  3.702212469387  43.477422531424  2.940311164714  5.278032666131  8.072323341465  7.879328578763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  -5.006444137502  -0.605316076634  -5.884229062122  0.116795077596  7.847396778622  4.305671904023  12.942611603284  5.095542214748  1.512417670128  7.396896620513  5.512165927835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  -4.385364066981  -9.999761859148  -7.347087863210  6.393266767907  8.063326983131  4.288630487880  83.134830830072  3.435045871346  0.373302950450  4.947806003928  1.736312239852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  -8.088207926857  -2.536784859133  -4.182635509027  9.263772609823  6.528340626142  5.386746681676  99.182410474740  2.249259689073  9.662295175706  1.856265798134  4.610367914723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  -8.711939311608  -6.733806604886  -8.234594824589  0.240933684843  9.499448971115  4.902068901492  78.343729610405  1.691653087006  7.689354604170  9.512095190006  7.443542709230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  -5.451168371601  -2.888717443371  -8.510993056270  8.373361785277  2.683894677263  7.652116296953  51.965048546656  2.623744422915  7.955625626136  9.931135997763  5.100727809625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  -2.695826830883  -3.424349483292  -4.350216316918  3.179612142422  5.277311156782  1.040823819141  96.794080212866  9.380974648108  8.426176225858  4.450242625513  6.313599695213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  -3.318338824650  -8.164485677371  -8.848483831125  4.829368010550  3.386714941242  2.542123253166  44.891281327011  2.330564260351  2.560882010998  5.851478964042  3.276463797943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  -9.196142241169  -6.278130434141  -8.335537615565  0.943790989360  2.913670264254  5.902020120846  73.869990095117  7.467101287553  3.171319621421  9.815924340044  4.331410737138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  -5.623407359547  -7.269363108696  -3.367403203784  7.093641615702  7.411336156014  6.944246276650  86.286178810874  8.021540926339  8.944159538324  5.316108793421  6.051552678038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  -8.337845667214  -7.545872994454  -3.874616665921  2.178639117937  5.058743104218  8.009339163439  84.876689381239  6.408271995599  4.112428081156  0.490790592250  2.608320746239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  -8.996466231807  -2.329441565787  -9.322478863589  1.811221011351  0.369609637989  4.109427301484  77.772803645006  4.440029573111  3.169801245884  2.299625820116  7.950771067847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  -2.371470228739  -6.892720613551  -2.169827935139  8.268118372519  0.997333443640  8.244586760973  41.220174494385  3.649313515995  7.617637487347  0.877636806393  2.667675178063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  -3.267050550494  -7.802403028173  -6.316139952544  0.544100210066  1.101274718589  6.554570746653  31.359249388088  2.078912278532  7.847637334182  6.354094979263  7.726094336528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  -2.150275806185  -6.261198234461  -0.361814823121  0.715816753657  7.674860418221  0.795845624697  81.207173338711  9.392860782739  8.065184868234  5.947249590240  9.336844539499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  -9.219704270951  -2.091590106744  -3.546609330842  6.814269005588  3.460719326522  4.824446379456  08.507871305451  1.682460718884  7.173579718510  9.939566408373  3.617858872683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  -5.580726236993  -1.131397863510  -0.721709725254  7.515947417690  0.649322209371  1.017031043513  83.118197262695  8.267052539420  3.493978924350  2.162163883179  6.121420325277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  -6.031325958445  -0.248025613631  -3.593595313535  4.075634512012  8.041234775181  2.653000522000  76.779032953318  3.387990204160  4.855819718848  4.837315954829  3.680101603386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  -0.747110098585  -1.474364142327  -6.467697043493  2.421693877015  5.119998999723  0.050820262507  89.688031779196  1.421165392274  1.303487418335  5.375159350943  7.909899702913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  -1.274721521981  -5.920740144433  -1.414637238041  3.524984361330  9.910198619745  2.798206303190  52.119054495623  4.072247065450  3.630121063367  4.031030647093  6.415153127411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  -4.014638424531  -6.104193521605  -1.556578138173  7.302479639287  2.777744187540  4.010485250000  69.271504858337  8.455324735736  8.728089643874  6.165652012178  6.390175475058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  -2.383181256049  -0.796992350260  -8.324646339500  6.413823702212  2.693871840296  1.931424494066  93.936684478996  4.661060660510  4.414792979322  4.787638691811  2.219119610369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  -9.766345984229  -9.621220216795  -0.775967947396  7.786224305671  7.040238797715  0.003284709589  04.436920712371  4.701939984083  7.205270612169  8.278354198268  1.183721290997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  -7.591487447087  -7.632106493266  -7.679078163326  9.831314288630  1.878805817928  3.230072643539  46.102519573267  0.504256535093  4.039326836316  1.398528240544  1.002106761101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  -7.591334282635  -4.090279363772  -6.098236628340  6.261425386746  3.816766529199  1.874740524950  85.205488862150  2.757713444452  1.981489710361  8.147234010715  8.167532677674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  -5.048868334594  -7.245890340933  -6.848439599448  9.711154902068  6.014924445220  0.010405469190  29.285716889219  7.041451100282  5.900102543546  6.092301226814  2.690051983460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  -3.433718610993  -9.562708473361  -7.852772783894  6.772637652116  9.969532707452  9.946656362309  33.631417755580  7.261012035063  3.977770400721  7.096256547515  9.474172000649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  -3.832924450216  -2.169183279612  -1.424225377311  1.567821040823  5.191416280356  1.612866038022  35.893348226031  3.258237554170  0.255271613593  5.952139354075  6.345126228041
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1515 nets, 1442 global routed, 71 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1513, routed nets = 1513, across physical hierarchy nets = 0, parasitics cached nets = 1513, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  349474208
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  349474208      7531.05       1453         40         61
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -        0        1  349474208      7531.05       1453

Clock-opt command complete                CPU:   117 s (  0.03 hr )  ELAPSE:  2354 s (  0.65 hr )  MEM-PEAK:  1652 MB
Clock-opt command statistics  CPU=36 sec (0.01 hr) ELAPSED=36 sec (0.01 hr) MEM-PEAK=1.613 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2024-12-14 21:37:38 / Session:  00:39:13 / Command:  00:00:58 / CPU:  00:00:58 / Memory: 1652 MB (FLW-8100)
1
fc_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2908 total shapes.
Layer M2: cached 0 shapes out of 4535 total shapes.
Cached 1784 vias out of 16193 total vias.

check_legality for block design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0503 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 79 ref cells (19 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design router_top succeeded!


check_legality succeeded.

**************************

1
fc_shell> check__design -check
Error: unknown command 'check__design' (CMD-005)
fc_shell> check_design -check
Error: value not specified for option '-checks' (CMD-008)
fc_shell> check_design -checks
Error: value not specified for option '-checks' (CMD-008)
fc_shell> report_routing_rules -verbose
Name     WidthMltplr SpacingMltplr TaperDist DriverTaperDist TaperOverPinLayers TaperUnderPinLayers DriverTaperOverPinLayers DriverTaperUnderPinLayers ParallelWireLayers
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
1
fc_shell> route_auto
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-12-14 21:51:09 / Session:  00:52:44 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1652 MB (FLW-8100)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   25  Alloctr   26  Proc 13070 
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   28  Alloctr   29  Proc 13070 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 4985 of 15836


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   29  Alloctr   30  Proc 13070 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   29  Alloctr   30  Proc 13070 

Number of wires with overlap after iteration 1 = 2501 of 12018


Wire length and via report:
---------------------------
Number of M1 wires: 1501                  : 0
Number of M2 wires: 6900                 VIA12SQ_C: 7541
Number of M3 wires: 3329                 VIA23SQ_C: 5440
Number of M4 wires: 247                  VIA34SQ_C: 420
Number of M5 wires: 40           VIA45SQ_C: 74
Number of M6 wires: 1            VIA56SQ_C: 2
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 12018             vias: 13477

Total M1 wire length: 992.5
Total M2 wire length: 13454.7
Total M3 wire length: 9985.0
Total M4 wire length: 2411.8
Total M5 wire length: 764.7
Total M6 wire length: 1.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 27610.0

Longest M1 wire length: 24.8
Longest M2 wire length: 48.2
Longest M3 wire length: 39.4
Longest M4 wire length: 48.3
Longest M5 wire length: 48.9
Longest M6 wire length: 1.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 13070 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   39  Alloctr   40  Proc 13070 
Total number of nets = 1515, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  2/70 Partitions, Violations =   9
Routed  3/70 Partitions, Violations =   6
Routed  4/70 Partitions, Violations =   6
Routed  5/70 Partitions, Violations =   5
Routed  6/70 Partitions, Violations =   8
Routed  7/70 Partitions, Violations =   8
Routed  8/70 Partitions, Violations =   15
Routed  9/70 Partitions, Violations =   15
Routed  10/70 Partitions, Violations =  15
Routed  11/70 Partitions, Violations =  14
Routed  12/70 Partitions, Violations =  14
Routed  13/70 Partitions, Violations =  14
Routed  14/70 Partitions, Violations =  13
Routed  15/70 Partitions, Violations =  17
Routed  16/70 Partitions, Violations =  17
Routed  17/70 Partitions, Violations =  23
Routed  18/70 Partitions, Violations =  37
Routed  19/70 Partitions, Violations =  47
Routed  20/70 Partitions, Violations =  53
Routed  21/70 Partitions, Violations =  55
Routed  22/70 Partitions, Violations =  55
Routed  23/70 Partitions, Violations =  56
Routed  24/70 Partitions, Violations =  59
Routed  25/70 Partitions, Violations =  59
Routed  26/70 Partitions, Violations =  58
Routed  27/70 Partitions, Violations =  58
Routed  28/70 Partitions, Violations =  49
Routed  29/70 Partitions, Violations =  49
Routed  30/70 Partitions, Violations =  49
Routed  31/70 Partitions, Violations =  44
Routed  32/70 Partitions, Violations =  35
Routed  33/70 Partitions, Violations =  29
Routed  34/70 Partitions, Violations =  23
Routed  35/70 Partitions, Violations =  23
Routed  36/70 Partitions, Violations =  27
Routed  37/70 Partitions, Violations =  33
Routed  38/70 Partitions, Violations =  45
Routed  39/70 Partitions, Violations =  43
Routed  40/70 Partitions, Violations =  55
Routed  41/70 Partitions, Violations =  63
Routed  42/70 Partitions, Violations =  74
Routed  43/70 Partitions, Violations =  74
Routed  44/70 Partitions, Violations =  72
Routed  45/70 Partitions, Violations =  72
Routed  46/70 Partitions, Violations =  72
Routed  47/70 Partitions, Violations =  67
Routed  48/70 Partitions, Violations =  64
Routed  49/70 Partitions, Violations =  51
Routed  50/70 Partitions, Violations =  48
Routed  51/70 Partitions, Violations =  45
Routed  52/70 Partitions, Violations =  37
Routed  53/70 Partitions, Violations =  37
Routed  54/70 Partitions, Violations =  37
Routed  55/70 Partitions, Violations =  34
Routed  56/70 Partitions, Violations =  30
Routed  57/70 Partitions, Violations =  31
Routed  58/70 Partitions, Violations =  33
Routed  59/70 Partitions, Violations =  30
Routed  60/70 Partitions, Violations =  31
Routed  61/70 Partitions, Violations =  35
Routed  62/70 Partitions, Violations =  35
Routed  63/70 Partitions, Violations =  35
Routed  64/70 Partitions, Violations =  26
Routed  65/70 Partitions, Violations =  21
Routed  66/70 Partitions, Violations =  15
Routed  67/70 Partitions, Violations =  11
Routed  68/70 Partitions, Violations =  8
Routed  69/70 Partitions, Violations =  3
Routed  70/70 Partitions, Violations =  3

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      3
        Same net spacing : 2
        Short : 1

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  102  Alloctr  103  Proc 13070 

End DR iteration 0 with 70 parts

Start DR iteration 1: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  102  Alloctr  103  Proc 13070 

End DR iteration 1 with 2 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   27  Alloctr   28  Proc 13070 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 13070 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    30664 micron
Total Number of Contacts =             13881
Total Number of Wires =                13833
Total Number of PtConns =              2305
Total Number of Routed Wires =       13779
Total Routed Wire Length =           30414 micron
Total Number of Routed Contacts =       13881
        Layer             M1 :        904 micron
        Layer             M2 :      13226 micron
        Layer             M3 :      10995 micron
        Layer             M4 :       4018 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1135
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5883
        Via        VIA12SQ_C :       6409
        Via   VIA12SQ_C(rot) :        194
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13881 vias)
 
    Layer VIA1       =  0.14% (9      / 6641    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6632    vias)
    Layer VIA2       =  0.00% (0      / 5910    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5910    vias)
    Layer VIA3       =  0.00% (0      / 1135    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1135    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13881 vias)
 
    Layer VIA1       =  0.14% (9      / 6641    vias)
    Layer VIA2       =  0.00% (0      / 5910    vias)
    Layer VIA3       =  0.00% (0      / 1135    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13881 vias)
 
    Layer VIA1       =  0.14% (9      / 6641    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6632    vias)
    Layer VIA2       =  0.00% (0      / 5910    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5910    vias)
    Layer VIA3       =  0.00% (0      / 1135    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1135    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1515
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-12-14 21:51:18 / Session:  00:52:53 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1652 MB (FLW-8100)
fc_shell> route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-12-14 21:51:45 / Session:  00:53:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1652 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
RO is run without TCE settings 
Route-opt command begin                   CPU:   135 s (  0.04 hr )  ELAPSE:  3201 s (  0.89 hr )  MEM-PEAK:  1652 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1515 nets, 0 global routed, 1513 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'router_top'. (NEX-022)
---extraction options---
Corner: ss_125c
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: router_top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1513 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1513, routed nets = 1513, across physical hierarchy nets = 0, parasitics cached nets = 1513, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   136 s (  0.04 hr )  ELAPSE:  3202 s (  0.89 hr )  MEM-PEAK:  1652 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5  349474208
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        5  349474208      7531.05       1453
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -        0        5  349474208      7531.05       1453
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:   138 s (  0.04 hr )  ELAPSE:  3204 s (  0.89 hr )  MEM-PEAK:  1652 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2090 total shapes.
Layer M2: cached 0 shapes out of 8981 total shapes.
Cached 1784 vias out of 18680 total vias.
Total 0.0645 seconds to build cellmap data
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
INFO: creating 31(r) x 23(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (router_top): 713
Total 0.0333 seconds to load 1453 cell instances into cellmap
Moveable cells: 1382; Application fixed cells: 71; Macro cells: 0; User fixed cells: 0
1441 out of 1441 data nets are detail routed, 72 out of 72 clock nets are detail routed and total 1513 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.0999, cell height 1.6720, cell area 5.1831 for total 1453 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00         -        28       7531.05  349474208.00        1453              0.89      1652

Route-opt optimization Phase 3 Iter  1          0.00        0.00         -        28       7531.05  349474208.00        1453              0.89      1652
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00         -        28       7530.03  349454816.00        1453              0.89      1652
Route-opt optimization Phase 4 Iter  2          0.00        0.00         -         7       7538.17  349586880.00        1453              0.89      1652
Route-opt optimization Phase 4 Iter  3          0.00        0.00         -         7       7538.17  349586880.00        1453              0.89      1652
Route-opt optimization Phase 4 Iter  4          0.00        0.00         -         7       7538.17  349586880.00        1453              0.89      1652
Route-opt optimization Phase 4 Iter  5          0.00        0.00         -         7       7538.17  349586880.00        1453              0.89      1652


Route-opt optimization Phase 6 Iter  1          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  2          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  3          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  4          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  5          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  6          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  7          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  8          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter  9          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter 10          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter 11          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter 12          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 6 Iter 13          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652

Route-opt optimization Phase 7 Iter  1          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 7 Iter  2          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  2          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  3          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  4          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  5          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  6          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  7          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
Route-opt optimization Phase 9 Iter  8          0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00         -         0       7538.17  349586880.00        1457              0.89      1652
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00         -         0       7538.17  349322304.00        1457              0.89      1652

Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:   142 s (  0.04 hr )  ELAPSE:  3208 s (  0.89 hr )  MEM-PEAK:  1652 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/router_top_4091915_664948002.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2091 total shapes.
Layer M2: cached 0 shapes out of 8989 total shapes.
Cached 1784 vias out of 18694 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0323 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 76 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     3501.34            0        Yes DEFAULT
       12647         1457        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1457
number of references:                76
number of site rows:                121
number of locations attempted:    25305
number of locations failed:          88  (0.3%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   538       7451        50 (  0.7%)         84        38 ( 45.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1386 (28034 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.048 um ( 0.03 row height)
rms weighted cell displacement:   0.048 um ( 0.03 row height)
max cell displacement:            1.733 um ( 1.04 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5800 (NAND3X0_HVT)
  Input location: (193.188,22.759)
  Legal location: (192.732,21.087)
  Displacement:   1.733 um ( 1.04 row height)
Cell: ropt_mt_inst_1697 (NBUFFX2_HVT)
  Input location: (159.292,91.311)
  Legal location: (159.292,92.983)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ropt_mt_inst_1695 (NBUFFX2_HVT)
  Input location: (164.004,99.671)
  Legal location: (164.916,99.671)
  Displacement:   0.912 um ( 0.55 row height)
Cell: ctmi_739 (OA221X1_HVT)
  Input location: (148.196,21.087)
  Legal location: (147.436,21.087)
  Displacement:   0.760 um ( 0.45 row height)
Cell: ropt_mt_inst_1694 (NBUFFX2_HVT)
  Input location: (148.652,21.087)
  Legal location: (149.26,21.087)
  Displacement:   0.608 um ( 0.36 row height)
Cell: ctmi_5877 (OA221X1_HVT)
  Input location: (163.396,99.671)
  Legal location: (163.092,99.671)
  Displacement:   0.304 um ( 0.18 row height)
Cell: ctmi_5911 (OA221X1_HVT)
  Input location: (150.172,21.087)
  Legal location: (150.476,21.087)
  Displacement:   0.304 um ( 0.18 row height)
Cell: ctmi_5382 (NAND3X1_HVT)
  Input location: (194.252,22.759)
  Legal location: (194.404,22.759)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_5535 (AND4X2_HVT)
  Input location: (152.148,21.087)
  Legal location: (152.3,21.087)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_5385 (AND4X2_HVT)
  Input location: (195.924,22.759)
  Legal location: (196.076,22.759)
  Displacement:   0.152 um ( 0.09 row height)

Legalization succeeded.
Total Legalizer CPU: 0.610
Total Legalizer Wall Time: 0.612
----------------------------------------------------------------

Route-opt legalization complete           CPU:   142 s (  0.04 hr )  ELAPSE:  3208 s (  0.89 hr )  MEM-PEAK:  1652 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   22  Alloctr   23  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   26  Alloctr   27  Proc 13070 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   22  Alloctr   23  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   26  Alloctr   27  Proc 13070 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   25  Alloctr   26  Proc 13070 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   27  Alloctr   28  Proc 13070 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Analysis] Total (MB): Used   27  Alloctr   28  Proc 13070 
Num of eco nets = 1519
Num of open eco nets = 32
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Init] Total (MB): Used   27  Alloctr   28  Proc 13070 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   31  Alloctr   32  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (110.63um,-7.66um,222.02um,146.91um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 13070 
Net statistics:
Total number of nets     = 1519
Number of nets to route  = 32
32 nets are partially connected,
 of which 32 are detail routed and 6 are global routed.
1487 nets are fully connected,
 of which 1485 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 32, Total Half Perimeter Wire Length (HPWL) 756 microns
HPWL   0 ~   50 microns: Net Count       28     Total HPWL          456 microns
HPWL  50 ~  100 microns: Net Count        3     Total HPWL          194 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          106 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Average gCell capacity  3.49     on layer (1)    M1
Average gCell capacity  8.14     on layer (2)    M2
Average gCell capacity  4.42     on layer (3)    M3
Average gCell capacity  4.08     on layer (4)    M4
Average gCell capacity  2.21     on layer (5)    M5
Average gCell capacity  1.74     on layer (6)    M6
Average gCell capacity  0.85     on layer (7)    M7
Average gCell capacity  1.13     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average gCell capacity  0.26     on layer (10)   MRDL
Average number of tracks per gCell 11.05         on layer (1)    M1
Average number of tracks per gCell 11.11         on layer (2)    M2
Average number of tracks per gCell 5.54  on layer (3)    M3
Average number of tracks per gCell 5.58  on layer (4)    M4
Average number of tracks per gCell 2.78  on layer (5)    M5
Average number of tracks per gCell 2.80  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.41  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.36  on layer (10)   MRDL
Number of gCells = 60720
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   38  Alloctr   39  Proc 13070 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   38  Alloctr   39  Proc 13070 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    3  Alloctr    3  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 13070 
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  214  Alloctr  215  Proc 13070 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     5 Max = 3 GRCs =     5 (0.04%)
Initial. H routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
Initial. V routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.05%)
Initial. Both Dirs: Overflow =   110 Max = 7 GRCs =    78 (0.64%)
Initial. H routing: Overflow =    30 Max = 5 (GRCs =  1) GRCs =    32 (0.53%)
Initial. V routing: Overflow =    80 Max = 7 (GRCs =  2) GRCs =    46 (0.76%)
Initial. M1         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.03%)
Initial. M2         Overflow =    80 Max = 7 (GRCs =  2) GRCs =    45 (0.74%)
Initial. M3         Overflow =    26 Max = 5 (GRCs =  1) GRCs =    30 (0.49%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 20.85
Initial. Layer M1 wire length = 0.83
Initial. Layer M2 wire length = 16.07
Initial. Layer M3 wire length = 3.95
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 26
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 9
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Sat Dec 14 21:51:53 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     5 Max = 3 GRCs =     4 (0.03%)
phase1. H routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.05%)
phase1. Both Dirs: Overflow =   109 Max = 7 GRCs =    78 (0.64%)
phase1. H routing: Overflow =    29 Max = 5 (GRCs =  1) GRCs =    32 (0.53%)
phase1. V routing: Overflow =    80 Max = 7 (GRCs =  2) GRCs =    46 (0.76%)
phase1. M1         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.03%)
phase1. M2         Overflow =    80 Max = 7 (GRCs =  2) GRCs =    45 (0.74%)
phase1. M3         Overflow =    25 Max = 5 (GRCs =  1) GRCs =    30 (0.49%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25.74
phase1. Layer M1 wire length = 3.21
phase1. Layer M2 wire length = 19.50
phase1. Layer M3 wire length = 3.03
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 26
phase1. Via VIA12SQ_C count = 18
phase1. Via VIA23SQ_C count = 8
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Sat Dec 14 21:51:53 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 66 gCells x 92 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     5 Max = 3 GRCs =     4 (0.03%)
phase2. H routing: Dmd-Cap  =     2 Max = 3 (GRCs =  1) GRCs =     1 (0.02%)
phase2. V routing: Dmd-Cap  =     3 Max = 2 (GRCs =  1) GRCs =     3 (0.05%)
phase2. Both Dirs: Overflow =   109 Max = 7 GRCs =    78 (0.64%)
phase2. H routing: Overflow =    29 Max = 5 (GRCs =  1) GRCs =    32 (0.53%)
phase2. V routing: Overflow =    80 Max = 7 (GRCs =  2) GRCs =    46 (0.76%)
phase2. M1         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.03%)
phase2. M2         Overflow =    80 Max = 7 (GRCs =  2) GRCs =    45 (0.74%)
phase2. M3         Overflow =    25 Max = 5 (GRCs =  1) GRCs =    30 (0.49%)
phase2. M4         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25.74
phase2. Layer M1 wire length = 3.21
phase2. Layer M2 wire length = 19.50
phase2. Layer M3 wire length = 3.03
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 26
phase2. Via VIA12SQ_C count = 18
phase2. Via VIA23SQ_C count = 8
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 13070 

Congestion utilization per direction:
Average vertical track utilization   = 16.89 %
Peak    vertical track utilization   = 116.67 %
Average horizontal track utilization = 15.08 %
Peak    horizontal track utilization = 142.86 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 13070 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   63  Alloctr   64  Proc 13070 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc    0 
[ECO: GR] Total (MB): Used   63  Alloctr   64  Proc 13070 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   28  Alloctr   29  Proc 13070 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 112 of 161


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 13070 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 13070 

Number of wires with overlap after iteration 1 = 78 of 128


Wire length and via report:
---------------------------
Number of M1 wires: 59            : 0
Number of M2 wires: 43           VIA12SQ_C: 29
Number of M3 wires: 25           VIA23SQ_C: 39
Number of M4 wires: 1            VIA34SQ_C: 2
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 128               vias: 70

Total M1 wire length: 11.0
Total M2 wire length: 24.6
Total M3 wire length: 15.3
Total M4 wire length: 1.8
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 52.7

Longest M1 wire length: 1.5
Longest M2 wire length: 2.4
Longest M3 wire length: 1.5
Longest M4 wire length: 1.8
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   27  Alloctr   28  Proc 13070 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: CDR] Total (MB): Used   27  Alloctr   28  Proc 13070 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/6 Partitions, Violations =    0
Checked 2/6 Partitions, Violations =    0
Checked 3/6 Partitions, Violations =    0
Checked 4/6 Partitions, Violations =    48
Checked 5/6 Partitions, Violations =    116
Checked 6/6 Partitions, Violations =    211

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      211

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 13070 

Total Wire Length =                    30702 micron
Total Number of Contacts =             13918
Total Number of Wires =                13902
Total Number of PtConns =              2312
Total Number of Routed Wires =       13848
Total Routed Wire Length =           30451 micron
Total Number of Routed Contacts =       13918
        Layer             M1 :        911 micron
        Layer             M2 :      13245 micron
        Layer             M3 :      11004 micron
        Layer             M4 :       4020 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1137
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5908
        Via        VIA12SQ_C :       6420
        Via   VIA12SQ_C(rot) :        193
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13918 vias)
 
    Layer VIA1       =  0.14% (9      / 6651    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6642    vias)
    Layer VIA2       =  0.00% (0      / 5935    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5935    vias)
    Layer VIA3       =  0.00% (0      / 1137    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1137    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13918 vias)
 
    Layer VIA1       =  0.14% (9      / 6651    vias)
    Layer VIA2       =  0.00% (0      / 5935    vias)
    Layer VIA3       =  0.00% (0      / 1137    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13918 vias)
 
    Layer VIA1       =  0.14% (9      / 6651    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6642    vias)
    Layer VIA2       =  0.00% (0      / 5935    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5935    vias)
    Layer VIA3       =  0.00% (0      / 1137    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1137    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Total number of nets = 1519, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/7 Partitions, Violations =    205
Routed  2/7 Partitions, Violations =    188
Routed  3/7 Partitions, Violations =    166
Routed  4/7 Partitions, Violations =    164
Routed  5/7 Partitions, Violations =    69
Routed  6/7 Partitions, Violations =    66
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  102  Alloctr  103  Proc 13070 

End DR iteration 0 with 7 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = read_enb_2
Net 2 = busy
Net 3 = FIFO_0/read_ptr[0]
Net 4 = FIFO_0/read_ptr[1]
Net 5 = FIFO_0/read_ptr[2]
Net 6 = FIFO_0/N59
Net 7 = FIFO_0/N60
Net 8 = ctmn_5396
Net 9 = ctmn_5412
Net 10 = ctmn_5413
Net 11 = ctmn_5415
Net 12 = ctmn_5416
Net 13 = ctmn_5417
Net 14 = ctmn_5419
Net 15 = ctmn_5422
Net 16 = ctmn_5423
Net 17 = phfnn_79
Net 18 = phfnn_81
Net 19 = HFSNET_50
Net 20 = HFSNET_49
Net 21 = ctmn_5662
Net 22 = ctmn_5520
Net 23 = ctmn_5544
Net 24 = ctmn_5546
Net 25 = ctmn_5552
Net 26 = FIFO_1/read_ptr[0]
Net 27 = FIFO_1/read_ptr[1]
Net 28 = ctmn_5734
Net 29 = ctmn_5788
Net 30 = ropt_net_149
Net 31 = ropt_net_150
Net 32 = ropt_net_151
Net 33 = ropt_net_152
Net 34 = HFSNET_43
Net 35 = HFSNET_44
Net 36 = HFSNET_45
Net 37 = HFSNET_46
Net 38 = FIFO_2/read_ptr[0]
Net 39 = FIFO_2/read_ptr[3]
Net 40 = FIFO_2/N58
Net 41 = ctmn_5288
Net 42 = ctmn_5299
Net 43 = ctmn_5310
Net 44 = VDD
Net 45 = VSS
Total number of changed nets = 45 (out of 1519)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 13070 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: DR] Total (MB): Used   27  Alloctr   28  Proc 13070 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    30691 micron
Total Number of Contacts =             13908
Total Number of Wires =                13898
Total Number of PtConns =              2314
Total Number of Routed Wires =       13845
Total Routed Wire Length =           30440 micron
Total Number of Routed Contacts =       13908
        Layer             M1 :        908 micron
        Layer             M2 :      13238 micron
        Layer             M3 :      11001 micron
        Layer             M4 :       4021 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1139
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5895
        Via        VIA12SQ_C :       6411
        Via   VIA12SQ_C(rot) :        203
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1519
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    30691 micron
Total Number of Contacts =             13908
Total Number of Wires =                13898
Total Number of PtConns =              2314
Total Number of Routed Wires =       13845
Total Routed Wire Length =           30440 micron
Total Number of Routed Contacts =       13908
        Layer             M1 :        908 micron
        Layer             M2 :      13238 micron
        Layer             M3 :      11001 micron
        Layer             M4 :       4021 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1139
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5895
        Via        VIA12SQ_C :       6411
        Via   VIA12SQ_C(rot) :        203
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 45 nets with eco mode
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 13070 

Route-opt ECO routing complete            CPU:   145 s (  0.04 hr )  ELAPSE:  3211 s (  0.89 hr )  MEM-PEAK:  1652 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894454387461  6.565921217863  9.017937005874  65.983128809339  8.634048192448  0.781374940852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  -3.823702312269  -3.871840396193  -1.424294166690  9.687527899646  6.131807232944  1.465787432247  11.572211611221  9.113263463531  6.373559409427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  -1.220116895077  -5.967847496778  -6.224305771704  0.238797715000  3.284509589705  9.611151737147  35.124716692720  5.135265263759  8.351433568118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  -9.819999861759  -1.487347187763  -2.106393366767  9.078063326983  1.314288630187  8.805817428323  34.668816991226  2.700026260221  4.504082102403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  -7.466530735624  -8.788088307826  -8.572536884759  1.334182635409  0.279263772609  8.236528440626  48.101445463816  7.665944707378  7.402384205136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  -7.536577774860  -4.182210895845  -6.246975720417  2.738711939211  6.086733806504  8.868234694724  82.850087336848  4.394647295215  1.549165386014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  -0.067443646609  -2.308426914269  -0.055883560719  3.265224824446  3.794567350487  0.705451268271  94.076465173433  7.185852745066  7.083878317852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  -4.097955680726  -1.369931231397  -7.635100821709  6.252547515947  4.176900649322  2.093711117031  38.209936115196  6.626601073802  8.334388193832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  -4.162803661612  -8.669380320195  -6.928426131325  8.584450248025  5.136313593595  2.135354175634  85.159868412347  7.518879346509  2.200186476031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  -5.033867249412  -4.225421330531  -6.610900862727  0.112330810717  8.452560747110  9.985851574364  38.180342676979  4.349077022432  7.701696899989
9.972300508202  6.250754685030  1.791961421411  6.962781303341  -4.183355475155  -6.509437009893  -6.029136802642  5.459020209208  4.649978471495  1.177467557734  38.689390747214  2.198802013904  4.443459846371
3.804135249843  6.133099101986  1.974527982061  0.319028279245  -2.956234172595  -4.772693730086  -9.633674131037  8.470936415157  0.274113361564  7.669442569766  84.455186992108  7.480961770232  2.389585846383
2.453161041934  2.160515565780  3.817373024796  3.928727777441  -8.754040204850  -5.000035431795  -6.583378555672  1.475458728944  5.438746165659  2.121786490179  61.437004710467  0.800686792847  9.509996307812
Information: The net parasitics of block router_top are cleared. (TIM-123)
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'router1x3.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1519 nets, 0 global routed, 1517 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'router_top'. (NEX-022)
---extraction options---
Corner: ss_125c
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: router_top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1517 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1517, routed nets = 1517, across physical hierarchy nets = 0, parasitics cached nets = 1517, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Router_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  349322304
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1  349322304      7538.17       1457
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -        0        1  349322304      7538.17       1457

Route-opt optimization complete                 0.00        0.00         -         0       7538.17  349322304.00        1457              0.89      1652

Route-opt command complete                CPU:   146 s (  0.04 hr )  ELAPSE:  3212 s (  0.89 hr )  MEM-PEAK:  1652 MB
Route-opt command statistics  CPU=11 sec (0.00 hr) ELAPSED=11 sec (0.00 hr) MEM-PEAK=1.613 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-12-14 21:51:56 / Session:  00:53:31 / Command:  00:00:11 / CPU:  00:00:11 / Memory: 1652 MB (FLW-8100)
1
fc_shell> route_eco
Information: Serialized np data
INFO: timer data saved to /tmp/router_top_4091915_664948002.timdat
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin AOINVX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_RVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   22  Alloctr   23  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   26  Alloctr   27  Proc 13070 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   22  Alloctr   23  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   26  Alloctr   27  Proc 13070 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   25  Alloctr   26  Proc 13070 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   27  Alloctr   28  Proc 13070 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Analysis] Total (MB): Used   27  Alloctr   28  Proc 13070 
Num of eco nets = 1519
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: Init] Total (MB): Used   27  Alloctr   28  Proc 13070 
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/6 Partitions, Violations =    0
Checked 2/6 Partitions, Violations =    0
Checked 3/6 Partitions, Violations =    0
Checked 4/6 Partitions, Violations =    0
Checked 5/6 Partitions, Violations =    0
Checked 6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  102  Alloctr  103  Proc 13070 

Total Wire Length =                    30691 micron
Total Number of Contacts =             13908
Total Number of Wires =                13898
Total Number of PtConns =              2314
Total Number of Routed Wires =       13845
Total Routed Wire Length =           30440 micron
Total Number of Routed Contacts =       13908
        Layer             M1 :        908 micron
        Layer             M2 :      13238 micron
        Layer             M3 :      11001 micron
        Layer             M4 :       4021 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1139
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5895
        Via        VIA12SQ_C :       6411
        Via   VIA12SQ_C(rot) :        203
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Nets that have been changed:
Total number of changed nets = 0 (out of 1519)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   27  Alloctr   28  Proc 13070 
[ECO: DR] Elapsed real time: 0:00:01 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: DR] Stage (MB): Used   24  Alloctr   24  Proc    0 
[ECO: DR] Total (MB): Used   27  Alloctr   28  Proc 13070 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    30691 micron
Total Number of Contacts =             13908
Total Number of Wires =                13898
Total Number of PtConns =              2314
Total Number of Routed Wires =       13845
Total Routed Wire Length =           30440 micron
Total Number of Routed Contacts =       13908
        Layer             M1 :        908 micron
        Layer             M2 :      13238 micron
        Layer             M3 :      11001 micron
        Layer             M4 :       4021 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1139
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5895
        Via        VIA12SQ_C :       6411
        Via   VIA12SQ_C(rot) :        203
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1519
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    30691 micron
Total Number of Contacts =             13908
Total Number of Wires =                13898
Total Number of PtConns =              2314
Total Number of Routed Wires =       13845
Total Routed Wire Length =           30440 micron
Total Number of Routed Contacts =       13908
        Layer             M1 :        908 micron
        Layer             M2 :      13238 micron
        Layer             M3 :      11001 micron
        Layer             M4 :       4021 micron
        Layer             M5 :       1119 micron
        Layer             M6 :          9 micron
        Layer             M7 :         59 micron
        Layer             M8 :         85 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :          2
        Via   VIA67SQ_C(rot) :          2
        Via        VIA56SQ_C :          6
        Via   VIA45SQ_C(rot) :        185
        Via        VIA34SQ_C :       1139
        Via        VIA23SQ_C :         27
        Via   VIA23SQ_C(rot) :       5895
        Via        VIA12SQ_C :       6411
        Via   VIA12SQ_C(rot) :        203
        Via       VIA12BAR_C :         27
        Via         VIA12BAR :          1
        Via    VIA12BAR(rot) :          1
        Via    VIA12SQ_C_2x1 :          9

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.06% (9 / 13908 vias)
 
    Layer VIA1       =  0.14% (9      / 6652    vias)
        Weight 1     =  0.14% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (6643    vias)
    Layer VIA2       =  0.00% (0      / 5922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5922    vias)
    Layer VIA3       =  0.00% (0      / 1139    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1139    vias)
    Layer VIA4       =  0.00% (0      / 185     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (185     vias)
    Layer VIA5       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA6       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 0 nets with eco mode
[ECO: End] Elapsed real time: 0:00:01 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 13070 
fc_shell> check_design
Error: Required argument '-checks' was not found (CMD-007)
fc_shell> check_design -checks
Error: value not specified for option '-checks' (CMD-008)
fc_shell> 