
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000603                       # Number of seconds simulated
sim_ticks                                   602716500                       # Number of ticks simulated
final_tick                                  602716500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85085                       # Simulator instruction rate (inst/s)
host_op_rate                                   160151                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              118470986                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707732                       # Number of bytes of host memory used
host_seconds                                     5.09                       # Real time elapsed on the host
sim_insts                                      432865                       # Number of instructions simulated
sim_ops                                        814759                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              142080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107008                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107008                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1672                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2220                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          177542841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58189879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              235732720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     177542841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         177542841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         177542841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58189879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             235732720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1672.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       548.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4488                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2220                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  142080                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   142080                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                300                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                131                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 87                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                144                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                109                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               112                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      602623500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2220                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1574                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      532                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       98                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          516                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     272.124031                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    173.790313                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    274.721253                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           184     35.66%     35.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          137     26.55%     62.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           64     12.40%     74.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           34      6.59%     81.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      5.81%     87.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           19      3.68%     90.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      2.13%     92.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.94%     94.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           27      5.23%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           516                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107008                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 177542841.451992779970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 58189878.657710552216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1672                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62211000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24035500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37207.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     43860.40                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      44621500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 86246500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11100000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20099.77                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38849.77                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        235.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     235.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.84                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.84                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1697                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.44                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      271452.03                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.44                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2291940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1199220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9724680                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              21825870                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1411680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        106173330                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         32848320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          60289620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               264652740                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             439.099875                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             550929750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2430500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       12220000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     232800250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     85541750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       36869500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    232854500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1442280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6126120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              17285250                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2248320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        122571660                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         59052000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          39909720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               285658110                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             473.951037                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             558901500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4289000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       15340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     136376000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    153782250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24136250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    268793000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  165096                       # Number of BP lookups
system.cpu.branchPred.condPredicted            165096                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24845                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85954                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   55649                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10066                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85954                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              31056                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            54898                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        11681                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      161502                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      118913                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           840                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           187                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      138589                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           296                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       602716500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1205434                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             130237                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         834284                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      165096                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              86705                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        974541                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   50652                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1727                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    138414                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1514                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1132052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.450639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.852327                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   271068     23.94%     23.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    79769      7.05%     30.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   781215     69.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1132052                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136960                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.692103                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   195108                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                124987                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    734755                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 51876                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25326                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1449957                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 85246                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25326                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   289082                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   32668                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1581                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    690507                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 92888                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1361643                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 42685                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  35879                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  35478                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              376                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             1271300                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               3244290                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2336625                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4234                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                756326                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   514974                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 34                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             31                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76548                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               231108                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              144678                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             24394                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             9019                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1274799                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 718                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    983580                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             53990                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          460757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       800037                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            702                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1132052                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.868847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.761515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              412213     36.41%     36.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              456098     40.29%     76.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              263741     23.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1132052                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  329158     82.15%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    221      0.06%     82.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     82.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.01%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  50322     12.56%     94.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20935      5.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              7075      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                676369     68.77%     69.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  876      0.09%     69.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    62      0.01%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  826      0.08%     69.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  286      0.03%     69.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 280      0.03%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               174468     17.74%     87.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              121769     12.38%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1025      0.10%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            526      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 983580                       # Type of FU issued
system.cpu.iq.rate                           0.815955                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      400676                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.407365                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            3547566                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1731756                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       918987                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                6312                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4932                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2630                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1373951                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3230                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            52757                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        94644                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        32322                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            20                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25326                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   16434                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3872                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1275517                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             23243                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                231108                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               144678                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                266                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     81                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            424                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          10529                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        15841                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                26370                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                930714                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                161419                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52866                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       280289                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    82689                       # Number of branches executed
system.cpu.iew.exec_stores                     118870                       # Number of stores executed
system.cpu.iew.exec_rate                     0.772099                       # Inst execution rate
system.cpu.iew.wb_sent                         924016                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        921617                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    635137                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1106445                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.764552                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.574034                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          417247                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             24977                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1093068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.745387                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.871517                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       589700     53.95%     53.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       191977     17.56%     71.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       311391     28.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1093068                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               432865                       # Number of instructions committed
system.cpu.commit.committedOps                 814759                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         248820                       # Number of memory references committed
system.cpu.commit.loads                        136464                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      78475                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2370                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    806026                       # Number of committed integer instructions.
system.cpu.commit.function_calls                25463                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3570      0.44%      0.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           560161     68.75%     69.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             840      0.10%     69.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.01%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.09%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.03%     69.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.03%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          135866     16.68%     86.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         111904     13.73%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          598      0.07%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          452      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            814759                       # Class of committed instruction
system.cpu.commit.bw_lim_events                311391                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2013683                       # The number of ROB reads
system.cpu.rob.rob_writes                     2503049                       # The number of ROB writes
system.cpu.timesIdled                             843                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           73382                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      432865                       # Number of Instructions Simulated
system.cpu.committedOps                        814759                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.784780                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.784780                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.359095                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.359095                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1590502                       # number of integer regfile reads
system.cpu.int_regfile_writes                  704928                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3307                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1866                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    184602                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   153129                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  431164                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.904406                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              219190                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.427844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.904406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1765081                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1765081                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       104671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          104671                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       111566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         111566                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       216237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           216237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       216237                       # number of overall hits
system.cpu.dcache.overall_hits::total          216237                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3213                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          817                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         4030                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4030                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4030                       # number of overall misses
system.cpu.dcache.overall_misses::total          4030                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     69277000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     69277000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38096500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38096500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    107373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    107373500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    107373500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    107373500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       107884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       107884                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       220267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       220267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       220267                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       220267                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029782                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029782                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007270                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018296                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21561.469032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21561.469032                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46629.742962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46629.742962                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26643.548387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26643.548387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26643.548387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26643.548387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.480000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2522                       # number of writebacks
system.cpu.dcache.writebacks::total              2522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1060                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           17                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1077                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2153                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2153                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          800                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          800                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2953                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     43663500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     43663500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35744000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     79407500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     79407500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     79407500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     79407500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019957                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007119                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013406                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20280.306549                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20280.306549                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        44680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        44680                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26890.450389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26890.450389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26890.450389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26890.450389                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2913                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           487.801543                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              137851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2331                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.138138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   487.801543                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.952737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.952737                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1109635                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1109635                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       135520                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          135520                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       135520                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           135520                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       135520                       # number of overall hits
system.cpu.icache.overall_hits::total          135520                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2893                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2893                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2893                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2893                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2893                       # number of overall misses
system.cpu.icache.overall_misses::total          2893                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185470000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185470000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    185470000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185470000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185470000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185470000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       138413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       138413                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       138413                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       138413                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       138413                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       138413                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020901                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020901                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020901                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020901                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020901                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020901                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64109.920498                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64109.920498                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64109.920498                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64109.920498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64109.920498                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64109.920498                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          561                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          561                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          561                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          561                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2332                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2332                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2332                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2332                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2332                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2332                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153017500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153017500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153017500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153017500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153017500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016848                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016848                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016848                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016848                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016848                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016848                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65616.423671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65616.423671                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65616.423671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65616.423671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65616.423671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65616.423671                       # average overall mshr miss latency
system.cpu.icache.replacements                   1810                       # number of replacements
system.l2bus.snoop_filter.tot_requests          10008                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         4724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                4482                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          2523                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2211                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                794                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               794                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           4483                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6463                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         8809                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   15272                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       148608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       349760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   498368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                23                       # Total snoops (count)
system.l2bus.snoopTraffic                         768                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               5296                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.020582                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.141992                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     5187     97.94%     97.94% # Request fanout histogram
system.l2bus.snoop_fanout::1                      109      2.06%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 5296                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             10050000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             5838977                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             7363498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1750.387604                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   7787                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2220                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.507658                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1289.563766                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   460.823839                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.314835                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.112506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.427341                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2209                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2082                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.539307                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                64524                       # Number of tag accesses
system.l2cache.tags.data_accesses               64524                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         2523                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2523                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data          462                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              462                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          649                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1933                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2582                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             649                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            2395                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                3044                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            649                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           2395                       # number of overall hits
system.l2cache.overall_hits::total               3044                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          331                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            331                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1673                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          217                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1890                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1673                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2221                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1673                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l2cache.overall_misses::total             2221                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29908500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29908500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    142827000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     20542500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    163369500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    142827000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     50451000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    193278000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    142827000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     50451000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    193278000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         2523                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2523                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          793                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          793                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2322                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2150                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4472                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2322                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         2943                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            5265                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2322                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         2943                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           5265                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.417402                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.417402                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.720500                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.100930                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.422630                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.720500                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.186205                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.421842                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.720500                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.186205                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.421842                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 90358.006042                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 90358.006042                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85371.787209                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 94665.898618                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 86438.888889                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85371.787209                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 92063.868613                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87022.962629                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85371.787209                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 92063.868613                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87022.962629                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          331                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          331                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1673                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          217                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1890                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1673                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2221                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1673                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2221                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29246500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29246500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    139483000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     20108500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    159591500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    139483000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49355000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    188838000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    139483000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49355000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    188838000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.417402                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.417402                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.720500                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100930                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.422630                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.720500                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.186205                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.421842                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.720500                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.186205                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.421842                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 88358.006042                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 88358.006042                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83372.982666                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92665.898618                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84439.947090                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83372.982666                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 90063.868613                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85023.863125                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83372.982666                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 90063.868613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85023.863125                       # average overall mshr miss latency
system.l2cache.replacements                        11                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2231                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           11                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1889                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                11                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                331                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               331                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1889                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4451                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       142080                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2220                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2220    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2220                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1115500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5550000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1752.753664                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2220                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2220                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1291.917967                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   460.835697                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.039426                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014064                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.053490                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2220                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2093                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067749                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                37740                       # Number of tag accesses
system.l3cache.tags.data_accesses               37740                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          331                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            331                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1672                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          217                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1889                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1672                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2220                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1672                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l3cache.overall_misses::total             2220                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     26267500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     26267500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    124435000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     18155500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    142590500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    124435000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     44423000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    168858000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    124435000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     44423000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    168858000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          331                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          331                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1672                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          217                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1889                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1672                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2220                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1672                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2220                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 79358.006042                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 79358.006042                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74422.846890                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 83665.898618                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 75484.647962                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74422.846890                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 81063.868613                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 76062.162162                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74422.846890                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 81063.868613                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 76062.162162                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          331                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          331                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1672                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          217                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1889                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1672                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2220                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1672                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2220                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     25605500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     25605500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    121091000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17721500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    138812500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    121091000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     43327000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    164418000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    121091000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     43327000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    164418000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 77358.006042                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 77358.006042                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72422.846890                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81665.898618                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 73484.647962                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72422.846890                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 79063.868613                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74062.162162                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72422.846890                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 79063.868613                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74062.162162                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    602716500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1889                       # Transaction distribution
system.membus.trans_dist::ReadExReq               331                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1889                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2220                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2220    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2220                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1110000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6021500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
