digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@pointer" {
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002791" [label="(Call,op->operands[0].reg << 3 | 0x4)"];
"1002786" [label="(Call,data[l++] = op->operands[0].reg << 3 | 0x4)"];
"1002786" [label="(Call,data[l++] = op->operands[0].reg << 3 | 0x4)"];
"1003216" [label="(MethodReturn,static int)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002800" [label="(Literal,3)"];
"1002032" [label="(Call,op->operands[0].reg)"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002045" [label="(Identifier,op)"];
"1002562" [label="(Call,op->operands[0].reg << 3)"];
"1002031" [label="(Call,op->operands[0].reg == X86R_EAX)"];
"1002039" [label="(Identifier,X86R_EAX)"];
"1003044" [label="(Call,op->operands[0].reg << 3)"];
"1002586" [label="(Call,op->operands[0].reg << 3)"];
"1002793" [label="(Call,op->operands[0].reg)"];
"1002201" [label="(Call,op->operands[0].reg < 4)"];
"1002801" [label="(Literal,0x4)"];
"1002804" [label="(Identifier,data)"];
"1002791" [label="(Call,op->operands[0].reg << 3 | 0x4)"];
"1002787" [label="(Call,data[l++])"];
"1002921" [label="(Call,op->operands[0].reg << 3)"];
"1002647" [label="(Call,op->operands[0].reg << 3)"];
"1002792" [label="(Call,op->operands[0].reg << 3)"];
"1002785" [label="(Block,)"];
"1002311" [label="(Call,op->operands[0].reg << 3)"];
"1002229" [label="(Call,op->operands[0].reg << 3)"];
"1002792" -> "1002791"  [label="AST: "];
"1002792" -> "1002800"  [label="CFG: "];
"1002793" -> "1002792"  [label="AST: "];
"1002800" -> "1002792"  [label="AST: "];
"1002801" -> "1002792"  [label="CFG: "];
"1002792" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002792" -> "1002791"  [label="DDG: op->operands[0].reg"];
"1002792" -> "1002791"  [label="DDG: 3"];
"1002031" -> "1002792"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="AST: "];
"1002031" -> "1002039"  [label="CFG: "];
"1002032" -> "1002031"  [label="AST: "];
"1002039" -> "1002031"  [label="AST: "];
"1002045" -> "1002031"  [label="CFG: "];
"1002030" -> "1002031"  [label="CFG: "];
"1002031" -> "1003216"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003216"  [label="DDG: X86R_EAX"];
"1002031" -> "1002030"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002030"  [label="DDG: X86R_EAX"];
"1002031" -> "1002201"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002229"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002311"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002562"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002586"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002647"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1002921"  [label="DDG: op->operands[0].reg"];
"1002031" -> "1003044"  [label="DDG: op->operands[0].reg"];
"1002791" -> "1002786"  [label="AST: "];
"1002791" -> "1002801"  [label="CFG: "];
"1002801" -> "1002791"  [label="AST: "];
"1002786" -> "1002791"  [label="CFG: "];
"1002791" -> "1003216"  [label="DDG: op->operands[0].reg << 3"];
"1002791" -> "1002786"  [label="DDG: op->operands[0].reg << 3"];
"1002791" -> "1002786"  [label="DDG: 0x4"];
"1002786" -> "1002785"  [label="AST: "];
"1002787" -> "1002786"  [label="AST: "];
"1002804" -> "1002786"  [label="CFG: "];
"1002786" -> "1003216"  [label="DDG: op->operands[0].reg << 3 | 0x4"];
"1000104" -> "1002786"  [label="DDG: data"];
}
