# 4bit_multiplier_using_4bit_full_adder_VHDL
This is a VHDL code for 4bit multiplier using 4bit full adder circuit structurally modelled.
