set ::env(PROJECT_NAME) test_logic_cell
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/test_logic_cell/modified_rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/test_logic_cell/modified_rtl/logic_cell_macro.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
