// Seed: 3754735737
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri0 id_10,
    inout wor id_11,
    input supply0 id_12
);
  assign id_6 = 1;
  final $clog2(19);
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    input tri id_0,
    input tri id_1,
    output wire id_2,
    output uwire id_3,
    output wor id_4,
    input wor id_5,
    output tri id_6,
    output uwire _id_7,
    output wand id_8,
    inout wire id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    input tri id_15,
    input uwire id_16,
    input tri1 id_17,
    output tri0 id_18,
    output wor id_19,
    output tri1 id_20,
    output supply1 id_21,
    input uwire id_22,
    output wor id_23,
    output wor id_24,
    input wand id_25
);
  logic [id_7 : -1] id_27;
  wire id_28;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_25,
      id_11,
      id_17,
      id_17,
      id_8,
      id_24,
      id_10,
      id_6,
      id_17,
      id_9,
      id_17
  );
endmodule
