// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Sat May  9 14:12:09 2020
// Host        : buflightdev running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_xbar_1_sim_netlist.v
// Design      : design_1_xbar_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_addr_arbiter
   (\s_axi_arready[0] ,
    aa_mi_arvalid,
    SR,
    D,
    \gen_no_arbiter.m_target_hot_i_reg[0]_0 ,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    Q,
    \gen_axi.s_axi_rid_i ,
    \gen_master_slots[2].r_issuing_cnt_reg[16] ,
    \gen_no_arbiter.m_valid_i_reg_1 ,
    \gen_master_slots[0].r_issuing_cnt_reg[4] ,
    \gen_master_slots[0].r_issuing_cnt_reg[0] ,
    \gen_master_slots[0].r_issuing_cnt_reg[0]_0 ,
    \gen_no_arbiter.m_valid_i_reg_2 ,
    m_axi_arvalid,
    \gen_axi.s_axi_rlast_i_reg ,
    \m_axi_arqos[3] ,
    E,
    aclk,
    \gen_no_arbiter.m_valid_i_reg_3 ,
    \s_axi_arqos[3] ,
    mi_arready_2,
    m_axi_arready,
    p_15_in,
    aresetn_d,
    \m_payload_i_reg[34] ,
    \gen_master_slots[0].r_issuing_cnt_reg[4]_0 ,
    s_axi_arvalid);
  output \s_axi_arready[0] ;
  output aa_mi_arvalid;
  output [0:0]SR;
  output [1:0]D;
  output \gen_no_arbiter.m_target_hot_i_reg[0]_0 ;
  output \gen_no_arbiter.m_valid_i_reg_0 ;
  output [0:0]Q;
  output \gen_axi.s_axi_rid_i ;
  output \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  output \gen_no_arbiter.m_valid_i_reg_1 ;
  output [3:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  output [0:0]\gen_master_slots[0].r_issuing_cnt_reg[0] ;
  output \gen_master_slots[0].r_issuing_cnt_reg[0]_0 ;
  output \gen_no_arbiter.m_valid_i_reg_2 ;
  output [0:0]m_axi_arvalid;
  output \gen_axi.s_axi_rlast_i_reg ;
  output [56:0]\m_axi_arqos[3] ;
  input [0:0]E;
  input aclk;
  input \gen_no_arbiter.m_valid_i_reg_3 ;
  input [56:0]\s_axi_arqos[3] ;
  input mi_arready_2;
  input [0:0]m_axi_arready;
  input p_15_in;
  input aresetn_d;
  input \m_payload_i_reg[34] ;
  input [4:0]\gen_master_slots[0].r_issuing_cnt_reg[4]_0 ;
  input [0:0]s_axi_arvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]aa_mi_artarget_hot;
  wire aa_mi_arvalid;
  wire aclk;
  wire aresetn_d;
  wire \gen_axi.s_axi_rid_i ;
  wire \gen_axi.s_axi_rlast_i_i_4_n_0 ;
  wire \gen_axi.s_axi_rlast_i_reg ;
  wire \gen_master_slots[0].r_issuing_cnt[4]_i_5_n_0 ;
  wire [0:0]\gen_master_slots[0].r_issuing_cnt_reg[0] ;
  wire \gen_master_slots[0].r_issuing_cnt_reg[0]_0 ;
  wire [3:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  wire [4:0]\gen_master_slots[0].r_issuing_cnt_reg[4]_0 ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_1 ;
  wire \gen_no_arbiter.m_valid_i_reg_2 ;
  wire \gen_no_arbiter.m_valid_i_reg_3 ;
  wire [56:0]\m_axi_arqos[3] ;
  wire [0:0]m_axi_arready;
  wire [0:0]m_axi_arvalid;
  wire \m_payload_i_reg[34] ;
  wire mi_arready_2;
  wire p_15_in;
  wire [56:0]\s_axi_arqos[3] ;
  wire \s_axi_arready[0] ;
  wire [0:0]s_axi_arvalid;
  wire s_ready_i2;

  LUT4 #(
    .INIT(16'h0080)) 
    \gen_axi.s_axi_arready_i_i_2 
       (.I0(aa_mi_arvalid),
        .I1(mi_arready_2),
        .I2(Q),
        .I3(p_15_in),
        .O(\gen_axi.s_axi_rid_i ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_axi.s_axi_rlast_i_i_2 
       (.I0(\gen_axi.s_axi_rlast_i_i_4_n_0 ),
        .I1(p_15_in),
        .I2(\m_axi_arqos[3] [32]),
        .I3(\m_axi_arqos[3] [33]),
        .O(\gen_axi.s_axi_rlast_i_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_axi.s_axi_rlast_i_i_4 
       (.I0(\m_axi_arqos[3] [34]),
        .I1(\m_axi_arqos[3] [35]),
        .I2(\m_axi_arqos[3] [36]),
        .I3(\m_axi_arqos[3] [37]),
        .I4(\m_axi_arqos[3] [39]),
        .I5(\m_axi_arqos[3] [38]),
        .O(\gen_axi.s_axi_rlast_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \gen_master_slots[0].r_issuing_cnt[1]_i_1 
       (.I0(aa_mi_artarget_hot),
        .I1(aa_mi_arvalid),
        .I2(m_axi_arready),
        .I3(\m_payload_i_reg[34] ),
        .I4(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [0]),
        .I5(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [1]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[4] [0]));
  LUT4 #(
    .INIT(16'h6AA9)) 
    \gen_master_slots[0].r_issuing_cnt[2]_i_1 
       (.I0(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [2]),
        .I1(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [0]),
        .I2(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [1]),
        .I3(\gen_master_slots[0].r_issuing_cnt[4]_i_5_n_0 ),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_master_slots[0].r_issuing_cnt[3]_i_1 
       (.I0(\gen_master_slots[0].r_issuing_cnt[4]_i_5_n_0 ),
        .I1(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [1]),
        .I2(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [0]),
        .I3(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [3]),
        .I4(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [2]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[4] [2]));
  LUT6 #(
    .INIT(64'hF00000000EEEEEEE)) 
    \gen_master_slots[0].r_issuing_cnt[4]_i_1 
       (.I0(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [4]),
        .I1(\gen_master_slots[0].r_issuing_cnt_reg[0]_0 ),
        .I2(aa_mi_artarget_hot),
        .I3(aa_mi_arvalid),
        .I4(m_axi_arready),
        .I5(\m_payload_i_reg[34] ),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \gen_master_slots[0].r_issuing_cnt[4]_i_2 
       (.I0(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [4]),
        .I1(\gen_master_slots[0].r_issuing_cnt[4]_i_5_n_0 ),
        .I2(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [1]),
        .I3(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [0]),
        .I4(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [3]),
        .I5(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [2]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_master_slots[0].r_issuing_cnt[4]_i_3 
       (.I0(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [3]),
        .I1(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [2]),
        .I2(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [1]),
        .I3(\gen_master_slots[0].r_issuing_cnt_reg[4]_0 [0]),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_master_slots[0].r_issuing_cnt[4]_i_5 
       (.I0(\m_payload_i_reg[34] ),
        .I1(m_axi_arready),
        .I2(aa_mi_arvalid),
        .I3(aa_mi_artarget_hot),
        .O(\gen_master_slots[0].r_issuing_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_master_slots[2].r_issuing_cnt[16]_i_2 
       (.I0(Q),
        .I1(mi_arready_2),
        .I2(aa_mi_arvalid),
        .O(\gen_master_slots[2].r_issuing_cnt_reg[16] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[32]_i_1__0 
       (.I0(aa_mi_arvalid),
        .O(s_ready_i2));
  FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [9]),
        .Q(\m_axi_arqos[3] [9]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [10]),
        .Q(\m_axi_arqos[3] [10]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [11]),
        .Q(\m_axi_arqos[3] [11]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [12]),
        .Q(\m_axi_arqos[3] [12]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [13]),
        .Q(\m_axi_arqos[3] [13]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [14]),
        .Q(\m_axi_arqos[3] [14]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [15]),
        .Q(\m_axi_arqos[3] [15]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [16]),
        .Q(\m_axi_arqos[3] [16]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [17]),
        .Q(\m_axi_arqos[3] [17]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [18]),
        .Q(\m_axi_arqos[3] [18]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [0]),
        .Q(\m_axi_arqos[3] [0]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [19]),
        .Q(\m_axi_arqos[3] [19]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [20]),
        .Q(\m_axi_arqos[3] [20]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [21]),
        .Q(\m_axi_arqos[3] [21]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [22]),
        .Q(\m_axi_arqos[3] [22]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [23]),
        .Q(\m_axi_arqos[3] [23]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [24]),
        .Q(\m_axi_arqos[3] [24]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [25]),
        .Q(\m_axi_arqos[3] [25]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [26]),
        .Q(\m_axi_arqos[3] [26]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [27]),
        .Q(\m_axi_arqos[3] [27]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [28]),
        .Q(\m_axi_arqos[3] [28]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [1]),
        .Q(\m_axi_arqos[3] [1]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [29]),
        .Q(\m_axi_arqos[3] [29]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [30]),
        .Q(\m_axi_arqos[3] [30]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [31]),
        .Q(\m_axi_arqos[3] [31]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [32]),
        .Q(\m_axi_arqos[3] [32]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [33]),
        .Q(\m_axi_arqos[3] [33]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [34]),
        .Q(\m_axi_arqos[3] [34]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [35]),
        .Q(\m_axi_arqos[3] [35]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [36]),
        .Q(\m_axi_arqos[3] [36]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [37]),
        .Q(\m_axi_arqos[3] [37]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [38]),
        .Q(\m_axi_arqos[3] [38]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [2]),
        .Q(\m_axi_arqos[3] [2]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [39]),
        .Q(\m_axi_arqos[3] [39]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [40]),
        .Q(\m_axi_arqos[3] [40]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [41]),
        .Q(\m_axi_arqos[3] [41]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [42]),
        .Q(\m_axi_arqos[3] [42]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [43]),
        .Q(\m_axi_arqos[3] [43]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [44]),
        .Q(\m_axi_arqos[3] [44]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [45]),
        .Q(\m_axi_arqos[3] [45]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [46]),
        .Q(\m_axi_arqos[3] [46]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [3]),
        .Q(\m_axi_arqos[3] [3]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [47]),
        .Q(\m_axi_arqos[3] [47]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [48]),
        .Q(\m_axi_arqos[3] [48]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [49]),
        .Q(\m_axi_arqos[3] [49]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[56] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [50]),
        .Q(\m_axi_arqos[3] [50]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [51]),
        .Q(\m_axi_arqos[3] [51]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [52]),
        .Q(\m_axi_arqos[3] [52]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [53]),
        .Q(\m_axi_arqos[3] [53]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [4]),
        .Q(\m_axi_arqos[3] [4]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[60] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [54]),
        .Q(\m_axi_arqos[3] [54]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[61] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [55]),
        .Q(\m_axi_arqos[3] [55]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[62] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [56]),
        .Q(\m_axi_arqos[3] [56]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [5]),
        .Q(\m_axi_arqos[3] [5]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [6]),
        .Q(\m_axi_arqos[3] [6]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [7]),
        .Q(\m_axi_arqos[3] [7]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_arqos[3] [8]),
        .Q(\m_axi_arqos[3] [8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_1__0 
       (.I0(\s_axi_arqos[3] [28]),
        .I1(\s_axi_arqos[3] [29]),
        .I2(\s_axi_arqos[3] [30]),
        .I3(\s_axi_arqos[3] [31]),
        .I4(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_1 
       (.I0(\s_axi_arqos[3] [28]),
        .I1(\s_axi_arqos[3] [29]),
        .I2(\s_axi_arqos[3] [30]),
        .I3(\s_axi_arqos[3] [31]),
        .I4(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_no_arbiter.m_target_hot_i[2]_i_2 
       (.I0(\s_axi_arqos[3] [25]),
        .I1(\s_axi_arqos[3] [24]),
        .I2(\s_axi_arqos[3] [27]),
        .I3(\s_axi_arqos[3] [26]),
        .O(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(aa_mi_artarget_hot),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hF8008800)) 
    \gen_no_arbiter.m_valid_i_i_2 
       (.I0(mi_arready_2),
        .I1(Q),
        .I2(m_axi_arready),
        .I3(aa_mi_arvalid),
        .I4(aa_mi_artarget_hot),
        .O(\gen_no_arbiter.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_reg_3 ),
        .Q(aa_mi_arvalid),
        .R(SR));
  LUT3 #(
    .INIT(8'hEF)) 
    \gen_no_arbiter.s_ready_i[0]_i_6__0 
       (.I0(\s_axi_arready[0] ),
        .I1(aa_mi_arvalid),
        .I2(s_axi_arvalid),
        .O(\gen_no_arbiter.m_valid_i_reg_2 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.s_ready_i[0]_i_7 
       (.I0(\s_axi_arqos[3] [31]),
        .I1(\s_axi_arqos[3] [30]),
        .I2(\s_axi_arqos[3] [29]),
        .I3(\s_axi_arqos[3] [28]),
        .O(\gen_no_arbiter.m_valid_i_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(\s_axi_arready[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(aa_mi_arvalid),
        .I1(aa_mi_artarget_hot),
        .O(m_axi_arvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_addr_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_addr_arbiter_0
   (ss_aa_awready,
    m_axi_awvalid,
    Q,
    \gen_master_slots[0].w_issuing_cnt_reg[0] ,
    D,
    \m_ready_d_reg[1] ,
    \gen_master_slots[2].w_issuing_cnt_reg[16] ,
    \gen_no_arbiter.s_ready_i_reg[0]_0 ,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    \gen_no_arbiter.m_target_hot_i_reg[0]_0 ,
    match,
    \m_ready_d_reg[0] ,
    \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ,
    \m_axi_awqos[3] ,
    E,
    aclk,
    SR,
    \m_ready_d_reg[1]_0 ,
    w_issuing_cnt,
    \gen_master_slots[0].w_issuing_cnt_reg[1] ,
    \gen_single_thread.active_target_hot ,
    s_axi_bready,
    p_80_out,
    \gen_single_thread.active_target_hot_reg[0] ,
    m_axi_awready,
    mi_awready_2,
    m_valid_i_reg,
    \s_axi_awqos[3] ,
    s_axi_awvalid,
    \m_ready_d_reg[0]_0 ,
    \gen_axi.s_axi_awready_i_reg ,
    \gen_master_slots[0].w_issuing_cnt_reg[4] ,
    \gen_single_thread.accept_cnt_reg[1] ,
    \gen_single_thread.active_target_enc ,
    p_38_out,
    \s_axi_awaddr[26] );
  output ss_aa_awready;
  output [0:0]m_axi_awvalid;
  output [1:0]Q;
  output [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  output [3:0]D;
  output [1:0]\m_ready_d_reg[1] ;
  output \gen_master_slots[2].w_issuing_cnt_reg[16] ;
  output \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  output \gen_no_arbiter.m_valid_i_reg_0 ;
  output \gen_no_arbiter.m_target_hot_i_reg[0]_0 ;
  output match;
  output [0:0]\m_ready_d_reg[0] ;
  output \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ;
  output [56:0]\m_axi_awqos[3] ;
  input [0:0]E;
  input aclk;
  input [0:0]SR;
  input [1:0]\m_ready_d_reg[1]_0 ;
  input [5:0]w_issuing_cnt;
  input \gen_master_slots[0].w_issuing_cnt_reg[1] ;
  input [0:0]\gen_single_thread.active_target_hot ;
  input [0:0]s_axi_bready;
  input p_80_out;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input [0:0]m_axi_awready;
  input mi_awready_2;
  input m_valid_i_reg;
  input [56:0]\s_axi_awqos[3] ;
  input [0:0]s_axi_awvalid;
  input [0:0]\m_ready_d_reg[0]_0 ;
  input \gen_axi.s_axi_awready_i_reg ;
  input \gen_master_slots[0].w_issuing_cnt_reg[4] ;
  input \gen_single_thread.accept_cnt_reg[1] ;
  input [0:0]\gen_single_thread.active_target_enc ;
  input p_38_out;
  input [0:0]\s_axi_awaddr[26] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aa_sa_awvalid;
  wire aclk;
  wire \gen_axi.s_axi_awready_i_reg ;
  wire \gen_master_slots[0].w_issuing_cnt[4]_i_4_n_0 ;
  wire \gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ;
  wire [0:0]\gen_master_slots[0].w_issuing_cnt_reg[0] ;
  wire \gen_master_slots[0].w_issuing_cnt_reg[1] ;
  wire \gen_master_slots[0].w_issuing_cnt_reg[4] ;
  wire \gen_master_slots[2].w_issuing_cnt_reg[16] ;
  wire \gen_master_slots[2].w_issuing_cnt_reg[16]_0 ;
  wire \gen_no_arbiter.m_target_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_i_2__0_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  wire \gen_single_thread.accept_cnt_reg[1] ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [56:0]\m_axi_awqos[3] ;
  wire [0:0]m_axi_awready;
  wire [0:0]m_axi_awvalid;
  wire [0:0]\m_ready_d_reg[0] ;
  wire [0:0]\m_ready_d_reg[0]_0 ;
  wire [1:0]\m_ready_d_reg[1] ;
  wire [1:0]\m_ready_d_reg[1]_0 ;
  wire m_valid_i_reg;
  wire match;
  wire mi_awready_2;
  wire p_38_out;
  wire p_80_out;
  wire [0:0]\s_axi_awaddr[26] ;
  wire [56:0]\s_axi_awqos[3] ;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire s_ready_i2;
  wire ss_aa_awready;
  wire [5:0]w_issuing_cnt;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_axi.write_cs[1]_i_2 
       (.I0(Q[1]),
        .I1(mi_awready_2),
        .I2(aa_sa_awvalid),
        .I3(\m_ready_d_reg[1]_0 [1]),
        .O(\gen_master_slots[2].w_issuing_cnt_reg[16] ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_master_slots[0].w_issuing_cnt[1]_i_1 
       (.I0(\gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ),
        .I1(w_issuing_cnt[0]),
        .I2(w_issuing_cnt[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \gen_master_slots[0].w_issuing_cnt[2]_i_1 
       (.I0(w_issuing_cnt[2]),
        .I1(w_issuing_cnt[0]),
        .I2(w_issuing_cnt[1]),
        .I3(\gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \gen_master_slots[0].w_issuing_cnt[3]_i_1 
       (.I0(\gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ),
        .I1(w_issuing_cnt[1]),
        .I2(w_issuing_cnt[0]),
        .I3(w_issuing_cnt[3]),
        .I4(w_issuing_cnt[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hE00F0F0F0F0F0F0F)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_1 
       (.I0(w_issuing_cnt[4]),
        .I1(\gen_master_slots[0].w_issuing_cnt_reg[1] ),
        .I2(\gen_master_slots[0].w_issuing_cnt[4]_i_4_n_0 ),
        .I3(\gen_single_thread.active_target_hot ),
        .I4(s_axi_bready),
        .I5(p_80_out),
        .O(\gen_master_slots[0].w_issuing_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_2 
       (.I0(w_issuing_cnt[3]),
        .I1(\gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ),
        .I2(w_issuing_cnt[1]),
        .I3(w_issuing_cnt[0]),
        .I4(w_issuing_cnt[2]),
        .I5(w_issuing_cnt[4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_4 
       (.I0(aa_sa_awvalid),
        .I1(\m_ready_d_reg[1]_0 [1]),
        .I2(Q[0]),
        .I3(m_axi_awready),
        .O(\gen_master_slots[0].w_issuing_cnt[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_5 
       (.I0(\gen_single_thread.active_target_hot_reg[0] ),
        .I1(m_axi_awready),
        .I2(Q[0]),
        .I3(\m_ready_d_reg[1]_0 [1]),
        .I4(aa_sa_awvalid),
        .O(\gen_master_slots[0].w_issuing_cnt[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h95552AAA)) 
    \gen_master_slots[2].w_issuing_cnt[16]_i_1 
       (.I0(\gen_master_slots[2].w_issuing_cnt_reg[16] ),
        .I1(s_axi_bready),
        .I2(\gen_single_thread.active_target_enc ),
        .I3(p_38_out),
        .I4(w_issuing_cnt[5]),
        .O(\gen_master_slots[2].w_issuing_cnt_reg[16]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_mesg_i[32]_i_2 
       (.I0(aa_sa_awvalid),
        .O(s_ready_i2));
  FDRE \gen_no_arbiter.m_mesg_i_reg[10] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [9]),
        .Q(\m_axi_awqos[3] [9]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[11] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [10]),
        .Q(\m_axi_awqos[3] [10]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[12] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [11]),
        .Q(\m_axi_awqos[3] [11]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[13] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [12]),
        .Q(\m_axi_awqos[3] [12]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[14] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [13]),
        .Q(\m_axi_awqos[3] [13]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[15] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [14]),
        .Q(\m_axi_awqos[3] [14]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[16] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [15]),
        .Q(\m_axi_awqos[3] [15]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[17] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [16]),
        .Q(\m_axi_awqos[3] [16]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[18] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [17]),
        .Q(\m_axi_awqos[3] [17]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[19] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [18]),
        .Q(\m_axi_awqos[3] [18]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[1] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [0]),
        .Q(\m_axi_awqos[3] [0]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[20] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [19]),
        .Q(\m_axi_awqos[3] [19]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[21] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [20]),
        .Q(\m_axi_awqos[3] [20]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[22] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [21]),
        .Q(\m_axi_awqos[3] [21]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[23] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [22]),
        .Q(\m_axi_awqos[3] [22]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[24] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [23]),
        .Q(\m_axi_awqos[3] [23]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[25] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [24]),
        .Q(\m_axi_awqos[3] [24]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[26] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [25]),
        .Q(\m_axi_awqos[3] [25]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[27] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [26]),
        .Q(\m_axi_awqos[3] [26]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[28] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [27]),
        .Q(\m_axi_awqos[3] [27]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[29] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [28]),
        .Q(\m_axi_awqos[3] [28]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[2] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [1]),
        .Q(\m_axi_awqos[3] [1]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[30] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [29]),
        .Q(\m_axi_awqos[3] [29]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[31] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [30]),
        .Q(\m_axi_awqos[3] [30]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[32] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [31]),
        .Q(\m_axi_awqos[3] [31]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[33] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [32]),
        .Q(\m_axi_awqos[3] [32]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[34] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [33]),
        .Q(\m_axi_awqos[3] [33]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[35] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [34]),
        .Q(\m_axi_awqos[3] [34]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[36] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [35]),
        .Q(\m_axi_awqos[3] [35]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[37] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [36]),
        .Q(\m_axi_awqos[3] [36]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[38] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [37]),
        .Q(\m_axi_awqos[3] [37]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[39] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [38]),
        .Q(\m_axi_awqos[3] [38]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[3] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [2]),
        .Q(\m_axi_awqos[3] [2]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[40] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [39]),
        .Q(\m_axi_awqos[3] [39]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[41] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [40]),
        .Q(\m_axi_awqos[3] [40]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[42] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [41]),
        .Q(\m_axi_awqos[3] [41]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[43] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [42]),
        .Q(\m_axi_awqos[3] [42]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[44] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [43]),
        .Q(\m_axi_awqos[3] [43]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[46] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [44]),
        .Q(\m_axi_awqos[3] [44]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[47] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [45]),
        .Q(\m_axi_awqos[3] [45]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[48] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [46]),
        .Q(\m_axi_awqos[3] [46]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[4] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [3]),
        .Q(\m_axi_awqos[3] [3]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[53] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [47]),
        .Q(\m_axi_awqos[3] [47]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[54] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [48]),
        .Q(\m_axi_awqos[3] [48]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[55] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [49]),
        .Q(\m_axi_awqos[3] [49]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[56] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [50]),
        .Q(\m_axi_awqos[3] [50]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[57] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [51]),
        .Q(\m_axi_awqos[3] [51]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[58] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [52]),
        .Q(\m_axi_awqos[3] [52]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[59] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [53]),
        .Q(\m_axi_awqos[3] [53]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[5] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [4]),
        .Q(\m_axi_awqos[3] [4]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[60] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [54]),
        .Q(\m_axi_awqos[3] [54]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[61] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [55]),
        .Q(\m_axi_awqos[3] [55]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[62] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [56]),
        .Q(\m_axi_awqos[3] [56]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[6] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [5]),
        .Q(\m_axi_awqos[3] [5]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[7] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [6]),
        .Q(\m_axi_awqos[3] [6]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[8] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [7]),
        .Q(\m_axi_awqos[3] [7]),
        .R(SR));
  FDRE \gen_no_arbiter.m_mesg_i_reg[9] 
       (.C(aclk),
        .CE(s_ready_i2),
        .D(\s_axi_awqos[3] [8]),
        .Q(\m_axi_awqos[3] [8]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_1 
       (.I0(\s_axi_awqos[3] [28]),
        .I1(\s_axi_awqos[3] [29]),
        .I2(\s_axi_awqos[3] [30]),
        .I3(\s_axi_awqos[3] [31]),
        .I4(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ),
        .O(match));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_no_arbiter.m_target_hot_i[0]_i_2 
       (.I0(\s_axi_awqos[3] [25]),
        .I1(\s_axi_awqos[3] [24]),
        .I2(\s_axi_awqos[3] [27]),
        .I3(\s_axi_awqos[3] [26]),
        .O(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(match),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \gen_no_arbiter.m_target_hot_i_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(\s_axi_awaddr[26] ),
        .Q(Q[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h888F8F8F88888888)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(\gen_axi.s_axi_awready_i_reg ),
        .I1(aa_sa_awvalid),
        .I2(\gen_no_arbiter.m_valid_i_i_2__0_n_0 ),
        .I3(match),
        .I4(\gen_master_slots[0].w_issuing_cnt_reg[4] ),
        .I5(\gen_single_thread.accept_cnt_reg[1] ),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAABFAA)) 
    \gen_no_arbiter.m_valid_i_i_2__0 
       (.I0(\gen_no_arbiter.s_ready_i_reg[0]_0 ),
        .I1(\gen_no_arbiter.m_valid_i_reg_0 ),
        .I2(\gen_no_arbiter.m_target_hot_i_reg[0]_0 ),
        .I3(w_issuing_cnt[5]),
        .I4(m_valid_i_reg),
        .O(\gen_no_arbiter.m_valid_i_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(aa_sa_awvalid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_no_arbiter.s_ready_i[0]_i_3 
       (.I0(s_axi_awvalid),
        .I1(aa_sa_awvalid),
        .I2(\m_ready_d_reg[0]_0 ),
        .I3(ss_aa_awready),
        .O(\gen_no_arbiter.s_ready_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \gen_no_arbiter.s_ready_i[0]_i_6 
       (.I0(\s_axi_awqos[3] [31]),
        .I1(\s_axi_awqos[3] [30]),
        .I2(\s_axi_awqos[3] [29]),
        .I3(\s_axi_awqos[3] [28]),
        .O(\gen_no_arbiter.m_valid_i_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(E),
        .Q(ss_aa_awready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(Q[0]),
        .I1(aa_sa_awvalid),
        .I2(\m_ready_d_reg[1]_0 [1]),
        .O(m_axi_awvalid));
  LUT4 #(
    .INIT(16'hEEEC)) 
    \m_ready_d[0]_i_1 
       (.I0(aa_sa_awvalid),
        .I1(\m_ready_d_reg[1]_0 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\m_ready_d_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \m_ready_d[0]_i_1__0 
       (.I0(s_axi_awvalid),
        .I1(ss_aa_awready),
        .I2(\m_ready_d_reg[0]_0 ),
        .O(\m_ready_d_reg[0] ));
  LUT6 #(
    .INIT(64'hFFF0F8F0F8F0F8F0)) 
    \m_ready_d[1]_i_2 
       (.I0(Q[0]),
        .I1(m_axi_awready),
        .I2(\m_ready_d_reg[1]_0 [1]),
        .I3(aa_sa_awvalid),
        .I4(mi_awready_2),
        .I5(Q[1]),
        .O(\m_ready_d_reg[1] [1]));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "1" *) 
(* C_AXI_PROTOCOL = "0" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "1" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "zynquplus" *) (* C_M_AXI_ADDR_WIDTH = "64'b0000000000000000000000000000000000000000000000000000000000011000" *) (* C_M_AXI_BASE_ADDR = "128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110001000000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) (* C_M_AXI_READ_ISSUING = "64'b0000000000000000000000000000001000000000000000000000000000010000" *) (* C_M_AXI_SECURE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) (* C_M_AXI_WRITE_ISSUING = "64'b0000000000000000000000000000001000000000000000000000000000010000" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "2" *) (* C_NUM_SLAVE_SLOTS = "1" *) (* C_R_REGISTER = "0" *) 
(* C_S_AXI_ARB_PRIORITY = "0" *) (* C_S_AXI_BASE_ID = "0" *) (* C_S_AXI_READ_ACCEPTANCE = "2" *) 
(* C_S_AXI_SINGLE_THREAD = "0" *) (* C_S_AXI_THREAD_ID_WIDTH = "0" *) (* C_S_AXI_WRITE_ACCEPTANCE = "2" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "rtl" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "2'b11" *) 
(* P_M_AXI_SUPPORTS_WRITE = "2'b11" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
(* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wuser;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_ruser;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [1:0]m_axi_awid;
  output [63:0]m_axi_awaddr;
  output [15:0]m_axi_awlen;
  output [5:0]m_axi_awsize;
  output [3:0]m_axi_awburst;
  output [1:0]m_axi_awlock;
  output [7:0]m_axi_awcache;
  output [5:0]m_axi_awprot;
  output [7:0]m_axi_awregion;
  output [7:0]m_axi_awqos;
  output [1:0]m_axi_awuser;
  output [1:0]m_axi_awvalid;
  input [1:0]m_axi_awready;
  output [1:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output [1:0]m_axi_wlast;
  output [1:0]m_axi_wuser;
  output [1:0]m_axi_wvalid;
  input [1:0]m_axi_wready;
  input [1:0]m_axi_bid;
  input [3:0]m_axi_bresp;
  input [1:0]m_axi_buser;
  input [1:0]m_axi_bvalid;
  output [1:0]m_axi_bready;
  output [1:0]m_axi_arid;
  output [63:0]m_axi_araddr;
  output [15:0]m_axi_arlen;
  output [5:0]m_axi_arsize;
  output [3:0]m_axi_arburst;
  output [1:0]m_axi_arlock;
  output [7:0]m_axi_arcache;
  output [5:0]m_axi_arprot;
  output [7:0]m_axi_arregion;
  output [7:0]m_axi_arqos;
  output [1:0]m_axi_aruser;
  output [1:0]m_axi_arvalid;
  input [1:0]m_axi_arready;
  input [1:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [3:0]m_axi_rresp;
  input [1:0]m_axi_rlast;
  input [1:0]m_axi_ruser;
  input [1:0]m_axi_rvalid;
  output [1:0]m_axi_rready;

  wire \<const0> ;
  wire aclk;
  wire aresetn;
  wire [31:0]\^m_axi_araddr ;
  wire [1:0]\^m_axi_arburst ;
  wire [3:0]\^m_axi_arcache ;
  wire [15:8]\^m_axi_arlen ;
  wire [0:0]\^m_axi_arlock ;
  wire [2:0]\^m_axi_arprot ;
  wire [3:0]\^m_axi_arqos ;
  wire [1:0]m_axi_arready;
  wire [2:0]\^m_axi_arsize ;
  wire [0:0]\^m_axi_arvalid ;
  wire [31:0]\^m_axi_awaddr ;
  wire [1:0]\^m_axi_awburst ;
  wire [3:0]\^m_axi_awcache ;
  wire [7:0]\^m_axi_awlen ;
  wire [0:0]\^m_axi_awlock ;
  wire [2:0]\^m_axi_awprot ;
  wire [3:0]\^m_axi_awqos ;
  wire [1:0]m_axi_awready;
  wire [2:0]\^m_axi_awsize ;
  wire [0:0]\^m_axi_awvalid ;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [1:0]m_axi_rlast;
  wire [1:0]m_axi_rready;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [1:0]m_axi_wready;
  wire [0:0]\^m_axi_wvalid ;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [0:0]s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;

  assign m_axi_araddr[63:32] = \^m_axi_araddr [31:0];
  assign m_axi_araddr[31:0] = \^m_axi_araddr [31:0];
  assign m_axi_arburst[3:2] = \^m_axi_arburst [1:0];
  assign m_axi_arburst[1:0] = \^m_axi_arburst [1:0];
  assign m_axi_arcache[7:4] = \^m_axi_arcache [3:0];
  assign m_axi_arcache[3:0] = \^m_axi_arcache [3:0];
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[15:8] = \^m_axi_arlen [15:8];
  assign m_axi_arlen[7:0] = \^m_axi_arlen [15:8];
  assign m_axi_arlock[1] = \^m_axi_arlock [0];
  assign m_axi_arlock[0] = \^m_axi_arlock [0];
  assign m_axi_arprot[5:3] = \^m_axi_arprot [2:0];
  assign m_axi_arprot[2:0] = \^m_axi_arprot [2:0];
  assign m_axi_arqos[7:4] = \^m_axi_arqos [3:0];
  assign m_axi_arqos[3:0] = \^m_axi_arqos [3:0];
  assign m_axi_arregion[7] = \<const0> ;
  assign m_axi_arregion[6] = \<const0> ;
  assign m_axi_arregion[5] = \<const0> ;
  assign m_axi_arregion[4] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[5:3] = \^m_axi_arsize [2:0];
  assign m_axi_arsize[2:0] = \^m_axi_arsize [2:0];
  assign m_axi_aruser[1] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid[1] = \<const0> ;
  assign m_axi_arvalid[0] = \^m_axi_arvalid [0];
  assign m_axi_awaddr[63:32] = \^m_axi_awaddr [31:0];
  assign m_axi_awaddr[31:0] = \^m_axi_awaddr [31:0];
  assign m_axi_awburst[3:2] = \^m_axi_awburst [1:0];
  assign m_axi_awburst[1:0] = \^m_axi_awburst [1:0];
  assign m_axi_awcache[7:4] = \^m_axi_awcache [3:0];
  assign m_axi_awcache[3:0] = \^m_axi_awcache [3:0];
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[15:8] = \^m_axi_awlen [7:0];
  assign m_axi_awlen[7:0] = \^m_axi_awlen [7:0];
  assign m_axi_awlock[1] = \^m_axi_awlock [0];
  assign m_axi_awlock[0] = \^m_axi_awlock [0];
  assign m_axi_awprot[5:3] = \^m_axi_awprot [2:0];
  assign m_axi_awprot[2:0] = \^m_axi_awprot [2:0];
  assign m_axi_awqos[7:4] = \^m_axi_awqos [3:0];
  assign m_axi_awqos[3:0] = \^m_axi_awqos [3:0];
  assign m_axi_awregion[7] = \<const0> ;
  assign m_axi_awregion[6] = \<const0> ;
  assign m_axi_awregion[5] = \<const0> ;
  assign m_axi_awregion[4] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[5:3] = \^m_axi_awsize [2:0];
  assign m_axi_awsize[2:0] = \^m_axi_awsize [2:0];
  assign m_axi_awuser[1] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid[1] = \<const0> ;
  assign m_axi_awvalid[0] = \^m_axi_awvalid [0];
  assign m_axi_wdata[63:32] = s_axi_wdata;
  assign m_axi_wdata[31:0] = s_axi_wdata;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast[1] = s_axi_wlast;
  assign m_axi_wlast[0] = s_axi_wlast;
  assign m_axi_wstrb[7:4] = s_axi_wstrb;
  assign m_axi_wstrb[3:0] = s_axi_wstrb;
  assign m_axi_wuser[1] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid[1] = \<const0> ;
  assign m_axi_wvalid[0] = \^m_axi_wvalid [0];
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_crossbar \gen_samd.crossbar_samd 
       (.D({s_axi_awqos,s_axi_awcache,s_axi_awburst,s_axi_awprot,s_axi_awlock,s_axi_awsize,s_axi_awlen,s_axi_awaddr}),
        .M_AXI_RREADY(m_axi_rready),
        .Q({\^m_axi_awqos ,\^m_axi_awcache ,\^m_axi_awburst ,\^m_axi_awprot ,\^m_axi_awlock ,\^m_axi_awsize ,\^m_axi_awlen ,\^m_axi_awaddr }),
        .S_AXI_ARREADY(s_axi_arready),
        .aclk(aclk),
        .aresetn(aresetn),
        .\m_axi_arqos[3] ({\^m_axi_arqos ,\^m_axi_arcache ,\^m_axi_arburst ,\^m_axi_arprot ,\^m_axi_arlock ,\^m_axi_arsize ,\^m_axi_arlen ,\^m_axi_araddr }),
        .m_axi_arready(m_axi_arready[0]),
        .m_axi_arvalid(\^m_axi_arvalid ),
        .m_axi_awready(m_axi_awready[0]),
        .m_axi_awvalid(\^m_axi_awvalid ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp[1:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata[31:0]),
        .m_axi_rlast(m_axi_rlast[0]),
        .m_axi_rresp(m_axi_rresp[1:0]),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wready(m_axi_wready[0]),
        .m_axi_wvalid(\^m_axi_wvalid ),
        .s_axi_araddr(s_axi_araddr),
        .\s_axi_arqos[3] ({s_axi_arqos,s_axi_arcache,s_axi_arburst,s_axi_arprot,s_axi_arlock,s_axi_arsize,s_axi_arlen}),
        .s_axi_arvalid(s_axi_arvalid),
        .\s_axi_awready[0] (s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_crossbar
   (M_AXI_RREADY,
    m_axi_bready,
    s_axi_rdata,
    Q,
    \m_axi_arqos[3] ,
    S_AXI_ARREADY,
    \s_axi_awready[0] ,
    m_axi_awvalid,
    s_axi_bvalid,
    s_axi_rvalid,
    s_axi_rlast,
    s_axi_wready,
    s_axi_rresp,
    m_axi_wvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_bready,
    m_axi_bvalid,
    m_axi_rvalid,
    s_axi_rready,
    s_axi_araddr,
    aclk,
    s_axi_awvalid,
    aresetn,
    D,
    \s_axi_arqos[3] ,
    m_axi_bresp,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_awready,
    m_axi_arready,
    s_axi_arvalid,
    m_axi_wready,
    s_axi_wlast,
    s_axi_wvalid);
  output [1:0]M_AXI_RREADY;
  output [1:0]m_axi_bready;
  output [31:0]s_axi_rdata;
  output [56:0]Q;
  output [56:0]\m_axi_arqos[3] ;
  output [0:0]S_AXI_ARREADY;
  output \s_axi_awready[0] ;
  output [0:0]m_axi_awvalid;
  output [0:0]s_axi_bvalid;
  output [0:0]s_axi_rvalid;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_wready;
  output [1:0]s_axi_rresp;
  output [0:0]m_axi_wvalid;
  output [0:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  input [0:0]s_axi_bready;
  input [1:0]m_axi_bvalid;
  input [1:0]m_axi_rvalid;
  input [0:0]s_axi_rready;
  input [31:0]s_axi_araddr;
  input aclk;
  input [0:0]s_axi_awvalid;
  input aresetn;
  input [56:0]D;
  input [24:0]\s_axi_arqos[3] ;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [0:0]m_axi_awready;
  input [0:0]m_axi_arready;
  input [0:0]s_axi_arvalid;
  input [0:0]m_axi_wready;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;

  wire [56:0]D;
  wire [1:0]M_AXI_RREADY;
  wire [56:0]Q;
  wire [0:0]S_AXI_ARREADY;
  wire [2:2]aa_mi_artarget_hot;
  wire aa_mi_arvalid;
  wire [2:0]aa_mi_awtarget_hot;
  wire aclk;
  wire addr_arbiter_ar_n_10;
  wire addr_arbiter_ar_n_11;
  wire addr_arbiter_ar_n_12;
  wire addr_arbiter_ar_n_13;
  wire addr_arbiter_ar_n_14;
  wire addr_arbiter_ar_n_15;
  wire addr_arbiter_ar_n_16;
  wire addr_arbiter_ar_n_17;
  wire addr_arbiter_ar_n_19;
  wire addr_arbiter_ar_n_3;
  wire addr_arbiter_ar_n_5;
  wire addr_arbiter_ar_n_6;
  wire addr_arbiter_ar_n_9;
  wire addr_arbiter_aw_n_11;
  wire addr_arbiter_aw_n_12;
  wire addr_arbiter_aw_n_13;
  wire addr_arbiter_aw_n_14;
  wire addr_arbiter_aw_n_17;
  wire addr_arbiter_aw_n_4;
  wire addr_arbiter_aw_n_5;
  wire addr_arbiter_aw_n_6;
  wire addr_arbiter_aw_n_7;
  wire addr_arbiter_aw_n_8;
  wire aresetn;
  wire aresetn_d;
  wire \gen_axi.s_axi_rid_i ;
  wire \gen_axi.s_axi_rlast_i ;
  wire [1:0]\gen_axi.write_cs ;
  wire \gen_decerr_slave.decerr_slave_inst_n_8 ;
  wire \gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ;
  wire \gen_master_slots[0].reg_slice_mi_n_39 ;
  wire \gen_master_slots[0].reg_slice_mi_n_40 ;
  wire \gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ;
  wire \gen_master_slots[0].w_issuing_cnt[4]_i_3_n_0 ;
  wire \gen_master_slots[1].reg_slice_mi_n_1 ;
  wire \gen_master_slots[1].reg_slice_mi_n_3 ;
  wire \gen_master_slots[2].reg_slice_mi_n_1 ;
  wire \gen_master_slots[2].reg_slice_mi_n_13 ;
  wire \gen_master_slots[2].reg_slice_mi_n_5 ;
  wire \gen_master_slots[2].reg_slice_mi_n_7 ;
  wire \gen_master_slots[2].reg_slice_mi_n_8 ;
  wire [1:0]\gen_single_thread.accept_cnt ;
  wire [1:1]\gen_single_thread.active_target_enc ;
  wire [1:1]\gen_single_thread.active_target_enc_3 ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\gen_single_thread.active_target_hot_4 ;
  wire \gen_slave_slots[0].gen_si_read.si_transactor_ar_n_4 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ;
  wire \gen_slave_slots[0].gen_si_write.si_transactor_aw_n_8 ;
  wire \gen_slave_slots[0].gen_si_write.splitter_aw_si_n_2 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_0 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ;
  wire \gen_slave_slots[0].gen_si_write.wdata_router_w_n_5 ;
  wire [56:0]\m_axi_arqos[3] ;
  wire [0:0]m_axi_arready;
  wire [0:0]m_axi_arvalid;
  wire [0:0]m_axi_awready;
  wire [0:0]m_axi_awvalid;
  wire [1:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [0:0]m_axi_wready;
  wire [0:0]m_axi_wvalid;
  wire [1:0]m_ready_d;
  wire [1:0]m_ready_d0;
  wire [1:0]m_ready_d0_1;
  wire [1:0]m_ready_d_5;
  wire match;
  wire match_0;
  wire mi_arready_2;
  wire mi_awready_2;
  wire mi_bready_2;
  wire mi_rready_2;
  wire p_14_in;
  wire p_15_in;
  wire p_21_in;
  wire p_32_out;
  wire p_34_out;
  wire p_38_out;
  wire p_74_out;
  wire p_76_out;
  wire p_80_out;
  wire [16:0]r_issuing_cnt;
  wire reset;
  wire reset_0;
  wire [31:0]s_axi_araddr;
  wire [24:0]\s_axi_arqos[3] ;
  wire [0:0]s_axi_arvalid;
  wire \s_axi_awready[0] ;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i0;
  wire s_ready_i0_2;
  wire splitter_aw_mi_n_0;
  wire ss_aa_awready;
  wire ss_wr_awready;
  wire ss_wr_awvalid;
  wire [1:0]st_mr_bmesg;
  wire [1:0]st_mr_rmesg;
  wire [16:0]w_issuing_cnt;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_addr_arbiter addr_arbiter_ar
       (.D({addr_arbiter_ar_n_3,match}),
        .E(s_ready_i0),
        .Q(aa_mi_artarget_hot),
        .SR(reset_0),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axi.s_axi_rid_i (\gen_axi.s_axi_rid_i ),
        .\gen_axi.s_axi_rlast_i_reg (addr_arbiter_ar_n_19),
        .\gen_master_slots[0].r_issuing_cnt_reg[0] (addr_arbiter_ar_n_15),
        .\gen_master_slots[0].r_issuing_cnt_reg[0]_0 (addr_arbiter_ar_n_16),
        .\gen_master_slots[0].r_issuing_cnt_reg[4] ({addr_arbiter_ar_n_11,addr_arbiter_ar_n_12,addr_arbiter_ar_n_13,addr_arbiter_ar_n_14}),
        .\gen_master_slots[0].r_issuing_cnt_reg[4]_0 (r_issuing_cnt[4:0]),
        .\gen_master_slots[2].r_issuing_cnt_reg[16] (addr_arbiter_ar_n_9),
        .\gen_no_arbiter.m_target_hot_i_reg[0]_0 (addr_arbiter_ar_n_5),
        .\gen_no_arbiter.m_valid_i_reg_0 (addr_arbiter_ar_n_6),
        .\gen_no_arbiter.m_valid_i_reg_1 (addr_arbiter_ar_n_10),
        .\gen_no_arbiter.m_valid_i_reg_2 (addr_arbiter_ar_n_17),
        .\gen_no_arbiter.m_valid_i_reg_3 (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_4 ),
        .\m_axi_arqos[3] (\m_axi_arqos[3] ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arvalid(m_axi_arvalid),
        .\m_payload_i_reg[34] (\gen_master_slots[0].reg_slice_mi_n_40 ),
        .mi_arready_2(mi_arready_2),
        .p_15_in(p_15_in),
        .\s_axi_arqos[3] ({\s_axi_arqos[3] ,s_axi_araddr}),
        .\s_axi_arready[0] (S_AXI_ARREADY),
        .s_axi_arvalid(s_axi_arvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_addr_arbiter_0 addr_arbiter_aw
       (.D({addr_arbiter_aw_n_5,addr_arbiter_aw_n_6,addr_arbiter_aw_n_7,addr_arbiter_aw_n_8}),
        .E(s_ready_i0_2),
        .Q({aa_mi_awtarget_hot[2],aa_mi_awtarget_hot[0]}),
        .SR(reset_0),
        .aclk(aclk),
        .\gen_axi.s_axi_awready_i_reg (splitter_aw_mi_n_0),
        .\gen_master_slots[0].w_issuing_cnt_reg[0] (addr_arbiter_aw_n_4),
        .\gen_master_slots[0].w_issuing_cnt_reg[1] (\gen_master_slots[0].w_issuing_cnt[4]_i_3_n_0 ),
        .\gen_master_slots[0].w_issuing_cnt_reg[4] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ),
        .\gen_master_slots[2].w_issuing_cnt_reg[16] (addr_arbiter_aw_n_11),
        .\gen_master_slots[2].w_issuing_cnt_reg[16]_0 (addr_arbiter_aw_n_17),
        .\gen_no_arbiter.m_target_hot_i_reg[0]_0 (addr_arbiter_aw_n_14),
        .\gen_no_arbiter.m_valid_i_reg_0 (addr_arbiter_aw_n_13),
        .\gen_no_arbiter.s_ready_i_reg[0]_0 (addr_arbiter_aw_n_12),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_3 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot_4 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_8 ),
        .\m_axi_awqos[3] (Q),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .\m_ready_d_reg[0] (m_ready_d0[0]),
        .\m_ready_d_reg[0]_0 (m_ready_d[0]),
        .\m_ready_d_reg[1] (m_ready_d0_1),
        .\m_ready_d_reg[1]_0 (m_ready_d_5),
        .m_valid_i_reg(\gen_master_slots[2].reg_slice_mi_n_7 ),
        .match(match_0),
        .mi_awready_2(mi_awready_2),
        .p_38_out(p_38_out),
        .p_80_out(p_80_out),
        .\s_axi_awaddr[26] (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_0 ),
        .\s_axi_awqos[3] (D),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .ss_aa_awready(ss_aa_awready),
        .w_issuing_cnt({w_issuing_cnt[16],w_issuing_cnt[4:0]}));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_decerr_slave \gen_decerr_slave.decerr_slave_inst 
       (.Q(\gen_axi.write_cs ),
        .SR(reset_0),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axi.read_cs_reg[0]_0 (addr_arbiter_ar_n_19),
        .\gen_axi.s_axi_rid_i (\gen_axi.s_axi_rid_i ),
        .\gen_axi.s_axi_rlast_i (\gen_axi.s_axi_rlast_i ),
        .\gen_axi.write_cs_reg[1]_0 (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_5 ),
        .\gen_no_arbiter.m_mesg_i_reg[40] (\m_axi_arqos[3] [39:32]),
        .\gen_no_arbiter.m_target_hot_i_reg[2] (addr_arbiter_aw_n_11),
        .\gen_no_arbiter.m_target_hot_i_reg[2]_0 (aa_mi_artarget_hot),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_3 ),
        .m_valid_i_reg(\gen_decerr_slave.decerr_slave_inst_n_8 ),
        .m_valid_i_reg_0(\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ),
        .mi_arready_2(mi_arready_2),
        .mi_awready_2(mi_awready_2),
        .mi_bready_2(mi_bready_2),
        .mi_rready_2(mi_rready_2),
        .p_14_in(p_14_in),
        .p_15_in(p_15_in),
        .p_21_in(p_21_in),
        .s_axi_bready(s_axi_bready));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[0].r_issuing_cnt[0]_i_1 
       (.I0(r_issuing_cnt[0]),
        .O(\gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(addr_arbiter_ar_n_15),
        .D(\gen_master_slots[0].r_issuing_cnt[0]_i_1_n_0 ),
        .Q(r_issuing_cnt[0]),
        .R(reset_0));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(addr_arbiter_ar_n_15),
        .D(addr_arbiter_ar_n_14),
        .Q(r_issuing_cnt[1]),
        .R(reset_0));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[2] 
       (.C(aclk),
        .CE(addr_arbiter_ar_n_15),
        .D(addr_arbiter_ar_n_13),
        .Q(r_issuing_cnt[2]),
        .R(reset_0));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[3] 
       (.C(aclk),
        .CE(addr_arbiter_ar_n_15),
        .D(addr_arbiter_ar_n_12),
        .Q(r_issuing_cnt[3]),
        .R(reset_0));
  FDRE \gen_master_slots[0].r_issuing_cnt_reg[4] 
       (.C(aclk),
        .CE(addr_arbiter_ar_n_15),
        .D(addr_arbiter_ar_n_11),
        .Q(r_issuing_cnt[4]),
        .R(reset_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice \gen_master_slots[0].reg_slice_mi 
       (.Q({p_76_out,st_mr_rmesg}),
        .aclk(aclk),
        .\aresetn_d_reg[0] (\gen_master_slots[1].reg_slice_mi_n_1 ),
        .\aresetn_d_reg[1] (\gen_master_slots[2].reg_slice_mi_n_1 ),
        .\gen_master_slots[0].r_issuing_cnt_reg[1] (\gen_master_slots[0].reg_slice_mi_n_40 ),
        .\gen_master_slots[0].r_issuing_cnt_reg[4] (r_issuing_cnt[4]),
        .\gen_no_arbiter.m_valid_i_reg (\gen_master_slots[0].reg_slice_mi_n_39 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\gen_single_thread.active_target_hot_0 (\gen_single_thread.active_target_hot_4 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ),
        .m_axi_bready(m_axi_bready[0]),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid[0]),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .\m_axi_rready[0] (M_AXI_RREADY[0]),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid[0]),
        .p_74_out(p_74_out),
        .p_80_out(p_80_out),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (st_mr_bmesg),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_master_slots[0].w_issuing_cnt[0]_i_1 
       (.I0(w_issuing_cnt[0]),
        .O(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_3 
       (.I0(w_issuing_cnt[1]),
        .I1(w_issuing_cnt[0]),
        .I2(w_issuing_cnt[3]),
        .I3(w_issuing_cnt[2]),
        .O(\gen_master_slots[0].w_issuing_cnt[4]_i_3_n_0 ));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[0] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_4),
        .D(\gen_master_slots[0].w_issuing_cnt[0]_i_1_n_0 ),
        .Q(w_issuing_cnt[0]),
        .R(reset_0));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[1] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_4),
        .D(addr_arbiter_aw_n_8),
        .Q(w_issuing_cnt[1]),
        .R(reset_0));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[2] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_4),
        .D(addr_arbiter_aw_n_7),
        .Q(w_issuing_cnt[2]),
        .R(reset_0));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[3] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_4),
        .D(addr_arbiter_aw_n_6),
        .Q(w_issuing_cnt[3]),
        .R(reset_0));
  FDRE \gen_master_slots[0].w_issuing_cnt_reg[4] 
       (.C(aclk),
        .CE(addr_arbiter_aw_n_4),
        .D(addr_arbiter_aw_n_5),
        .Q(w_issuing_cnt[4]),
        .R(reset_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice_1 \gen_master_slots[1].reg_slice_mi 
       (.M_AXI_RREADY(M_AXI_RREADY[1]),
        .aclk(aclk),
        .\aresetn_d_reg[1] (\gen_master_slots[1].reg_slice_mi_n_3 ),
        .\aresetn_d_reg[1]_0 (\gen_master_slots[2].reg_slice_mi_n_1 ),
        .\aresetn_d_reg[1]_1 (\gen_master_slots[2].reg_slice_mi_n_5 ),
        .m_axi_bready(m_axi_bready[1]),
        .m_axi_bvalid(m_axi_bvalid[1]),
        .m_axi_rvalid(m_axi_rvalid[1]),
        .reset(reset),
        .s_ready_i_reg(\gen_master_slots[1].reg_slice_mi_n_1 ));
  FDRE \gen_master_slots[2].r_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_master_slots[2].reg_slice_mi_n_13 ),
        .Q(r_issuing_cnt[16]),
        .R(reset_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice_2 \gen_master_slots[2].reg_slice_mi 
       (.Q(p_34_out),
        .aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0] (\gen_master_slots[1].reg_slice_mi_n_1 ),
        .\aresetn_d_reg[0]_0 (\gen_master_slots[1].reg_slice_mi_n_3 ),
        .\gen_axi.s_axi_bvalid_i_reg (\gen_decerr_slave.decerr_slave_inst_n_8 ),
        .\gen_axi.s_axi_rlast_i (\gen_axi.s_axi_rlast_i ),
        .\gen_master_slots[0].r_issuing_cnt_reg[3] (addr_arbiter_ar_n_16),
        .\gen_master_slots[2].r_issuing_cnt_reg[16] (\gen_master_slots[2].reg_slice_mi_n_13 ),
        .\gen_no_arbiter.m_target_hot_i_reg[2] (addr_arbiter_ar_n_9),
        .\gen_no_arbiter.m_valid_i_reg (\gen_master_slots[2].reg_slice_mi_n_7 ),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_master_slots[2].reg_slice_mi_n_8 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (addr_arbiter_ar_n_17),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_3 ),
        .\gen_single_thread.active_target_enc_0 (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_master_slots[0].reg_slice_mi_n_39 ),
        .\m_payload_i_reg[34] ({p_76_out,st_mr_rmesg}),
        .m_valid_i_reg(\gen_master_slots[2].reg_slice_mi_n_1 ),
        .mi_bready_2(mi_bready_2),
        .mi_rready_2(mi_rready_2),
        .p_15_in(p_15_in),
        .p_21_in(p_21_in),
        .p_32_out(p_32_out),
        .p_38_out(p_38_out),
        .r_issuing_cnt(r_issuing_cnt[16]),
        .reset(reset),
        .\s_axi_araddr[26] (addr_arbiter_ar_n_5),
        .\s_axi_araddr[28] (addr_arbiter_ar_n_10),
        .s_axi_bready(s_axi_bready),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_ready_i_reg(\gen_master_slots[2].reg_slice_mi_n_5 ));
  FDRE \gen_master_slots[2].w_issuing_cnt_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_aw_n_17),
        .Q(w_issuing_cnt[16]),
        .R(reset_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_si_transactor \gen_slave_slots[0].gen_si_read.si_transactor_ar 
       (.D({addr_arbiter_ar_n_3,match}),
        .E(s_ready_i0),
        .Q(p_34_out),
        .SS(reset_0),
        .aa_mi_arvalid(aa_mi_arvalid),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axi.s_axi_arready_i_reg (addr_arbiter_ar_n_6),
        .\gen_master_slots[2].r_issuing_cnt_reg[16] (\gen_master_slots[2].reg_slice_mi_n_8 ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_slave_slots[0].gen_si_read.si_transactor_ar_n_4 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (S_AXI_ARREADY),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .\m_payload_i_reg[34] (p_76_out),
        .p_32_out(p_32_out),
        .p_74_out(p_74_out),
        .s_axi_araddr(s_axi_araddr[31:28]),
        .\s_axi_araddr[26] (addr_arbiter_ar_n_5),
        .\s_axi_araddr[28] (addr_arbiter_ar_n_10),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_si_transactor__parameterized0 \gen_slave_slots[0].gen_si_write.si_transactor_aw 
       (.D(\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_2 ),
        .E(s_ready_i0_2),
        .Q(\gen_single_thread.accept_cnt ),
        .SR(reset_0),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\aresetn_d_reg[1] (\gen_master_slots[2].reg_slice_mi_n_5 ),
        .\gen_no_arbiter.m_valid_i_reg (addr_arbiter_aw_n_12),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_4 ),
        .\gen_no_arbiter.s_ready_i_reg[0]_0 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_5 ),
        .\gen_no_arbiter.s_ready_i_reg[0]_1 (\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_8 ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc_3 ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot_4 ),
        .m_axi_bvalid(m_axi_bvalid[0]),
        .\m_payload_i_reg[1] (st_mr_bmesg),
        .\m_ready_d_reg[1] (\s_axi_awready[0] ),
        .match(match_0),
        .p_38_out(p_38_out),
        .p_80_out(p_80_out),
        .\s_axi_awaddr[26] (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_0 ),
        .\s_axi_awaddr[26]_0 (addr_arbiter_aw_n_14),
        .\s_axi_awaddr[28] (addr_arbiter_aw_n_13),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_ready_i_reg(\gen_slave_slots[0].gen_si_write.si_transactor_aw_n_2 ),
        .w_issuing_cnt({w_issuing_cnt[16],w_issuing_cnt[4:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_splitter \gen_slave_slots[0].gen_si_write.splitter_aw_si 
       (.D(\gen_slave_slots[0].gen_si_write.splitter_aw_si_n_2 ),
        .Q(m_ready_d),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_single_thread.accept_cnt_reg[1] (\gen_single_thread.accept_cnt ),
        .\s_axi_awready[0] (\s_axi_awready[0] ),
        .s_axi_awvalid(s_axi_awvalid),
        .s_ready_i_reg(m_ready_d0),
        .ss_aa_awready(ss_aa_awready),
        .ss_wr_awready(ss_wr_awready),
        .ss_wr_awvalid(ss_wr_awvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_wdata_router \gen_slave_slots[0].gen_si_write.wdata_router_w 
       (.Q(m_ready_d[1]),
        .SR(reset_0),
        .aclk(aclk),
        .\gen_axi.s_axi_bvalid_i_reg (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_5 ),
        .\gen_axi.s_axi_wready_i_reg (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_4 ),
        .\gen_axi.write_cs_reg[1] (\gen_axi.write_cs ),
        .\gen_single_thread.active_target_enc_reg[1] (\gen_slave_slots[0].gen_si_write.wdata_router_w_n_0 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_ready_d_reg[1] (m_ready_d0[1]),
        .match(match_0),
        .p_14_in(p_14_in),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awready(ss_wr_awready),
        .ss_wr_awvalid(ss_wr_awvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_splitter_3 splitter_aw_mi
       (.D(m_ready_d0_1),
        .Q(m_ready_d_5),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_no_arbiter.m_target_hot_i_reg[2] ({aa_mi_awtarget_hot[2],aa_mi_awtarget_hot[0]}),
        .m_axi_awready(m_axi_awready),
        .\m_ready_d_reg[0]_0 (splitter_aw_mi_n_0),
        .mi_awready_2(mi_awready_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_decerr_slave
   (mi_awready_2,
    p_14_in,
    p_21_in,
    p_15_in,
    mi_arready_2,
    \gen_axi.s_axi_rlast_i ,
    Q,
    m_valid_i_reg,
    SR,
    aclk,
    aresetn_d,
    mi_rready_2,
    \gen_axi.s_axi_rid_i ,
    \gen_no_arbiter.m_target_hot_i_reg[2] ,
    mi_bready_2,
    m_valid_i_reg_0,
    \gen_no_arbiter.m_target_hot_i_reg[2]_0 ,
    aa_mi_arvalid,
    \gen_no_arbiter.m_mesg_i_reg[40] ,
    s_axi_bready,
    \gen_single_thread.active_target_enc ,
    \gen_axi.write_cs_reg[1]_0 ,
    \gen_axi.read_cs_reg[0]_0 );
  output mi_awready_2;
  output p_14_in;
  output p_21_in;
  output p_15_in;
  output mi_arready_2;
  output \gen_axi.s_axi_rlast_i ;
  output [1:0]Q;
  output m_valid_i_reg;
  input [0:0]SR;
  input aclk;
  input aresetn_d;
  input mi_rready_2;
  input \gen_axi.s_axi_rid_i ;
  input \gen_no_arbiter.m_target_hot_i_reg[2] ;
  input mi_bready_2;
  input m_valid_i_reg_0;
  input [0:0]\gen_no_arbiter.m_target_hot_i_reg[2]_0 ;
  input aa_mi_arvalid;
  input [7:0]\gen_no_arbiter.m_mesg_i_reg[40] ;
  input [0:0]s_axi_bready;
  input [0:0]\gen_single_thread.active_target_enc ;
  input \gen_axi.write_cs_reg[1]_0 ;
  input \gen_axi.read_cs_reg[0]_0 ;

  wire [1:0]Q;
  wire [0:0]SR;
  wire aa_mi_arvalid;
  wire aclk;
  wire aresetn_d;
  wire \gen_axi.read_cnt[6]_i_2_n_0 ;
  wire \gen_axi.read_cnt[7]_i_1_n_0 ;
  wire \gen_axi.read_cnt[7]_i_3_n_0 ;
  wire \gen_axi.read_cnt[7]_i_4_n_0 ;
  wire [7:1]\gen_axi.read_cnt_reg__0 ;
  wire [0:0]\gen_axi.read_cnt_reg__1 ;
  wire \gen_axi.read_cs[0]_i_1_n_0 ;
  wire \gen_axi.read_cs_reg[0]_0 ;
  wire \gen_axi.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axi.s_axi_awready_i_i_1_n_0 ;
  wire \gen_axi.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axi.s_axi_rid_i ;
  wire \gen_axi.s_axi_rlast_i ;
  wire \gen_axi.s_axi_rlast_i_i_1_n_0 ;
  wire \gen_axi.s_axi_rlast_i_i_3_n_0 ;
  wire \gen_axi.s_axi_rlast_i_i_5_n_0 ;
  wire \gen_axi.s_axi_wready_i_i_1_n_0 ;
  wire \gen_axi.write_cs[0]_i_1_n_0 ;
  wire \gen_axi.write_cs[1]_i_1_n_0 ;
  wire \gen_axi.write_cs_reg[1]_0 ;
  wire [7:0]\gen_no_arbiter.m_mesg_i_reg[40] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[2] ;
  wire [0:0]\gen_no_arbiter.m_target_hot_i_reg[2]_0 ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire mi_arready_2;
  wire mi_awready_2;
  wire mi_bready_2;
  wire mi_rready_2;
  wire [7:0]p_0_in;
  wire p_14_in;
  wire p_15_in;
  wire p_21_in;
  wire [0:0]s_axi_bready;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_axi.read_cnt[0]_i_1 
       (.I0(\gen_axi.read_cnt_reg__1 ),
        .I1(p_15_in),
        .I2(\gen_no_arbiter.m_mesg_i_reg[40] [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE22E)) 
    \gen_axi.read_cnt[1]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [1]),
        .I1(p_15_in),
        .I2(\gen_axi.read_cnt_reg__1 ),
        .I3(\gen_axi.read_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFC03AAAA)) 
    \gen_axi.read_cnt[2]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [2]),
        .I1(\gen_axi.read_cnt_reg__0 [1]),
        .I2(\gen_axi.read_cnt_reg__1 ),
        .I3(\gen_axi.read_cnt_reg__0 [2]),
        .I4(p_15_in),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \gen_axi.read_cnt[3]_i_1 
       (.I0(\gen_axi.read_cnt_reg__0 [3]),
        .I1(\gen_axi.read_cnt_reg__0 [1]),
        .I2(\gen_axi.read_cnt_reg__1 ),
        .I3(\gen_axi.read_cnt_reg__0 [2]),
        .I4(p_15_in),
        .I5(\gen_no_arbiter.m_mesg_i_reg[40] [3]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hC3AA)) 
    \gen_axi.read_cnt[4]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [4]),
        .I1(\gen_axi.read_cnt_reg__0 [4]),
        .I2(\gen_axi.read_cnt[6]_i_2_n_0 ),
        .I3(p_15_in),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hFCAA03AA)) 
    \gen_axi.read_cnt[5]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [5]),
        .I1(\gen_axi.read_cnt_reg__0 [4]),
        .I2(\gen_axi.read_cnt[6]_i_2_n_0 ),
        .I3(p_15_in),
        .I4(\gen_axi.read_cnt_reg__0 [5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hFFFC0003AAAAAAAA)) 
    \gen_axi.read_cnt[6]_i_1 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [6]),
        .I1(\gen_axi.read_cnt[6]_i_2_n_0 ),
        .I2(\gen_axi.read_cnt_reg__0 [4]),
        .I3(\gen_axi.read_cnt_reg__0 [5]),
        .I4(\gen_axi.read_cnt_reg__0 [6]),
        .I5(p_15_in),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_axi.read_cnt[6]_i_2 
       (.I0(\gen_axi.read_cnt_reg__0 [2]),
        .I1(\gen_axi.read_cnt_reg__1 ),
        .I2(\gen_axi.read_cnt_reg__0 [1]),
        .I3(\gen_axi.read_cnt_reg__0 [3]),
        .O(\gen_axi.read_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    \gen_axi.read_cnt[7]_i_1 
       (.I0(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I1(mi_rready_2),
        .I2(p_15_in),
        .I3(\gen_no_arbiter.m_target_hot_i_reg[2]_0 ),
        .I4(mi_arready_2),
        .I5(aa_mi_arvalid),
        .O(\gen_axi.read_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCA3A)) 
    \gen_axi.read_cnt[7]_i_2 
       (.I0(\gen_no_arbiter.m_mesg_i_reg[40] [7]),
        .I1(\gen_axi.read_cnt[7]_i_4_n_0 ),
        .I2(p_15_in),
        .I3(\gen_axi.read_cnt_reg__0 [7]),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_axi.read_cnt[7]_i_3 
       (.I0(\gen_axi.read_cnt_reg__0 [6]),
        .I1(\gen_axi.read_cnt_reg__0 [5]),
        .I2(\gen_axi.read_cnt_reg__0 [4]),
        .I3(\gen_axi.read_cnt[6]_i_2_n_0 ),
        .I4(\gen_axi.read_cnt_reg__0 [7]),
        .O(\gen_axi.read_cnt[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_axi.read_cnt[7]_i_4 
       (.I0(\gen_axi.read_cnt[6]_i_2_n_0 ),
        .I1(\gen_axi.read_cnt_reg__0 [4]),
        .I2(\gen_axi.read_cnt_reg__0 [5]),
        .I3(\gen_axi.read_cnt_reg__0 [6]),
        .O(\gen_axi.read_cnt[7]_i_4_n_0 ));
  FDRE \gen_axi.read_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(\gen_axi.read_cnt_reg__1 ),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(\gen_axi.read_cnt_reg__0 [1]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[2] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(\gen_axi.read_cnt_reg__0 [2]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[3] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(\gen_axi.read_cnt_reg__0 [3]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[4] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(\gen_axi.read_cnt_reg__0 [4]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[5] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(\gen_axi.read_cnt_reg__0 [5]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[6] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(\gen_axi.read_cnt_reg__0 [6]),
        .R(SR));
  FDRE \gen_axi.read_cnt_reg[7] 
       (.C(aclk),
        .CE(\gen_axi.read_cnt[7]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(\gen_axi.read_cnt_reg__0 [7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBFB0B0B0B0B0B0B0)) 
    \gen_axi.read_cs[0]_i_1 
       (.I0(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I1(mi_rready_2),
        .I2(p_15_in),
        .I3(\gen_no_arbiter.m_target_hot_i_reg[2]_0 ),
        .I4(mi_arready_2),
        .I5(aa_mi_arvalid),
        .O(\gen_axi.read_cs[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.read_cs_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.read_cs[0]_i_1_n_0 ),
        .Q(p_15_in),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000AAAA08AA)) 
    \gen_axi.s_axi_arready_i_i_1 
       (.I0(aresetn_d),
        .I1(mi_rready_2),
        .I2(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I3(p_15_in),
        .I4(mi_arready_2),
        .I5(\gen_axi.s_axi_rid_i ),
        .O(\gen_axi.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF500C5)) 
    \gen_axi.s_axi_awready_i_i_1 
       (.I0(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .I1(mi_bready_2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(mi_awready_2),
        .O(\gen_axi.s_axi_awready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_awready_i_i_1_n_0 ),
        .Q(mi_awready_2),
        .R(SR));
  LUT5 #(
    .INIT(32'hEFFFA888)) 
    \gen_axi.s_axi_bvalid_i_i_1 
       (.I0(\gen_axi.write_cs_reg[1]_0 ),
        .I1(Q[0]),
        .I2(mi_bready_2),
        .I3(Q[1]),
        .I4(p_21_in),
        .O(\gen_axi.s_axi_bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_bvalid_i_i_1_n_0 ),
        .Q(p_21_in),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \gen_axi.s_axi_rlast_i_i_1 
       (.I0(p_15_in),
        .I1(\gen_axi.read_cnt[7]_i_3_n_0 ),
        .I2(\gen_axi.read_cs_reg[0]_0 ),
        .I3(\gen_axi.s_axi_rlast_i_i_3_n_0 ),
        .I4(\gen_axi.s_axi_rlast_i ),
        .O(\gen_axi.s_axi_rlast_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \gen_axi.s_axi_rlast_i_i_3 
       (.I0(\gen_axi.read_cnt_reg__0 [2]),
        .I1(\gen_axi.read_cnt_reg__0 [1]),
        .I2(mi_rready_2),
        .I3(\gen_axi.s_axi_rlast_i_i_5_n_0 ),
        .I4(\gen_axi.s_axi_rid_i ),
        .O(\gen_axi.s_axi_rlast_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \gen_axi.s_axi_rlast_i_i_5 
       (.I0(\gen_axi.read_cnt_reg__0 [3]),
        .I1(\gen_axi.read_cnt_reg__0 [4]),
        .I2(\gen_axi.read_cnt_reg__0 [5]),
        .I3(\gen_axi.read_cnt_reg__0 [6]),
        .I4(\gen_axi.read_cnt_reg__0 [7]),
        .I5(p_15_in),
        .O(\gen_axi.s_axi_rlast_i_i_5_n_0 ));
  FDRE \gen_axi.s_axi_rlast_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_rlast_i_i_1_n_0 ),
        .Q(\gen_axi.s_axi_rlast_i ),
        .R(SR));
  LUT5 #(
    .INIT(32'h77552300)) 
    \gen_axi.s_axi_wready_i_i_1 
       (.I0(m_valid_i_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .I4(p_14_in),
        .O(\gen_axi.s_axi_wready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axi.s_axi_wready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_wready_i_i_1_n_0 ),
        .Q(p_14_in),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_axi.write_cs[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\gen_axi.write_cs[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF00E2)) 
    \gen_axi.write_cs[1]_i_1 
       (.I0(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .I1(Q[1]),
        .I2(mi_bready_2),
        .I3(Q[0]),
        .I4(m_valid_i_reg_0),
        .O(\gen_axi.write_cs[1]_i_1_n_0 ));
  FDRE \gen_axi.write_cs_reg[0] 
       (.C(aclk),
        .CE(\gen_axi.write_cs[1]_i_1_n_0 ),
        .D(\gen_axi.write_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \gen_axi.write_cs_reg[1] 
       (.C(aclk),
        .CE(\gen_axi.write_cs[1]_i_1_n_0 ),
        .D(Q[0]),
        .Q(Q[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h8BBB)) 
    m_valid_i_i_1
       (.I0(p_21_in),
        .I1(mi_bready_2),
        .I2(s_axi_bready),
        .I3(\gen_single_thread.active_target_enc ),
        .O(m_valid_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_si_transactor
   (\gen_single_thread.active_target_hot ,
    \gen_single_thread.active_target_enc ,
    E,
    s_axi_rvalid,
    \gen_no_arbiter.m_valid_i_reg ,
    SS,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    D,
    aclk,
    \gen_master_slots[2].r_issuing_cnt_reg[16] ,
    aresetn_d,
    \s_axi_araddr[26] ,
    \s_axi_araddr[28] ,
    s_axi_araddr,
    s_axi_rready,
    Q,
    \m_payload_i_reg[34] ,
    p_32_out,
    p_74_out,
    \gen_axi.s_axi_arready_i_reg ,
    aa_mi_arvalid);
  output [0:0]\gen_single_thread.active_target_hot ;
  output [0:0]\gen_single_thread.active_target_enc ;
  output [0:0]E;
  output [0:0]s_axi_rvalid;
  output \gen_no_arbiter.m_valid_i_reg ;
  input [0:0]SS;
  input \gen_no_arbiter.s_ready_i_reg[0] ;
  input [1:0]D;
  input aclk;
  input \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  input aresetn_d;
  input \s_axi_araddr[26] ;
  input \s_axi_araddr[28] ;
  input [3:0]s_axi_araddr;
  input [0:0]s_axi_rready;
  input [0:0]Q;
  input [0:0]\m_payload_i_reg[34] ;
  input p_32_out;
  input p_74_out;
  input \gen_axi.s_axi_arready_i_reg ;
  input aa_mi_arvalid;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire aa_mi_arvalid;
  wire aclk;
  wire aresetn_d;
  wire \gen_axi.s_axi_arready_i_reg ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  wire \gen_no_arbiter.m_valid_i_i_3__0_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_3__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire [1:0]\gen_single_thread.accept_cnt ;
  wire \gen_single_thread.accept_cnt[0]_i_1_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_1__0_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_2__0_n_0 ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\m_payload_i_reg[34] ;
  wire p_32_out;
  wire p_74_out;
  wire [3:0]s_axi_araddr;
  wire \s_axi_araddr[26] ;
  wire \s_axi_araddr[28] ;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;

  LUT6 #(
    .INIT(64'h7775757533303030)) 
    \gen_no_arbiter.m_valid_i_i_1__0 
       (.I0(\gen_axi.s_axi_arready_i_reg ),
        .I1(\gen_master_slots[2].r_issuing_cnt_reg[16] ),
        .I2(\gen_no_arbiter.m_valid_i_i_3__0_n_0 ),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_3__0_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ),
        .I5(aa_mi_arvalid),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h6A006AFF)) 
    \gen_no_arbiter.m_valid_i_i_3__0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(\s_axi_araddr[26] ),
        .I2(\s_axi_araddr[28] ),
        .I3(\gen_single_thread.accept_cnt [0]),
        .I4(\gen_single_thread.accept_cnt [1]),
        .O(\gen_no_arbiter.m_valid_i_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5551010100000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_1__0 
       (.I0(\gen_master_slots[2].r_issuing_cnt_reg[16] ),
        .I1(\gen_single_thread.accept_cnt [1]),
        .I2(\gen_single_thread.accept_cnt [0]),
        .I3(\gen_no_arbiter.s_ready_i[0]_i_3__0_n_0 ),
        .I4(\gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ),
        .I5(aresetn_d),
        .O(E));
  LUT5 #(
    .INIT(32'h8A800000)) 
    \gen_no_arbiter.s_ready_i[0]_i_3__0 
       (.I0(s_axi_rready),
        .I1(Q),
        .I2(\gen_single_thread.active_target_enc ),
        .I3(\m_payload_i_reg[34] ),
        .I4(s_axi_rvalid),
        .O(\gen_no_arbiter.s_ready_i[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \gen_no_arbiter.s_ready_i[0]_i_4__0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(\s_axi_araddr[26] ),
        .I2(s_axi_araddr[3]),
        .I3(s_axi_araddr[2]),
        .I4(s_axi_araddr[1]),
        .I5(s_axi_araddr[0]),
        .O(\gen_no_arbiter.s_ready_i[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_single_thread.accept_cnt[0]_i_1 
       (.I0(\gen_single_thread.accept_cnt [0]),
        .O(\gen_single_thread.accept_cnt[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h55A8)) 
    \gen_single_thread.accept_cnt[1]_i_1__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_3__0_n_0 ),
        .I1(\gen_single_thread.accept_cnt [0]),
        .I2(\gen_single_thread.accept_cnt [1]),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_single_thread.accept_cnt[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \gen_single_thread.accept_cnt[1]_i_2__0 
       (.I0(\gen_single_thread.accept_cnt [0]),
        .I1(\gen_single_thread.accept_cnt [1]),
        .I2(\gen_no_arbiter.s_ready_i_reg[0] ),
        .O(\gen_single_thread.accept_cnt[1]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_single_thread.accept_cnt[1]_i_1__0_n_0 ),
        .D(\gen_single_thread.accept_cnt[0]_i_1_n_0 ),
        .Q(\gen_single_thread.accept_cnt [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_single_thread.accept_cnt[1]_i_1__0_n_0 ),
        .D(\gen_single_thread.accept_cnt[1]_i_2__0_n_0 ),
        .Q(\gen_single_thread.accept_cnt [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_enc_reg[1] 
       (.C(aclk),
        .CE(\gen_no_arbiter.s_ready_i_reg[0] ),
        .D(D[1]),
        .Q(\gen_single_thread.active_target_enc ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_hot_reg[0] 
       (.C(aclk),
        .CE(\gen_no_arbiter.s_ready_i_reg[0] ),
        .D(D[0]),
        .Q(\gen_single_thread.active_target_hot ),
        .R(SS));
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(p_32_out),
        .I1(\gen_single_thread.active_target_enc ),
        .I2(\gen_single_thread.active_target_hot ),
        .I3(p_74_out),
        .O(s_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_si_transactor" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_si_transactor__parameterized0
   (\gen_single_thread.active_target_hot ,
    \gen_single_thread.active_target_enc ,
    s_ready_i_reg,
    E,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \gen_no_arbiter.s_ready_i_reg[0]_0 ,
    Q,
    \gen_no_arbiter.s_ready_i_reg[0]_1 ,
    s_axi_bvalid,
    s_axi_bresp,
    SR,
    \m_ready_d_reg[1] ,
    match,
    aclk,
    \s_axi_awaddr[26] ,
    s_axi_bready,
    p_80_out,
    m_axi_bvalid,
    \aresetn_d_reg[1] ,
    \gen_no_arbiter.m_valid_i_reg ,
    aresetn_d,
    \s_axi_awaddr[26]_0 ,
    \s_axi_awaddr[28] ,
    w_issuing_cnt,
    p_38_out,
    \m_payload_i_reg[1] ,
    D);
  output [0:0]\gen_single_thread.active_target_hot ;
  output [0:0]\gen_single_thread.active_target_enc ;
  output s_ready_i_reg;
  output [0:0]E;
  output \gen_no_arbiter.s_ready_i_reg[0] ;
  output \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  output [1:0]Q;
  output \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  output [0:0]s_axi_bvalid;
  output [1:0]s_axi_bresp;
  input [0:0]SR;
  input \m_ready_d_reg[1] ;
  input match;
  input aclk;
  input [0:0]\s_axi_awaddr[26] ;
  input [0:0]s_axi_bready;
  input p_80_out;
  input [0:0]m_axi_bvalid;
  input \aresetn_d_reg[1] ;
  input \gen_no_arbiter.m_valid_i_reg ;
  input aresetn_d;
  input \s_axi_awaddr[26]_0 ;
  input \s_axi_awaddr[28] ;
  input [5:0]w_issuing_cnt;
  input p_38_out;
  input [1:0]\m_payload_i_reg[1] ;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aresetn_d;
  wire \aresetn_d_reg[1] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0]_1 ;
  wire \gen_single_thread.accept_cnt[0]_i_1__0_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_1_n_0 ;
  wire \gen_single_thread.accept_cnt[1]_i_3_n_0 ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]m_axi_bvalid;
  wire [1:0]\m_payload_i_reg[1] ;
  wire \m_ready_d_reg[1] ;
  wire match;
  wire p_38_out;
  wire p_80_out;
  wire [0:0]\s_axi_awaddr[26] ;
  wire \s_axi_awaddr[26]_0 ;
  wire \s_axi_awaddr[28] ;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire s_ready_i_reg;
  wire [5:0]w_issuing_cnt;

  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_master_slots[0].w_issuing_cnt[4]_i_6 
       (.I0(\gen_single_thread.active_target_hot ),
        .I1(s_axi_bready),
        .I2(p_80_out),
        .O(\gen_no_arbiter.s_ready_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0131000000000000)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_2_n_0 ),
        .I1(\gen_no_arbiter.m_valid_i_reg ),
        .I2(match),
        .I3(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I4(\gen_no_arbiter.s_ready_i_reg[0]_0 ),
        .I5(aresetn_d),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \gen_no_arbiter.s_ready_i[0]_i_2 
       (.I0(w_issuing_cnt[5]),
        .I1(s_axi_bready),
        .I2(\gen_single_thread.active_target_enc ),
        .I3(p_38_out),
        .O(\gen_no_arbiter.s_ready_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \gen_no_arbiter.s_ready_i[0]_i_4 
       (.I0(w_issuing_cnt[4]),
        .I1(\gen_no_arbiter.s_ready_i_reg[0]_1 ),
        .I2(w_issuing_cnt[2]),
        .I3(w_issuing_cnt[3]),
        .I4(w_issuing_cnt[0]),
        .I5(w_issuing_cnt[1]),
        .O(\gen_no_arbiter.s_ready_i_reg[0] ));
  LUT6 #(
    .INIT(64'h11FDFD11FD11FD11)) 
    \gen_no_arbiter.s_ready_i[0]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\gen_single_thread.accept_cnt[1]_i_3_n_0 ),
        .I3(\gen_single_thread.active_target_enc ),
        .I4(\s_axi_awaddr[26]_0 ),
        .I5(\s_axi_awaddr[28] ),
        .O(\gen_no_arbiter.s_ready_i_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_single_thread.accept_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .O(\gen_single_thread.accept_cnt[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6662)) 
    \gen_single_thread.accept_cnt[1]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\gen_single_thread.accept_cnt[1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\gen_single_thread.accept_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \gen_single_thread.accept_cnt[1]_i_3 
       (.I0(s_axi_bready),
        .I1(p_80_out),
        .I2(\gen_single_thread.active_target_hot ),
        .I3(p_38_out),
        .I4(\gen_single_thread.active_target_enc ),
        .O(\gen_single_thread.accept_cnt[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[0] 
       (.C(aclk),
        .CE(\gen_single_thread.accept_cnt[1]_i_1_n_0 ),
        .D(\gen_single_thread.accept_cnt[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.accept_cnt_reg[1] 
       (.C(aclk),
        .CE(\gen_single_thread.accept_cnt[1]_i_1_n_0 ),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_enc_reg[1] 
       (.C(aclk),
        .CE(\m_ready_d_reg[1] ),
        .D(\s_axi_awaddr[26] ),
        .Q(\gen_single_thread.active_target_enc ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_single_thread.active_target_hot_reg[0] 
       (.C(aclk),
        .CE(\m_ready_d_reg[1] ),
        .D(match),
        .Q(\gen_single_thread.active_target_hot ),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[0]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(\m_payload_i_reg[1] [0]),
        .O(s_axi_bresp[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \s_axi_bresp[1]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(\m_payload_i_reg[1] [1]),
        .O(s_axi_bresp[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(\gen_single_thread.active_target_enc ),
        .I1(p_38_out),
        .I2(\gen_single_thread.active_target_hot ),
        .I3(p_80_out),
        .O(s_axi_bvalid));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h808FFFFF)) 
    s_ready_i_i_1__1
       (.I0(\gen_single_thread.active_target_hot ),
        .I1(s_axi_bready),
        .I2(p_80_out),
        .I3(m_axi_bvalid),
        .I4(\aresetn_d_reg[1] ),
        .O(s_ready_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_splitter
   (Q,
    D,
    \s_axi_awready[0] ,
    ss_wr_awvalid,
    ss_aa_awready,
    ss_wr_awready,
    aresetn_d,
    \gen_single_thread.accept_cnt_reg[1] ,
    s_axi_awvalid,
    s_ready_i_reg,
    aclk);
  output [1:0]Q;
  output [0:0]D;
  output \s_axi_awready[0] ;
  output ss_wr_awvalid;
  input ss_aa_awready;
  input ss_wr_awready;
  input aresetn_d;
  input [1:0]\gen_single_thread.accept_cnt_reg[1] ;
  input [0:0]s_axi_awvalid;
  input [1:0]s_ready_i_reg;
  input aclk;

  wire [0:0]D;
  wire [1:0]Q;
  wire aclk;
  wire aresetn_d;
  wire [1:0]\gen_single_thread.accept_cnt_reg[1] ;
  wire \m_ready_d[1]_i_1__0_n_0 ;
  wire \s_axi_awready[0] ;
  wire [0:0]s_axi_awvalid;
  wire [1:0]s_ready_i_reg;
  wire ss_aa_awready;
  wire ss_wr_awready;
  wire ss_wr_awvalid;

  LUT6 #(
    .INIT(64'h111FEEE0EEE0111F)) 
    \gen_single_thread.accept_cnt[1]_i_2 
       (.I0(Q[0]),
        .I1(ss_aa_awready),
        .I2(ss_wr_awready),
        .I3(Q[1]),
        .I4(\gen_single_thread.accept_cnt_reg[1] [0]),
        .I5(\gen_single_thread.accept_cnt_reg[1] [1]),
        .O(D));
  LUT5 #(
    .INIT(32'hEEE0FFFF)) 
    \m_ready_d[1]_i_1__0 
       (.I0(Q[0]),
        .I1(ss_aa_awready),
        .I2(ss_wr_awready),
        .I3(Q[1]),
        .I4(aresetn_d),
        .O(\m_ready_d[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg[0]),
        .Q(Q[0]),
        .R(\m_ready_d[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg[1]),
        .Q(Q[1]),
        .R(\m_ready_d[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_valid_i_i_2__0
       (.I0(s_axi_awvalid),
        .I1(Q[1]),
        .O(ss_wr_awvalid));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEEE0)) 
    \s_axi_awready[0]_INST_0 
       (.I0(Q[1]),
        .I1(ss_wr_awready),
        .I2(ss_aa_awready),
        .I3(Q[0]),
        .O(\s_axi_awready[0] ));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_16_splitter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_splitter_3
   (\m_ready_d_reg[0]_0 ,
    Q,
    aresetn_d,
    mi_awready_2,
    m_axi_awready,
    \gen_no_arbiter.m_target_hot_i_reg[2] ,
    D,
    aclk);
  output \m_ready_d_reg[0]_0 ;
  output [1:0]Q;
  input aresetn_d;
  input mi_awready_2;
  input [0:0]m_axi_awready;
  input [1:0]\gen_no_arbiter.m_target_hot_i_reg[2] ;
  input [1:0]D;
  input aclk;

  wire [1:0]D;
  wire [1:0]Q;
  wire aclk;
  wire aresetn_d;
  wire [1:0]\gen_no_arbiter.m_target_hot_i_reg[2] ;
  wire [0:0]m_axi_awready;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire mi_awready_2;

  LUT2 #(
    .INIT(4'h7)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(\m_ready_d_reg[0]_0 ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01011111030333FF)) 
    \m_ready_d[1]_i_3 
       (.I0(mi_awready_2),
        .I1(Q[1]),
        .I2(m_axi_awready),
        .I3(Q[0]),
        .I4(\gen_no_arbiter.m_target_hot_i_reg[2] [0]),
        .I5(\gen_no_arbiter.m_target_hot_i_reg[2] [1]),
        .O(\m_ready_d_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(\m_ready_d[1]_i_1_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_wdata_router
   (\gen_single_thread.active_target_enc_reg[1] ,
    ss_wr_awready,
    \m_ready_d_reg[1] ,
    s_axi_wready,
    \gen_axi.s_axi_wready_i_reg ,
    \gen_axi.s_axi_bvalid_i_reg ,
    m_axi_wvalid,
    aclk,
    SR,
    ss_wr_awvalid,
    match,
    Q,
    s_axi_awvalid,
    m_axi_wready,
    p_14_in,
    s_axi_wlast,
    s_axi_wvalid,
    \gen_axi.write_cs_reg[1] );
  output [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  output ss_wr_awready;
  output [0:0]\m_ready_d_reg[1] ;
  output [0:0]s_axi_wready;
  output \gen_axi.s_axi_wready_i_reg ;
  output \gen_axi.s_axi_bvalid_i_reg ;
  output [0:0]m_axi_wvalid;
  input aclk;
  input [0:0]SR;
  input ss_wr_awvalid;
  input match;
  input [0:0]Q;
  input [0:0]s_axi_awvalid;
  input [0:0]m_axi_wready;
  input p_14_in;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;
  input [1:0]\gen_axi.write_cs_reg[1] ;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire \gen_axi.s_axi_bvalid_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire [1:0]\gen_axi.write_cs_reg[1] ;
  wire [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  wire [0:0]m_axi_wready;
  wire [0:0]m_axi_wvalid;
  wire [0:0]\m_ready_d_reg[1] ;
  wire match;
  wire p_14_in;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire ss_wr_awready;
  wire ss_wr_awvalid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_reg_srl_fifo wrouter_aw_fifo
       (.Q(Q),
        .SR(SR),
        .aclk(aclk),
        .\gen_axi.s_axi_bvalid_i_reg (\gen_axi.s_axi_bvalid_i_reg ),
        .\gen_axi.s_axi_wready_i_reg (\gen_axi.s_axi_wready_i_reg ),
        .\gen_axi.write_cs_reg[1] (\gen_axi.write_cs_reg[1] ),
        .\gen_single_thread.active_target_enc_reg[1] (\gen_single_thread.active_target_enc_reg[1] ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_ready_d_reg[1] (ss_wr_awready),
        .\m_ready_d_reg[1]_0 (\m_ready_d_reg[1] ),
        .match(match),
        .p_14_in(p_14_in),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .ss_wr_awvalid(ss_wr_awvalid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_axic_reg_srl_fifo
   (\gen_single_thread.active_target_enc_reg[1] ,
    \m_ready_d_reg[1] ,
    \m_ready_d_reg[1]_0 ,
    s_axi_wready,
    \gen_axi.s_axi_wready_i_reg ,
    \gen_axi.s_axi_bvalid_i_reg ,
    m_axi_wvalid,
    aclk,
    SR,
    ss_wr_awvalid,
    match,
    Q,
    s_axi_awvalid,
    m_axi_wready,
    p_14_in,
    s_axi_wlast,
    s_axi_wvalid,
    \gen_axi.write_cs_reg[1] );
  output [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  output \m_ready_d_reg[1] ;
  output [0:0]\m_ready_d_reg[1]_0 ;
  output [0:0]s_axi_wready;
  output \gen_axi.s_axi_wready_i_reg ;
  output \gen_axi.s_axi_bvalid_i_reg ;
  output [0:0]m_axi_wvalid;
  input aclk;
  input [0:0]SR;
  input ss_wr_awvalid;
  input match;
  input [0:0]Q;
  input [0:0]s_axi_awvalid;
  input [0:0]m_axi_wready;
  input p_14_in;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wvalid;
  input [1:0]\gen_axi.write_cs_reg[1] ;

  wire \/FSM_onehot_state[0]_i_1_n_0 ;
  wire \/FSM_onehot_state[1]_i_1_n_0 ;
  wire \/FSM_onehot_state[2]_i_1_n_0 ;
  wire \/FSM_onehot_state[3]_i_2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire areset_d1;
  wire [1:0]fifoaddr;
  wire [1:1]fifoaddr_i;
  wire \gen_axi.s_axi_bvalid_i_reg ;
  wire \gen_axi.s_axi_wready_i_reg ;
  wire [1:0]\gen_axi.write_cs_reg[1] ;
  wire \gen_rep[0].fifoaddr[0]_i_1_n_0 ;
  wire [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  wire \gen_srls[0].gen_rep[1].srl_nx1_n_2 ;
  wire \gen_srls[0].gen_rep[1].srl_nx1_n_3 ;
  wire load_s1;
  wire m_avalid;
  wire [0:0]m_axi_wready;
  wire [0:0]m_axi_wvalid;
  wire \m_ready_d_reg[1] ;
  wire [0:0]\m_ready_d_reg[1]_0 ;
  wire m_valid_i__0;
  wire m_valid_i_n_0;
  wire match;
  wire p_0_in5_out;
  (* RTL_KEEP = "yes" *) wire p_0_in8_in;
  wire p_0_out;
  wire p_14_in;
  (* RTL_KEEP = "yes" *) wire p_9_in;
  wire push;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_i_1__0_n_0;
  wire s_ready_i_i_2_n_0;
  wire ss_wr_awvalid;
  wire \storage_data1_reg_n_0_[1] ;

  LUT5 #(
    .INIT(32'h10110000)) 
    \/FSM_onehot_state[0]_i_1 
       (.I0(p_9_in),
        .I1(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .I2(Q),
        .I3(s_axi_awvalid),
        .I4(p_0_in8_in),
        .O(\/FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \/FSM_onehot_state[1]_i_1 
       (.I0(s_axi_awvalid),
        .I1(Q),
        .I2(p_9_in),
        .I3(p_0_in5_out),
        .I4(p_0_in8_in),
        .O(\/FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB0B0B0BF)) 
    \/FSM_onehot_state[2]_i_1 
       (.I0(Q),
        .I1(s_axi_awvalid),
        .I2(p_9_in),
        .I3(p_0_in5_out),
        .I4(p_0_in8_in),
        .O(\/FSM_onehot_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008A88)) 
    \/FSM_onehot_state[3]_i_2 
       (.I0(p_0_in8_in),
        .I1(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .I2(Q),
        .I3(s_axi_awvalid),
        .I4(p_9_in),
        .O(\/FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF844F844F844)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .I1(p_0_in8_in),
        .I2(p_9_in),
        .I3(ss_wr_awvalid),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(p_0_in5_out),
        .O(m_valid_i__0));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[0]_i_1_n_0 ),
        .Q(p_9_in),
        .S(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[1]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(areset_d1));
  (* FSM_ENCODED_STATES = "ZERO:0001,ONE:0010,TWO:1000,iSTATE:0100" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(\/FSM_onehot_state[3]_i_2_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_d1));
  FDRE areset_d1_reg
       (.C(aclk),
        .CE(1'b1),
        .D(SR),
        .Q(areset_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \gen_axi.s_axi_bvalid_i_i_2 
       (.I0(\gen_axi.write_cs_reg[1] [1]),
        .I1(\storage_data1_reg_n_0_[1] ),
        .I2(s_axi_wlast),
        .I3(m_avalid),
        .I4(s_axi_wvalid),
        .O(\gen_axi.s_axi_bvalid_i_reg ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \gen_axi.write_cs[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(m_avalid),
        .I2(s_axi_wlast),
        .I3(\storage_data1_reg_n_0_[1] ),
        .I4(\gen_axi.write_cs_reg[1] [1]),
        .I5(\gen_axi.write_cs_reg[1] [0]),
        .O(\gen_axi.s_axi_wready_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_rep[0].fifoaddr[0]_i_1 
       (.I0(fifoaddr[0]),
        .O(\gen_rep[0].fifoaddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F000800C4CCC4CC)) 
    \gen_rep[0].fifoaddr[1]_i_1 
       (.I0(\m_ready_d_reg[1] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(Q),
        .I3(s_axi_awvalid),
        .I4(p_0_in8_in),
        .I5(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \gen_rep[0].fifoaddr[1]_i_2 
       (.I0(push),
        .I1(fifoaddr[0]),
        .I2(fifoaddr[1]),
        .O(fifoaddr_i));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[0] 
       (.C(aclk),
        .CE(p_0_out),
        .D(\gen_rep[0].fifoaddr[0]_i_1_n_0 ),
        .Q(fifoaddr[0]),
        .S(SR));
  (* syn_keep = "1" *) 
  FDSE \gen_rep[0].fifoaddr_reg[1] 
       (.C(aclk),
        .CE(p_0_out),
        .D(fifoaddr_i),
        .Q(fifoaddr[1]),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_ndeep_srl \gen_srls[0].gen_rep[1].srl_nx1 
       (.Q(fifoaddr),
        .aclk(aclk),
        .\gen_rep[0].fifoaddr_reg[0] (\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .\gen_single_thread.active_target_enc_reg[1] (\gen_single_thread.active_target_enc_reg[1] ),
        .load_s1(load_s1),
        .m_avalid(m_avalid),
        .m_axi_wready(m_axi_wready),
        .\m_ready_d_reg[1] (Q),
        .match(match),
        .out0({p_0_in8_in,\FSM_onehot_state_reg_n_0_[3] }),
        .p_14_in(p_14_in),
        .push(push),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wvalid(s_axi_wvalid),
        .s_ready_i_reg(\m_ready_d_reg[1] ),
        .\storage_data1_reg[1] (\gen_srls[0].gen_rep[1].srl_nx1_n_3 ),
        .\storage_data1_reg[1]_0 (\storage_data1_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\storage_data1_reg_n_0_[1] ),
        .I1(s_axi_wvalid),
        .I2(m_avalid),
        .O(m_axi_wvalid));
  LUT3 #(
    .INIT(8'hF8)) 
    \m_ready_d[1]_i_2__0 
       (.I0(s_axi_awvalid),
        .I1(\m_ready_d_reg[1] ),
        .I2(Q),
        .O(\m_ready_d_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF800F800F800)) 
    m_valid_i
       (.I0(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .I1(p_0_in8_in),
        .I2(p_9_in),
        .I3(ss_wr_awvalid),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(p_0_in5_out),
        .O(m_valid_i_n_0));
  LUT6 #(
    .INIT(64'h0000000001001100)) 
    m_valid_i_i_3
       (.I0(fifoaddr[0]),
        .I1(fifoaddr[1]),
        .I2(\m_ready_d_reg[1] ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(ss_wr_awvalid),
        .I5(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .O(p_0_in5_out));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(m_valid_i__0),
        .D(m_valid_i_n_0),
        .Q(m_avalid),
        .R(areset_d1));
  LUT4 #(
    .INIT(16'hA808)) 
    \s_axi_wready[0]_INST_0 
       (.I0(m_avalid),
        .I1(m_axi_wready),
        .I2(\storage_data1_reg_n_0_[1] ),
        .I3(p_14_in),
        .O(s_axi_wready));
  LUT6 #(
    .INIT(64'hFFFFEFFFEEEEEEEE)) 
    s_ready_i_i_1__0
       (.I0(s_ready_i_i_2_n_0),
        .I1(areset_d1),
        .I2(push),
        .I3(fifoaddr[1]),
        .I4(fifoaddr[0]),
        .I5(\m_ready_d_reg[1] ),
        .O(s_ready_i_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    s_ready_i_i_2
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .O(s_ready_i_i_2_n_0));
  FDRE s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__0_n_0),
        .Q(\m_ready_d_reg[1] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0ACF0A0A0ACE0A0A)) 
    \storage_data1[1]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_9_in),
        .I2(\gen_srls[0].gen_rep[1].srl_nx1_n_2 ),
        .I3(Q),
        .I4(s_axi_awvalid),
        .I5(p_0_in8_in),
        .O(load_s1));
  FDRE \storage_data1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_srls[0].gen_rep[1].srl_nx1_n_3 ),
        .Q(\storage_data1_reg_n_0_[1] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_data_fifo_v2_1_14_ndeep_srl
   (push,
    \gen_single_thread.active_target_enc_reg[1] ,
    \gen_rep[0].fifoaddr_reg[0] ,
    \storage_data1_reg[1] ,
    Q,
    aclk,
    match,
    out0,
    s_axi_awvalid,
    \m_ready_d_reg[1] ,
    s_ready_i_reg,
    s_axi_wlast,
    m_avalid,
    s_axi_wvalid,
    m_axi_wready,
    \storage_data1_reg[1]_0 ,
    p_14_in,
    load_s1);
  output push;
  output [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  output \gen_rep[0].fifoaddr_reg[0] ;
  output \storage_data1_reg[1] ;
  input [1:0]Q;
  input aclk;
  input match;
  input [1:0]out0;
  input [0:0]s_axi_awvalid;
  input [0:0]\m_ready_d_reg[1] ;
  input s_ready_i_reg;
  input [0:0]s_axi_wlast;
  input m_avalid;
  input [0:0]s_axi_wvalid;
  input [0:0]m_axi_wready;
  input \storage_data1_reg[1]_0 ;
  input p_14_in;
  input load_s1;

  wire [1:0]Q;
  wire aclk;
  wire \gen_rep[0].fifoaddr_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_enc_reg[1] ;
  wire load_s1;
  wire m_avalid;
  wire [0:0]m_axi_wready;
  wire [0:0]\m_ready_d_reg[1] ;
  wire match;
  wire [1:0]out0;
  wire p_14_in;
  wire p_2_out;
  wire push;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i_reg;
  wire \storage_data1_reg[1] ;
  wire \storage_data1_reg[1]_0 ;
  wire \NLW_gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1_Q31_UNCONNECTED ;

  (* srl_bus_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg " *) 
  (* srl_name = "inst/\gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1 
       (.A({1'b0,1'b0,1'b0,Q}),
        .CE(push),
        .CLK(aclk),
        .D(\gen_single_thread.active_target_enc_reg[1] ),
        .Q(p_2_out),
        .Q31(\NLW_gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    \gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1_i_1 
       (.I0(\gen_rep[0].fifoaddr_reg[0] ),
        .I1(out0[1]),
        .I2(s_axi_awvalid),
        .I3(\m_ready_d_reg[1] ),
        .I4(out0[0]),
        .I5(s_ready_i_reg),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl1_i_2 
       (.I0(match),
        .O(\gen_single_thread.active_target_enc_reg[1] ));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFF7FFF)) 
    m_valid_i_i_1__2
       (.I0(s_axi_wlast),
        .I1(m_avalid),
        .I2(s_axi_wvalid),
        .I3(m_axi_wready),
        .I4(\storage_data1_reg[1]_0 ),
        .I5(p_14_in),
        .O(\gen_rep[0].fifoaddr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h8BFF8B00)) 
    \storage_data1[1]_i_1 
       (.I0(p_2_out),
        .I1(out0[0]),
        .I2(match),
        .I3(load_s1),
        .I4(\storage_data1_reg[1]_0 ),
        .O(\storage_data1_reg[1] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice
   (p_80_out,
    m_axi_bready,
    p_74_out,
    \m_axi_rready[0] ,
    s_axi_rdata,
    Q,
    \gen_no_arbiter.m_valid_i_reg ,
    \gen_master_slots[0].r_issuing_cnt_reg[1] ,
    \s_axi_bresp[1] ,
    \aresetn_d_reg[1] ,
    aclk,
    \aresetn_d_reg[0] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    m_axi_rvalid,
    \gen_single_thread.active_target_hot ,
    s_axi_rready,
    \gen_single_thread.active_target_enc ,
    m_axi_bvalid,
    s_axi_bready,
    \gen_single_thread.active_target_hot_0 ,
    \gen_master_slots[0].r_issuing_cnt_reg[4] ,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_bresp);
  output p_80_out;
  output [0:0]m_axi_bready;
  output p_74_out;
  output \m_axi_rready[0] ;
  output [31:0]s_axi_rdata;
  output [2:0]Q;
  output \gen_no_arbiter.m_valid_i_reg ;
  output \gen_master_slots[0].r_issuing_cnt_reg[1] ;
  output [1:0]\s_axi_bresp[1] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input [0:0]m_axi_rvalid;
  input [0:0]\gen_single_thread.active_target_hot ;
  input [0:0]s_axi_rready;
  input [0:0]\gen_single_thread.active_target_enc ;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]\gen_single_thread.active_target_hot_0 ;
  input [0:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;
  input [1:0]m_axi_bresp;

  wire [2:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire \gen_master_slots[0].r_issuing_cnt_reg[1] ;
  wire [0:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [0:0]\gen_single_thread.active_target_hot_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rlast;
  wire \m_axi_rready[0] ;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire p_74_out;
  wire p_80_out;
  wire [0:0]s_axi_bready;
  wire [1:0]\s_axi_bresp[1] ;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_6 \b.b_pipe 
       (.aclk(aclk),
        .\aresetn_d_reg[0] (\aresetn_d_reg[0] ),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\gen_single_thread.active_target_hot_0 (\gen_single_thread.active_target_hot_0 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_single_thread.active_target_hot_reg[0] ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .p_80_out(p_80_out),
        .s_axi_bready(s_axi_bready),
        .\s_axi_bresp[1] (\s_axi_bresp[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2_7 \r.r_pipe 
       (.Q(Q),
        .aclk(aclk),
        .\aresetn_d_reg[0] (\aresetn_d_reg[0] ),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\gen_master_slots[0].r_issuing_cnt_reg[1] (\gen_master_slots[0].r_issuing_cnt_reg[1] ),
        .\gen_master_slots[0].r_issuing_cnt_reg[4] (\gen_master_slots[0].r_issuing_cnt_reg[4] ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_no_arbiter.m_valid_i_reg ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .\gen_single_thread.active_target_hot (\gen_single_thread.active_target_hot ),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .\m_axi_rready[0] (\m_axi_rready[0] ),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_valid_i_reg_0(p_74_out),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axi_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice_1
   (m_axi_bready,
    s_ready_i_reg,
    M_AXI_RREADY,
    \aresetn_d_reg[1] ,
    \aresetn_d_reg[1]_0 ,
    aclk,
    reset,
    m_axi_rvalid,
    m_axi_bvalid,
    \aresetn_d_reg[1]_1 );
  output [0:0]m_axi_bready;
  output s_ready_i_reg;
  output [0:0]M_AXI_RREADY;
  output \aresetn_d_reg[1] ;
  input \aresetn_d_reg[1]_0 ;
  input aclk;
  input reset;
  input [0:0]m_axi_rvalid;
  input [0:0]m_axi_bvalid;
  input \aresetn_d_reg[1]_1 ;

  wire [0:0]M_AXI_RREADY;
  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire \aresetn_d_reg[1]_1 ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire [0:0]m_axi_rvalid;
  wire reset;
  wire s_ready_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_4 \b.b_pipe 
       (.aclk(aclk),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1] ),
        .\aresetn_d_reg[1]_0 (\aresetn_d_reg[1]_0 ),
        .\aresetn_d_reg[1]_1 (\aresetn_d_reg[1]_1 ),
        .m_axi_bready(m_axi_bready),
        .m_axi_bvalid(m_axi_bvalid),
        .reset(reset),
        .s_ready_i_reg_0(s_ready_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2_5 \r.r_pipe 
       (.M_AXI_RREADY(M_AXI_RREADY),
        .aclk(aclk),
        .\aresetn_d_reg[0] (s_ready_i_reg),
        .\aresetn_d_reg[1] (\aresetn_d_reg[1]_0 ),
        .m_axi_rvalid(m_axi_rvalid));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axi_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axi_register_slice_2
   (p_38_out,
    m_valid_i_reg,
    p_32_out,
    mi_rready_2,
    mi_bready_2,
    s_ready_i_reg,
    reset,
    \gen_no_arbiter.m_valid_i_reg ,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    Q,
    s_axi_rlast,
    s_axi_rresp,
    \gen_master_slots[2].r_issuing_cnt_reg[16] ,
    \gen_axi.s_axi_bvalid_i_reg ,
    aclk,
    \aresetn_d_reg[0] ,
    \aresetn_d_reg[0]_0 ,
    \gen_single_thread.active_target_enc ,
    s_axi_bready,
    p_21_in,
    p_15_in,
    \gen_single_thread.active_target_enc_0 ,
    s_axi_rready,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \s_axi_araddr[28] ,
    \s_axi_araddr[26] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    \gen_master_slots[0].r_issuing_cnt_reg[3] ,
    r_issuing_cnt,
    \m_payload_i_reg[34] ,
    \gen_axi.s_axi_rlast_i ,
    aresetn,
    \gen_no_arbiter.m_target_hot_i_reg[2] );
  output p_38_out;
  output m_valid_i_reg;
  output p_32_out;
  output mi_rready_2;
  output mi_bready_2;
  output s_ready_i_reg;
  output reset;
  output \gen_no_arbiter.m_valid_i_reg ;
  output \gen_no_arbiter.m_valid_i_reg_0 ;
  output [0:0]Q;
  output [0:0]s_axi_rlast;
  output [1:0]s_axi_rresp;
  output \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  input \gen_axi.s_axi_bvalid_i_reg ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \aresetn_d_reg[0]_0 ;
  input [0:0]\gen_single_thread.active_target_enc ;
  input [0:0]s_axi_bready;
  input p_21_in;
  input p_15_in;
  input [0:0]\gen_single_thread.active_target_enc_0 ;
  input [0:0]s_axi_rready;
  input \gen_no_arbiter.s_ready_i_reg[0] ;
  input \s_axi_araddr[28] ;
  input \s_axi_araddr[26] ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input \gen_master_slots[0].r_issuing_cnt_reg[3] ;
  input [0:0]r_issuing_cnt;
  input [2:0]\m_payload_i_reg[34] ;
  input \gen_axi.s_axi_rlast_i ;
  input aresetn;
  input \gen_no_arbiter.m_target_hot_i_reg[2] ;

  wire [0:0]Q;
  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[0]_0 ;
  wire \gen_axi.s_axi_bvalid_i_reg ;
  wire \gen_axi.s_axi_rlast_i ;
  wire \gen_master_slots[0].r_issuing_cnt_reg[3] ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[2] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_enc_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [2:0]\m_payload_i_reg[34] ;
  wire m_valid_i_reg;
  wire mi_bready_2;
  wire mi_rready_2;
  wire p_15_in;
  wire p_21_in;
  wire p_32_out;
  wire p_38_out;
  wire [0:0]r_issuing_cnt;
  wire reset;
  wire \s_axi_araddr[26] ;
  wire \s_axi_araddr[28] ;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_ready_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1 \b.b_pipe 
       (.aclk(aclk),
        .aresetn(aresetn),
        .\aresetn_d_reg[0] (\aresetn_d_reg[0] ),
        .\aresetn_d_reg[0]_0 (\aresetn_d_reg[0]_0 ),
        .\gen_axi.s_axi_bvalid_i_reg (\gen_axi.s_axi_bvalid_i_reg ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_no_arbiter.m_valid_i_reg ),
        .\gen_single_thread.active_target_enc (\gen_single_thread.active_target_enc ),
        .m_valid_i_reg_0(m_valid_i_reg),
        .mi_bready_2(mi_bready_2),
        .p_21_in(p_21_in),
        .p_38_out(p_38_out),
        .reset(reset),
        .s_axi_bready(s_axi_bready),
        .s_ready_i_reg_0(s_ready_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2 \r.r_pipe 
       (.Q(Q),
        .aclk(aclk),
        .\aresetn_d_reg[0] (\aresetn_d_reg[0] ),
        .\aresetn_d_reg[1] (m_valid_i_reg),
        .\gen_axi.s_axi_rlast_i (\gen_axi.s_axi_rlast_i ),
        .\gen_master_slots[0].r_issuing_cnt_reg[3] (\gen_master_slots[0].r_issuing_cnt_reg[3] ),
        .\gen_master_slots[2].r_issuing_cnt_reg[16] (\gen_master_slots[2].r_issuing_cnt_reg[16] ),
        .\gen_no_arbiter.m_target_hot_i_reg[2] (\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .\gen_no_arbiter.m_valid_i_reg (\gen_no_arbiter.m_valid_i_reg_0 ),
        .\gen_no_arbiter.s_ready_i_reg[0] (\gen_no_arbiter.s_ready_i_reg[0] ),
        .\gen_single_thread.active_target_enc_0 (\gen_single_thread.active_target_enc_0 ),
        .\gen_single_thread.active_target_hot_reg[0] (\gen_single_thread.active_target_hot_reg[0] ),
        .\m_payload_i_reg[32]_0 (mi_rready_2),
        .\m_payload_i_reg[34]_0 (\m_payload_i_reg[34] ),
        .m_valid_i_reg_0(p_32_out),
        .p_15_in(p_15_in),
        .r_issuing_cnt(r_issuing_cnt),
        .\s_axi_araddr[26] (\s_axi_araddr[26] ),
        .\s_axi_araddr[28] (\s_axi_araddr[28] ),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1
   (p_38_out,
    m_valid_i_reg_0,
    mi_bready_2,
    s_ready_i_reg_0,
    reset,
    \gen_no_arbiter.m_valid_i_reg ,
    \gen_axi.s_axi_bvalid_i_reg ,
    aclk,
    \aresetn_d_reg[0] ,
    \aresetn_d_reg[0]_0 ,
    \gen_single_thread.active_target_enc ,
    s_axi_bready,
    p_21_in,
    aresetn);
  output p_38_out;
  output m_valid_i_reg_0;
  output mi_bready_2;
  output s_ready_i_reg_0;
  output reset;
  output \gen_no_arbiter.m_valid_i_reg ;
  input \gen_axi.s_axi_bvalid_i_reg ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \aresetn_d_reg[0]_0 ;
  input [0:0]\gen_single_thread.active_target_enc ;
  input [0:0]s_axi_bready;
  input p_21_in;
  input aresetn;

  wire aclk;
  wire aresetn;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[0]_0 ;
  wire \gen_axi.s_axi_bvalid_i_reg ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire m_valid_i_reg_0;
  wire mi_bready_2;
  wire p_21_in;
  wire p_38_out;
  wire reset;
  wire [0:0]s_axi_bready;
  wire s_ready_i_i_1__2_n_0;
  wire s_ready_i_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \aresetn_d[0]_i_1 
       (.I0(aresetn),
        .O(reset));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[0]_0 ),
        .Q(s_ready_i_reg_0),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_no_arbiter.m_valid_i_i_3 
       (.I0(p_38_out),
        .I1(\gen_single_thread.active_target_enc ),
        .I2(s_axi_bready),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    m_valid_i_i_1__3
       (.I0(s_ready_i_reg_0),
        .O(m_valid_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axi.s_axi_bvalid_i_reg ),
        .Q(p_38_out),
        .R(m_valid_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h80D5FFFF)) 
    s_ready_i_i_1__2
       (.I0(p_38_out),
        .I1(\gen_single_thread.active_target_enc ),
        .I2(s_axi_bready),
        .I3(p_21_in),
        .I4(s_ready_i_reg_0),
        .O(s_ready_i_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__2_n_0),
        .Q(mi_bready_2),
        .R(\aresetn_d_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_4
   (m_axi_bready,
    s_ready_i_reg_0,
    \aresetn_d_reg[1] ,
    \aresetn_d_reg[1]_0 ,
    aclk,
    reset,
    m_axi_bvalid,
    \aresetn_d_reg[1]_1 );
  output [0:0]m_axi_bready;
  output s_ready_i_reg_0;
  output \aresetn_d_reg[1] ;
  input \aresetn_d_reg[1]_0 ;
  input aclk;
  input reset;
  input [0:0]m_axi_bvalid;
  input \aresetn_d_reg[1]_1 ;

  wire aclk;
  wire \aresetn_d_reg[1] ;
  wire \aresetn_d_reg[1]_0 ;
  wire \aresetn_d_reg[1]_1 ;
  wire [0:0]m_axi_bready;
  wire [0:0]m_axi_bvalid;
  wire m_valid_i_i_1__4_n_0;
  wire p_60_out;
  wire reset;
  wire s_ready_i_i_2__0_n_0;
  wire s_ready_i_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg[1] ),
        .R(reset));
  LUT2 #(
    .INIT(4'hB)) 
    m_valid_i_i_1__4
       (.I0(m_axi_bvalid),
        .I1(m_axi_bready),
        .O(m_valid_i_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1__4_n_0),
        .Q(p_60_out),
        .R(\aresetn_d_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    s_ready_i_i_1
       (.I0(\aresetn_d_reg[1] ),
        .O(s_ready_i_reg_0));
  LUT3 #(
    .INIT(8'h1F)) 
    s_ready_i_i_2__0
       (.I0(m_axi_bvalid),
        .I1(p_60_out),
        .I2(\aresetn_d_reg[1]_1 ),
        .O(s_ready_i_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_2__0_n_0),
        .Q(m_axi_bready),
        .R(s_ready_i_reg_0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized1_6
   (p_80_out,
    m_axi_bready,
    \s_axi_bresp[1] ,
    \aresetn_d_reg[1] ,
    aclk,
    \aresetn_d_reg[0] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    m_axi_bvalid,
    s_axi_bready,
    \gen_single_thread.active_target_hot_0 ,
    m_axi_bresp);
  output p_80_out;
  output [0:0]m_axi_bready;
  output [1:0]\s_axi_bresp[1] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input [0:0]m_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]\gen_single_thread.active_target_hot_0 ;
  input [1:0]m_axi_bresp;

  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire [0:0]\gen_single_thread.active_target_hot_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire [0:0]m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire [0:0]m_axi_bvalid;
  wire \m_payload_i[1]_i_1_n_0 ;
  wire m_valid_i_i_2_n_0;
  wire p_80_out;
  wire [0:0]s_axi_bready;
  wire [1:0]\s_axi_bresp[1] ;

  LUT1 #(
    .INIT(2'h1)) 
    \m_payload_i[1]_i_1 
       (.I0(p_80_out),
        .O(\m_payload_i[1]_i_1_n_0 ));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(\m_payload_i[1]_i_1_n_0 ),
        .D(m_axi_bresp[0]),
        .Q(\s_axi_bresp[1] [0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(\m_payload_i[1]_i_1_n_0 ),
        .D(m_axi_bresp[1]),
        .Q(\s_axi_bresp[1] [1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8BBB)) 
    m_valid_i_i_2
       (.I0(m_axi_bvalid),
        .I1(m_axi_bready),
        .I2(s_axi_bready),
        .I3(\gen_single_thread.active_target_hot_0 ),
        .O(m_valid_i_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_i_2_n_0),
        .Q(p_80_out),
        .R(\aresetn_d_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_single_thread.active_target_hot_reg[0] ),
        .Q(m_axi_bready),
        .R(\aresetn_d_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2
   (m_valid_i_reg_0,
    \m_payload_i_reg[32]_0 ,
    \gen_no_arbiter.m_valid_i_reg ,
    Q,
    s_axi_rlast,
    s_axi_rresp,
    \gen_master_slots[2].r_issuing_cnt_reg[16] ,
    \aresetn_d_reg[1] ,
    aclk,
    \aresetn_d_reg[0] ,
    p_15_in,
    \gen_single_thread.active_target_enc_0 ,
    s_axi_rready,
    \gen_no_arbiter.s_ready_i_reg[0] ,
    \s_axi_araddr[28] ,
    \s_axi_araddr[26] ,
    \gen_single_thread.active_target_hot_reg[0] ,
    \gen_master_slots[0].r_issuing_cnt_reg[3] ,
    r_issuing_cnt,
    \m_payload_i_reg[34]_0 ,
    \gen_axi.s_axi_rlast_i ,
    \gen_no_arbiter.m_target_hot_i_reg[2] );
  output m_valid_i_reg_0;
  output \m_payload_i_reg[32]_0 ;
  output \gen_no_arbiter.m_valid_i_reg ;
  output [0:0]Q;
  output [0:0]s_axi_rlast;
  output [1:0]s_axi_rresp;
  output \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input p_15_in;
  input [0:0]\gen_single_thread.active_target_enc_0 ;
  input [0:0]s_axi_rready;
  input \gen_no_arbiter.s_ready_i_reg[0] ;
  input \s_axi_araddr[28] ;
  input \s_axi_araddr[26] ;
  input \gen_single_thread.active_target_hot_reg[0] ;
  input \gen_master_slots[0].r_issuing_cnt_reg[3] ;
  input [0:0]r_issuing_cnt;
  input [2:0]\m_payload_i_reg[34]_0 ;
  input \gen_axi.s_axi_rlast_i ;
  input \gen_no_arbiter.m_target_hot_i_reg[2] ;

  wire [0:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire \gen_axi.s_axi_rlast_i ;
  wire \gen_master_slots[0].r_issuing_cnt_reg[3] ;
  wire \gen_master_slots[2].r_issuing_cnt_reg[16] ;
  wire \gen_no_arbiter.m_target_hot_i_reg[2] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire \gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ;
  wire \gen_no_arbiter.s_ready_i_reg[0] ;
  wire [0:0]\gen_single_thread.active_target_enc_0 ;
  wire \gen_single_thread.active_target_hot_reg[0] ;
  wire \m_payload_i_reg[32]_0 ;
  wire [2:0]\m_payload_i_reg[34]_0 ;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire p_15_in;
  wire p_1_in;
  wire [0:0]r_issuing_cnt;
  wire \s_axi_araddr[26] ;
  wire \s_axi_araddr[28] ;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_ready_i_i_1__4_n_0;
  wire \skid_buffer[32]_i_1_n_0 ;
  wire \skid_buffer[33]_i_1_n_0 ;
  wire \skid_buffer[34]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire [71:70]st_mr_rmesg;

  LUT6 #(
    .INIT(64'h955555552AAAAAAA)) 
    \gen_master_slots[2].r_issuing_cnt[16]_i_1 
       (.I0(\gen_no_arbiter.m_target_hot_i_reg[2] ),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(s_axi_rready),
        .I3(m_valid_i_reg_0),
        .I4(Q),
        .I5(r_issuing_cnt),
        .O(\gen_master_slots[2].r_issuing_cnt_reg[16] ));
  LUT6 #(
    .INIT(64'hCEEECEEEFEEECEEE)) 
    \gen_no_arbiter.s_ready_i[0]_i_2__0 
       (.I0(\gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ),
        .I1(\gen_no_arbiter.s_ready_i_reg[0] ),
        .I2(\s_axi_araddr[28] ),
        .I3(\s_axi_araddr[26] ),
        .I4(\gen_single_thread.active_target_hot_reg[0] ),
        .I5(\gen_master_slots[0].r_issuing_cnt_reg[3] ),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \gen_no_arbiter.s_ready_i[0]_i_5__0 
       (.I0(r_issuing_cnt),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(s_axi_rready),
        .I3(m_valid_i_reg_0),
        .I4(Q),
        .O(\gen_no_arbiter.s_ready_i[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \m_payload_i[34]_i_1__0 
       (.I0(m_valid_i_reg_0),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(s_axi_rready),
        .O(p_1_in));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\skid_buffer[32]_i_1_n_0 ),
        .Q(st_mr_rmesg[70]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\skid_buffer[33]_i_1_n_0 ),
        .Q(st_mr_rmesg[71]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(\skid_buffer[34]_i_1_n_0 ),
        .Q(Q),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    m_valid_i_i_1__1
       (.I0(\m_payload_i_reg[32]_0 ),
        .I1(p_15_in),
        .I2(m_valid_i_reg_0),
        .I3(\gen_single_thread.active_target_enc_0 ),
        .I4(s_axi_rready),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rlast[0]_INST_0 
       (.I0(Q),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(\m_payload_i_reg[34]_0 [2]),
        .O(s_axi_rlast));
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rresp[0]_INST_0 
       (.I0(st_mr_rmesg[70]),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(\m_payload_i_reg[34]_0 [0]),
        .O(s_axi_rresp[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_rresp[1]_INST_0 
       (.I0(st_mr_rmesg[71]),
        .I1(\gen_single_thread.active_target_enc_0 ),
        .I2(\m_payload_i_reg[34]_0 [1]),
        .O(s_axi_rresp[1]));
  LUT5 #(
    .INIT(32'hFF2F2F2F)) 
    s_ready_i_i_1__4
       (.I0(\m_payload_i_reg[32]_0 ),
        .I1(p_15_in),
        .I2(m_valid_i_reg_0),
        .I3(\gen_single_thread.active_target_enc_0 ),
        .I4(s_axi_rready),
        .O(s_ready_i_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__4_n_0),
        .Q(\m_payload_i_reg[32]_0 ),
        .R(\aresetn_d_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \skid_buffer[32]_i_1 
       (.I0(\m_payload_i_reg[32]_0 ),
        .I1(\skid_buffer_reg_n_0_[32] ),
        .O(\skid_buffer[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \skid_buffer[33]_i_1 
       (.I0(\m_payload_i_reg[32]_0 ),
        .I1(\skid_buffer_reg_n_0_[33] ),
        .O(\skid_buffer[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \skid_buffer[34]_i_1 
       (.I0(\gen_axi.s_axi_rlast_i ),
        .I1(\m_payload_i_reg[32]_0 ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(\skid_buffer[34]_i_1_n_0 ));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[32]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[33]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(\skid_buffer[34]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2_5
   (M_AXI_RREADY,
    \aresetn_d_reg[1] ,
    aclk,
    \aresetn_d_reg[0] ,
    m_axi_rvalid);
  output [0:0]M_AXI_RREADY;
  input \aresetn_d_reg[1] ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input [0:0]m_axi_rvalid;

  wire [0:0]M_AXI_RREADY;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire [0:0]m_axi_rvalid;
  wire m_valid_i0__0;
  wire p_54_out;
  wire s_ready_i_i_1__5_n_0;

  LUT3 #(
    .INIT(8'hFD)) 
    m_valid_i0
       (.I0(M_AXI_RREADY),
        .I1(p_54_out),
        .I2(m_axi_rvalid),
        .O(m_valid_i0__0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0__0),
        .Q(p_54_out),
        .R(\aresetn_d_reg[1] ));
  LUT3 #(
    .INIT(8'h4F)) 
    s_ready_i_i_1__5
       (.I0(m_axi_rvalid),
        .I1(M_AXI_RREADY),
        .I2(p_54_out),
        .O(s_ready_i_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__5_n_0),
        .Q(M_AXI_RREADY),
        .R(\aresetn_d_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_15_axic_register_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_register_slice_v2_1_15_axic_register_slice__parameterized2_7
   (m_valid_i_reg_0,
    \m_axi_rready[0] ,
    s_axi_rdata,
    \gen_no_arbiter.m_valid_i_reg ,
    Q,
    \gen_master_slots[0].r_issuing_cnt_reg[1] ,
    \aresetn_d_reg[1] ,
    aclk,
    \aresetn_d_reg[0] ,
    m_axi_rvalid,
    \gen_single_thread.active_target_hot ,
    s_axi_rready,
    \gen_single_thread.active_target_enc ,
    \gen_master_slots[0].r_issuing_cnt_reg[4] ,
    m_axi_rlast,
    m_axi_rresp,
    m_axi_rdata);
  output m_valid_i_reg_0;
  output \m_axi_rready[0] ;
  output [31:0]s_axi_rdata;
  output \gen_no_arbiter.m_valid_i_reg ;
  output [2:0]Q;
  output \gen_master_slots[0].r_issuing_cnt_reg[1] ;
  input \aresetn_d_reg[1] ;
  input aclk;
  input \aresetn_d_reg[0] ;
  input [0:0]m_axi_rvalid;
  input [0:0]\gen_single_thread.active_target_hot ;
  input [0:0]s_axi_rready;
  input [0:0]\gen_single_thread.active_target_enc ;
  input [0:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  input [0:0]m_axi_rlast;
  input [1:0]m_axi_rresp;
  input [31:0]m_axi_rdata;

  wire [2:0]Q;
  wire aclk;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire \gen_master_slots[0].r_issuing_cnt_reg[1] ;
  wire [0:0]\gen_master_slots[0].r_issuing_cnt_reg[4] ;
  wire \gen_no_arbiter.m_valid_i_reg ;
  wire [0:0]\gen_single_thread.active_target_enc ;
  wire [0:0]\gen_single_thread.active_target_hot ;
  wire [31:0]m_axi_rdata;
  wire [0:0]m_axi_rlast;
  wire \m_axi_rready[0] ;
  wire [1:0]m_axi_rresp;
  wire [0:0]m_axi_rvalid;
  wire m_valid_i0;
  wire m_valid_i_reg_0;
  wire p_1_in;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire s_ready_i_i_1__3_n_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[11] ;
  wire \skid_buffer_reg_n_0_[12] ;
  wire \skid_buffer_reg_n_0_[13] ;
  wire \skid_buffer_reg_n_0_[14] ;
  wire \skid_buffer_reg_n_0_[15] ;
  wire \skid_buffer_reg_n_0_[16] ;
  wire \skid_buffer_reg_n_0_[17] ;
  wire \skid_buffer_reg_n_0_[18] ;
  wire \skid_buffer_reg_n_0_[19] ;
  wire \skid_buffer_reg_n_0_[1] ;
  wire \skid_buffer_reg_n_0_[20] ;
  wire \skid_buffer_reg_n_0_[21] ;
  wire \skid_buffer_reg_n_0_[22] ;
  wire \skid_buffer_reg_n_0_[23] ;
  wire \skid_buffer_reg_n_0_[24] ;
  wire \skid_buffer_reg_n_0_[25] ;
  wire \skid_buffer_reg_n_0_[26] ;
  wire \skid_buffer_reg_n_0_[27] ;
  wire \skid_buffer_reg_n_0_[28] ;
  wire \skid_buffer_reg_n_0_[29] ;
  wire \skid_buffer_reg_n_0_[2] ;
  wire \skid_buffer_reg_n_0_[30] ;
  wire \skid_buffer_reg_n_0_[31] ;
  wire \skid_buffer_reg_n_0_[32] ;
  wire \skid_buffer_reg_n_0_[33] ;
  wire \skid_buffer_reg_n_0_[34] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire [34:3]st_mr_rmesg;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_master_slots[0].r_issuing_cnt[4]_i_4 
       (.I0(Q[2]),
        .I1(m_valid_i_reg_0),
        .I2(s_axi_rready),
        .I3(\gen_single_thread.active_target_hot ),
        .O(\gen_master_slots[0].r_issuing_cnt_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \gen_no_arbiter.s_ready_i[0]_i_8 
       (.I0(\gen_single_thread.active_target_hot ),
        .I1(s_axi_rready),
        .I2(m_valid_i_reg_0),
        .I3(Q[2]),
        .I4(\gen_master_slots[0].r_issuing_cnt_reg[4] ),
        .O(\gen_no_arbiter.m_valid_i_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[11] ),
        .O(skid_buffer[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[12] ),
        .O(skid_buffer[12]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[13]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[13] ),
        .O(skid_buffer[13]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[14] ),
        .O(skid_buffer[14]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[15] ),
        .O(skid_buffer[15]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[16] ),
        .O(skid_buffer[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[17] ),
        .O(skid_buffer[17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[18] ),
        .O(skid_buffer[18]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[19] ),
        .O(skid_buffer[19]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[1]_i_1__0 
       (.I0(m_axi_rdata[1]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[1] ),
        .O(skid_buffer[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[20] ),
        .O(skid_buffer[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[21] ),
        .O(skid_buffer[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[22] ),
        .O(skid_buffer[22]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[23] ),
        .O(skid_buffer[23]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[24] ),
        .O(skid_buffer[24]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[25] ),
        .O(skid_buffer[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[26] ),
        .O(skid_buffer[26]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[27] ),
        .O(skid_buffer[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[28] ),
        .O(skid_buffer[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[29] ),
        .O(skid_buffer[29]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[2] ),
        .O(skid_buffer[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[30] ),
        .O(skid_buffer[30]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[31]_i_1 
       (.I0(m_axi_rdata[31]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[31] ),
        .O(skid_buffer[31]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[32]_i_1 
       (.I0(m_axi_rresp[0]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[32] ),
        .O(skid_buffer[32]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[33]_i_1 
       (.I0(m_axi_rresp[1]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[33] ),
        .O(skid_buffer[33]));
  LUT3 #(
    .INIT(8'hD5)) 
    \m_payload_i[34]_i_1 
       (.I0(m_valid_i_reg_0),
        .I1(\gen_single_thread.active_target_hot ),
        .I2(s_axi_rready),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[34]_i_2 
       (.I0(m_axi_rlast),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[34] ),
        .O(skid_buffer[34]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[5] ),
        .O(skid_buffer[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[6] ),
        .O(skid_buffer[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[7] ),
        .O(skid_buffer[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(\m_axi_rready[0] ),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[0]),
        .Q(st_mr_rmesg[3]),
        .R(1'b0));
  FDRE \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[10]),
        .Q(st_mr_rmesg[13]),
        .R(1'b0));
  FDRE \m_payload_i_reg[11] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[11]),
        .Q(st_mr_rmesg[14]),
        .R(1'b0));
  FDRE \m_payload_i_reg[12] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[12]),
        .Q(st_mr_rmesg[15]),
        .R(1'b0));
  FDRE \m_payload_i_reg[13] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[13]),
        .Q(st_mr_rmesg[16]),
        .R(1'b0));
  FDRE \m_payload_i_reg[14] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[14]),
        .Q(st_mr_rmesg[17]),
        .R(1'b0));
  FDRE \m_payload_i_reg[15] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[15]),
        .Q(st_mr_rmesg[18]),
        .R(1'b0));
  FDRE \m_payload_i_reg[16] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[16]),
        .Q(st_mr_rmesg[19]),
        .R(1'b0));
  FDRE \m_payload_i_reg[17] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[17]),
        .Q(st_mr_rmesg[20]),
        .R(1'b0));
  FDRE \m_payload_i_reg[18] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[18]),
        .Q(st_mr_rmesg[21]),
        .R(1'b0));
  FDRE \m_payload_i_reg[19] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[19]),
        .Q(st_mr_rmesg[22]),
        .R(1'b0));
  FDRE \m_payload_i_reg[1] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[1]),
        .Q(st_mr_rmesg[4]),
        .R(1'b0));
  FDRE \m_payload_i_reg[20] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[20]),
        .Q(st_mr_rmesg[23]),
        .R(1'b0));
  FDRE \m_payload_i_reg[21] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[21]),
        .Q(st_mr_rmesg[24]),
        .R(1'b0));
  FDRE \m_payload_i_reg[22] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[22]),
        .Q(st_mr_rmesg[25]),
        .R(1'b0));
  FDRE \m_payload_i_reg[23] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[23]),
        .Q(st_mr_rmesg[26]),
        .R(1'b0));
  FDRE \m_payload_i_reg[24] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[24]),
        .Q(st_mr_rmesg[27]),
        .R(1'b0));
  FDRE \m_payload_i_reg[25] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[25]),
        .Q(st_mr_rmesg[28]),
        .R(1'b0));
  FDRE \m_payload_i_reg[26] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[26]),
        .Q(st_mr_rmesg[29]),
        .R(1'b0));
  FDRE \m_payload_i_reg[27] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[27]),
        .Q(st_mr_rmesg[30]),
        .R(1'b0));
  FDRE \m_payload_i_reg[28] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[28]),
        .Q(st_mr_rmesg[31]),
        .R(1'b0));
  FDRE \m_payload_i_reg[29] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[29]),
        .Q(st_mr_rmesg[32]),
        .R(1'b0));
  FDRE \m_payload_i_reg[2] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[2]),
        .Q(st_mr_rmesg[5]),
        .R(1'b0));
  FDRE \m_payload_i_reg[30] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[30]),
        .Q(st_mr_rmesg[33]),
        .R(1'b0));
  FDRE \m_payload_i_reg[31] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[31]),
        .Q(st_mr_rmesg[34]),
        .R(1'b0));
  FDRE \m_payload_i_reg[32] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[32]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \m_payload_i_reg[33] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[33]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \m_payload_i_reg[34] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[34]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[3]),
        .Q(st_mr_rmesg[6]),
        .R(1'b0));
  FDRE \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[4]),
        .Q(st_mr_rmesg[7]),
        .R(1'b0));
  FDRE \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[5]),
        .Q(st_mr_rmesg[8]),
        .R(1'b0));
  FDRE \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[6]),
        .Q(st_mr_rmesg[9]),
        .R(1'b0));
  FDRE \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[7]),
        .Q(st_mr_rmesg[10]),
        .R(1'b0));
  FDRE \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[8]),
        .Q(st_mr_rmesg[11]),
        .R(1'b0));
  FDRE \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(p_1_in),
        .D(skid_buffer[9]),
        .Q(st_mr_rmesg[12]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFDFDFD)) 
    m_valid_i_i_1__0
       (.I0(\m_axi_rready[0] ),
        .I1(m_axi_rvalid),
        .I2(m_valid_i_reg_0),
        .I3(\gen_single_thread.active_target_hot ),
        .I4(s_axi_rready),
        .O(m_valid_i0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i0),
        .Q(m_valid_i_reg_0),
        .R(\aresetn_d_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[0]_INST_0 
       (.I0(st_mr_rmesg[3]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[10]_INST_0 
       (.I0(st_mr_rmesg[13]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[11]_INST_0 
       (.I0(st_mr_rmesg[14]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[12]_INST_0 
       (.I0(st_mr_rmesg[15]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[13]_INST_0 
       (.I0(st_mr_rmesg[16]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[14]_INST_0 
       (.I0(st_mr_rmesg[17]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[15]_INST_0 
       (.I0(st_mr_rmesg[18]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[16]_INST_0 
       (.I0(st_mr_rmesg[19]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[17]_INST_0 
       (.I0(st_mr_rmesg[20]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[18]_INST_0 
       (.I0(st_mr_rmesg[21]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[19]_INST_0 
       (.I0(st_mr_rmesg[22]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[1]_INST_0 
       (.I0(st_mr_rmesg[4]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[20]_INST_0 
       (.I0(st_mr_rmesg[23]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[21]_INST_0 
       (.I0(st_mr_rmesg[24]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[22]_INST_0 
       (.I0(st_mr_rmesg[25]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[23]_INST_0 
       (.I0(st_mr_rmesg[26]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[24]_INST_0 
       (.I0(st_mr_rmesg[27]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[25]_INST_0 
       (.I0(st_mr_rmesg[28]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[26]_INST_0 
       (.I0(st_mr_rmesg[29]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[27]_INST_0 
       (.I0(st_mr_rmesg[30]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[28]_INST_0 
       (.I0(st_mr_rmesg[31]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[29]_INST_0 
       (.I0(st_mr_rmesg[32]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[2]_INST_0 
       (.I0(st_mr_rmesg[5]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[30]_INST_0 
       (.I0(st_mr_rmesg[33]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[31]_INST_0 
       (.I0(st_mr_rmesg[34]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[3]_INST_0 
       (.I0(st_mr_rmesg[6]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[4]_INST_0 
       (.I0(st_mr_rmesg[7]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[5]_INST_0 
       (.I0(st_mr_rmesg[8]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[6]_INST_0 
       (.I0(st_mr_rmesg[9]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[7]_INST_0 
       (.I0(st_mr_rmesg[10]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[8]_INST_0 
       (.I0(st_mr_rmesg[11]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata[9]_INST_0 
       (.I0(st_mr_rmesg[12]),
        .I1(\gen_single_thread.active_target_enc ),
        .O(s_axi_rdata[9]));
  LUT5 #(
    .INIT(32'hFF2F2F2F)) 
    s_ready_i_i_1__3
       (.I0(\m_axi_rready[0] ),
        .I1(m_axi_rvalid),
        .I2(m_valid_i_reg_0),
        .I3(\gen_single_thread.active_target_hot ),
        .I4(s_axi_rready),
        .O(s_ready_i_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_i_1__3_n_0),
        .Q(\m_axi_rready[0] ),
        .R(\aresetn_d_reg[0] ));
  FDRE \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[10]),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[11] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[11]),
        .Q(\skid_buffer_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[12] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[12]),
        .Q(\skid_buffer_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[13] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[13]),
        .Q(\skid_buffer_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[14] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[14]),
        .Q(\skid_buffer_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[15] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[15]),
        .Q(\skid_buffer_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[16] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[16]),
        .Q(\skid_buffer_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[17] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[17]),
        .Q(\skid_buffer_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[18] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[18]),
        .Q(\skid_buffer_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[19] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[19]),
        .Q(\skid_buffer_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[1] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[1]),
        .Q(\skid_buffer_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[20] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[20]),
        .Q(\skid_buffer_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[21] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[21]),
        .Q(\skid_buffer_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[22] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[22]),
        .Q(\skid_buffer_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[23] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[23]),
        .Q(\skid_buffer_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[24] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[24]),
        .Q(\skid_buffer_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[25] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[25]),
        .Q(\skid_buffer_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[26] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[26]),
        .Q(\skid_buffer_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[27] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[27]),
        .Q(\skid_buffer_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[28] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[28]),
        .Q(\skid_buffer_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[29] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[29]),
        .Q(\skid_buffer_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[2] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[2]),
        .Q(\skid_buffer_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[30] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[30]),
        .Q(\skid_buffer_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[31] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[31]),
        .Q(\skid_buffer_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[32] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rresp[0]),
        .Q(\skid_buffer_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[33] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rresp[1]),
        .Q(\skid_buffer_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[34] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rlast),
        .Q(\skid_buffer_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[3]),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[4]),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[8]),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(\m_axi_rready[0] ),
        .D(m_axi_rdata[9]),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xbar_1,axi_crossbar_v2_1_16_axi_crossbar,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_crossbar_v2_1_16_axi_crossbar,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 96969000, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN" *) input [7:0]s_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE" *) input [2:0]s_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST" *) input [1:0]s_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK" *) input [0:0]s_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE" *) input [3:0]s_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS" *) input [3:0]s_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WLAST" *) input [0:0]s_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN" *) input [7:0]s_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE" *) input [2:0]s_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST" *) input [1:0]s_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK" *) input [0:0]s_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE" *) input [3:0]s_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS" *) input [3:0]s_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RLAST" *) output [0:0]s_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32]" *) output [63:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 M01_AXI AWLEN [7:0] [15:8]" *) output [15:0]m_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWSIZE [2:0] [5:3]" *) output [5:0]m_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI AWBURST [1:0] [3:2]" *) output [3:0]m_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWLOCK [0:0] [1:1]" *) output [1:0]m_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWCACHE [3:0] [7:4]" *) output [7:0]m_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3]" *) output [5:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREGION [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREGION [3:0] [7:4]" *) output [7:0]m_axi_awregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI AWQOS [3:0] [7:4]" *) output [7:0]m_axi_awqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1]" *) output [1:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1]" *) input [1:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32]" *) output [63:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4]" *) output [7:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WLAST [0:0] [1:1]" *) output [1:0]m_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1]" *) output [1:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1]" *) input [1:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2]" *) input [3:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1]" *) input [1:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1]" *) output [1:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32]" *) output [63:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARLEN [7:0] [7:0], xilinx.com:interface:aximm:1.0 M01_AXI ARLEN [7:0] [15:8]" *) output [15:0]m_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARSIZE [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARSIZE [2:0] [5:3]" *) output [5:0]m_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARBURST [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI ARBURST [1:0] [3:2]" *) output [3:0]m_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARLOCK [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARLOCK [0:0] [1:1]" *) output [1:0]m_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARCACHE [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARCACHE [3:0] [7:4]" *) output [7:0]m_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3]" *) output [5:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREGION [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREGION [3:0] [7:4]" *) output [7:0]m_axi_arregion;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARQOS [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI ARQOS [3:0] [7:4]" *) output [7:0]m_axi_arqos;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1]" *) output [1:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1]" *) input [1:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32]" *) input [63:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2]" *) input [3:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RLAST [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RLAST [0:0] [1:1]" *) input [1:0]m_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1]" *) input [1:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1]" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, XIL_INTERFACENAME M01_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 96969000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [1:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [63:0]m_axi_araddr;
  wire [3:0]m_axi_arburst;
  wire [7:0]m_axi_arcache;
  wire [15:0]m_axi_arlen;
  wire [1:0]m_axi_arlock;
  wire [5:0]m_axi_arprot;
  wire [7:0]m_axi_arqos;
  wire [1:0]m_axi_arready;
  wire [7:0]m_axi_arregion;
  wire [5:0]m_axi_arsize;
  wire [1:0]m_axi_arvalid;
  wire [63:0]m_axi_awaddr;
  wire [3:0]m_axi_awburst;
  wire [7:0]m_axi_awcache;
  wire [15:0]m_axi_awlen;
  wire [1:0]m_axi_awlock;
  wire [5:0]m_axi_awprot;
  wire [7:0]m_axi_awqos;
  wire [1:0]m_axi_awready;
  wire [7:0]m_axi_awregion;
  wire [5:0]m_axi_awsize;
  wire [1:0]m_axi_awvalid;
  wire [1:0]m_axi_bready;
  wire [3:0]m_axi_bresp;
  wire [1:0]m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire [1:0]m_axi_rlast;
  wire [1:0]m_axi_rready;
  wire [3:0]m_axi_rresp;
  wire [1:0]m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire [1:0]m_axi_wlast;
  wire [1:0]m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire [1:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [3:0]s_axi_arcache;
  wire [7:0]s_axi_arlen;
  wire [0:0]s_axi_arlock;
  wire [2:0]s_axi_arprot;
  wire [3:0]s_axi_arqos;
  wire [0:0]s_axi_arready;
  wire [2:0]s_axi_arsize;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [3:0]s_axi_awcache;
  wire [7:0]s_axi_awlen;
  wire [0:0]s_axi_awlock;
  wire [2:0]s_axi_awprot;
  wire [3:0]s_axi_awqos;
  wire [0:0]s_axi_awready;
  wire [2:0]s_axi_awsize;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rlast;
  wire [0:0]s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wlast;
  wire [0:0]s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire [0:0]s_axi_wvalid;
  wire [1:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_PROTOCOL = "0" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "1" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_M_AXI_ADDR_WIDTH = "64'b0000000000000000000000000000000000000000000000000000000000011000" *) 
  (* C_M_AXI_BASE_ADDR = "128'b11111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001110001000000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) 
  (* C_M_AXI_READ_ISSUING = "64'b0000000000000000000000000000001000000000000000000000000000010000" *) 
  (* C_M_AXI_SECURE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "64'b1111111111111111111111111111111111111111111111111111111111111111" *) 
  (* C_M_AXI_WRITE_ISSUING = "64'b0000000000000000000000000000001000000000000000000000000000010000" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "2" *) 
  (* C_NUM_SLAVE_SLOTS = "1" *) 
  (* C_R_REGISTER = "0" *) 
  (* C_S_AXI_ARB_PRIORITY = "0" *) 
  (* C_S_AXI_BASE_ID = "0" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "2" *) 
  (* C_S_AXI_SINGLE_THREAD = "0" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "0" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "2" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "rtl" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "2'b11" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "2'b11" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_crossbar_v2_1_16_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[1:0]),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arlock(m_axi_arlock),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arqos(m_axi_arqos),
        .m_axi_arready(m_axi_arready),
        .m_axi_arregion(m_axi_arregion),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[1:0]),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[1:0]),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awlock(m_axi_awlock),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awqos(m_axi_awqos),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(m_axi_awregion),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[1:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid({1'b0,1'b0}),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_buser({1'b0,1'b0}),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rid({1'b0,1'b0}),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_ruser({1'b0,1'b0}),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[1:0]),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[1:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arcache(s_axi_arcache),
        .s_axi_arid(1'b0),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arlock(s_axi_arlock),
        .s_axi_arprot(s_axi_arprot),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(s_axi_arsize),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awcache(s_axi_awcache),
        .s_axi_awid(1'b0),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awlock(s_axi_awlock),
        .s_axi_awprot(s_axi_awprot),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(s_axi_awsize),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(1'b0),
        .s_axi_wlast(s_axi_wlast),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(s_axi_wvalid));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
