Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,1260
design__instance__area,11952.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0010135028278455138
power__switching__total,0.000603758729994297
power__leakage__total,1.2524496106891547E-8
power__total,0.0016172741306945682
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.452906502898404
clock__skew__worst_setup__corner:nom_tt_025C_1v80,3.9529065584095564
timing__hold__ws__corner:nom_tt_025C_1v80,0.30751291272680886
timing__setup__ws__corner:nom_tt_025C_1v80,12.631303471811826
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.307513
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,17.485075
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,9
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,3.228493785915022
clock__skew__worst_setup__corner:nom_ss_100C_1v60,3.7284936193815637
timing__hold__ws__corner:nom_ss_100C_1v60,0.8428246117355684
timing__setup__ws__corner:nom_ss_100C_1v60,8.948336547244043
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.842825
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.032029
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,3.5500039468429643
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.050004002354117
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10795165067408859
timing__setup__ws__corner:nom_ff_n40C_1v95,13.883841136406556
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107952
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.302187
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,9
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,3.552225281133458
clock__skew__worst_setup,3.7284936193815637
timing__hold__ws,0.10637330206649148
timing__setup__ws,8.871271079943943
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106373
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.989365
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1260
design__instance__area__stdcell,11952.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.7247
design__instance__utilization__stdcell,0.7247
design__instance__count__class:buffer,7
design__instance__count__class:inverter,32
design__instance__count__class:sequential_cell,206
design__instance__count__class:multi_input_combinational_cell,580
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,830
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18904.6
design__violations,0
design__instance__count__class:timing_repair_buffer,178
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,119
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1039
route__net__special,2
route__drc_errors__iter:1,618
route__wirelength__iter:1,21984
route__drc_errors__iter:2,205
route__wirelength__iter:2,21733
route__drc_errors__iter:3,152
route__wirelength__iter:3,21609
route__drc_errors__iter:4,3
route__wirelength__iter:4,21575
route__drc_errors__iter:5,0
route__wirelength__iter:5,21578
route__drc_errors,0
route__wirelength,21578
route__vias,7295
route__vias__singlecut,7295
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,281.82
timing__unannotated_net__count__corner:nom_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,3.455644090909949
clock__skew__worst_setup__corner:min_tt_025C_1v80,3.9556439243764903
timing__hold__ws__corner:min_tt_025C_1v80,0.3055167871832298
timing__setup__ws__corner:min_tt_025C_1v80,12.680059139361749
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305517
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,17.513491
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,9
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,3.234007819745073
clock__skew__worst_setup__corner:min_ss_100C_1v60,3.734007875256226
timing__hold__ws__corner:min_ss_100C_1v60,0.8387983878228958
timing__setup__ws__corner:min_ss_100C_1v60,9.043523519353798
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.838798
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.076877
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,3.5518806678968677
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.05188072340802
timing__hold__ws__corner:min_ff_n40C_1v95,0.10637330206649148
timing__setup__ws__corner:min_ff_n40C_1v95,13.912517753854445
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106373
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.323917
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.455637429571613
clock__skew__worst_setup__corner:max_tt_025C_1v80,3.955637263038154
timing__hold__ws__corner:max_tt_025C_1v80,0.31026843084070865
timing__setup__ws__corner:max_tt_025C_1v80,12.592363064255602
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.310268
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,17.449570
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,40
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,9
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,3.2317183177589395
clock__skew__worst_setup__corner:max_ss_100C_1v60,3.731718151225481
timing__hold__ws__corner:max_ss_100C_1v60,0.8478427089264932
timing__setup__ws__corner:max_ss_100C_1v60,8.871271079943943
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.847843
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,14.989365
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,40
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,3.552225281133458
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.052225336644611
timing__hold__ws__corner:max_ff_n40C_1v95,0.11014789392351607
timing__setup__ws__corner:max_ff_n40C_1v95,13.859283890585742
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110148
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.280485
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,40
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,40
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000851532
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000091727
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000268545
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000091727
design_powergrid__voltage__worst,0.000091727
design_powergrid__voltage__worst__net:VPWR,1.79991
design_powergrid__drop__worst,0.000091727
design_powergrid__drop__worst__net:VPWR,0.0000851532
design_powergrid__voltage__worst__net:VGND,0.000091727
design_powergrid__drop__worst__net:VGND,0.000091727
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002720000000000000046321453617270691438534413464367389678955078125
ir__drop__worst,0.000085199999999999997415088548446959748616791330277919769287109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
