
elec3300-f22-project-gp4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009680  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bbc  08009868  08009868  00019868  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a424  0800a424  00020210  2**0
                  CONTENTS
  4 .ARM          00000000  0800a424  0800a424  00020210  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a424  0800a424  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a424  0800a424  0001a424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a428  0800a428  0001a428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800a42c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  20000210  0800a63c  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000320  0800a63c  00020320  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c16f  00000000  00000000  00020239  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002425  00000000  00000000  0002c3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c10  00000000  00000000  0002e7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b10  00000000  00000000  0002f3e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b3ae  00000000  00000000  0002fef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f15d  00000000  00000000  0004b29e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b331  00000000  00000000  0005a3fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f572c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043f0  00000000  00000000  000f577c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000210 	.word	0x20000210
 8000204:	00000000 	.word	0x00000000
 8000208:	08009850 	.word	0x08009850

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000214 	.word	0x20000214
 8000224:	08009850 	.word	0x08009850

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <__gesf2>:
 800105c:	f04f 3cff 	mov.w	ip, #4294967295
 8001060:	e006      	b.n	8001070 <__cmpsf2+0x4>
 8001062:	bf00      	nop

08001064 <__lesf2>:
 8001064:	f04f 0c01 	mov.w	ip, #1
 8001068:	e002      	b.n	8001070 <__cmpsf2+0x4>
 800106a:	bf00      	nop

0800106c <__cmpsf2>:
 800106c:	f04f 0c01 	mov.w	ip, #1
 8001070:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001074:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001078:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800107c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001080:	bf18      	it	ne
 8001082:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001086:	d011      	beq.n	80010ac <__cmpsf2+0x40>
 8001088:	b001      	add	sp, #4
 800108a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800108e:	bf18      	it	ne
 8001090:	ea90 0f01 	teqne	r0, r1
 8001094:	bf58      	it	pl
 8001096:	ebb2 0003 	subspl.w	r0, r2, r3
 800109a:	bf88      	it	hi
 800109c:	17c8      	asrhi	r0, r1, #31
 800109e:	bf38      	it	cc
 80010a0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010a4:	bf18      	it	ne
 80010a6:	f040 0001 	orrne.w	r0, r0, #1
 80010aa:	4770      	bx	lr
 80010ac:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010b0:	d102      	bne.n	80010b8 <__cmpsf2+0x4c>
 80010b2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010b6:	d105      	bne.n	80010c4 <__cmpsf2+0x58>
 80010b8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010bc:	d1e4      	bne.n	8001088 <__cmpsf2+0x1c>
 80010be:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010c2:	d0e1      	beq.n	8001088 <__cmpsf2+0x1c>
 80010c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <__aeabi_cfrcmple>:
 80010cc:	4684      	mov	ip, r0
 80010ce:	4608      	mov	r0, r1
 80010d0:	4661      	mov	r1, ip
 80010d2:	e7ff      	b.n	80010d4 <__aeabi_cfcmpeq>

080010d4 <__aeabi_cfcmpeq>:
 80010d4:	b50f      	push	{r0, r1, r2, r3, lr}
 80010d6:	f7ff ffc9 	bl	800106c <__cmpsf2>
 80010da:	2800      	cmp	r0, #0
 80010dc:	bf48      	it	mi
 80010de:	f110 0f00 	cmnmi.w	r0, #0
 80010e2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010e4 <__aeabi_fcmpeq>:
 80010e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010e8:	f7ff fff4 	bl	80010d4 <__aeabi_cfcmpeq>
 80010ec:	bf0c      	ite	eq
 80010ee:	2001      	moveq	r0, #1
 80010f0:	2000      	movne	r0, #0
 80010f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010f6:	bf00      	nop

080010f8 <__aeabi_fcmplt>:
 80010f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010fc:	f7ff ffea 	bl	80010d4 <__aeabi_cfcmpeq>
 8001100:	bf34      	ite	cc
 8001102:	2001      	movcc	r0, #1
 8001104:	2000      	movcs	r0, #0
 8001106:	f85d fb08 	ldr.w	pc, [sp], #8
 800110a:	bf00      	nop

0800110c <__aeabi_fcmple>:
 800110c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001110:	f7ff ffe0 	bl	80010d4 <__aeabi_cfcmpeq>
 8001114:	bf94      	ite	ls
 8001116:	2001      	movls	r0, #1
 8001118:	2000      	movhi	r0, #0
 800111a:	f85d fb08 	ldr.w	pc, [sp], #8
 800111e:	bf00      	nop

08001120 <__aeabi_fcmpge>:
 8001120:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001124:	f7ff ffd2 	bl	80010cc <__aeabi_cfrcmple>
 8001128:	bf94      	ite	ls
 800112a:	2001      	movls	r0, #1
 800112c:	2000      	movhi	r0, #0
 800112e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001132:	bf00      	nop

08001134 <__aeabi_fcmpgt>:
 8001134:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001138:	f7ff ffc8 	bl	80010cc <__aeabi_cfrcmple>
 800113c:	bf34      	ite	cc
 800113e:	2001      	movcc	r0, #1
 8001140:	2000      	movcs	r0, #0
 8001142:	f85d fb08 	ldr.w	pc, [sp], #8
 8001146:	bf00      	nop

08001148 <Delay>:
void LCD_FillColor(uint32_t ulAmout_Point, uint16_t usColor);

uint16_t LCD_Read_PixelData(void);


void Delay(__IO uint32_t nCount) {
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    for (; nCount != 0; nCount--);
 8001150:	e002      	b.n	8001158 <Delay+0x10>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	3b01      	subs	r3, #1
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f9      	bne.n	8001152 <Delay+0xa>
}
 800115e:	bf00      	nop
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	bc80      	pop	{r7}
 8001168:	4770      	bx	lr

0800116a <LCD_INIT>:

void LCD_INIT(void) {
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af02      	add	r7, sp, #8
    LCD_BackLed_Control(ENABLE);
 8001170:	2001      	movs	r0, #1
 8001172:	f000 f829 	bl	80011c8 <LCD_BackLed_Control>
    LCD_Rst();
 8001176:	f000 f80f 	bl	8001198 <LCD_Rst>
    LCD_REG_Config();
 800117a:	f000 f85f 	bl	800123c <LCD_REG_Config>
    LCD_Clear(0, 0, 240, 320, BACKGROUND);
 800117e:	2300      	movs	r3, #0
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001186:	22f0      	movs	r2, #240	; 0xf0
 8001188:	2100      	movs	r1, #0
 800118a:	2000      	movs	r0, #0
 800118c:	f000 f9e7 	bl	800155e <LCD_Clear>
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <LCD_Rst>:


void LCD_Rst(void) {
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	2102      	movs	r1, #2
 80011a0:	4807      	ldr	r0, [pc, #28]	; (80011c0 <LCD_Rst+0x28>)
 80011a2:	f003 fd36 	bl	8004c12 <HAL_GPIO_WritePin>
    Delay(0xAFFf << 2);
 80011a6:	4807      	ldr	r0, [pc, #28]	; (80011c4 <LCD_Rst+0x2c>)
 80011a8:	f7ff ffce 	bl	8001148 <Delay>
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2102      	movs	r1, #2
 80011b0:	4803      	ldr	r0, [pc, #12]	; (80011c0 <LCD_Rst+0x28>)
 80011b2:	f003 fd2e 	bl	8004c12 <HAL_GPIO_WritePin>
    Delay(0xAFFf << 2);
 80011b6:	4803      	ldr	r0, [pc, #12]	; (80011c4 <LCD_Rst+0x2c>)
 80011b8:	f7ff ffc6 	bl	8001148 <Delay>
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	40011800 	.word	0x40011800
 80011c4:	0002bffc 	.word	0x0002bffc

080011c8 <LCD_BackLed_Control>:


void LCD_BackLed_Control(FunctionalState enumState) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
    if (enumState)
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d006      	beq.n	80011e6 <LCD_BackLed_Control+0x1e>
        HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_RESET);
 80011d8:	2200      	movs	r2, #0
 80011da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011de:	4807      	ldr	r0, [pc, #28]	; (80011fc <LCD_BackLed_Control+0x34>)
 80011e0:	f003 fd17 	bl	8004c12 <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
}
 80011e4:	e005      	b.n	80011f2 <LCD_BackLed_Control+0x2a>
        HAL_GPIO_WritePin(LCD_BK_PORT, LCD_BK_PIN, GPIO_PIN_SET);
 80011e6:	2201      	movs	r2, #1
 80011e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ec:	4803      	ldr	r0, [pc, #12]	; (80011fc <LCD_BackLed_Control+0x34>)
 80011ee:	f003 fd10 	bl	8004c12 <HAL_GPIO_WritePin>
}
 80011f2:	bf00      	nop
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40011400 	.word	0x40011400

08001200 <LCD_Write_Cmd>:


void LCD_Write_Cmd(uint16_t usCmd) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	4603      	mov	r3, r0
 8001208:	80fb      	strh	r3, [r7, #6]
    *(__IO uint16_t *) (FSMC_Addr_LCD_CMD) = usCmd;
 800120a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	8013      	strh	r3, [r2, #0]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <LCD_Write_Data>:


void LCD_Write_Data(uint16_t usData) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
    *(__IO uint16_t *) (FSMC_Addr_LCD_DATA) = usData;
 8001226:	4a04      	ldr	r2, [pc, #16]	; (8001238 <LCD_Write_Data+0x1c>)
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	8013      	strh	r3, [r2, #0]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	bc80      	pop	{r7}
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	60020000 	.word	0x60020000

0800123c <LCD_REG_Config>:
uint16_t LCD_Read_Data(void) {
    return (*(__IO uint16_t *) (FSMC_Addr_LCD_DATA));
}


void LCD_REG_Config(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
    /*  Power control B (CFh)  */
    DEBUG_DELAY  ();
    LCD_Write_Cmd(0xCF);
 8001240:	20cf      	movs	r0, #207	; 0xcf
 8001242:	f7ff ffdd 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff ffe8 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x81);
 800124c:	2081      	movs	r0, #129	; 0x81
 800124e:	f7ff ffe5 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x30);
 8001252:	2030      	movs	r0, #48	; 0x30
 8001254:	f7ff ffe2 	bl	800121c <LCD_Write_Data>

    /*  Power on sequence control (EDh) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xED);
 8001258:	20ed      	movs	r0, #237	; 0xed
 800125a:	f7ff ffd1 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x64);
 800125e:	2064      	movs	r0, #100	; 0x64
 8001260:	f7ff ffdc 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x03);
 8001264:	2003      	movs	r0, #3
 8001266:	f7ff ffd9 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x12);
 800126a:	2012      	movs	r0, #18
 800126c:	f7ff ffd6 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x81);
 8001270:	2081      	movs	r0, #129	; 0x81
 8001272:	f7ff ffd3 	bl	800121c <LCD_Write_Data>

    /*  Driver timing control A (E8h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xE8);
 8001276:	20e8      	movs	r0, #232	; 0xe8
 8001278:	f7ff ffc2 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x85);
 800127c:	2085      	movs	r0, #133	; 0x85
 800127e:	f7ff ffcd 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x10);
 8001282:	2010      	movs	r0, #16
 8001284:	f7ff ffca 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x78);
 8001288:	2078      	movs	r0, #120	; 0x78
 800128a:	f7ff ffc7 	bl	800121c <LCD_Write_Data>

    /*  Power control A (CBh) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xCB);
 800128e:	20cb      	movs	r0, #203	; 0xcb
 8001290:	f7ff ffb6 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x39);
 8001294:	2039      	movs	r0, #57	; 0x39
 8001296:	f7ff ffc1 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x2C);
 800129a:	202c      	movs	r0, #44	; 0x2c
 800129c:	f7ff ffbe 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 80012a0:	2000      	movs	r0, #0
 80012a2:	f7ff ffbb 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x34);
 80012a6:	2034      	movs	r0, #52	; 0x34
 80012a8:	f7ff ffb8 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x02);
 80012ac:	2002      	movs	r0, #2
 80012ae:	f7ff ffb5 	bl	800121c <LCD_Write_Data>

    /* Pump ratio control (F7h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xF7);
 80012b2:	20f7      	movs	r0, #247	; 0xf7
 80012b4:	f7ff ffa4 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x20);
 80012b8:	2020      	movs	r0, #32
 80012ba:	f7ff ffaf 	bl	800121c <LCD_Write_Data>

    /* Driver timing control B */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xEA);
 80012be:	20ea      	movs	r0, #234	; 0xea
 80012c0:	f7ff ff9e 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff ffa9 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 80012ca:	2000      	movs	r0, #0
 80012cc:	f7ff ffa6 	bl	800121c <LCD_Write_Data>

    /* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xB1);
 80012d0:	20b1      	movs	r0, #177	; 0xb1
 80012d2:	f7ff ff95 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f7ff ffa0 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x1B);
 80012dc:	201b      	movs	r0, #27
 80012de:	f7ff ff9d 	bl	800121c <LCD_Write_Data>

    /*  Display Function Control (B6h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xB6);
 80012e2:	20b6      	movs	r0, #182	; 0xb6
 80012e4:	f7ff ff8c 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x0A);
 80012e8:	200a      	movs	r0, #10
 80012ea:	f7ff ff97 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0xA2);
 80012ee:	20a2      	movs	r0, #162	; 0xa2
 80012f0:	f7ff ff94 	bl	800121c <LCD_Write_Data>

    /* Power Control 1 (C0h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xC0);
 80012f4:	20c0      	movs	r0, #192	; 0xc0
 80012f6:	f7ff ff83 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x35);
 80012fa:	2035      	movs	r0, #53	; 0x35
 80012fc:	f7ff ff8e 	bl	800121c <LCD_Write_Data>

    /* Power Control 2 (C1h) */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0xC1);
 8001300:	20c1      	movs	r0, #193	; 0xc1
 8001302:	f7ff ff7d 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x11);
 8001306:	2011      	movs	r0, #17
 8001308:	f7ff ff88 	bl	800121c <LCD_Write_Data>

    /* VCOM Control 1 (C5h) */
    LCD_Write_Cmd(0xC5);
 800130c:	20c5      	movs	r0, #197	; 0xc5
 800130e:	f7ff ff77 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x45);
 8001312:	2045      	movs	r0, #69	; 0x45
 8001314:	f7ff ff82 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x45);
 8001318:	2045      	movs	r0, #69	; 0x45
 800131a:	f7ff ff7f 	bl	800121c <LCD_Write_Data>

    /*  VCOM Control 2 (C7h)  */
    LCD_Write_Cmd(0xC7);
 800131e:	20c7      	movs	r0, #199	; 0xc7
 8001320:	f7ff ff6e 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0xA2);
 8001324:	20a2      	movs	r0, #162	; 0xa2
 8001326:	f7ff ff79 	bl	800121c <LCD_Write_Data>

    /* Enable 3G (F2h) */
    LCD_Write_Cmd(0xF2);
 800132a:	20f2      	movs	r0, #242	; 0xf2
 800132c:	f7ff ff68 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001330:	2000      	movs	r0, #0
 8001332:	f7ff ff73 	bl	800121c <LCD_Write_Data>

    /* Gamma Set (26h) */
    LCD_Write_Cmd(0x26);
 8001336:	2026      	movs	r0, #38	; 0x26
 8001338:	f7ff ff62 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x01);
 800133c:	2001      	movs	r0, #1
 800133e:	f7ff ff6d 	bl	800121c <LCD_Write_Data>
    DEBUG_DELAY ();

    /* Positive Gamma Correction */
    LCD_Write_Cmd(0xE0); //Set Gamma
 8001342:	20e0      	movs	r0, #224	; 0xe0
 8001344:	f7ff ff5c 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x0F);
 8001348:	200f      	movs	r0, #15
 800134a:	f7ff ff67 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x26);
 800134e:	2026      	movs	r0, #38	; 0x26
 8001350:	f7ff ff64 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x24);
 8001354:	2024      	movs	r0, #36	; 0x24
 8001356:	f7ff ff61 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x0B);
 800135a:	200b      	movs	r0, #11
 800135c:	f7ff ff5e 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x0E);
 8001360:	200e      	movs	r0, #14
 8001362:	f7ff ff5b 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x09);
 8001366:	2009      	movs	r0, #9
 8001368:	f7ff ff58 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x54);
 800136c:	2054      	movs	r0, #84	; 0x54
 800136e:	f7ff ff55 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0xA8);
 8001372:	20a8      	movs	r0, #168	; 0xa8
 8001374:	f7ff ff52 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x46);
 8001378:	2046      	movs	r0, #70	; 0x46
 800137a:	f7ff ff4f 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x0C);
 800137e:	200c      	movs	r0, #12
 8001380:	f7ff ff4c 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x17);
 8001384:	2017      	movs	r0, #23
 8001386:	f7ff ff49 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x09);
 800138a:	2009      	movs	r0, #9
 800138c:	f7ff ff46 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x0F);
 8001390:	200f      	movs	r0, #15
 8001392:	f7ff ff43 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x07);
 8001396:	2007      	movs	r0, #7
 8001398:	f7ff ff40 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 800139c:	2000      	movs	r0, #0
 800139e:	f7ff ff3d 	bl	800121c <LCD_Write_Data>

    /* Negative Gamma Correction (E1h) */
    LCD_Write_Cmd(0XE1); //Set Gamma
 80013a2:	20e1      	movs	r0, #225	; 0xe1
 80013a4:	f7ff ff2c 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ff37 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x19);
 80013ae:	2019      	movs	r0, #25
 80013b0:	f7ff ff34 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x1B);
 80013b4:	201b      	movs	r0, #27
 80013b6:	f7ff ff31 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x04);
 80013ba:	2004      	movs	r0, #4
 80013bc:	f7ff ff2e 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x10);
 80013c0:	2010      	movs	r0, #16
 80013c2:	f7ff ff2b 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x07);
 80013c6:	2007      	movs	r0, #7
 80013c8:	f7ff ff28 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x2A);
 80013cc:	202a      	movs	r0, #42	; 0x2a
 80013ce:	f7ff ff25 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x47);
 80013d2:	2047      	movs	r0, #71	; 0x47
 80013d4:	f7ff ff22 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x39);
 80013d8:	2039      	movs	r0, #57	; 0x39
 80013da:	f7ff ff1f 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x03);
 80013de:	2003      	movs	r0, #3
 80013e0:	f7ff ff1c 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x06);
 80013e4:	2006      	movs	r0, #6
 80013e6:	f7ff ff19 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x06);
 80013ea:	2006      	movs	r0, #6
 80013ec:	f7ff ff16 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x30);
 80013f0:	2030      	movs	r0, #48	; 0x30
 80013f2:	f7ff ff13 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x38);
 80013f6:	2038      	movs	r0, #56	; 0x38
 80013f8:	f7ff ff10 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x0F);
 80013fc:	200f      	movs	r0, #15
 80013fe:	f7ff ff0d 	bl	800121c <LCD_Write_Data>

    /* memory access control set */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0x36);
 8001402:	2036      	movs	r0, #54	; 0x36
 8001404:	f7ff fefc 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0xC8);
 8001408:	20c8      	movs	r0, #200	; 0xc8
 800140a:	f7ff ff07 	bl	800121c <LCD_Write_Data>
    DEBUG_DELAY ();

    /* column address control set */
    LCD_Write_Cmd(CMD_Set_COLUMN);
 800140e:	202a      	movs	r0, #42	; 0x2a
 8001410:	f7ff fef6 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001414:	2000      	movs	r0, #0
 8001416:	f7ff ff01 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff fefe 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001420:	2000      	movs	r0, #0
 8001422:	f7ff fefb 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0xEF);
 8001426:	20ef      	movs	r0, #239	; 0xef
 8001428:	f7ff fef8 	bl	800121c <LCD_Write_Data>

    /* page address control set */
    DEBUG_DELAY ();
    LCD_Write_Cmd(CMD_Set_PAGE);
 800142c:	202b      	movs	r0, #43	; 0x2b
 800142e:	f7ff fee7 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x00);
 8001432:	2000      	movs	r0, #0
 8001434:	f7ff fef2 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x00);
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff feef 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x01);
 800143e:	2001      	movs	r0, #1
 8001440:	f7ff feec 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(0x3F);
 8001444:	203f      	movs	r0, #63	; 0x3f
 8001446:	f7ff fee9 	bl	800121c <LCD_Write_Data>

    /*  Pixel Format Set (3Ah)  */
    DEBUG_DELAY ();
    LCD_Write_Cmd(0x3a);
 800144a:	203a      	movs	r0, #58	; 0x3a
 800144c:	f7ff fed8 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(0x55);
 8001450:	2055      	movs	r0, #85	; 0x55
 8001452:	f7ff fee3 	bl	800121c <LCD_Write_Data>

    /* Sleep Out (11h)  */
    LCD_Write_Cmd(0x11);
 8001456:	2011      	movs	r0, #17
 8001458:	f7ff fed2 	bl	8001200 <LCD_Write_Cmd>
    Delay(0xAFFf << 2);
 800145c:	4803      	ldr	r0, [pc, #12]	; (800146c <LCD_REG_Config+0x230>)
 800145e:	f7ff fe73 	bl	8001148 <Delay>
    DEBUG_DELAY ();

    /* Display ON (29h) */
    LCD_Write_Cmd(0x29);
 8001462:	2029      	movs	r0, #41	; 0x29
 8001464:	f7ff fecc 	bl	8001200 <LCD_Write_Cmd>

}
 8001468:	bf00      	nop
 800146a:	bd80      	pop	{r7, pc}
 800146c:	0002bffc 	.word	0x0002bffc

08001470 <LCD_OpenWindow>:


void LCD_OpenWindow(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight) {
 8001470:	b590      	push	{r4, r7, lr}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4604      	mov	r4, r0
 8001478:	4608      	mov	r0, r1
 800147a:	4611      	mov	r1, r2
 800147c:	461a      	mov	r2, r3
 800147e:	4623      	mov	r3, r4
 8001480:	80fb      	strh	r3, [r7, #6]
 8001482:	4603      	mov	r3, r0
 8001484:	80bb      	strh	r3, [r7, #4]
 8001486:	460b      	mov	r3, r1
 8001488:	807b      	strh	r3, [r7, #2]
 800148a:	4613      	mov	r3, r2
 800148c:	803b      	strh	r3, [r7, #0]
    LCD_Write_Cmd(CMD_Set_COLUMN);
 800148e:	202a      	movs	r0, #42	; 0x2a
 8001490:	f7ff feb6 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(usCOLUMN >> 8);
 8001494:	88fb      	ldrh	r3, [r7, #6]
 8001496:	0a1b      	lsrs	r3, r3, #8
 8001498:	b29b      	uxth	r3, r3
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff febe 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(usCOLUMN & 0xff);
 80014a0:	88fb      	ldrh	r3, [r7, #6]
 80014a2:	b2db      	uxtb	r3, r3
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff feb8 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data((usCOLUMN + usWidth - 1) >> 8);
 80014ac:	88fa      	ldrh	r2, [r7, #6]
 80014ae:	887b      	ldrh	r3, [r7, #2]
 80014b0:	4413      	add	r3, r2
 80014b2:	3b01      	subs	r3, #1
 80014b4:	121b      	asrs	r3, r3, #8
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff feaf 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data((usCOLUMN + usWidth - 1) & 0xff);
 80014be:	88fa      	ldrh	r2, [r7, #6]
 80014c0:	887b      	ldrh	r3, [r7, #2]
 80014c2:	4413      	add	r3, r2
 80014c4:	b29b      	uxth	r3, r3
 80014c6:	3b01      	subs	r3, #1
 80014c8:	b29b      	uxth	r3, r3
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff fea4 	bl	800121c <LCD_Write_Data>

    LCD_Write_Cmd(CMD_Set_PAGE);
 80014d4:	202b      	movs	r0, #43	; 0x2b
 80014d6:	f7ff fe93 	bl	8001200 <LCD_Write_Cmd>
    LCD_Write_Data(usPAGE >> 8);
 80014da:	88bb      	ldrh	r3, [r7, #4]
 80014dc:	0a1b      	lsrs	r3, r3, #8
 80014de:	b29b      	uxth	r3, r3
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe9b 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data(usPAGE & 0xff);
 80014e6:	88bb      	ldrh	r3, [r7, #4]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	b29b      	uxth	r3, r3
 80014ec:	4618      	mov	r0, r3
 80014ee:	f7ff fe95 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data((usPAGE + usHeight - 1) >> 8);
 80014f2:	88ba      	ldrh	r2, [r7, #4]
 80014f4:	883b      	ldrh	r3, [r7, #0]
 80014f6:	4413      	add	r3, r2
 80014f8:	3b01      	subs	r3, #1
 80014fa:	121b      	asrs	r3, r3, #8
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fe8c 	bl	800121c <LCD_Write_Data>
    LCD_Write_Data((usPAGE + usHeight - 1) & 0xff);
 8001504:	88ba      	ldrh	r2, [r7, #4]
 8001506:	883b      	ldrh	r3, [r7, #0]
 8001508:	4413      	add	r3, r2
 800150a:	b29b      	uxth	r3, r3
 800150c:	3b01      	subs	r3, #1
 800150e:	b29b      	uxth	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	b29b      	uxth	r3, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff fe81 	bl	800121c <LCD_Write_Data>

}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	bd90      	pop	{r4, r7, pc}

08001522 <LCD_FillColor>:


void LCD_FillColor(uint32_t usPoint, uint16_t usColor) {
 8001522:	b580      	push	{r7, lr}
 8001524:	b084      	sub	sp, #16
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
 800152a:	460b      	mov	r3, r1
 800152c:	807b      	strh	r3, [r7, #2]
    uint32_t i = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]

    /* memory write */
    LCD_Write_Cmd(CMD_SetPixel);
 8001532:	202c      	movs	r0, #44	; 0x2c
 8001534:	f7ff fe64 	bl	8001200 <LCD_Write_Cmd>

    for (i = 0; i < usPoint; i++)
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	e006      	b.n	800154c <LCD_FillColor+0x2a>
        LCD_Write_Data(usColor);
 800153e:	887b      	ldrh	r3, [r7, #2]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff fe6b 	bl	800121c <LCD_Write_Data>
    for (i = 0; i < usPoint; i++)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	d3f4      	bcc.n	800153e <LCD_FillColor+0x1c>

}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <LCD_Clear>:


void LCD_Clear(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor) {
 800155e:	b590      	push	{r4, r7, lr}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	4604      	mov	r4, r0
 8001566:	4608      	mov	r0, r1
 8001568:	4611      	mov	r1, r2
 800156a:	461a      	mov	r2, r3
 800156c:	4623      	mov	r3, r4
 800156e:	80fb      	strh	r3, [r7, #6]
 8001570:	4603      	mov	r3, r0
 8001572:	80bb      	strh	r3, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	807b      	strh	r3, [r7, #2]
 8001578:	4613      	mov	r3, r2
 800157a:	803b      	strh	r3, [r7, #0]
    LCD_OpenWindow(usCOLUMN, usPAGE, usWidth, usHeight);
 800157c:	883b      	ldrh	r3, [r7, #0]
 800157e:	887a      	ldrh	r2, [r7, #2]
 8001580:	88b9      	ldrh	r1, [r7, #4]
 8001582:	88f8      	ldrh	r0, [r7, #6]
 8001584:	f7ff ff74 	bl	8001470 <LCD_OpenWindow>

    LCD_FillColor(usWidth * usHeight, usColor);
 8001588:	887b      	ldrh	r3, [r7, #2]
 800158a:	883a      	ldrh	r2, [r7, #0]
 800158c:	fb02 f303 	mul.w	r3, r2, r3
 8001590:	461a      	mov	r2, r3
 8001592:	8b3b      	ldrh	r3, [r7, #24]
 8001594:	4619      	mov	r1, r3
 8001596:	4610      	mov	r0, r2
 8001598:	f7ff ffc3 	bl	8001522 <LCD_FillColor>

}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd90      	pop	{r4, r7, pc}

080015a4 <LCD_DrawChar>:


}


void LCD_DrawChar(uint16_t usC, uint16_t usP, const char cChar) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	4603      	mov	r3, r0
 80015ac:	80fb      	strh	r3, [r7, #6]
 80015ae:	460b      	mov	r3, r1
 80015b0:	80bb      	strh	r3, [r7, #4]
 80015b2:	4613      	mov	r3, r2
 80015b4:	70fb      	strb	r3, [r7, #3]
    uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;


    ucRelativePositon = cChar - ' ';
 80015b6:	78fb      	ldrb	r3, [r7, #3]
 80015b8:	3b20      	subs	r3, #32
 80015ba:	733b      	strb	r3, [r7, #12]

    LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 80015bc:	88b9      	ldrh	r1, [r7, #4]
 80015be:	88f8      	ldrh	r0, [r7, #6]
 80015c0:	2310      	movs	r3, #16
 80015c2:	2208      	movs	r2, #8
 80015c4:	f7ff ff54 	bl	8001470 <LCD_OpenWindow>

    LCD_Write_Cmd(CMD_SetPixel);
 80015c8:	202c      	movs	r0, #44	; 0x2c
 80015ca:	f7ff fe19 	bl	8001200 <LCD_Write_Cmd>

    for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 80015ce:	2300      	movs	r3, #0
 80015d0:	73bb      	strb	r3, [r7, #14]
 80015d2:	e023      	b.n	800161c <LCD_DrawChar+0x78>
        ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 80015d4:	7b3a      	ldrb	r2, [r7, #12]
 80015d6:	7bbb      	ldrb	r3, [r7, #14]
 80015d8:	4914      	ldr	r1, [pc, #80]	; (800162c <LCD_DrawChar+0x88>)
 80015da:	0112      	lsls	r2, r2, #4
 80015dc:	440a      	add	r2, r1
 80015de:	4413      	add	r3, r2
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	73fb      	strb	r3, [r7, #15]

        for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 80015e4:	2300      	movs	r3, #0
 80015e6:	737b      	strb	r3, [r7, #13]
 80015e8:	e012      	b.n	8001610 <LCD_DrawChar+0x6c>
            if (ucTemp & 0x01)
 80015ea:	7bfb      	ldrb	r3, [r7, #15]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <LCD_DrawChar+0x58>
                LCD_Write_Data(0x001F);
 80015f4:	201f      	movs	r0, #31
 80015f6:	f7ff fe11 	bl	800121c <LCD_Write_Data>
 80015fa:	e003      	b.n	8001604 <LCD_DrawChar+0x60>

            else
                LCD_Write_Data(0xFFFF);
 80015fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001600:	f7ff fe0c 	bl	800121c <LCD_Write_Data>

            ucTemp >>= 1;
 8001604:	7bfb      	ldrb	r3, [r7, #15]
 8001606:	085b      	lsrs	r3, r3, #1
 8001608:	73fb      	strb	r3, [r7, #15]
        for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 800160a:	7b7b      	ldrb	r3, [r7, #13]
 800160c:	3301      	adds	r3, #1
 800160e:	737b      	strb	r3, [r7, #13]
 8001610:	7b7b      	ldrb	r3, [r7, #13]
 8001612:	2b07      	cmp	r3, #7
 8001614:	d9e9      	bls.n	80015ea <LCD_DrawChar+0x46>
    for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001616:	7bbb      	ldrb	r3, [r7, #14]
 8001618:	3301      	adds	r3, #1
 800161a:	73bb      	strb	r3, [r7, #14]
 800161c:	7bbb      	ldrb	r3, [r7, #14]
 800161e:	2b0f      	cmp	r3, #15
 8001620:	d9d8      	bls.n	80015d4 <LCD_DrawChar+0x30>

        }

    }

}
 8001622:	bf00      	nop
 8001624:	bf00      	nop
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	08009a44 	.word	0x08009a44

08001630 <LCD_DrawString>:


void LCD_DrawString(uint16_t usC, uint16_t usP, const char *pStr) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	603a      	str	r2, [r7, #0]
 800163a:	80fb      	strh	r3, [r7, #6]
 800163c:	460b      	mov	r3, r1
 800163e:	80bb      	strh	r3, [r7, #4]
    while (*pStr != '\0') {
 8001640:	e01c      	b.n	800167c <LCD_DrawString+0x4c>
        if ((usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR) > LCD_DispWindow_COLUMN) {
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	2be8      	cmp	r3, #232	; 0xe8
 8001646:	d904      	bls.n	8001652 <LCD_DrawString+0x22>
            usC = LCD_DispWindow_Start_COLUMN;
 8001648:	2300      	movs	r3, #0
 800164a:	80fb      	strh	r3, [r7, #6]
            usP += HEIGHT_EN_CHAR;
 800164c:	88bb      	ldrh	r3, [r7, #4]
 800164e:	3310      	adds	r3, #16
 8001650:	80bb      	strh	r3, [r7, #4]
        }

        if ((usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR) > LCD_DispWindow_PAGE) {
 8001652:	88bb      	ldrh	r3, [r7, #4]
 8001654:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001658:	d903      	bls.n	8001662 <LCD_DrawString+0x32>
            usC = LCD_DispWindow_Start_COLUMN;
 800165a:	2300      	movs	r3, #0
 800165c:	80fb      	strh	r3, [r7, #6]
            usP = LCD_DispWindow_Start_PAGE;
 800165e:	2300      	movs	r3, #0
 8001660:	80bb      	strh	r3, [r7, #4]
        }

        LCD_DrawChar(usC, usP, *pStr);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	781a      	ldrb	r2, [r3, #0]
 8001666:	88b9      	ldrh	r1, [r7, #4]
 8001668:	88fb      	ldrh	r3, [r7, #6]
 800166a:	4618      	mov	r0, r3
 800166c:	f7ff ff9a 	bl	80015a4 <LCD_DrawChar>

        pStr++;
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	3301      	adds	r3, #1
 8001674:	603b      	str	r3, [r7, #0]

        usC += WIDTH_EN_CHAR;
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	3308      	adds	r3, #8
 800167a:	80fb      	strh	r3, [r7, #6]
    while (*pStr != '\0') {
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1de      	bne.n	8001642 <LCD_DrawString+0x12>

    }

}
 8001684:	bf00      	nop
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}

0800168e <LCD_DrawDot>:


void LCD_DrawDot(uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usColor) {
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	4603      	mov	r3, r0
 8001696:	80fb      	strh	r3, [r7, #6]
 8001698:	460b      	mov	r3, r1
 800169a:	80bb      	strh	r3, [r7, #4]
 800169c:	4613      	mov	r3, r2
 800169e:	807b      	strh	r3, [r7, #2]
    if ((usCOLUMN < LCD_DispWindow_COLUMN) && (usPAGE < LCD_DispWindow_PAGE))
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	2bef      	cmp	r3, #239	; 0xef
 80016a4:	d809      	bhi.n	80016ba <LCD_DrawDot+0x2c>
 80016a6:	88bb      	ldrh	r3, [r7, #4]
 80016a8:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80016ac:	d205      	bcs.n	80016ba <LCD_DrawDot+0x2c>
        LCD_OpenWindow(usCOLUMN, usPAGE, 1, 1);
 80016ae:	88b9      	ldrh	r1, [r7, #4]
 80016b0:	88f8      	ldrh	r0, [r7, #6]
 80016b2:	2301      	movs	r3, #1
 80016b4:	2201      	movs	r2, #1
 80016b6:	f7ff fedb 	bl	8001470 <LCD_OpenWindow>
    LCD_FillColor(1, usColor);
 80016ba:	887b      	ldrh	r3, [r7, #2]
 80016bc:	4619      	mov	r1, r3
 80016be:	2001      	movs	r0, #1
 80016c0:	f7ff ff2f 	bl	8001522 <LCD_FillColor>

}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <LCD_DrawEllipse>:

void LCD_DrawEllipse(uint16_t usC, uint16_t usP, uint16_t SR, uint16_t LR, uint16_t usColor) {
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4604      	mov	r4, r0
 80016d4:	4608      	mov	r0, r1
 80016d6:	4611      	mov	r1, r2
 80016d8:	461a      	mov	r2, r3
 80016da:	4623      	mov	r3, r4
 80016dc:	80fb      	strh	r3, [r7, #6]
 80016de:	4603      	mov	r3, r0
 80016e0:	80bb      	strh	r3, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	807b      	strh	r3, [r7, #2]
 80016e6:	4613      	mov	r3, r2
 80016e8:	803b      	strh	r3, [r7, #0]
    float xda, ydb, result;

    for (int16_t col = usC - SR; col <= usC + SR; col++) {
 80016ea:	88fa      	ldrh	r2, [r7, #6]
 80016ec:	887b      	ldrh	r3, [r7, #2]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	82fb      	strh	r3, [r7, #22]
 80016f4:	e06e      	b.n	80017d4 <LCD_DrawEllipse+0x108>
        for (int16_t pag = usP - LR; pag <= usP + LR; pag++) {
 80016f6:	88ba      	ldrh	r2, [r7, #4]
 80016f8:	883b      	ldrh	r3, [r7, #0]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	82bb      	strh	r3, [r7, #20]
 8001700:	e05b      	b.n	80017ba <LCD_DrawEllipse+0xee>
            if (col < 0 || col >= LCD_Default_Max_COLUMN || pag < 0 || pag >= LCD_Default_Max_PAGE) break;
 8001702:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001706:	2b00      	cmp	r3, #0
 8001708:	db5e      	blt.n	80017c8 <LCD_DrawEllipse+0xfc>
 800170a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800170e:	2bef      	cmp	r3, #239	; 0xef
 8001710:	dc5a      	bgt.n	80017c8 <LCD_DrawEllipse+0xfc>
 8001712:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001716:	2b00      	cmp	r3, #0
 8001718:	db56      	blt.n	80017c8 <LCD_DrawEllipse+0xfc>
 800171a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800171e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001722:	da51      	bge.n	80017c8 <LCD_DrawEllipse+0xfc>

            xda = (col - usC) / (float) SR;
 8001724:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff faf1 	bl	8000d14 <__aeabi_i2f>
 8001732:	4604      	mov	r4, r0
 8001734:	887b      	ldrh	r3, [r7, #2]
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fae8 	bl	8000d0c <__aeabi_ui2f>
 800173c:	4603      	mov	r3, r0
 800173e:	4619      	mov	r1, r3
 8001740:	4620      	mov	r0, r4
 8001742:	f7ff fbef 	bl	8000f24 <__aeabi_fdiv>
 8001746:	4603      	mov	r3, r0
 8001748:	613b      	str	r3, [r7, #16]
            ydb = (pag - usP) / (float) LR;
 800174a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800174e:	88bb      	ldrh	r3, [r7, #4]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	4618      	mov	r0, r3
 8001754:	f7ff fade 	bl	8000d14 <__aeabi_i2f>
 8001758:	4604      	mov	r4, r0
 800175a:	883b      	ldrh	r3, [r7, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fad5 	bl	8000d0c <__aeabi_ui2f>
 8001762:	4603      	mov	r3, r0
 8001764:	4619      	mov	r1, r3
 8001766:	4620      	mov	r0, r4
 8001768:	f7ff fbdc 	bl	8000f24 <__aeabi_fdiv>
 800176c:	4603      	mov	r3, r0
 800176e:	60fb      	str	r3, [r7, #12]
            result = xda * xda + ydb * ydb;
 8001770:	6939      	ldr	r1, [r7, #16]
 8001772:	6938      	ldr	r0, [r7, #16]
 8001774:	f7ff fb22 	bl	8000dbc <__aeabi_fmul>
 8001778:	4603      	mov	r3, r0
 800177a:	461c      	mov	r4, r3
 800177c:	68f9      	ldr	r1, [r7, #12]
 800177e:	68f8      	ldr	r0, [r7, #12]
 8001780:	f7ff fb1c 	bl	8000dbc <__aeabi_fmul>
 8001784:	4603      	mov	r3, r0
 8001786:	4619      	mov	r1, r3
 8001788:	4620      	mov	r0, r4
 800178a:	f7ff fa0f 	bl	8000bac <__addsf3>
 800178e:	4603      	mov	r3, r0
 8001790:	60bb      	str	r3, [r7, #8]

            if (result <= 1) {
 8001792:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001796:	68b8      	ldr	r0, [r7, #8]
 8001798:	f7ff fcb8 	bl	800110c <__aeabi_fcmple>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <LCD_DrawEllipse+0xe2>
                LCD_DrawDot(col, pag, usColor);
 80017a2:	8afb      	ldrh	r3, [r7, #22]
 80017a4:	8ab9      	ldrh	r1, [r7, #20]
 80017a6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff ff70 	bl	800168e <LCD_DrawDot>
        for (int16_t pag = usP - LR; pag <= usP + LR; pag++) {
 80017ae:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	3301      	adds	r3, #1
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	82bb      	strh	r3, [r7, #20]
 80017ba:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80017be:	88b9      	ldrh	r1, [r7, #4]
 80017c0:	883b      	ldrh	r3, [r7, #0]
 80017c2:	440b      	add	r3, r1
 80017c4:	429a      	cmp	r2, r3
 80017c6:	dd9c      	ble.n	8001702 <LCD_DrawEllipse+0x36>
    for (int16_t col = usC - SR; col <= usC + SR; col++) {
 80017c8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	3301      	adds	r3, #1
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	82fb      	strh	r3, [r7, #22]
 80017d4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017d8:	88f9      	ldrh	r1, [r7, #6]
 80017da:	887b      	ldrh	r3, [r7, #2]
 80017dc:	440b      	add	r3, r1
 80017de:	429a      	cmp	r2, r3
 80017e0:	dd89      	ble.n	80016f6 <LCD_DrawEllipse+0x2a>
            }
        }
    }
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	371c      	adds	r7, #28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd90      	pop	{r4, r7, pc}

080017ec <LCD_DrawChar_Color>:

void LCD_DrawChar_Color(uint16_t usC, uint16_t usP, const char cChar, uint16_t usColor_Background,
                        uint16_t usColor_Foreground) {
 80017ec:	b590      	push	{r4, r7, lr}
 80017ee:	b085      	sub	sp, #20
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4604      	mov	r4, r0
 80017f4:	4608      	mov	r0, r1
 80017f6:	4611      	mov	r1, r2
 80017f8:	461a      	mov	r2, r3
 80017fa:	4623      	mov	r3, r4
 80017fc:	80fb      	strh	r3, [r7, #6]
 80017fe:	4603      	mov	r3, r0
 8001800:	80bb      	strh	r3, [r7, #4]
 8001802:	460b      	mov	r3, r1
 8001804:	70fb      	strb	r3, [r7, #3]
 8001806:	4613      	mov	r3, r2
 8001808:	803b      	strh	r3, [r7, #0]
    uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

    ucRelativePositon = cChar - ' ';
 800180a:	78fb      	ldrb	r3, [r7, #3]
 800180c:	3b20      	subs	r3, #32
 800180e:	733b      	strb	r3, [r7, #12]

    LCD_OpenWindow(usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR);
 8001810:	88b9      	ldrh	r1, [r7, #4]
 8001812:	88f8      	ldrh	r0, [r7, #6]
 8001814:	2310      	movs	r3, #16
 8001816:	2208      	movs	r2, #8
 8001818:	f7ff fe2a 	bl	8001470 <LCD_OpenWindow>

    LCD_Write_Cmd(CMD_SetPixel);
 800181c:	202c      	movs	r0, #44	; 0x2c
 800181e:	f7ff fcef 	bl	8001200 <LCD_Write_Cmd>

    for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]
 8001826:	e024      	b.n	8001872 <LCD_DrawChar_Color+0x86>
        ucTemp = ucAscii_1608[ucRelativePositon][ucPage];
 8001828:	7b3a      	ldrb	r2, [r7, #12]
 800182a:	7bbb      	ldrb	r3, [r7, #14]
 800182c:	4915      	ldr	r1, [pc, #84]	; (8001884 <LCD_DrawChar_Color+0x98>)
 800182e:	0112      	lsls	r2, r2, #4
 8001830:	440a      	add	r2, r1
 8001832:	4413      	add	r3, r2
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	73fb      	strb	r3, [r7, #15]

        for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001838:	2300      	movs	r3, #0
 800183a:	737b      	strb	r3, [r7, #13]
 800183c:	e013      	b.n	8001866 <LCD_DrawChar_Color+0x7a>
            if (ucTemp & 0x01)
 800183e:	7bfb      	ldrb	r3, [r7, #15]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b00      	cmp	r3, #0
 8001846:	d004      	beq.n	8001852 <LCD_DrawChar_Color+0x66>
                LCD_Write_Data(usColor_Foreground);
 8001848:	8c3b      	ldrh	r3, [r7, #32]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fce6 	bl	800121c <LCD_Write_Data>
 8001850:	e003      	b.n	800185a <LCD_DrawChar_Color+0x6e>

            else
                LCD_Write_Data(usColor_Background);
 8001852:	883b      	ldrh	r3, [r7, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fce1 	bl	800121c <LCD_Write_Data>

            ucTemp >>= 1;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	085b      	lsrs	r3, r3, #1
 800185e:	73fb      	strb	r3, [r7, #15]
        for (ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn++) {
 8001860:	7b7b      	ldrb	r3, [r7, #13]
 8001862:	3301      	adds	r3, #1
 8001864:	737b      	strb	r3, [r7, #13]
 8001866:	7b7b      	ldrb	r3, [r7, #13]
 8001868:	2b07      	cmp	r3, #7
 800186a:	d9e8      	bls.n	800183e <LCD_DrawChar_Color+0x52>
    for (ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage++) {
 800186c:	7bbb      	ldrb	r3, [r7, #14]
 800186e:	3301      	adds	r3, #1
 8001870:	73bb      	strb	r3, [r7, #14]
 8001872:	7bbb      	ldrb	r3, [r7, #14]
 8001874:	2b0f      	cmp	r3, #15
 8001876:	d9d7      	bls.n	8001828 <LCD_DrawChar_Color+0x3c>

        }

    }

}
 8001878:	bf00      	nop
 800187a:	bf00      	nop
 800187c:	3714      	adds	r7, #20
 800187e:	46bd      	mov	sp, r7
 8001880:	bd90      	pop	{r4, r7, pc}
 8001882:	bf00      	nop
 8001884:	08009a44 	.word	0x08009a44

08001888 <LCD_DrawCross>:

void LCD_DrawCross(uint16_t usX, uint16_t usY) {
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af02      	add	r7, sp, #8
 800188e:	4603      	mov	r3, r0
 8001890:	460a      	mov	r2, r1
 8001892:	80fb      	strh	r3, [r7, #6]
 8001894:	4613      	mov	r3, r2
 8001896:	80bb      	strh	r3, [r7, #4]
    LCD_Clear(usX - 10, usY, 20, 1, WHITE);
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	3b0a      	subs	r3, #10
 800189c:	b298      	uxth	r0, r3
 800189e:	88b9      	ldrh	r1, [r7, #4]
 80018a0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018a4:	9300      	str	r3, [sp, #0]
 80018a6:	2301      	movs	r3, #1
 80018a8:	2214      	movs	r2, #20
 80018aa:	f7ff fe58 	bl	800155e <LCD_Clear>
    LCD_Clear(usX, usY - 10, 1, 20, WHITE);
 80018ae:	88bb      	ldrh	r3, [r7, #4]
 80018b0:	3b0a      	subs	r3, #10
 80018b2:	b299      	uxth	r1, r3
 80018b4:	88f8      	ldrh	r0, [r7, #6]
 80018b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	2314      	movs	r3, #20
 80018be:	2201      	movs	r2, #1
 80018c0:	f7ff fe4d 	bl	800155e <LCD_Clear>

}
 80018c4:	bf00      	nop
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <LCD_DrawString_Color>:


void LCD_DrawString_Color(uint16_t usC, uint16_t usP, const char *pStr, uint16_t usColor_Background,
                          uint16_t usColor_Foreground) {
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b087      	sub	sp, #28
 80018d0:	af02      	add	r7, sp, #8
 80018d2:	60ba      	str	r2, [r7, #8]
 80018d4:	461a      	mov	r2, r3
 80018d6:	4603      	mov	r3, r0
 80018d8:	81fb      	strh	r3, [r7, #14]
 80018da:	460b      	mov	r3, r1
 80018dc:	81bb      	strh	r3, [r7, #12]
 80018de:	4613      	mov	r3, r2
 80018e0:	80fb      	strh	r3, [r7, #6]
    while (*pStr != '\0') {
 80018e2:	e01f      	b.n	8001924 <LCD_DrawString_Color+0x58>
        if ((usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR) > LCD_DispWindow_COLUMN) {
 80018e4:	89fb      	ldrh	r3, [r7, #14]
 80018e6:	2be8      	cmp	r3, #232	; 0xe8
 80018e8:	d904      	bls.n	80018f4 <LCD_DrawString_Color+0x28>
            usC = LCD_DispWindow_Start_COLUMN;
 80018ea:	2300      	movs	r3, #0
 80018ec:	81fb      	strh	r3, [r7, #14]
            usP += HEIGHT_EN_CHAR;
 80018ee:	89bb      	ldrh	r3, [r7, #12]
 80018f0:	3310      	adds	r3, #16
 80018f2:	81bb      	strh	r3, [r7, #12]
        }

        if ((usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR) > LCD_DispWindow_PAGE) {
 80018f4:	89bb      	ldrh	r3, [r7, #12]
 80018f6:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80018fa:	d903      	bls.n	8001904 <LCD_DrawString_Color+0x38>
            usC = LCD_DispWindow_Start_COLUMN;
 80018fc:	2300      	movs	r3, #0
 80018fe:	81fb      	strh	r3, [r7, #14]
            usP = LCD_DispWindow_Start_PAGE;
 8001900:	2300      	movs	r3, #0
 8001902:	81bb      	strh	r3, [r7, #12]
        }

        LCD_DrawChar_Color(usC, usP, *pStr, usColor_Background, usColor_Foreground);
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	781a      	ldrb	r2, [r3, #0]
 8001908:	88fc      	ldrh	r4, [r7, #6]
 800190a:	89b9      	ldrh	r1, [r7, #12]
 800190c:	89f8      	ldrh	r0, [r7, #14]
 800190e:	8c3b      	ldrh	r3, [r7, #32]
 8001910:	9300      	str	r3, [sp, #0]
 8001912:	4623      	mov	r3, r4
 8001914:	f7ff ff6a 	bl	80017ec <LCD_DrawChar_Color>

        pStr++;
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	3301      	adds	r3, #1
 800191c:	60bb      	str	r3, [r7, #8]

        usC += WIDTH_EN_CHAR;
 800191e:	89fb      	ldrh	r3, [r7, #14]
 8001920:	3308      	adds	r3, #8
 8001922:	81fb      	strh	r3, [r7, #14]
    while (*pStr != '\0') {
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1db      	bne.n	80018e4 <LCD_DrawString_Color+0x18>

    }

}
 800192c:	bf00      	nop
 800192e:	bf00      	nop
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	bd90      	pop	{r4, r7, pc}

08001936 <LCD_DrawString_Color_With_Delay>:

void LCD_DrawString_Color_With_Delay(uint16_t usC, uint16_t usP, const char *pStr, uint16_t usColor_Background,
                                     uint16_t usColor_Foreground, uint8_t delayEachChar) {
 8001936:	b590      	push	{r4, r7, lr}
 8001938:	b087      	sub	sp, #28
 800193a:	af02      	add	r7, sp, #8
 800193c:	60ba      	str	r2, [r7, #8]
 800193e:	461a      	mov	r2, r3
 8001940:	4603      	mov	r3, r0
 8001942:	81fb      	strh	r3, [r7, #14]
 8001944:	460b      	mov	r3, r1
 8001946:	81bb      	strh	r3, [r7, #12]
 8001948:	4613      	mov	r3, r2
 800194a:	80fb      	strh	r3, [r7, #6]
    while (*pStr != '\0') {
 800194c:	e024      	b.n	8001998 <LCD_DrawString_Color_With_Delay+0x62>
        if ((usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR) > LCD_DispWindow_COLUMN) {
 800194e:	89fb      	ldrh	r3, [r7, #14]
 8001950:	2be8      	cmp	r3, #232	; 0xe8
 8001952:	d904      	bls.n	800195e <LCD_DrawString_Color_With_Delay+0x28>
            usC = LCD_DispWindow_Start_COLUMN;
 8001954:	2300      	movs	r3, #0
 8001956:	81fb      	strh	r3, [r7, #14]
            usP += HEIGHT_EN_CHAR;
 8001958:	89bb      	ldrh	r3, [r7, #12]
 800195a:	3310      	adds	r3, #16
 800195c:	81bb      	strh	r3, [r7, #12]
        }

        if ((usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR) > LCD_DispWindow_PAGE) {
 800195e:	89bb      	ldrh	r3, [r7, #12]
 8001960:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001964:	d903      	bls.n	800196e <LCD_DrawString_Color_With_Delay+0x38>
            usC = LCD_DispWindow_Start_COLUMN;
 8001966:	2300      	movs	r3, #0
 8001968:	81fb      	strh	r3, [r7, #14]
            usP = LCD_DispWindow_Start_PAGE;
 800196a:	2300      	movs	r3, #0
 800196c:	81bb      	strh	r3, [r7, #12]
        }

        LCD_DrawChar_Color(usC, usP, *pStr, usColor_Background, usColor_Foreground);
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	781a      	ldrb	r2, [r3, #0]
 8001972:	88fc      	ldrh	r4, [r7, #6]
 8001974:	89b9      	ldrh	r1, [r7, #12]
 8001976:	89f8      	ldrh	r0, [r7, #14]
 8001978:	8c3b      	ldrh	r3, [r7, #32]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	4623      	mov	r3, r4
 800197e:	f7ff ff35 	bl	80017ec <LCD_DrawChar_Color>

        pStr++;
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	3301      	adds	r3, #1
 8001986:	60bb      	str	r3, [r7, #8]

        usC += WIDTH_EN_CHAR;
 8001988:	89fb      	ldrh	r3, [r7, #14]
 800198a:	3308      	adds	r3, #8
 800198c:	81fb      	strh	r3, [r7, #14]
        HAL_Delay(delayEachChar);
 800198e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001992:	4618      	mov	r0, r3
 8001994:	f002 f976 	bl	8003c84 <HAL_Delay>
    while (*pStr != '\0') {
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1d6      	bne.n	800194e <LCD_DrawString_Color_With_Delay+0x18>
    }

}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd90      	pop	{r4, r7, pc}
	...

080019ac <LCD_GramScan>:


void LCD_GramScan(uint8_t ucOption) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	71fb      	strb	r3, [r7, #7]
    switch (ucOption) {
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	3b01      	subs	r3, #1
 80019ba:	2b03      	cmp	r3, #3
 80019bc:	f200 80a0 	bhi.w	8001b00 <LCD_GramScan+0x154>
 80019c0:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <LCD_GramScan+0x1c>)
 80019c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c6:	bf00      	nop
 80019c8:	080019d9 	.word	0x080019d9
 80019cc:	08001a23 	.word	0x08001a23
 80019d0:	08001a6d 	.word	0x08001a6d
 80019d4:	08001ab7 	.word	0x08001ab7

//		____ x(240)
//	 |
//	 |	y(320)

            LCD_Write_Cmd(0x36);
 80019d8:	2036      	movs	r0, #54	; 0x36
 80019da:	f7ff fc11 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0xC8);
 80019de:	20c8      	movs	r0, #200	; 0xc8
 80019e0:	f7ff fc1c 	bl	800121c <LCD_Write_Data>
            LCD_Write_Cmd(0x2A);
 80019e4:	202a      	movs	r0, #42	; 0x2a
 80019e6:	f7ff fc0b 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);    /* x start */
 80019ea:	2000      	movs	r0, #0
 80019ec:	f7ff fc16 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 80019f0:	2000      	movs	r0, #0
 80019f2:	f7ff fc13 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);  /* x end */
 80019f6:	2000      	movs	r0, #0
 80019f8:	f7ff fc10 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0xEF);
 80019fc:	20ef      	movs	r0, #239	; 0xef
 80019fe:	f7ff fc0d 	bl	800121c <LCD_Write_Data>

            LCD_Write_Cmd(0x2B);
 8001a02:	202b      	movs	r0, #43	; 0x2b
 8001a04:	f7ff fbfc 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);    /* y start */
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f7ff fc07 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff fc04 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x01);    /* y end */
 8001a14:	2001      	movs	r0, #1
 8001a16:	f7ff fc01 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x3F);
 8001a1a:	203f      	movs	r0, #63	; 0x3f
 8001a1c:	f7ff fbfe 	bl	800121c <LCD_Write_Data>

            break;
 8001a20:	e06e      	b.n	8001b00 <LCD_GramScan+0x154>

//		|x(320)
//		|
//		|___ y(240)

            LCD_Write_Cmd(0x36);
 8001a22:	2036      	movs	r0, #54	; 0x36
 8001a24:	f7ff fbec 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x68);
 8001a28:	2068      	movs	r0, #104	; 0x68
 8001a2a:	f7ff fbf7 	bl	800121c <LCD_Write_Data>
            LCD_Write_Cmd(0x2A);
 8001a2e:	202a      	movs	r0, #42	; 0x2a
 8001a30:	f7ff fbe6 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001a34:	2000      	movs	r0, #0
 8001a36:	f7ff fbf1 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001a3a:	2000      	movs	r0, #0
 8001a3c:	f7ff fbee 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x01);
 8001a40:	2001      	movs	r0, #1
 8001a42:	f7ff fbeb 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x3F);
 8001a46:	203f      	movs	r0, #63	; 0x3f
 8001a48:	f7ff fbe8 	bl	800121c <LCD_Write_Data>

            LCD_Write_Cmd(0x2B);
 8001a4c:	202b      	movs	r0, #43	; 0x2b
 8001a4e:	f7ff fbd7 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f7ff fbe2 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fbdf 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001a5e:	2000      	movs	r0, #0
 8001a60:	f7ff fbdc 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0xEF);
 8001a64:	20ef      	movs	r0, #239	; 0xef
 8001a66:	f7ff fbd9 	bl	800121c <LCD_Write_Data>

            break;
 8001a6a:	e049      	b.n	8001b00 <LCD_GramScan+0x154>

//		           |x(320)
//		           |
//		y(240) ____|

            LCD_Write_Cmd(0x36);
 8001a6c:	2036      	movs	r0, #54	; 0x36
 8001a6e:	f7ff fbc7 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x28);
 8001a72:	2028      	movs	r0, #40	; 0x28
 8001a74:	f7ff fbd2 	bl	800121c <LCD_Write_Data>
            LCD_Write_Cmd(0x2A);
 8001a78:	202a      	movs	r0, #42	; 0x2a
 8001a7a:	f7ff fbc1 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff fbcc 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff fbc9 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x01);
 8001a8a:	2001      	movs	r0, #1
 8001a8c:	f7ff fbc6 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x3F);
 8001a90:	203f      	movs	r0, #63	; 0x3f
 8001a92:	f7ff fbc3 	bl	800121c <LCD_Write_Data>

            LCD_Write_Cmd(0x2B);
 8001a96:	202b      	movs	r0, #43	; 0x2b
 8001a98:	f7ff fbb2 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	f7ff fbbd 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001aa2:	2000      	movs	r0, #0
 8001aa4:	f7ff fbba 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fbb7 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0xEF);
 8001aae:	20ef      	movs	r0, #239	; 0xef
 8001ab0:	f7ff fbb4 	bl	800121c <LCD_Write_Data>

            break;
 8001ab4:	e024      	b.n	8001b00 <LCD_GramScan+0x154>

//		|y(320)
//		|
//		|___ x(240)

            LCD_Write_Cmd(0x36);
 8001ab6:	2036      	movs	r0, #54	; 0x36
 8001ab8:	f7ff fba2 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x48);
 8001abc:	2048      	movs	r0, #72	; 0x48
 8001abe:	f7ff fbad 	bl	800121c <LCD_Write_Data>
            LCD_Write_Cmd(0x2A);
 8001ac2:	202a      	movs	r0, #42	; 0x2a
 8001ac4:	f7ff fb9c 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001ac8:	2000      	movs	r0, #0
 8001aca:	f7ff fba7 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001ace:	2000      	movs	r0, #0
 8001ad0:	f7ff fba4 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f7ff fba1 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0xEF);
 8001ada:	20ef      	movs	r0, #239	; 0xef
 8001adc:	f7ff fb9e 	bl	800121c <LCD_Write_Data>

            LCD_Write_Cmd(0x2B);
 8001ae0:	202b      	movs	r0, #43	; 0x2b
 8001ae2:	f7ff fb8d 	bl	8001200 <LCD_Write_Cmd>
            LCD_Write_Data(0x00);
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f7ff fb98 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x00);
 8001aec:	2000      	movs	r0, #0
 8001aee:	f7ff fb95 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x01);
 8001af2:	2001      	movs	r0, #1
 8001af4:	f7ff fb92 	bl	800121c <LCD_Write_Data>
            LCD_Write_Data(0x3F);
 8001af8:	203f      	movs	r0, #63	; 0x3f
 8001afa:	f7ff fb8f 	bl	800121c <LCD_Write_Data>

            break;
 8001afe:	bf00      	nop

    }


    /* write gram start */
    LCD_Write_Cmd(0x2C);
 8001b00:	202c      	movs	r0, #44	; 0x2c
 8001b02:	f7ff fb7d 	bl	8001200 <LCD_Write_Cmd>


}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop

08001b10 <Check_touchkey>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Check_touchkey() {
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
    strType_XPT2046_Coordinate strDisplayCoordinate;
    if (XPT2046_Get_TouchedPoint(&strDisplayCoordinate, &strXPT2046_TouchPara)) {
 8001b16:	1d3b      	adds	r3, r7, #4
 8001b18:	4921      	ldr	r1, [pc, #132]	; (8001ba0 <Check_touchkey+0x90>)
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f001 ffa2 	bl	8003a64 <XPT2046_Get_TouchedPoint>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d037      	beq.n	8001b96 <Check_touchkey+0x86>
        if (currentPage == home) {
 8001b26:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <Check_touchkey+0x94>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11f      	bne.n	8001b6e <Check_touchkey+0x5e>
            if (strDisplayCoordinate.y > 210 && strDisplayCoordinate.y < 250) {
 8001b2e:	88fb      	ldrh	r3, [r7, #6]
 8001b30:	2bd2      	cmp	r3, #210	; 0xd2
 8001b32:	d930      	bls.n	8001b96 <Check_touchkey+0x86>
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	2bf9      	cmp	r3, #249	; 0xf9
 8001b38:	d82d      	bhi.n	8001b96 <Check_touchkey+0x86>
                if (strDisplayCoordinate.x > 20 && strDisplayCoordinate.x < 100) {
 8001b3a:	88bb      	ldrh	r3, [r7, #4]
 8001b3c:	2b14      	cmp	r3, #20
 8001b3e:	d909      	bls.n	8001b54 <Check_touchkey+0x44>
 8001b40:	88bb      	ldrh	r3, [r7, #4]
 8001b42:	2b63      	cmp	r3, #99	; 0x63
 8001b44:	d806      	bhi.n	8001b54 <Check_touchkey+0x44>
                    currentPage = weight;
 8001b46:	4b17      	ldr	r3, [pc, #92]	; (8001ba4 <Check_touchkey+0x94>)
 8001b48:	2201      	movs	r2, #1
 8001b4a:	701a      	strb	r2, [r3, #0]
                    changingPage = 1;
 8001b4c:	4b16      	ldr	r3, [pc, #88]	; (8001ba8 <Check_touchkey+0x98>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]
                    changingPage = 1;
                }
            }
        }
    }
}
 8001b52:	e020      	b.n	8001b96 <Check_touchkey+0x86>
                } else if (strDisplayCoordinate.x > 130 && strDisplayCoordinate.x < 210) {
 8001b54:	88bb      	ldrh	r3, [r7, #4]
 8001b56:	2b82      	cmp	r3, #130	; 0x82
 8001b58:	d91d      	bls.n	8001b96 <Check_touchkey+0x86>
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	2bd1      	cmp	r3, #209	; 0xd1
 8001b5e:	d81a      	bhi.n	8001b96 <Check_touchkey+0x86>
                    currentPage = accelerometer;
 8001b60:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <Check_touchkey+0x94>)
 8001b62:	2202      	movs	r2, #2
 8001b64:	701a      	strb	r2, [r3, #0]
                    changingPage = 1;
 8001b66:	4b10      	ldr	r3, [pc, #64]	; (8001ba8 <Check_touchkey+0x98>)
 8001b68:	2201      	movs	r2, #1
 8001b6a:	601a      	str	r2, [r3, #0]
}
 8001b6c:	e013      	b.n	8001b96 <Check_touchkey+0x86>
            if (strDisplayCoordinate.y > 267 && strDisplayCoordinate.y < 293) {
 8001b6e:	88fb      	ldrh	r3, [r7, #6]
 8001b70:	f5b3 7f86 	cmp.w	r3, #268	; 0x10c
 8001b74:	d30f      	bcc.n	8001b96 <Check_touchkey+0x86>
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	f5b3 7f92 	cmp.w	r3, #292	; 0x124
 8001b7c:	d80b      	bhi.n	8001b96 <Check_touchkey+0x86>
                if (strDisplayCoordinate.x > 20 && strDisplayCoordinate.x < 150) {
 8001b7e:	88bb      	ldrh	r3, [r7, #4]
 8001b80:	2b14      	cmp	r3, #20
 8001b82:	d908      	bls.n	8001b96 <Check_touchkey+0x86>
 8001b84:	88bb      	ldrh	r3, [r7, #4]
 8001b86:	2b95      	cmp	r3, #149	; 0x95
 8001b88:	d805      	bhi.n	8001b96 <Check_touchkey+0x86>
                    currentPage = home;
 8001b8a:	4b06      	ldr	r3, [pc, #24]	; (8001ba4 <Check_touchkey+0x94>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
                    changingPage = 1;
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <Check_touchkey+0x98>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	601a      	str	r2, [r3, #0]
}
 8001b96:	bf00      	nop
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000008 	.word	0x20000008
 8001ba4:	200002f8 	.word	0x200002f8
 8001ba8:	20000000 	.word	0x20000000

08001bac <combineUint_8ts>:

int16_t combineUint_8ts(uint8_t a, uint8_t b) {
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	460a      	mov	r2, r1
 8001bb6:	71fb      	strb	r3, [r7, #7]
 8001bb8:	4613      	mov	r3, r2
 8001bba:	71bb      	strb	r3, [r7, #6]
    return ((0xFFFF & a) << 8) | (0xFFFF & b);
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	021b      	lsls	r3, r3, #8
 8001bc0:	b21a      	sxth	r2, r3
 8001bc2:	79bb      	ldrb	r3, [r7, #6]
 8001bc4:	b21b      	sxth	r3, r3
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	b21b      	sxth	r3, r3
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bc80      	pop	{r7}
 8001bd2:	4770      	bx	lr

08001bd4 <HueToRGB565>:
        return a - b;
    }
    return b - a;
}

uint16_t HueToRGB565(uint8_t hue) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4603      	mov	r3, r0
 8001bdc:	71fb      	strb	r3, [r7, #7]
    uint16_t portion = hue * 6;
 8001bde:	79fb      	ldrb	r3, [r7, #7]
 8001be0:	b29b      	uxth	r3, r3
 8001be2:	461a      	mov	r2, r3
 8001be4:	0052      	lsls	r2, r2, #1
 8001be6:	4413      	add	r3, r2
 8001be8:	005b      	lsls	r3, r3, #1
 8001bea:	81fb      	strh	r3, [r7, #14]

    if (portion < 256) { // 0 <= degree < 60
 8001bec:	89fb      	ldrh	r3, [r7, #14]
 8001bee:	2bff      	cmp	r3, #255	; 0xff
 8001bf0:	d81f      	bhi.n	8001c32 <HueToRGB565+0x5e>
        return RED + ((int) (portion / 256.0 * 64) << 5);
 8001bf2:	89fb      	ldrh	r3, [r7, #14]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7fe fc71 	bl	80004dc <__aeabi_i2d>
 8001bfa:	f04f 0200 	mov.w	r2, #0
 8001bfe:	4b71      	ldr	r3, [pc, #452]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001c00:	f7fe fe00 	bl	8000804 <__aeabi_ddiv>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	4610      	mov	r0, r2
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	4b6d      	ldr	r3, [pc, #436]	; (8001dc8 <HueToRGB565+0x1f4>)
 8001c12:	f7fe fccd 	bl	80005b0 <__aeabi_dmul>
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	4610      	mov	r0, r2
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f7fe ff77 	bl	8000b10 <__aeabi_d2iz>
 8001c22:	4603      	mov	r3, r0
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	015b      	lsls	r3, r3, #5
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	e0c4      	b.n	8001dbc <HueToRGB565+0x1e8>
    } else if (portion < 256 * 2) { // 60 <= degree < 120
 8001c32:	89fb      	ldrh	r3, [r7, #14]
 8001c34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c38:	d224      	bcs.n	8001c84 <HueToRGB565+0xb0>
        return (31 - (int) ((portion - 256) / 256.0 * 32) << 11) + GREEN;
 8001c3a:	89fb      	ldrh	r3, [r7, #14]
 8001c3c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fc4b 	bl	80004dc <__aeabi_i2d>
 8001c46:	f04f 0200 	mov.w	r2, #0
 8001c4a:	4b5e      	ldr	r3, [pc, #376]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001c4c:	f7fe fdda 	bl	8000804 <__aeabi_ddiv>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	4610      	mov	r0, r2
 8001c56:	4619      	mov	r1, r3
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	4b5b      	ldr	r3, [pc, #364]	; (8001dcc <HueToRGB565+0x1f8>)
 8001c5e:	f7fe fca7 	bl	80005b0 <__aeabi_dmul>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7fe ff51 	bl	8000b10 <__aeabi_d2iz>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	b29b      	uxth	r3, r3
 8001c72:	f1c3 031f 	rsb	r3, r3, #31
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	02db      	lsls	r3, r3, #11
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	f503 63fc 	add.w	r3, r3, #2016	; 0x7e0
 8001c80:	b29b      	uxth	r3, r3
 8001c82:	e09b      	b.n	8001dbc <HueToRGB565+0x1e8>
    } else if (portion < 256 * 3) { // 120 <= degree < 180
 8001c84:	89fb      	ldrh	r3, [r7, #14]
 8001c86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001c8a:	d21f      	bcs.n	8001ccc <HueToRGB565+0xf8>
        return GREEN + (int) ((portion - 256 * 2) / 256.0 * 32);
 8001c8c:	89fb      	ldrh	r3, [r7, #14]
 8001c8e:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc22 	bl	80004dc <__aeabi_i2d>
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	4b49      	ldr	r3, [pc, #292]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001c9e:	f7fe fdb1 	bl	8000804 <__aeabi_ddiv>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	460b      	mov	r3, r1
 8001ca6:	4610      	mov	r0, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	4b47      	ldr	r3, [pc, #284]	; (8001dcc <HueToRGB565+0x1f8>)
 8001cb0:	f7fe fc7e 	bl	80005b0 <__aeabi_dmul>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f7fe ff28 	bl	8000b10 <__aeabi_d2iz>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	f503 63fc 	add.w	r3, r3, #2016	; 0x7e0
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	e077      	b.n	8001dbc <HueToRGB565+0x1e8>
    } else if (portion < 256 * 4) { // 180 <= degree < 240
 8001ccc:	89fb      	ldrh	r3, [r7, #14]
 8001cce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd2:	d223      	bcs.n	8001d1c <HueToRGB565+0x148>
        return (63 - (int) ((portion - 256 * 3) / 256.0 * 64) << 5) + BLUE;
 8001cd4:	89fb      	ldrh	r3, [r7, #14]
 8001cd6:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7fe fbfe 	bl	80004dc <__aeabi_i2d>
 8001ce0:	f04f 0200 	mov.w	r2, #0
 8001ce4:	4b37      	ldr	r3, [pc, #220]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001ce6:	f7fe fd8d 	bl	8000804 <__aeabi_ddiv>
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	4610      	mov	r0, r2
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	4b34      	ldr	r3, [pc, #208]	; (8001dc8 <HueToRGB565+0x1f4>)
 8001cf8:	f7fe fc5a 	bl	80005b0 <__aeabi_dmul>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	f7fe ff04 	bl	8000b10 <__aeabi_d2iz>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8001d10:	b29b      	uxth	r3, r3
 8001d12:	015b      	lsls	r3, r3, #5
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	331f      	adds	r3, #31
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	e04f      	b.n	8001dbc <HueToRGB565+0x1e8>
    } else if (portion < 256 * 5) { // 240 <= degree < 300
 8001d1c:	89fb      	ldrh	r3, [r7, #14]
 8001d1e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001d22:	d220      	bcs.n	8001d66 <HueToRGB565+0x192>
        return BLUE + ((int) ((portion - 256 * 4) / 256.0 * 32) << 11);
 8001d24:	89fb      	ldrh	r3, [r7, #14]
 8001d26:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7fe fbd6 	bl	80004dc <__aeabi_i2d>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	4b23      	ldr	r3, [pc, #140]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001d36:	f7fe fd65 	bl	8000804 <__aeabi_ddiv>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	4610      	mov	r0, r2
 8001d40:	4619      	mov	r1, r3
 8001d42:	f04f 0200 	mov.w	r2, #0
 8001d46:	4b21      	ldr	r3, [pc, #132]	; (8001dcc <HueToRGB565+0x1f8>)
 8001d48:	f7fe fc32 	bl	80005b0 <__aeabi_dmul>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	f7fe fedc 	bl	8000b10 <__aeabi_d2iz>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	02db      	lsls	r3, r3, #11
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	331f      	adds	r3, #31
 8001d62:	b29b      	uxth	r3, r3
 8001d64:	e02a      	b.n	8001dbc <HueToRGB565+0x1e8>
    } else if (portion < 256 * 6) { // 300 <= degree < 360
 8001d66:	89fb      	ldrh	r3, [r7, #14]
 8001d68:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001d6c:	d226      	bcs.n	8001dbc <HueToRGB565+0x1e8>
        return (int) (31 - (portion - 256 * 5) / 256.0 * 32) + RED;
 8001d6e:	89fb      	ldrh	r3, [r7, #14]
 8001d70:	f5a3 63a0 	sub.w	r3, r3, #1280	; 0x500
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fbb1 	bl	80004dc <__aeabi_i2d>
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <HueToRGB565+0x1f0>)
 8001d80:	f7fe fd40 	bl	8000804 <__aeabi_ddiv>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f04f 0200 	mov.w	r2, #0
 8001d90:	4b0e      	ldr	r3, [pc, #56]	; (8001dcc <HueToRGB565+0x1f8>)
 8001d92:	f7fe fc0d 	bl	80005b0 <__aeabi_dmul>
 8001d96:	4602      	mov	r2, r0
 8001d98:	460b      	mov	r3, r1
 8001d9a:	f04f 0000 	mov.w	r0, #0
 8001d9e:	490c      	ldr	r1, [pc, #48]	; (8001dd0 <HueToRGB565+0x1fc>)
 8001da0:	f7fe fa4e 	bl	8000240 <__aeabi_dsub>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe feb0 	bl	8000b10 <__aeabi_d2iz>
 8001db0:	4603      	mov	r3, r0
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8001db8:	b29b      	uxth	r3, r3
 8001dba:	e7ff      	b.n	8001dbc <HueToRGB565+0x1e8>
    }
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3710      	adds	r7, #16
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40700000 	.word	0x40700000
 8001dc8:	40500000 	.word	0x40500000
 8001dcc:	40400000 	.word	0x40400000
 8001dd0:	403f0000 	.word	0x403f0000

08001dd4 <getY>:

void getY(uint8_t index, uint8_t delay) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	460a      	mov	r2, r1
 8001dde:	71fb      	strb	r3, [r7, #7]
 8001de0:	4613      	mov	r3, r2
 8001de2:	71bb      	strb	r3, [r7, #6]
    if ((index & 0x01) == 0) {
 8001de4:	79fb      	ldrb	r3, [r7, #7]
 8001de6:	f003 0301 	and.w	r3, r3, #1
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d106      	bne.n	8001dfc <getY+0x28>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001dee:	2200      	movs	r2, #0
 8001df0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001df4:	481a      	ldr	r0, [pc, #104]	; (8001e60 <getY+0x8c>)
 8001df6:	f002 ff0c 	bl	8004c12 <HAL_GPIO_WritePin>
 8001dfa:	e005      	b.n	8001e08 <getY+0x34>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e02:	4817      	ldr	r0, [pc, #92]	; (8001e60 <getY+0x8c>)
 8001e04:	f002 ff05 	bl	8004c12 <HAL_GPIO_WritePin>
    }

    if ((index & 0x02) == 0) {
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d106      	bne.n	8001e20 <getY+0x4c>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001e12:	2200      	movs	r2, #0
 8001e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e18:	4811      	ldr	r0, [pc, #68]	; (8001e60 <getY+0x8c>)
 8001e1a:	f002 fefa 	bl	8004c12 <HAL_GPIO_WritePin>
 8001e1e:	e005      	b.n	8001e2c <getY+0x58>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001e20:	2201      	movs	r2, #1
 8001e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e26:	480e      	ldr	r0, [pc, #56]	; (8001e60 <getY+0x8c>)
 8001e28:	f002 fef3 	bl	8004c12 <HAL_GPIO_WritePin>
    }

    if ((index & 0x04) == 0) {
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d106      	bne.n	8001e44 <getY+0x70>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e3c:	4808      	ldr	r0, [pc, #32]	; (8001e60 <getY+0x8c>)
 8001e3e:	f002 fee8 	bl	8004c12 <HAL_GPIO_WritePin>
 8001e42:	e005      	b.n	8001e50 <getY+0x7c>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8001e44:	2201      	movs	r2, #1
 8001e46:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e4a:	4805      	ldr	r0, [pc, #20]	; (8001e60 <getY+0x8c>)
 8001e4c:	f002 fee1 	bl	8004c12 <HAL_GPIO_WritePin>
    }

    HAL_Delay(delay);
 8001e50:	79bb      	ldrb	r3, [r7, #6]
 8001e52:	4618      	mov	r0, r3
 8001e54:	f001 ff16 	bl	8003c84 <HAL_Delay>
}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40011000 	.word	0x40011000

08001e64 <mainPage>:

void mainPage(void) {
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b084      	sub	sp, #16
 8001e68:	af02      	add	r7, sp, #8
    if (changingPage) {
 8001e6a:	4b32      	ldr	r3, [pc, #200]	; (8001f34 <mainPage+0xd0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d05b      	beq.n	8001f2a <mainPage+0xc6>
        changingPage = 0;
 8001e72:	4b30      	ldr	r3, [pc, #192]	; (8001f34 <mainPage+0xd0>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
        currentPage = home;
 8001e78:	4b2f      	ldr	r3, [pc, #188]	; (8001f38 <mainPage+0xd4>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	701a      	strb	r2, [r3, #0]
        LCD_Clear(0, 0, 240, 320, BLACK);
 8001e7e:	2300      	movs	r3, #0
 8001e80:	9300      	str	r3, [sp, #0]
 8001e82:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001e86:	22f0      	movs	r2, #240	; 0xf0
 8001e88:	2100      	movs	r1, #0
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	f7ff fb67 	bl	800155e <LCD_Clear>
        char *output_text = "Welcome to the smart suitcase system";
 8001e90:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <mainPage+0xd8>)
 8001e92:	607b      	str	r3, [r7, #4]
        LCD_DrawString_Color_With_Delay(0, 40, output_text, BLUE, WHITE, 10);
 8001e94:	230a      	movs	r3, #10
 8001e96:	9301      	str	r3, [sp, #4]
 8001e98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e9c:	9300      	str	r3, [sp, #0]
 8001e9e:	231f      	movs	r3, #31
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	2128      	movs	r1, #40	; 0x28
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f7ff fd46 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        HAL_Delay(100);
 8001eaa:	2064      	movs	r0, #100	; 0x64
 8001eac:	f001 feea 	bl	8003c84 <HAL_Delay>
        output_text = "Please choose an option below.";
 8001eb0:	4b23      	ldr	r3, [pc, #140]	; (8001f40 <mainPage+0xdc>)
 8001eb2:	607b      	str	r3, [r7, #4]
        LCD_DrawString_Color(0, 100, output_text, BLACK, WHITE);
 8001eb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eb8:	9300      	str	r3, [sp, #0]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	2164      	movs	r1, #100	; 0x64
 8001ec0:	2000      	movs	r0, #0
 8001ec2:	f7ff fd03 	bl	80018cc <LCD_DrawString_Color>
        HAL_Delay(200);
 8001ec6:	20c8      	movs	r0, #200	; 0xc8
 8001ec8:	f001 fedc 	bl	8003c84 <HAL_Delay>
        LCD_Clear(20, 230, 80, 40, CYAN); //WEIGHT BOX: 20 ~ 100 / 210 ~ 250
 8001ecc:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001ed0:	9300      	str	r3, [sp, #0]
 8001ed2:	2328      	movs	r3, #40	; 0x28
 8001ed4:	2250      	movs	r2, #80	; 0x50
 8001ed6:	21e6      	movs	r1, #230	; 0xe6
 8001ed8:	2014      	movs	r0, #20
 8001eda:	f7ff fb40 	bl	800155e <LCD_Clear>
        output_text = "WEIGHT";
 8001ede:	4b19      	ldr	r3, [pc, #100]	; (8001f44 <mainPage+0xe0>)
 8001ee0:	607b      	str	r3, [r7, #4]
        LCD_DrawString_Color_With_Delay(35, 242, output_text, CYAN, BLACK, 15);
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	9301      	str	r3, [sp, #4]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001eee:	687a      	ldr	r2, [r7, #4]
 8001ef0:	21f2      	movs	r1, #242	; 0xf2
 8001ef2:	2023      	movs	r0, #35	; 0x23
 8001ef4:	f7ff fd1f 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        HAL_Delay(200);
 8001ef8:	20c8      	movs	r0, #200	; 0xc8
 8001efa:	f001 fec3 	bl	8003c84 <HAL_Delay>
        output_text = "ACCEL.";
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <mainPage+0xe4>)
 8001f00:	607b      	str	r3, [r7, #4]
        LCD_Clear(130, 230, 80, 40, YELLOW); //ACCELE BOX: 130 ~ 210 / 210 ~ 250
 8001f02:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	2328      	movs	r3, #40	; 0x28
 8001f0a:	2250      	movs	r2, #80	; 0x50
 8001f0c:	21e6      	movs	r1, #230	; 0xe6
 8001f0e:	2082      	movs	r0, #130	; 0x82
 8001f10:	f7ff fb25 	bl	800155e <LCD_Clear>
        LCD_DrawString_Color_With_Delay(150, 242, output_text, YELLOW, BLACK, 15);
 8001f14:	230f      	movs	r3, #15
 8001f16:	9301      	str	r3, [sp, #4]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	21f2      	movs	r1, #242	; 0xf2
 8001f24:	2096      	movs	r0, #150	; 0x96
 8001f26:	f7ff fd06 	bl	8001936 <LCD_DrawString_Color_With_Delay>
    }
}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000000 	.word	0x20000000
 8001f38:	200002f8 	.word	0x200002f8
 8001f3c:	08009868 	.word	0x08009868
 8001f40:	08009890 	.word	0x08009890
 8001f44:	080098b0 	.word	0x080098b0
 8001f48:	080098b8 	.word	0x080098b8

08001f4c <drawBackToHome>:

void drawBackToHome() {
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af02      	add	r7, sp, #8
    const char *output_text = "Return to Home";
 8001f52:	4b0f      	ldr	r3, [pc, #60]	; (8001f90 <drawBackToHome+0x44>)
 8001f54:	607b      	str	r3, [r7, #4]
    LCD_Clear(20, 280, 130, 25, CYAN); // RETURN HOME BOX: 20 ~ 150 / 267 ~ 293
 8001f56:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	2319      	movs	r3, #25
 8001f5e:	2282      	movs	r2, #130	; 0x82
 8001f60:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001f64:	2014      	movs	r0, #20
 8001f66:	f7ff fafa 	bl	800155e <LCD_Clear>
    LCD_DrawString_Color_With_Delay(30, 285, output_text, CYAN, BLACK, 10);
 8001f6a:	230a      	movs	r3, #10
 8001f6c:	9301      	str	r3, [sp, #4]
 8001f6e:	2300      	movs	r3, #0
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001f76:	687a      	ldr	r2, [r7, #4]
 8001f78:	f240 111d 	movw	r1, #285	; 0x11d
 8001f7c:	201e      	movs	r0, #30
 8001f7e:	f7ff fcda 	bl	8001936 <LCD_DrawString_Color_With_Delay>
    HAL_Delay(30);
 8001f82:	201e      	movs	r0, #30
 8001f84:	f001 fe7e 	bl	8003c84 <HAL_Delay>
}
 8001f88:	bf00      	nop
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	080098c0 	.word	0x080098c0

08001f94 <weightPage>:

void weightPage(double KG) {
 8001f94:	b590      	push	{r4, r7, lr}
 8001f96:	b08f      	sub	sp, #60	; 0x3c
 8001f98:	af02      	add	r7, sp, #8
 8001f9a:	e9c7 0100 	strd	r0, r1, [r7]
    char *output_text;
    if (changingPage) {
 8001f9e:	4b7e      	ldr	r3, [pc, #504]	; (8002198 <weightPage+0x204>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d04c      	beq.n	8002040 <weightPage+0xac>
        changingPage = 0;
 8001fa6:	4b7c      	ldr	r3, [pc, #496]	; (8002198 <weightPage+0x204>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
        currentPage = weight;
 8001fac:	4b7b      	ldr	r3, [pc, #492]	; (800219c <weightPage+0x208>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	701a      	strb	r2, [r3, #0]
        output_text = "W E I G H T D E T E C T I O N";
 8001fb2:	4b7b      	ldr	r3, [pc, #492]	; (80021a0 <weightPage+0x20c>)
 8001fb4:	62bb      	str	r3, [r7, #40]	; 0x28
        LCD_Clear(0, 0, 240, 320, BLACK);
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	9300      	str	r3, [sp, #0]
 8001fba:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001fbe:	22f0      	movs	r2, #240	; 0xf0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	2000      	movs	r0, #0
 8001fc4:	f7ff facb 	bl	800155e <LCD_Clear>
        LCD_DrawString_Color_With_Delay(0, 40, output_text, BLUE, WHITE, 10);
 8001fc8:	230a      	movs	r3, #10
 8001fca:	9301      	str	r3, [sp, #4]
 8001fcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001fd0:	9300      	str	r3, [sp, #0]
 8001fd2:	231f      	movs	r3, #31
 8001fd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001fd6:	2128      	movs	r1, #40	; 0x28
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f7ff fcac 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        drawBackToHome();
 8001fde:	f7ff ffb5 	bl	8001f4c <drawBackToHome>
        for (uint8_t i = 0; i < 8; i++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001fe8:	e026      	b.n	8002038 <weightPage+0xa4>
            char temp[10] = "";
 8001fea:	2300      	movs	r3, #0
 8001fec:	61bb      	str	r3, [r7, #24]
 8001fee:	f107 031c 	add.w	r3, r7, #28
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	601a      	str	r2, [r3, #0]
 8001ff6:	809a      	strh	r2, [r3, #4]
            sprintf(temp, "Y%d: ", i);
 8001ff8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001ffc:	f107 0318 	add.w	r3, r7, #24
 8002000:	4968      	ldr	r1, [pc, #416]	; (80021a4 <weightPage+0x210>)
 8002002:	4618      	mov	r0, r3
 8002004:	f005 fa9e 	bl	8007544 <siprintf>
            LCD_DrawString_Color(170, 140 + 18 * i, temp, BACKGROUND, WHITE);
 8002008:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800200c:	b29b      	uxth	r3, r3
 800200e:	461a      	mov	r2, r3
 8002010:	00d2      	lsls	r2, r2, #3
 8002012:	4413      	add	r3, r2
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	b29b      	uxth	r3, r3
 8002018:	338c      	adds	r3, #140	; 0x8c
 800201a:	b299      	uxth	r1, r3
 800201c:	f107 0218 	add.w	r2, r7, #24
 8002020:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	2300      	movs	r3, #0
 8002028:	20aa      	movs	r0, #170	; 0xaa
 800202a:	f7ff fc4f 	bl	80018cc <LCD_DrawString_Color>
        for (uint8_t i = 0; i < 8; i++) {
 800202e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002032:	3301      	adds	r3, #1
 8002034:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002038:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800203c:	2b07      	cmp	r3, #7
 800203e:	d9d4      	bls.n	8001fea <weightPage+0x56>
        }
    }
    output_text = "[K G]";
 8002040:	4b59      	ldr	r3, [pc, #356]	; (80021a8 <weightPage+0x214>)
 8002042:	62bb      	str	r3, [r7, #40]	; 0x28
    LCD_DrawString_Color(160, 100, output_text, BLUE, BLACK);
 8002044:	2300      	movs	r3, #0
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	231f      	movs	r3, #31
 800204a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800204c:	2164      	movs	r1, #100	; 0x64
 800204e:	20a0      	movs	r0, #160	; 0xa0
 8002050:	f7ff fc3c 	bl	80018cc <LCD_DrawString_Color>

    for (uint8_t counter = 0; counter < 8; counter++) {
 8002054:	2300      	movs	r3, #0
 8002056:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800205a:	e090      	b.n	800217e <weightPage+0x1ea>
        getY(counter, 20);
 800205c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002060:	2114      	movs	r1, #20
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff feb6 	bl	8001dd4 <getY>

        unsigned int val = HAL_ADC_GetValue(&hadc2);
 8002068:	4850      	ldr	r0, [pc, #320]	; (80021ac <weightPage+0x218>)
 800206a:	f002 f8cd 	bl	8004208 <HAL_ADC_GetValue>
 800206e:	6278      	str	r0, [r7, #36]	; 0x24

        char dec[10] = "";
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	2200      	movs	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	809a      	strh	r2, [r3, #4]

        if (counter < 4)
 800207e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002082:	2b03      	cmp	r3, #3
 8002084:	d830      	bhi.n	80020e8 <weightPage+0x154>
			LCD_DrawEllipse(50, 240 - counter * 40, 10, 10, HueToRGB565(val / 4096.0 * 256));
 8002086:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800208a:	b29b      	uxth	r3, r3
 800208c:	461a      	mov	r2, r3
 800208e:	02d2      	lsls	r2, r2, #11
 8002090:	1ad2      	subs	r2, r2, r3
 8002092:	0092      	lsls	r2, r2, #2
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	b29b      	uxth	r3, r3
 800209a:	33f0      	adds	r3, #240	; 0xf0
 800209c:	b29c      	uxth	r4, r3
 800209e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80020a0:	f7fe fa0c 	bl	80004bc <__aeabi_ui2d>
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	4b41      	ldr	r3, [pc, #260]	; (80021b0 <weightPage+0x21c>)
 80020aa:	f7fe fbab 	bl	8000804 <__aeabi_ddiv>
 80020ae:	4602      	mov	r2, r0
 80020b0:	460b      	mov	r3, r1
 80020b2:	4610      	mov	r0, r2
 80020b4:	4619      	mov	r1, r3
 80020b6:	f04f 0200 	mov.w	r2, #0
 80020ba:	4b3e      	ldr	r3, [pc, #248]	; (80021b4 <weightPage+0x220>)
 80020bc:	f7fe fa78 	bl	80005b0 <__aeabi_dmul>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	f7fe fd4a 	bl	8000b60 <__aeabi_d2uiz>
 80020cc:	4603      	mov	r3, r0
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff fd7f 	bl	8001bd4 <HueToRGB565>
 80020d6:	4603      	mov	r3, r0
 80020d8:	9300      	str	r3, [sp, #0]
 80020da:	230a      	movs	r3, #10
 80020dc:	220a      	movs	r2, #10
 80020de:	4621      	mov	r1, r4
 80020e0:	2032      	movs	r0, #50	; 0x32
 80020e2:	f7ff faf3 	bl	80016cc <LCD_DrawEllipse>
 80020e6:	e02e      	b.n	8002146 <weightPage+0x1b2>
		else
			LCD_DrawEllipse(100, 120 + (counter - 4) * 40, 10, 10, HueToRGB565(val / 4096.0 * 256));
 80020e8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80020ec:	3b04      	subs	r3, #4
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	461a      	mov	r2, r3
 80020f2:	0092      	lsls	r2, r2, #2
 80020f4:	4413      	add	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	3378      	adds	r3, #120	; 0x78
 80020fc:	b29c      	uxth	r4, r3
 80020fe:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002100:	f7fe f9dc 	bl	80004bc <__aeabi_ui2d>
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	4b29      	ldr	r3, [pc, #164]	; (80021b0 <weightPage+0x21c>)
 800210a:	f7fe fb7b 	bl	8000804 <__aeabi_ddiv>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4610      	mov	r0, r2
 8002114:	4619      	mov	r1, r3
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	4b26      	ldr	r3, [pc, #152]	; (80021b4 <weightPage+0x220>)
 800211c:	f7fe fa48 	bl	80005b0 <__aeabi_dmul>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fd1a 	bl	8000b60 <__aeabi_d2uiz>
 800212c:	4603      	mov	r3, r0
 800212e:	b2db      	uxtb	r3, r3
 8002130:	4618      	mov	r0, r3
 8002132:	f7ff fd4f 	bl	8001bd4 <HueToRGB565>
 8002136:	4603      	mov	r3, r0
 8002138:	9300      	str	r3, [sp, #0]
 800213a:	230a      	movs	r3, #10
 800213c:	220a      	movs	r2, #10
 800213e:	4621      	mov	r1, r4
 8002140:	2064      	movs	r0, #100	; 0x64
 8002142:	f7ff fac3 	bl	80016cc <LCD_DrawEllipse>

        sprintf(dec, "%4d", val);
 8002146:	f107 030c 	add.w	r3, r7, #12
 800214a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800214c:	491a      	ldr	r1, [pc, #104]	; (80021b8 <weightPage+0x224>)
 800214e:	4618      	mov	r0, r3
 8002150:	f005 f9f8 	bl	8007544 <siprintf>
        LCD_DrawString(200, 140 + 18 * counter, dec);
 8002154:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002158:	b29b      	uxth	r3, r3
 800215a:	461a      	mov	r2, r3
 800215c:	00d2      	lsls	r2, r2, #3
 800215e:	4413      	add	r3, r2
 8002160:	005b      	lsls	r3, r3, #1
 8002162:	b29b      	uxth	r3, r3
 8002164:	338c      	adds	r3, #140	; 0x8c
 8002166:	b29b      	uxth	r3, r3
 8002168:	f107 020c 	add.w	r2, r7, #12
 800216c:	4619      	mov	r1, r3
 800216e:	20c8      	movs	r0, #200	; 0xc8
 8002170:	f7ff fa5e 	bl	8001630 <LCD_DrawString>
    for (uint8_t counter = 0; counter < 8; counter++) {
 8002174:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002178:	3301      	adds	r3, #1
 800217a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800217e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8002182:	2b07      	cmp	r3, #7
 8002184:	f67f af6a 	bls.w	800205c <weightPage+0xc8>
    }


    HAL_Delay(100);
 8002188:	2064      	movs	r0, #100	; 0x64
 800218a:	f001 fd7b 	bl	8003c84 <HAL_Delay>
}
 800218e:	bf00      	nop
 8002190:	3734      	adds	r7, #52	; 0x34
 8002192:	46bd      	mov	sp, r7
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	bf00      	nop
 8002198:	20000000 	.word	0x20000000
 800219c:	200002f8 	.word	0x200002f8
 80021a0:	080098d0 	.word	0x080098d0
 80021a4:	080098f0 	.word	0x080098f0
 80021a8:	080098f8 	.word	0x080098f8
 80021ac:	2000022c 	.word	0x2000022c
 80021b0:	40b00000 	.word	0x40b00000
 80021b4:	40700000 	.word	0x40700000
 80021b8:	08009900 	.word	0x08009900
 80021bc:	00000000 	.word	0x00000000

080021c0 <accelerometerPage>:

void accelerometerPage() {
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b098      	sub	sp, #96	; 0x60
 80021c4:	af04      	add	r7, sp, #16
    char *output_text;
    if (changingPage) {
 80021c6:	4b3a      	ldr	r3, [pc, #232]	; (80022b0 <accelerometerPage+0xf0>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 812d 	beq.w	800242a <accelerometerPage+0x26a>
        /* BEGIN CALIBRATING ACCELEROMETER */
        uint8_t setPWLMode = 0x00; //reset accelerometer
 80021d0:	2300      	movs	r3, #0
 80021d2:	70fb      	strb	r3, [r7, #3]
        HAL_I2C_Mem_Write(&hi2c2, 0x1D << 1, 0x2D, 1, &setPWLMode, 1, 100);
 80021d4:	2364      	movs	r3, #100	; 0x64
 80021d6:	9302      	str	r3, [sp, #8]
 80021d8:	2301      	movs	r3, #1
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	1cfb      	adds	r3, r7, #3
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	2301      	movs	r3, #1
 80021e2:	222d      	movs	r2, #45	; 0x2d
 80021e4:	213a      	movs	r1, #58	; 0x3a
 80021e6:	4833      	ldr	r0, [pc, #204]	; (80022b4 <accelerometerPage+0xf4>)
 80021e8:	f002 fe92 	bl	8004f10 <HAL_I2C_Mem_Write>
        HAL_Delay(100);
 80021ec:	2064      	movs	r0, #100	; 0x64
 80021ee:	f001 fd49 	bl	8003c84 <HAL_Delay>
        setPWLMode = 0x08; //disable auto sleep, always measure
 80021f2:	2308      	movs	r3, #8
 80021f4:	70fb      	strb	r3, [r7, #3]
        HAL_I2C_Mem_Write(&hi2c2, 0x1D << 1, 0x2D, 1, &setPWLMode, 1, 100);
 80021f6:	2364      	movs	r3, #100	; 0x64
 80021f8:	9302      	str	r3, [sp, #8]
 80021fa:	2301      	movs	r3, #1
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	1cfb      	adds	r3, r7, #3
 8002200:	9300      	str	r3, [sp, #0]
 8002202:	2301      	movs	r3, #1
 8002204:	222d      	movs	r2, #45	; 0x2d
 8002206:	213a      	movs	r1, #58	; 0x3a
 8002208:	482a      	ldr	r0, [pc, #168]	; (80022b4 <accelerometerPage+0xf4>)
 800220a:	f002 fe81 	bl	8004f10 <HAL_I2C_Mem_Write>
        uint8_t formatting = 0x05; // full res +-4g
 800220e:	2305      	movs	r3, #5
 8002210:	70bb      	strb	r3, [r7, #2]
        HAL_I2C_Mem_Write(&hi2c2, 0x1D << 1, 0x31, 1, &formatting, 1, 100);
 8002212:	2364      	movs	r3, #100	; 0x64
 8002214:	9302      	str	r3, [sp, #8]
 8002216:	2301      	movs	r3, #1
 8002218:	9301      	str	r3, [sp, #4]
 800221a:	1cbb      	adds	r3, r7, #2
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2301      	movs	r3, #1
 8002220:	2231      	movs	r2, #49	; 0x31
 8002222:	213a      	movs	r1, #58	; 0x3a
 8002224:	4823      	ldr	r0, [pc, #140]	; (80022b4 <accelerometerPage+0xf4>)
 8002226:	f002 fe73 	bl	8004f10 <HAL_I2C_Mem_Write>
        uint8_t debug = 0x00;
 800222a:	2300      	movs	r3, #0
 800222c:	707b      	strb	r3, [r7, #1]
        HAL_I2C_Mem_Read(&hi2c2, 0x1D << 1, 0x00, 1, &debug, 1, 100);
 800222e:	2364      	movs	r3, #100	; 0x64
 8002230:	9302      	str	r3, [sp, #8]
 8002232:	2301      	movs	r3, #1
 8002234:	9301      	str	r3, [sp, #4]
 8002236:	1c7b      	adds	r3, r7, #1
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	2301      	movs	r3, #1
 800223c:	2200      	movs	r2, #0
 800223e:	213a      	movs	r1, #58	; 0x3a
 8002240:	481c      	ldr	r0, [pc, #112]	; (80022b4 <accelerometerPage+0xf4>)
 8002242:	f002 ff5f 	bl	8005104 <HAL_I2C_Mem_Read>
        LCD_Clear(0, 0, 240, 320, BLACK);
 8002246:	2300      	movs	r3, #0
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800224e:	22f0      	movs	r2, #240	; 0xf0
 8002250:	2100      	movs	r1, #0
 8002252:	2000      	movs	r0, #0
 8002254:	f7ff f983 	bl	800155e <LCD_Clear>
        HAL_Delay(100);
 8002258:	2064      	movs	r0, #100	; 0x64
 800225a:	f001 fd13 	bl	8003c84 <HAL_Delay>
        if (debug != 0xE5) {
 800225e:	787b      	ldrb	r3, [r7, #1]
 8002260:	2be5      	cmp	r3, #229	; 0xe5
 8002262:	d02f      	beq.n	80022c4 <accelerometerPage+0x104>
            output_text = "SENSORS NOT PRESENT";
 8002264:	4b14      	ldr	r3, [pc, #80]	; (80022b8 <accelerometerPage+0xf8>)
 8002266:	64fb      	str	r3, [r7, #76]	; 0x4c
            LCD_DrawString_Color_With_Delay(50, 100, output_text, RED, WHITE, 5);
 8002268:	2305      	movs	r3, #5
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002276:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002278:	2164      	movs	r1, #100	; 0x64
 800227a:	2032      	movs	r0, #50	; 0x32
 800227c:	f7ff fb5b 	bl	8001936 <LCD_DrawString_Color_With_Delay>
            output_text = "PLEASE RETRY AFTER CONNECTING THE ACCELEROMETER";
 8002280:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <accelerometerPage+0xfc>)
 8002282:	64fb      	str	r3, [r7, #76]	; 0x4c
            LCD_DrawString_Color_With_Delay(0, 150, output_text, BLACK, WHITE, 3);
 8002284:	2303      	movs	r3, #3
 8002286:	9301      	str	r3, [sp, #4]
 8002288:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	2300      	movs	r3, #0
 8002290:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002292:	2196      	movs	r1, #150	; 0x96
 8002294:	2000      	movs	r0, #0
 8002296:	f7ff fb4e 	bl	8001936 <LCD_DrawString_Color_With_Delay>
            HAL_Delay(3000);
 800229a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800229e:	f001 fcf1 	bl	8003c84 <HAL_Delay>
            currentPage = home;
 80022a2:	4b07      	ldr	r3, [pc, #28]	; (80022c0 <accelerometerPage+0x100>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
            changingPage = 1;
 80022a8:	4b01      	ldr	r3, [pc, #4]	; (80022b0 <accelerometerPage+0xf0>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	601a      	str	r2, [r3, #0]
 80022ae:	e17a      	b.n	80025a6 <accelerometerPage+0x3e6>
 80022b0:	20000000 	.word	0x20000000
 80022b4:	2000025c 	.word	0x2000025c
 80022b8:	08009904 	.word	0x08009904
 80022bc:	08009918 	.word	0x08009918
 80022c0:	200002f8 	.word	0x200002f8
            return; //BACK TO HOME
        }
        output_text = "CALIBRATING IN 3s. DO NOT MOVE YOUR LUGGAGE.";
 80022c4:	4bbc      	ldr	r3, [pc, #752]	; (80025b8 <accelerometerPage+0x3f8>)
 80022c6:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_DrawString_Color_With_Delay(0, 100, output_text, GREEN, BLACK, 10);
 80022c8:	230a      	movs	r3, #10
 80022ca:	9301      	str	r3, [sp, #4]
 80022cc:	2300      	movs	r3, #0
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80022d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022d6:	2164      	movs	r1, #100	; 0x64
 80022d8:	2000      	movs	r0, #0
 80022da:	f7ff fb2c 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        HAL_Delay(3000);
 80022de:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80022e2:	f001 fccf 	bl	8003c84 <HAL_Delay>
        uint8_t *arrayOfData = malloc(6 * sizeof(uint8_t));
 80022e6:	2006      	movs	r0, #6
 80022e8:	f004 fbd0 	bl	8006a8c <malloc>
 80022ec:	4603      	mov	r3, r0
 80022ee:	64bb      	str	r3, [r7, #72]	; 0x48
        HAL_I2C_Mem_Read(&hi2c2, 0x1D << 1, 0x32, 1, arrayOfData, 6, 100);
 80022f0:	2364      	movs	r3, #100	; 0x64
 80022f2:	9302      	str	r3, [sp, #8]
 80022f4:	2306      	movs	r3, #6
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	2301      	movs	r3, #1
 80022fe:	2232      	movs	r2, #50	; 0x32
 8002300:	213a      	movs	r1, #58	; 0x3a
 8002302:	48ae      	ldr	r0, [pc, #696]	; (80025bc <accelerometerPage+0x3fc>)
 8002304:	f002 fefe 	bl	8005104 <HAL_I2C_Mem_Read>
        initX_Acc_Reading = combineUint_8ts(arrayOfData[1], arrayOfData[0]);
 8002308:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800230a:	3301      	adds	r3, #1
 800230c:	781a      	ldrb	r2, [r3, #0]
 800230e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	4619      	mov	r1, r3
 8002314:	4610      	mov	r0, r2
 8002316:	f7ff fc49 	bl	8001bac <combineUint_8ts>
 800231a:	4603      	mov	r3, r0
 800231c:	461a      	mov	r2, r3
 800231e:	4ba8      	ldr	r3, [pc, #672]	; (80025c0 <accelerometerPage+0x400>)
 8002320:	801a      	strh	r2, [r3, #0]
        initY_Acc_Reading = combineUint_8ts(arrayOfData[3], arrayOfData[2]);
 8002322:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002324:	3303      	adds	r3, #3
 8002326:	781a      	ldrb	r2, [r3, #0]
 8002328:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800232a:	3302      	adds	r3, #2
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	4619      	mov	r1, r3
 8002330:	4610      	mov	r0, r2
 8002332:	f7ff fc3b 	bl	8001bac <combineUint_8ts>
 8002336:	4603      	mov	r3, r0
 8002338:	461a      	mov	r2, r3
 800233a:	4ba2      	ldr	r3, [pc, #648]	; (80025c4 <accelerometerPage+0x404>)
 800233c:	801a      	strh	r2, [r3, #0]
        initZ_Acc_Reading = combineUint_8ts(arrayOfData[5], arrayOfData[4]);
 800233e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002340:	3305      	adds	r3, #5
 8002342:	781a      	ldrb	r2, [r3, #0]
 8002344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002346:	3304      	adds	r3, #4
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	4619      	mov	r1, r3
 800234c:	4610      	mov	r0, r2
 800234e:	f7ff fc2d 	bl	8001bac <combineUint_8ts>
 8002352:	4603      	mov	r3, r0
 8002354:	461a      	mov	r2, r3
 8002356:	4b9c      	ldr	r3, [pc, #624]	; (80025c8 <accelerometerPage+0x408>)
 8002358:	801a      	strh	r2, [r3, #0]
        LCD_Clear(0, 0, 240, 320, BLACK);
 800235a:	2300      	movs	r3, #0
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002362:	22f0      	movs	r2, #240	; 0xf0
 8002364:	2100      	movs	r1, #0
 8002366:	2000      	movs	r0, #0
 8002368:	f7ff f8f9 	bl	800155e <LCD_Clear>
        output_text = "CALIBRATING FINISHED. CONTINUING";
 800236c:	4b97      	ldr	r3, [pc, #604]	; (80025cc <accelerometerPage+0x40c>)
 800236e:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_DrawString_Color_With_Delay(0, 100, output_text, GREEN, BLACK, 10);
 8002370:	230a      	movs	r3, #10
 8002372:	9301      	str	r3, [sp, #4]
 8002374:	2300      	movs	r3, #0
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 800237c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800237e:	2164      	movs	r1, #100	; 0x64
 8002380:	2000      	movs	r0, #0
 8002382:	f7ff fad8 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        HAL_Delay(2000);
 8002386:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800238a:	f001 fc7b 	bl	8003c84 <HAL_Delay>
        /* COMPLETED CALIBRATING ACCELEROMETER */
        changingPage = 0;
 800238e:	4b90      	ldr	r3, [pc, #576]	; (80025d0 <accelerometerPage+0x410>)
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
        currentPage = accelerometer;
 8002394:	4b8f      	ldr	r3, [pc, #572]	; (80025d4 <accelerometerPage+0x414>)
 8002396:	2202      	movs	r2, #2
 8002398:	701a      	strb	r2, [r3, #0]
        output_text = "A C C E L E R O M E T E R.";
 800239a:	4b8f      	ldr	r3, [pc, #572]	; (80025d8 <accelerometerPage+0x418>)
 800239c:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_Clear(0, 0, 240, 320, BLACK);
 800239e:	2300      	movs	r3, #0
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80023a6:	22f0      	movs	r2, #240	; 0xf0
 80023a8:	2100      	movs	r1, #0
 80023aa:	2000      	movs	r0, #0
 80023ac:	f7ff f8d7 	bl	800155e <LCD_Clear>
        LCD_DrawString_Color_With_Delay(10, 40, output_text, BLUE, WHITE, 10);
 80023b0:	230a      	movs	r3, #10
 80023b2:	9301      	str	r3, [sp, #4]
 80023b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	231f      	movs	r3, #31
 80023bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023be:	2128      	movs	r1, #40	; 0x28
 80023c0:	200a      	movs	r0, #10
 80023c2:	f7ff fab8 	bl	8001936 <LCD_DrawString_Color_With_Delay>
        drawBackToHome();
 80023c6:	f7ff fdc1 	bl	8001f4c <drawBackToHome>
        output_text = "X: ";
 80023ca:	4b84      	ldr	r3, [pc, #528]	; (80025dc <accelerometerPage+0x41c>)
 80023cc:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_DrawString_Color(40, 100, output_text, CYAN, BLACK);
 80023ce:	2300      	movs	r3, #0
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80023d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023d8:	2164      	movs	r1, #100	; 0x64
 80023da:	2028      	movs	r0, #40	; 0x28
 80023dc:	f7ff fa76 	bl	80018cc <LCD_DrawString_Color>
        output_text = "Y: ";
 80023e0:	4b7f      	ldr	r3, [pc, #508]	; (80025e0 <accelerometerPage+0x420>)
 80023e2:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_DrawString_Color(40, 130, output_text, YELLOW, BLACK);
 80023e4:	2300      	movs	r3, #0
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80023ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023ee:	2182      	movs	r1, #130	; 0x82
 80023f0:	2028      	movs	r0, #40	; 0x28
 80023f2:	f7ff fa6b 	bl	80018cc <LCD_DrawString_Color>
        output_text = "Z: ";
 80023f6:	4b7b      	ldr	r3, [pc, #492]	; (80025e4 <accelerometerPage+0x424>)
 80023f8:	64fb      	str	r3, [r7, #76]	; 0x4c
        LCD_DrawString_Color(40, 160, output_text, BLUE, BLACK);
 80023fa:	2300      	movs	r3, #0
 80023fc:	9300      	str	r3, [sp, #0]
 80023fe:	231f      	movs	r3, #31
 8002400:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002402:	21a0      	movs	r1, #160	; 0xa0
 8002404:	2028      	movs	r0, #40	; 0x28
 8002406:	f7ff fa61 	bl	80018cc <LCD_DrawString_Color>
        /* DEBUG MESSAGE BELOW */
        if (debug != 0xE5) {
 800240a:	787b      	ldrb	r3, [r7, #1]
 800240c:	2be5      	cmp	r3, #229	; 0xe5
 800240e:	d00c      	beq.n	800242a <accelerometerPage+0x26a>
            output_text = "SENSOR NP";
 8002410:	4b75      	ldr	r3, [pc, #468]	; (80025e8 <accelerometerPage+0x428>)
 8002412:	64fb      	str	r3, [r7, #76]	; 0x4c
            LCD_DrawString_Color(140, 280, output_text, RED, WHITE);
 8002414:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002418:	9300      	str	r3, [sp, #0]
 800241a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800241e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002420:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002424:	208c      	movs	r0, #140	; 0x8c
 8002426:	f7ff fa51 	bl	80018cc <LCD_DrawString_Color>
        }
        /* DEBUG MESSAGE ABOVE */
    }
    // 0x3A for writing address, 0x3B for reading address
    uint8_t *arrayOfData = malloc(6 * sizeof(uint8_t));
 800242a:	2006      	movs	r0, #6
 800242c:	f004 fb2e 	bl	8006a8c <malloc>
 8002430:	4603      	mov	r3, r0
 8002432:	647b      	str	r3, [r7, #68]	; 0x44
    //arrayofData[1] = x1, arrayofData[0] = x2, arrayofData[3] = y1 .....
    HAL_I2C_Mem_Read(&hi2c2, 0x1D << 1, 0x32, 1, arrayOfData, 6, 100);
 8002434:	2364      	movs	r3, #100	; 0x64
 8002436:	9302      	str	r3, [sp, #8]
 8002438:	2306      	movs	r3, #6
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	2301      	movs	r3, #1
 8002442:	2232      	movs	r2, #50	; 0x32
 8002444:	213a      	movs	r1, #58	; 0x3a
 8002446:	485d      	ldr	r0, [pc, #372]	; (80025bc <accelerometerPage+0x3fc>)
 8002448:	f002 fe5c 	bl	8005104 <HAL_I2C_Mem_Read>
    char x_print[10] = "", y_print[10] = "", z_print[10] = "";
 800244c:	2300      	movs	r3, #0
 800244e:	61fb      	str	r3, [r7, #28]
 8002450:	f107 0320 	add.w	r3, r7, #32
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	809a      	strh	r2, [r3, #4]
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
 8002466:	809a      	strh	r2, [r3, #4]
 8002468:	2300      	movs	r3, #0
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	f107 0308 	add.w	r3, r7, #8
 8002470:	2200      	movs	r2, #0
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	809a      	strh	r2, [r3, #4]
    double finalizedX = 0.0, finalizedY = 0.0, finalizedZ = 0.0;
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800248e:	f04f 0200 	mov.w	r2, #0
 8002492:	f04f 0300 	mov.w	r3, #0
 8002496:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    // All axes have a scale factor of 7.8
    finalizedX = (combineUint_8ts(arrayOfData[1], arrayOfData[0]) - initX_Acc_Reading) * 0.078;
 800249a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800249c:	3301      	adds	r3, #1
 800249e:	781a      	ldrb	r2, [r3, #0]
 80024a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	4619      	mov	r1, r3
 80024a6:	4610      	mov	r0, r2
 80024a8:	f7ff fb80 	bl	8001bac <combineUint_8ts>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461a      	mov	r2, r3
 80024b0:	4b43      	ldr	r3, [pc, #268]	; (80025c0 <accelerometerPage+0x400>)
 80024b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7fe f80f 	bl	80004dc <__aeabi_i2d>
 80024be:	a33c      	add	r3, pc, #240	; (adr r3, 80025b0 <accelerometerPage+0x3f0>)
 80024c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024c4:	f7fe f874 	bl	80005b0 <__aeabi_dmul>
 80024c8:	4602      	mov	r2, r0
 80024ca:	460b      	mov	r3, r1
 80024cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    finalizedY = (combineUint_8ts(arrayOfData[3], arrayOfData[2]) - initY_Acc_Reading) * 0.078;
 80024d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024d2:	3303      	adds	r3, #3
 80024d4:	781a      	ldrb	r2, [r3, #0]
 80024d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024d8:	3302      	adds	r3, #2
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	4619      	mov	r1, r3
 80024de:	4610      	mov	r0, r2
 80024e0:	f7ff fb64 	bl	8001bac <combineUint_8ts>
 80024e4:	4603      	mov	r3, r0
 80024e6:	461a      	mov	r2, r3
 80024e8:	4b36      	ldr	r3, [pc, #216]	; (80025c4 <accelerometerPage+0x404>)
 80024ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fd fff3 	bl	80004dc <__aeabi_i2d>
 80024f6:	a32e      	add	r3, pc, #184	; (adr r3, 80025b0 <accelerometerPage+0x3f0>)
 80024f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024fc:	f7fe f858 	bl	80005b0 <__aeabi_dmul>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    finalizedZ = (combineUint_8ts(arrayOfData[5], arrayOfData[4]) - initZ_Acc_Reading) * 0.078;
 8002508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800250a:	3305      	adds	r3, #5
 800250c:	781a      	ldrb	r2, [r3, #0]
 800250e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002510:	3304      	adds	r3, #4
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	4619      	mov	r1, r3
 8002516:	4610      	mov	r0, r2
 8002518:	f7ff fb48 	bl	8001bac <combineUint_8ts>
 800251c:	4603      	mov	r3, r0
 800251e:	461a      	mov	r2, r3
 8002520:	4b29      	ldr	r3, [pc, #164]	; (80025c8 <accelerometerPage+0x408>)
 8002522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	4618      	mov	r0, r3
 800252a:	f7fd ffd7 	bl	80004dc <__aeabi_i2d>
 800252e:	a320      	add	r3, pc, #128	; (adr r3, 80025b0 <accelerometerPage+0x3f0>)
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	f7fe f83c 	bl	80005b0 <__aeabi_dmul>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    sprintf(x_print, "%+5.3f", finalizedX);
 8002540:	f107 001c 	add.w	r0, r7, #28
 8002544:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002548:	4928      	ldr	r1, [pc, #160]	; (80025ec <accelerometerPage+0x42c>)
 800254a:	f004 fffb 	bl	8007544 <siprintf>
    sprintf(y_print, "%+5.3f", finalizedY);
 800254e:	f107 0010 	add.w	r0, r7, #16
 8002552:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002556:	4925      	ldr	r1, [pc, #148]	; (80025ec <accelerometerPage+0x42c>)
 8002558:	f004 fff4 	bl	8007544 <siprintf>
    sprintf(z_print, "%+5.3f", finalizedZ);
 800255c:	1d38      	adds	r0, r7, #4
 800255e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002562:	4922      	ldr	r1, [pc, #136]	; (80025ec <accelerometerPage+0x42c>)
 8002564:	f004 ffee 	bl	8007544 <siprintf>
    LCD_DrawString_Color(150, 100, x_print, CYAN, BLACK);
 8002568:	f107 021c 	add.w	r2, r7, #28
 800256c:	2300      	movs	r3, #0
 800256e:	9300      	str	r3, [sp, #0]
 8002570:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8002574:	2164      	movs	r1, #100	; 0x64
 8002576:	2096      	movs	r0, #150	; 0x96
 8002578:	f7ff f9a8 	bl	80018cc <LCD_DrawString_Color>
    LCD_DrawString_Color(150, 130, y_print, YELLOW, BLACK);
 800257c:	f107 0210 	add.w	r2, r7, #16
 8002580:	2300      	movs	r3, #0
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002588:	2182      	movs	r1, #130	; 0x82
 800258a:	2096      	movs	r0, #150	; 0x96
 800258c:	f7ff f99e 	bl	80018cc <LCD_DrawString_Color>
    LCD_DrawString_Color(150, 160, z_print, BLUE, BLACK);
 8002590:	1d3a      	adds	r2, r7, #4
 8002592:	2300      	movs	r3, #0
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	231f      	movs	r3, #31
 8002598:	21a0      	movs	r1, #160	; 0xa0
 800259a:	2096      	movs	r0, #150	; 0x96
 800259c:	f7ff f996 	bl	80018cc <LCD_DrawString_Color>
    HAL_Delay(30);
 80025a0:	201e      	movs	r0, #30
 80025a2:	f001 fb6f 	bl	8003c84 <HAL_Delay>
}
 80025a6:	3750      	adds	r7, #80	; 0x50
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	f3af 8000 	nop.w
 80025b0:	d916872b 	.word	0xd916872b
 80025b4:	3fb3f7ce 	.word	0x3fb3f7ce
 80025b8:	08009948 	.word	0x08009948
 80025bc:	2000025c 	.word	0x2000025c
 80025c0:	200002fa 	.word	0x200002fa
 80025c4:	200002fc 	.word	0x200002fc
 80025c8:	200002fe 	.word	0x200002fe
 80025cc:	08009978 	.word	0x08009978
 80025d0:	20000000 	.word	0x20000000
 80025d4:	200002f8 	.word	0x200002f8
 80025d8:	0800999c 	.word	0x0800999c
 80025dc:	080099b8 	.word	0x080099b8
 80025e0:	080099bc 	.word	0x080099bc
 80025e4:	080099c0 	.word	0x080099c0
 80025e8:	080099c4 	.word	0x080099c4
 80025ec:	080099d0 	.word	0x080099d0

080025f0 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80025f6:	f001 fae3 	bl	8003bc0 <HAL_Init>
    /* USER CODE BEGIN Init */
    //HAL_UART_Receive_IT(&huart1, &rxData, 1); //enable global interruption
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80025fa:	f000 f863 	bl	80026c4 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80025fe:	f000 f92b 	bl	8002858 <MX_GPIO_Init>
    MX_FSMC_Init();
 8002602:	f000 fa1d 	bl	8002a40 <MX_FSMC_Init>
    MX_ADC2_Init();
 8002606:	f000 f8bb 	bl	8002780 <MX_ADC2_Init>
    MX_I2C2_Init();
 800260a:	f000 f8f7 	bl	80027fc <MX_I2C2_Init>
    /* USER CODE BEGIN 2 */
    HAL_ADCEx_Calibration_Start(&hadc2);
 800260e:	482a      	ldr	r0, [pc, #168]	; (80026b8 <main+0xc8>)
 8002610:	f001 ff9a 	bl	8004548 <HAL_ADCEx_Calibration_Start>
    HAL_ADC_PollForConversion(&hadc2, 1000);
 8002614:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002618:	4827      	ldr	r0, [pc, #156]	; (80026b8 <main+0xc8>)
 800261a:	f001 fcef 	bl	8003ffc <HAL_ADC_PollForConversion>
    HAL_ADC_Start(&hadc2);
 800261e:	4826      	ldr	r0, [pc, #152]	; (80026b8 <main+0xc8>)
 8002620:	f001 fc3e 	bl	8003ea0 <HAL_ADC_Start>
    LCD_INIT();
 8002624:	f7fe fda1 	bl	800116a <LCD_INIT>
    currentPage = home;
 8002628:	4b24      	ldr	r3, [pc, #144]	; (80026bc <main+0xcc>)
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
    HAL_Delay(50);
 800262e:	2032      	movs	r0, #50	; 0x32
 8002630:	f001 fb28 	bl	8003c84 <HAL_Delay>
    while (!XPT2046_Touch_Calibrate());
 8002634:	bf00      	nop
 8002636:	f000 ffdf 	bl	80035f8 <XPT2046_Touch_Calibrate>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0fa      	beq.n	8002636 <main+0x46>
    LCD_GramScan(1);
 8002640:	2001      	movs	r0, #1
 8002642:	f7ff f9b3 	bl	80019ac <LCD_GramScan>
    LCD_Clear(0, 0, 240, 320, BLACK);
 8002646:	2300      	movs	r3, #0
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800264e:	22f0      	movs	r2, #240	; 0xf0
 8002650:	2100      	movs	r1, #0
 8002652:	2000      	movs	r0, #0
 8002654:	f7fe ff83 	bl	800155e <LCD_Clear>
    mainPage();
 8002658:	f7ff fc04 	bl	8001e64 <mainPage>
    HAL_Delay(500);
 800265c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002660:	f001 fb10 	bl	8003c84 <HAL_Delay>
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1) {
        if (currentPage == home) mainPage();
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <main+0xcc>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d102      	bne.n	8002672 <main+0x82>
 800266c:	f7ff fbfa 	bl	8001e64 <mainPage>
 8002670:	e013      	b.n	800269a <main+0xaa>
        else if (currentPage == weight) weightPage(0.0);
 8002672:	4b12      	ldr	r3, [pc, #72]	; (80026bc <main+0xcc>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b01      	cmp	r3, #1
 8002678:	d106      	bne.n	8002688 <main+0x98>
 800267a:	f04f 0000 	mov.w	r0, #0
 800267e:	f04f 0100 	mov.w	r1, #0
 8002682:	f7ff fc87 	bl	8001f94 <weightPage>
 8002686:	e008      	b.n	800269a <main+0xaa>
        else if (currentPage == accelerometer) accelerometerPage();
 8002688:	4b0c      	ldr	r3, [pc, #48]	; (80026bc <main+0xcc>)
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	2b02      	cmp	r3, #2
 800268e:	d102      	bne.n	8002696 <main+0xa6>
 8002690:	f7ff fd96 	bl	80021c0 <accelerometerPage>
 8002694:	e001      	b.n	800269a <main+0xaa>
        else mainPage();
 8002696:	f7ff fbe5 	bl	8001e64 <mainPage>
        if (ucXPT2046_TouchFlag == 1) {
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <main+0xd0>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d104      	bne.n	80026ae <main+0xbe>
            Check_touchkey();
 80026a4:	f7ff fa34 	bl	8001b10 <Check_touchkey>
            ucXPT2046_TouchFlag = 0;
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <main+0xd0>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	701a      	strb	r2, [r3, #0]
        }
        HAL_Delay(50);
 80026ae:	2032      	movs	r0, #50	; 0x32
 80026b0:	f001 fae8 	bl	8003c84 <HAL_Delay>
        if (currentPage == home) mainPage();
 80026b4:	e7d6      	b.n	8002664 <main+0x74>
 80026b6:	bf00      	nop
 80026b8:	2000022c 	.word	0x2000022c
 80026bc:	200002f8 	.word	0x200002f8
 80026c0:	20000308 	.word	0x20000308

080026c4 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void) {
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b096      	sub	sp, #88	; 0x58
 80026c8:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026ce:	2228      	movs	r2, #40	; 0x28
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f004 f9e2 	bl	8006a9c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026d8:	f107 031c 	add.w	r3, r7, #28
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80026e8:	1d3b      	adds	r3, r7, #4
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	611a      	str	r2, [r3, #16]
 80026f6:	615a      	str	r2, [r3, #20]

    /** Initializes the RCC Oscillators according to the specified parameters
    * in the RCC_OscInitTypeDef structure.
    */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026f8:	2301      	movs	r3, #1
 80026fa:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002700:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002702:	2300      	movs	r3, #0
 8002704:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002706:	2301      	movs	r3, #1
 8002708:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800270a:	2302      	movs	r3, #2
 800270c:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800270e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002712:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002714:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002718:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800271a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800271e:	4618      	mov	r0, r3
 8002720:	f003 fab2 	bl	8005c88 <HAL_RCC_OscConfig>
 8002724:	4603      	mov	r3, r0
 8002726:	2b00      	cmp	r3, #0
 8002728:	d001      	beq.n	800272e <SystemClock_Config+0x6a>
        Error_Handler();
 800272a:	f000 f9ed 	bl	8002b08 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
    */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800272e:	230f      	movs	r3, #15
 8002730:	61fb      	str	r3, [r7, #28]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002732:	2302      	movs	r3, #2
 8002734:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800273a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800273e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002740:	2300      	movs	r3, #0
 8002742:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8002744:	f107 031c 	add.w	r3, r7, #28
 8002748:	2102      	movs	r1, #2
 800274a:	4618      	mov	r0, r3
 800274c:	f003 fd1e 	bl	800618c <HAL_RCC_ClockConfig>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <SystemClock_Config+0x96>
        Error_Handler();
 8002756:	f000 f9d7 	bl	8002b08 <Error_Handler>
    }
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800275a:	2302      	movs	r3, #2
 800275c:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800275e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002762:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8002764:	1d3b      	adds	r3, r7, #4
 8002766:	4618      	mov	r0, r3
 8002768:	f003 fea8 	bl	80064bc <HAL_RCCEx_PeriphCLKConfig>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <SystemClock_Config+0xb2>
        Error_Handler();
 8002772:	f000 f9c9 	bl	8002b08 <Error_Handler>
    }
}
 8002776:	bf00      	nop
 8002778:	3758      	adds	r7, #88	; 0x58
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <MX_ADC2_Init>:
/**
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void) {
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC2_Init 0 */

    /* USER CODE END ADC2_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]

    /* USER CODE END ADC2_Init 1 */

    /** Common config
    */
    hadc2.Instance = ADC2;
 8002790:	4b18      	ldr	r3, [pc, #96]	; (80027f4 <MX_ADC2_Init+0x74>)
 8002792:	4a19      	ldr	r2, [pc, #100]	; (80027f8 <MX_ADC2_Init+0x78>)
 8002794:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002796:	4b17      	ldr	r3, [pc, #92]	; (80027f4 <MX_ADC2_Init+0x74>)
 8002798:	2200      	movs	r2, #0
 800279a:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode = ENABLE;
 800279c:	4b15      	ldr	r3, [pc, #84]	; (80027f4 <MX_ADC2_Init+0x74>)
 800279e:	2201      	movs	r2, #1
 80027a0:	731a      	strb	r2, [r3, #12]
    hadc2.Init.DiscontinuousConvMode = DISABLE;
 80027a2:	4b14      	ldr	r3, [pc, #80]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	751a      	strb	r2, [r3, #20]
    hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80027a8:	4b12      	ldr	r3, [pc, #72]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027aa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80027ae:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80027b0:	4b10      	ldr	r3, [pc, #64]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion = 1;
 80027b6:	4b0f      	ldr	r3, [pc, #60]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027b8:	2201      	movs	r2, #1
 80027ba:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc2) != HAL_OK) {
 80027bc:	480d      	ldr	r0, [pc, #52]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027be:	f001 fa85 	bl	8003ccc <HAL_ADC_Init>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <MX_ADC2_Init+0x4c>
        Error_Handler();
 80027c8:	f000 f99e 	bl	8002b08 <Error_Handler>
    }

    /** Configure Regular Channel
    */
    sConfig.Channel = ADC_CHANNEL_3;
 80027cc:	2303      	movs	r3, #3
 80027ce:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80027d0:	2301      	movs	r3, #1
 80027d2:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80027d4:	2305      	movs	r3, #5
 80027d6:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK) {
 80027d8:	1d3b      	adds	r3, r7, #4
 80027da:	4619      	mov	r1, r3
 80027dc:	4805      	ldr	r0, [pc, #20]	; (80027f4 <MX_ADC2_Init+0x74>)
 80027de:	f001 fd1f 	bl	8004220 <HAL_ADC_ConfigChannel>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_ADC2_Init+0x6c>
        Error_Handler();
 80027e8:	f000 f98e 	bl	8002b08 <Error_Handler>
    }
    /* USER CODE BEGIN ADC2_Init 2 */

    /* USER CODE END ADC2_Init 2 */

}
 80027ec:	bf00      	nop
 80027ee:	3710      	adds	r7, #16
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}
 80027f4:	2000022c 	.word	0x2000022c
 80027f8:	40012800 	.word	0x40012800

080027fc <MX_I2C2_Init>:
/**
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
    /* USER CODE END I2C2_Init 0 */

    /* USER CODE BEGIN I2C2_Init 1 */

    /* USER CODE END I2C2_Init 1 */
    hi2c2.Instance = I2C2;
 8002800:	4b12      	ldr	r3, [pc, #72]	; (800284c <MX_I2C2_Init+0x50>)
 8002802:	4a13      	ldr	r2, [pc, #76]	; (8002850 <MX_I2C2_Init+0x54>)
 8002804:	601a      	str	r2, [r3, #0]
    hi2c2.Init.ClockSpeed = 100000;
 8002806:	4b11      	ldr	r3, [pc, #68]	; (800284c <MX_I2C2_Init+0x50>)
 8002808:	4a12      	ldr	r2, [pc, #72]	; (8002854 <MX_I2C2_Init+0x58>)
 800280a:	605a      	str	r2, [r3, #4]
    hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800280c:	4b0f      	ldr	r3, [pc, #60]	; (800284c <MX_I2C2_Init+0x50>)
 800280e:	2200      	movs	r2, #0
 8002810:	609a      	str	r2, [r3, #8]
    hi2c2.Init.OwnAddress1 = 0;
 8002812:	4b0e      	ldr	r3, [pc, #56]	; (800284c <MX_I2C2_Init+0x50>)
 8002814:	2200      	movs	r2, #0
 8002816:	60da      	str	r2, [r3, #12]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002818:	4b0c      	ldr	r3, [pc, #48]	; (800284c <MX_I2C2_Init+0x50>)
 800281a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800281e:	611a      	str	r2, [r3, #16]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002820:	4b0a      	ldr	r3, [pc, #40]	; (800284c <MX_I2C2_Init+0x50>)
 8002822:	2200      	movs	r2, #0
 8002824:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2 = 0;
 8002826:	4b09      	ldr	r3, [pc, #36]	; (800284c <MX_I2C2_Init+0x50>)
 8002828:	2200      	movs	r2, #0
 800282a:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800282c:	4b07      	ldr	r3, [pc, #28]	; (800284c <MX_I2C2_Init+0x50>)
 800282e:	2200      	movs	r2, #0
 8002830:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <MX_I2C2_Init+0x50>)
 8002834:	2200      	movs	r2, #0
 8002836:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8002838:	4804      	ldr	r0, [pc, #16]	; (800284c <MX_I2C2_Init+0x50>)
 800283a:	f002 fa25 	bl	8004c88 <HAL_I2C_Init>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <MX_I2C2_Init+0x4c>
        Error_Handler();
 8002844:	f000 f960 	bl	8002b08 <Error_Handler>
    }
    /* USER CODE BEGIN I2C2_Init 2 */

    /* USER CODE END I2C2_Init 2 */

}
 8002848:	bf00      	nop
 800284a:	bd80      	pop	{r7, pc}
 800284c:	2000025c 	.word	0x2000025c
 8002850:	40005800 	.word	0x40005800
 8002854:	000186a0 	.word	0x000186a0

08002858 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void) {
 8002858:	b580      	push	{r7, lr}
 800285a:	b08a      	sub	sp, #40	; 0x28
 800285c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800285e:	f107 0318 	add.w	r3, r7, #24
 8002862:	2200      	movs	r2, #0
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	605a      	str	r2, [r3, #4]
 8002868:	609a      	str	r2, [r3, #8]
 800286a:	60da      	str	r2, [r3, #12]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800286c:	4b6d      	ldr	r3, [pc, #436]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 800286e:	699b      	ldr	r3, [r3, #24]
 8002870:	4a6c      	ldr	r2, [pc, #432]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 8002872:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002876:	6193      	str	r3, [r2, #24]
 8002878:	4b6a      	ldr	r3, [pc, #424]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002880:	617b      	str	r3, [r7, #20]
 8002882:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002884:	4b67      	ldr	r3, [pc, #412]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	4a66      	ldr	r2, [pc, #408]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 800288a:	f043 0310 	orr.w	r3, r3, #16
 800288e:	6193      	str	r3, [r2, #24]
 8002890:	4b64      	ldr	r3, [pc, #400]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 8002892:	699b      	ldr	r3, [r3, #24]
 8002894:	f003 0310 	and.w	r3, r3, #16
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289c:	4b61      	ldr	r3, [pc, #388]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4a60      	ldr	r2, [pc, #384]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028a2:	f043 0304 	orr.w	r3, r3, #4
 80028a6:	6193      	str	r3, [r2, #24]
 80028a8:	4b5e      	ldr	r3, [pc, #376]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028aa:	699b      	ldr	r3, [r3, #24]
 80028ac:	f003 0304 	and.w	r3, r3, #4
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b4:	4b5b      	ldr	r3, [pc, #364]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a5a      	ldr	r2, [pc, #360]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028ba:	f043 0308 	orr.w	r3, r3, #8
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b58      	ldr	r3, [pc, #352]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80028cc:	4b55      	ldr	r3, [pc, #340]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a54      	ldr	r2, [pc, #336]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028d2:	f043 0320 	orr.w	r3, r3, #32
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b52      	ldr	r3, [pc, #328]	; (8002a24 <MX_GPIO_Init+0x1cc>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0320 	and.w	r3, r3, #32
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1, GPIO_PIN_RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2107      	movs	r1, #7
 80028e8:	484f      	ldr	r0, [pc, #316]	; (8002a28 <MX_GPIO_Init+0x1d0>)
 80028ea:	f002 f992 	bl	8004c12 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80028ee:	2200      	movs	r2, #0
 80028f0:	2110      	movs	r1, #16
 80028f2:	484e      	ldr	r0, [pc, #312]	; (8002a2c <MX_GPIO_Init+0x1d4>)
 80028f4:	f002 f98d 	bl	8004c12 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_5, GPIO_PIN_SET);
 80028f8:	2201      	movs	r2, #1
 80028fa:	2123      	movs	r1, #35	; 0x23
 80028fc:	484c      	ldr	r0, [pc, #304]	; (8002a30 <MX_GPIO_Init+0x1d8>)
 80028fe:	f002 f988 	bl	8004c12 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13, GPIO_PIN_RESET);
 8002902:	2200      	movs	r2, #0
 8002904:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8002908:	484a      	ldr	r0, [pc, #296]	; (8002a34 <MX_GPIO_Init+0x1dc>)
 800290a:	f002 f982 	bl	8004c12 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10, GPIO_PIN_RESET);
 800290e:	2200      	movs	r2, #0
 8002910:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002914:	4848      	ldr	r0, [pc, #288]	; (8002a38 <MX_GPIO_Init+0x1e0>)
 8002916:	f002 f97c 	bl	8004c12 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : PE2 PE0 PE1 */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_0 | GPIO_PIN_1;
 800291a:	2307      	movs	r3, #7
 800291c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291e:	2301      	movs	r3, #1
 8002920:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002926:	2303      	movs	r3, #3
 8002928:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800292a:	f107 0318 	add.w	r3, r7, #24
 800292e:	4619      	mov	r1, r3
 8002930:	483d      	ldr	r0, [pc, #244]	; (8002a28 <MX_GPIO_Init+0x1d0>)
 8002932:	f001 ffc3 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pin : PE3 */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002936:	2308      	movs	r3, #8
 8002938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800293e:	2301      	movs	r3, #1
 8002940:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002942:	f107 0318 	add.w	r3, r7, #24
 8002946:	4619      	mov	r1, r3
 8002948:	4837      	ldr	r0, [pc, #220]	; (8002a28 <MX_GPIO_Init+0x1d0>)
 800294a:	f001 ffb7 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pin : PE4 */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800294e:	2310      	movs	r3, #16
 8002950:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002952:	4b3a      	ldr	r3, [pc, #232]	; (8002a3c <MX_GPIO_Init+0x1e4>)
 8002954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002956:	2301      	movs	r3, #1
 8002958:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800295a:	f107 0318 	add.w	r3, r7, #24
 800295e:	4619      	mov	r1, r3
 8002960:	4831      	ldr	r0, [pc, #196]	; (8002a28 <MX_GPIO_Init+0x1d0>)
 8002962:	f001 ffab 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pin : PC13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002966:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800296a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800296c:	2300      	movs	r3, #0
 800296e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002970:	2300      	movs	r3, #0
 8002972:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002974:	f107 0318 	add.w	r3, r7, #24
 8002978:	4619      	mov	r1, r3
 800297a:	482f      	ldr	r0, [pc, #188]	; (8002a38 <MX_GPIO_Init+0x1e0>)
 800297c:	f001 ff9e 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pin : PA0 */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002980:	2301      	movs	r3, #1
 8002982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002984:	2300      	movs	r3, #0
 8002986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298c:	f107 0318 	add.w	r3, r7, #24
 8002990:	4619      	mov	r1, r3
 8002992:	4826      	ldr	r0, [pc, #152]	; (8002a2c <MX_GPIO_Init+0x1d4>)
 8002994:	f001 ff92 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pin : PA4 */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002998:	2310      	movs	r3, #16
 800299a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800299c:	2301      	movs	r3, #1
 800299e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029a4:	2303      	movs	r3, #3
 80029a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	f107 0318 	add.w	r3, r7, #24
 80029ac:	4619      	mov	r1, r3
 80029ae:	481f      	ldr	r0, [pc, #124]	; (8002a2c <MX_GPIO_Init+0x1d4>)
 80029b0:	f001 ff84 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pins : PB0 PB1 PB5 */
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_5;
 80029b4:	2323      	movs	r3, #35	; 0x23
 80029b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b8:	2301      	movs	r3, #1
 80029ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029c0:	2303      	movs	r3, #3
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0318 	add.w	r3, r7, #24
 80029c8:	4619      	mov	r1, r3
 80029ca:	4819      	ldr	r0, [pc, #100]	; (8002a30 <MX_GPIO_Init+0x1d8>)
 80029cc:	f001 ff76 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pins : PD12 PD13 */
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 80029d0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80029d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d6:	2301      	movs	r3, #1
 80029d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029da:	2300      	movs	r3, #0
 80029dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029de:	2303      	movs	r3, #3
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029e2:	f107 0318 	add.w	r3, r7, #24
 80029e6:	4619      	mov	r1, r3
 80029e8:	4812      	ldr	r0, [pc, #72]	; (8002a34 <MX_GPIO_Init+0x1dc>)
 80029ea:	f001 ff67 	bl	80048bc <HAL_GPIO_Init>

    /*Configure GPIO pins : PC8 PC9 PC10 */
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 80029ee:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80029f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029f4:	2301      	movs	r3, #1
 80029f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f8:	2300      	movs	r3, #0
 80029fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fc:	2302      	movs	r3, #2
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a00:	f107 0318 	add.w	r3, r7, #24
 8002a04:	4619      	mov	r1, r3
 8002a06:	480c      	ldr	r0, [pc, #48]	; (8002a38 <MX_GPIO_Init+0x1e0>)
 8002a08:	f001 ff58 	bl	80048bc <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	2100      	movs	r1, #0
 8002a10:	200a      	movs	r0, #10
 8002a12:	f001 ff1c 	bl	800484e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a16:	200a      	movs	r0, #10
 8002a18:	f001 ff35 	bl	8004886 <HAL_NVIC_EnableIRQ>

}
 8002a1c:	bf00      	nop
 8002a1e:	3728      	adds	r7, #40	; 0x28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40011800 	.word	0x40011800
 8002a2c:	40010800 	.word	0x40010800
 8002a30:	40010c00 	.word	0x40010c00
 8002a34:	40011400 	.word	0x40011400
 8002a38:	40011000 	.word	0x40011000
 8002a3c:	10210000 	.word	0x10210000

08002a40 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void) {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN FSMC_Init 0 */

    /* USER CODE END FSMC_Init 0 */

    FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]
 8002a52:	611a      	str	r2, [r3, #16]
 8002a54:	615a      	str	r2, [r3, #20]
 8002a56:	619a      	str	r2, [r3, #24]

    /* USER CODE END FSMC_Init 1 */

    /** Perform the SRAM1 memory initialization sequence
    */
    hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002a58:	4b28      	ldr	r3, [pc, #160]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a5a:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002a5e:	601a      	str	r2, [r3, #0]
    hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002a60:	4b26      	ldr	r3, [pc, #152]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a62:	4a27      	ldr	r2, [pc, #156]	; (8002b00 <MX_FSMC_Init+0xc0>)
 8002a64:	605a      	str	r2, [r3, #4]
    /* hsram1.Init */
    hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002a66:	4b25      	ldr	r3, [pc, #148]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
    hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002a6c:	4b23      	ldr	r3, [pc, #140]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]
    hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8002a72:	4b22      	ldr	r3, [pc, #136]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
    hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002a78:	4b20      	ldr	r3, [pc, #128]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a7a:	2210      	movs	r2, #16
 8002a7c:	615a      	str	r2, [r3, #20]
    hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8002a7e:	4b1f      	ldr	r3, [pc, #124]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
    hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002a84:	4b1d      	ldr	r3, [pc, #116]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	61da      	str	r2, [r3, #28]
    hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002a8a:	4b1c      	ldr	r3, [pc, #112]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
    hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8002a90:	4b1a      	ldr	r3, [pc, #104]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	; 0x24
    hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002a96:	4b19      	ldr	r3, [pc, #100]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002a98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a9c:	629a      	str	r2, [r3, #40]	; 0x28
    hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8002a9e:	4b17      	ldr	r3, [pc, #92]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
    hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8002aa4:	4b15      	ldr	r3, [pc, #84]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	631a      	str	r2, [r3, #48]	; 0x30
    hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002aaa:	4b14      	ldr	r3, [pc, #80]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	635a      	str	r2, [r3, #52]	; 0x34
    hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8002ab0:	4b12      	ldr	r3, [pc, #72]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Timing */
    Timing.AddressSetupTime = 15;
 8002ab6:	230f      	movs	r3, #15
 8002ab8:	607b      	str	r3, [r7, #4]
    Timing.AddressHoldTime = 15;
 8002aba:	230f      	movs	r3, #15
 8002abc:	60bb      	str	r3, [r7, #8]
    Timing.DataSetupTime = 255;
 8002abe:	23ff      	movs	r3, #255	; 0xff
 8002ac0:	60fb      	str	r3, [r7, #12]
    Timing.BusTurnAroundDuration = 15;
 8002ac2:	230f      	movs	r3, #15
 8002ac4:	613b      	str	r3, [r7, #16]
    Timing.CLKDivision = 16;
 8002ac6:	2310      	movs	r3, #16
 8002ac8:	617b      	str	r3, [r7, #20]
    Timing.DataLatency = 17;
 8002aca:	2311      	movs	r3, #17
 8002acc:	61bb      	str	r3, [r7, #24]
    Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	61fb      	str	r3, [r7, #28]
    /* ExtTiming */

    if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK) {
 8002ad2:	1d3b      	adds	r3, r7, #4
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4808      	ldr	r0, [pc, #32]	; (8002afc <MX_FSMC_Init+0xbc>)
 8002ada:	f003 fe89 	bl	80067f0 <HAL_SRAM_Init>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <MX_FSMC_Init+0xa8>
        Error_Handler();
 8002ae4:	f000 f810 	bl	8002b08 <Error_Handler>
    }

    /** Disconnect NADV
    */

    __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8002ae8:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <MX_FSMC_Init+0xc4>)
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	4a05      	ldr	r2, [pc, #20]	; (8002b04 <MX_FSMC_Init+0xc4>)
 8002aee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002af2:	61d3      	str	r3, [r2, #28]

    /* USER CODE BEGIN FSMC_Init 2 */

    /* USER CODE END FSMC_Init 2 */
}
 8002af4:	bf00      	nop
 8002af6:	3720      	adds	r7, #32
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	200002b0 	.word	0x200002b0
 8002b00:	a0000104 	.word	0xa0000104
 8002b04:	40010000 	.word	0x40010000

08002b08 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void) {
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b0c:	b672      	cpsid	i
}
 8002b0e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8002b10:	e7fe      	b.n	8002b10 <Error_Handler+0x8>
	...

08002b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002b1a:	4b15      	ldr	r3, [pc, #84]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	6193      	str	r3, [r2, #24]
 8002b26:	4b12      	ldr	r3, [pc, #72]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	60bb      	str	r3, [r7, #8]
 8002b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	4b0f      	ldr	r3, [pc, #60]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b34:	69db      	ldr	r3, [r3, #28]
 8002b36:	4a0e      	ldr	r2, [pc, #56]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	61d3      	str	r3, [r2, #28]
 8002b3e:	4b0c      	ldr	r3, [pc, #48]	; (8002b70 <HAL_MspInit+0x5c>)
 8002b40:	69db      	ldr	r3, [r3, #28]
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b46:	607b      	str	r3, [r7, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002b4a:	4b0a      	ldr	r3, [pc, #40]	; (8002b74 <HAL_MspInit+0x60>)
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	60fb      	str	r3, [r7, #12]
 8002b60:	4a04      	ldr	r2, [pc, #16]	; (8002b74 <HAL_MspInit+0x60>)
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b66:	bf00      	nop
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	bc80      	pop	{r7}
 8002b6e:	4770      	bx	lr
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40010000 	.word	0x40010000

08002b78 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b80:	f107 0310 	add.w	r3, r7, #16
 8002b84:	2200      	movs	r2, #0
 8002b86:	601a      	str	r2, [r3, #0]
 8002b88:	605a      	str	r2, [r3, #4]
 8002b8a:	609a      	str	r2, [r3, #8]
 8002b8c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC2)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <HAL_ADC_MspInit+0x6c>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d121      	bne.n	8002bdc <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002b98:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	4a12      	ldr	r2, [pc, #72]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002b9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ba2:	6193      	str	r3, [r2, #24]
 8002ba4:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bac:	60fb      	str	r3, [r7, #12]
 8002bae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb0:	4b0d      	ldr	r3, [pc, #52]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	4a0c      	ldr	r2, [pc, #48]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002bb6:	f043 0304 	orr.w	r3, r3, #4
 8002bba:	6193      	str	r3, [r2, #24]
 8002bbc:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <HAL_ADC_MspInit+0x70>)
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	f003 0304 	and.w	r3, r3, #4
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA3     ------> ADC2_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002bc8:	2308      	movs	r3, #8
 8002bca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd0:	f107 0310 	add.w	r3, r7, #16
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4805      	ldr	r0, [pc, #20]	; (8002bec <HAL_ADC_MspInit+0x74>)
 8002bd8:	f001 fe70 	bl	80048bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002bdc:	bf00      	nop
 8002bde:	3720      	adds	r7, #32
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bd80      	pop	{r7, pc}
 8002be4:	40012800 	.word	0x40012800
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40010800 	.word	0x40010800

08002bf0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bf8:	f107 0310 	add.w	r3, r7, #16
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
 8002c02:	609a      	str	r2, [r3, #8]
 8002c04:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <HAL_I2C_MspInit+0x74>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d124      	bne.n	8002c5a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c10:	4b15      	ldr	r3, [pc, #84]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c12:	699b      	ldr	r3, [r3, #24]
 8002c14:	4a14      	ldr	r2, [pc, #80]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c16:	f043 0308 	orr.w	r3, r3, #8
 8002c1a:	6193      	str	r3, [r2, #24]
 8002c1c:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	f003 0308 	and.w	r3, r3, #8
 8002c24:	60fb      	str	r3, [r7, #12]
 8002c26:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c28:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c2e:	2312      	movs	r3, #18
 8002c30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c32:	2303      	movs	r3, #3
 8002c34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c36:	f107 0310 	add.w	r3, r7, #16
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	480b      	ldr	r0, [pc, #44]	; (8002c6c <HAL_I2C_MspInit+0x7c>)
 8002c3e:	f001 fe3d 	bl	80048bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002c42:	4b09      	ldr	r3, [pc, #36]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	4a08      	ldr	r2, [pc, #32]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002c4c:	61d3      	str	r3, [r2, #28]
 8002c4e:	4b06      	ldr	r3, [pc, #24]	; (8002c68 <HAL_I2C_MspInit+0x78>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c56:	60bb      	str	r3, [r7, #8]
 8002c58:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002c5a:	bf00      	nop
 8002c5c:	3720      	adds	r7, #32
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	40005800 	.word	0x40005800
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40010c00 	.word	0x40010c00

08002c70 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002c76:	f107 0308 	add.w	r3, r7, #8
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	601a      	str	r2, [r3, #0]
 8002c7e:	605a      	str	r2, [r3, #4]
 8002c80:	609a      	str	r2, [r3, #8]
 8002c82:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8002c84:	4b18      	ldr	r3, [pc, #96]	; (8002ce8 <HAL_FSMC_MspInit+0x78>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d129      	bne.n	8002ce0 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8002c8c:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <HAL_FSMC_MspInit+0x78>)
 8002c8e:	2201      	movs	r2, #1
 8002c90:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002c92:	4b16      	ldr	r3, [pc, #88]	; (8002cec <HAL_FSMC_MspInit+0x7c>)
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	4a15      	ldr	r2, [pc, #84]	; (8002cec <HAL_FSMC_MspInit+0x7c>)
 8002c98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c9c:	6153      	str	r3, [r2, #20]
 8002c9e:	4b13      	ldr	r3, [pc, #76]	; (8002cec <HAL_FSMC_MspInit+0x7c>)
 8002ca0:	695b      	ldr	r3, [r3, #20]
 8002ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ca6:	607b      	str	r3, [r7, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8002caa:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002cae:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb8:	f107 0308 	add.w	r3, r7, #8
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	480c      	ldr	r0, [pc, #48]	; (8002cf0 <HAL_FSMC_MspInit+0x80>)
 8002cc0:	f001 fdfc 	bl	80048bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002cc4:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8002cc8:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cca:	2302      	movs	r3, #2
 8002ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cd2:	f107 0308 	add.w	r3, r7, #8
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	4806      	ldr	r0, [pc, #24]	; (8002cf4 <HAL_FSMC_MspInit+0x84>)
 8002cda:	f001 fdef 	bl	80048bc <HAL_GPIO_Init>
 8002cde:	e000      	b.n	8002ce2 <HAL_FSMC_MspInit+0x72>
    return;
 8002ce0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	20000300 	.word	0x20000300
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40011800 	.word	0x40011800
 8002cf4:	40011400 	.word	0x40011400

08002cf8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002d00:	f7ff ffb6 	bl	8002c70 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002d04:	bf00      	nop
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bc80      	pop	{r7}
 8002d16:	4770      	bx	lr

08002d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d1c:	e7fe      	b.n	8002d1c <HardFault_Handler+0x4>

08002d1e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d22:	e7fe      	b.n	8002d22 <MemManage_Handler+0x4>

08002d24 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d28:	e7fe      	b.n	8002d28 <BusFault_Handler+0x4>

08002d2a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d2a:	b480      	push	{r7}
 8002d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d2e:	e7fe      	b.n	8002d2e <UsageFault_Handler+0x4>

08002d30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d34:	bf00      	nop
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bc80      	pop	{r7}
 8002d3a:	4770      	bx	lr

08002d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bc80      	pop	{r7}
 8002d46:	4770      	bx	lr

08002d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d4c:	bf00      	nop
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr

08002d54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d58:	f000 ff78 	bl	8003c4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_4) != RESET) {
 8002d64:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <EXTI4_IRQHandler+0x2c>)
 8002d66:	695b      	ldr	r3, [r3, #20]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d008      	beq.n	8002d82 <EXTI4_IRQHandler+0x22>
        ucXPT2046_TouchFlag = 1;
 8002d70:	4b07      	ldr	r3, [pc, #28]	; (8002d90 <EXTI4_IRQHandler+0x30>)
 8002d72:	2201      	movs	r2, #1
 8002d74:	701a      	strb	r2, [r3, #0]

        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);
 8002d76:	4b05      	ldr	r3, [pc, #20]	; (8002d8c <EXTI4_IRQHandler+0x2c>)
 8002d78:	2210      	movs	r2, #16
 8002d7a:	615a      	str	r2, [r3, #20]
        HAL_GPIO_EXTI_Callback(GPIO_PIN_4);
 8002d7c:	2010      	movs	r0, #16
 8002d7e:	f001 ff79 	bl	8004c74 <HAL_GPIO_EXTI_Callback>
    }
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8002d82:	2010      	movs	r0, #16
 8002d84:	f001 ff5e 	bl	8004c44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	40010400 	.word	0x40010400
 8002d90:	20000308 	.word	0x20000308

08002d94 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
    return 1;
 8002d98:	2301      	movs	r3, #1
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr

08002da2 <_kill>:

int _kill(int pid, int sig) {
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b082      	sub	sp, #8
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
 8002dac:	f003 fe44 	bl	8006a38 <__errno>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2216      	movs	r2, #22
 8002db4:	601a      	str	r2, [r3, #0]
    return -1;
 8002db6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <_exit>:

void _exit(int status) {
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
    _kill(status, -1);
 8002dca:	f04f 31ff 	mov.w	r1, #4294967295
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ffe7 	bl	8002da2 <_kill>
    while (1) {}        /* Make sure we hang here */
 8002dd4:	e7fe      	b.n	8002dd4 <_exit+0x12>

08002dd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b086      	sub	sp, #24
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
 8002de6:	e00a      	b.n	8002dfe <_read+0x28>
        *ptr++ = __io_getchar();
 8002de8:	f3af 8000 	nop.w
 8002dec:	4601      	mov	r1, r0
 8002dee:	68bb      	ldr	r3, [r7, #8]
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	60ba      	str	r2, [r7, #8]
 8002df4:	b2ca      	uxtb	r2, r1
 8002df6:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	3301      	adds	r3, #1
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	429a      	cmp	r2, r3
 8002e04:	dbf0      	blt.n	8002de8 <_read+0x12>
    }

    return len;
 8002e06:	687b      	ldr	r3, [r7, #4]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3718      	adds	r7, #24
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	617b      	str	r3, [r7, #20]
 8002e20:	e009      	b.n	8002e36 <_write+0x26>
        __io_putchar(*ptr++);
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	60ba      	str	r2, [r7, #8]
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f3af 8000 	nop.w
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	3301      	adds	r3, #1
 8002e34:	617b      	str	r3, [r7, #20]
 8002e36:	697a      	ldr	r2, [r7, #20]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	dbf1      	blt.n	8002e22 <_write+0x12>
    }
    return len;
 8002e3e:	687b      	ldr	r3, [r7, #4]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <_close>:

int _close(int file) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
    return -1;
 8002e50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <_fstat>:


int _fstat(int file, struct stat *st) {
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e6e:	605a      	str	r2, [r3, #4]
    return 0;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <_isatty>:

int _isatty(int file) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
    return 1;
 8002e84:	2301      	movs	r3, #1
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	370c      	adds	r7, #12
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
    return 0;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3714      	adds	r7, #20
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bc80      	pop	{r7}
 8002ea6:	4770      	bx	lr

08002ea8 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr) {
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
    extern uint8_t _end; /* Symbol defined in the linker script */
    extern uint8_t _estack; /* Symbol defined in the linker script */
    extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
    const uint32_t stack_limit = (uint32_t) &_estack - (uint32_t) &_Min_Stack_Size;
 8002eb0:	4a14      	ldr	r2, [pc, #80]	; (8002f04 <_sbrk+0x5c>)
 8002eb2:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <_sbrk+0x60>)
 8002eb4:	1ad3      	subs	r3, r2, r3
 8002eb6:	617b      	str	r3, [r7, #20]
    const uint8_t *max_heap = (uint8_t *) stack_limit;
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	613b      	str	r3, [r7, #16]
    uint8_t *prev_heap_end;

    /* Initialize heap end at first call */
    if (NULL == __sbrk_heap_end) {
 8002ebc:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <_sbrk+0x64>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d102      	bne.n	8002eca <_sbrk+0x22>
        __sbrk_heap_end = &_end;
 8002ec4:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <_sbrk+0x64>)
 8002ec6:	4a12      	ldr	r2, [pc, #72]	; (8002f10 <_sbrk+0x68>)
 8002ec8:	601a      	str	r2, [r3, #0]
    }

    /* Protect heap from growing into the reserved MSP stack */
    if (__sbrk_heap_end + incr > max_heap) {
 8002eca:	4b10      	ldr	r3, [pc, #64]	; (8002f0c <_sbrk+0x64>)
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d207      	bcs.n	8002ee8 <_sbrk+0x40>
        errno = ENOMEM;
 8002ed8:	f003 fdae 	bl	8006a38 <__errno>
 8002edc:	4603      	mov	r3, r0
 8002ede:	220c      	movs	r2, #12
 8002ee0:	601a      	str	r2, [r3, #0]
        return (void *) -1;
 8002ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee6:	e009      	b.n	8002efc <_sbrk+0x54>
    }

    prev_heap_end = __sbrk_heap_end;
 8002ee8:	4b08      	ldr	r3, [pc, #32]	; (8002f0c <_sbrk+0x64>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60fb      	str	r3, [r7, #12]
    __sbrk_heap_end += incr;
 8002eee:	4b07      	ldr	r3, [pc, #28]	; (8002f0c <_sbrk+0x64>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4413      	add	r3, r2
 8002ef6:	4a05      	ldr	r2, [pc, #20]	; (8002f0c <_sbrk+0x64>)
 8002ef8:	6013      	str	r3, [r2, #0]

    return (void *) prev_heap_end;
 8002efa:	68fb      	ldr	r3, [r7, #12]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20010000 	.word	0x20010000
 8002f08:	00000400 	.word	0x00000400
 8002f0c:	20000304 	.word	0x20000304
 8002f10:	20000320 	.word	0x20000320

08002f14 <SystemInit>:
  *         SystemCoreClock variable.
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit(void) {
 8002f14:	b480      	push	{r7}
 8002f16:	af00      	add	r7, sp, #0

    /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
    SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f18:	bf00      	nop
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bc80      	pop	{r7}
 8002f1e:	4770      	bx	lr

08002f20 <XPT2046_DelayUS>:
// { 0.001030, 0.064188, -10.804098, -0.085584, 0.001420, 324.127036 };

volatile uint8_t ucXPT2046_TouchFlag = 0;


static void XPT2046_DelayUS(__IO uint32_t ulCount) {
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
    uint32_t i;


    for (i = 0; i < ulCount; i++) {
 8002f28:	2300      	movs	r3, #0
 8002f2a:	60fb      	str	r3, [r7, #12]
 8002f2c:	e00a      	b.n	8002f44 <XPT2046_DelayUS+0x24>
        uint8_t uc = 12;
 8002f2e:	230c      	movs	r3, #12
 8002f30:	72fb      	strb	r3, [r7, #11]

        while (uc--);
 8002f32:	bf00      	nop
 8002f34:	7afb      	ldrb	r3, [r7, #11]
 8002f36:	1e5a      	subs	r2, r3, #1
 8002f38:	72fa      	strb	r2, [r7, #11]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1fa      	bne.n	8002f34 <XPT2046_DelayUS+0x14>
    for (i = 0; i < ulCount; i++) {
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	3301      	adds	r3, #1
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d3f0      	bcc.n	8002f2e <XPT2046_DelayUS+0xe>

    }

}
 8002f4c:	bf00      	nop
 8002f4e:	bf00      	nop
 8002f50:	3714      	adds	r7, #20
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <XPT2046_WriteCMD>:


static void XPT2046_WriteCMD(uint8_t ucCmd) {
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
    uint8_t i;


    macXPT2046_MOSI_0();
 8002f62:	2200      	movs	r2, #0
 8002f64:	2104      	movs	r1, #4
 8002f66:	481d      	ldr	r0, [pc, #116]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002f68:	f001 fe53 	bl	8004c12 <HAL_GPIO_WritePin>

    macXPT2046_CLK_LOW();
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	2101      	movs	r1, #1
 8002f70:	481a      	ldr	r0, [pc, #104]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002f72:	f001 fe4e 	bl	8004c12 <HAL_GPIO_WritePin>

    for (i = 0; i < 8; i++) {
 8002f76:	2300      	movs	r3, #0
 8002f78:	73fb      	strb	r3, [r7, #15]
 8002f7a:	e027      	b.n	8002fcc <XPT2046_WriteCMD+0x74>
        ((ucCmd >> (7 - i)) & 0x01) ? macXPT2046_MOSI_1() : macXPT2046_MOSI_0();
 8002f7c:	79fa      	ldrb	r2, [r7, #7]
 8002f7e:	7bfb      	ldrb	r3, [r7, #15]
 8002f80:	f1c3 0307 	rsb	r3, r3, #7
 8002f84:	fa42 f303 	asr.w	r3, r2, r3
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d005      	beq.n	8002f9c <XPT2046_WriteCMD+0x44>
 8002f90:	2201      	movs	r2, #1
 8002f92:	2104      	movs	r1, #4
 8002f94:	4811      	ldr	r0, [pc, #68]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002f96:	f001 fe3c 	bl	8004c12 <HAL_GPIO_WritePin>
 8002f9a:	e004      	b.n	8002fa6 <XPT2046_WriteCMD+0x4e>
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	2104      	movs	r1, #4
 8002fa0:	480e      	ldr	r0, [pc, #56]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002fa2:	f001 fe36 	bl	8004c12 <HAL_GPIO_WritePin>

        XPT2046_DelayUS(5);
 8002fa6:	2005      	movs	r0, #5
 8002fa8:	f7ff ffba 	bl	8002f20 <XPT2046_DelayUS>

        macXPT2046_CLK_HIGH();
 8002fac:	2201      	movs	r2, #1
 8002fae:	2101      	movs	r1, #1
 8002fb0:	480a      	ldr	r0, [pc, #40]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002fb2:	f001 fe2e 	bl	8004c12 <HAL_GPIO_WritePin>

        XPT2046_DelayUS(5);
 8002fb6:	2005      	movs	r0, #5
 8002fb8:	f7ff ffb2 	bl	8002f20 <XPT2046_DelayUS>

        macXPT2046_CLK_LOW();
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4806      	ldr	r0, [pc, #24]	; (8002fdc <XPT2046_WriteCMD+0x84>)
 8002fc2:	f001 fe26 	bl	8004c12 <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++) {
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	73fb      	strb	r3, [r7, #15]
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
 8002fce:	2b07      	cmp	r3, #7
 8002fd0:	d9d4      	bls.n	8002f7c <XPT2046_WriteCMD+0x24>
    }

}
 8002fd2:	bf00      	nop
 8002fd4:	bf00      	nop
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40011800 	.word	0x40011800

08002fe0 <XPT2046_ReadCMD>:


static uint16_t XPT2046_ReadCMD(void) {
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
    uint8_t i;
    uint16_t usBuf = 0, usTemp;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	80bb      	strh	r3, [r7, #4]


    macXPT2046_MOSI_0();
 8002fea:	2200      	movs	r2, #0
 8002fec:	2104      	movs	r1, #4
 8002fee:	4819      	ldr	r0, [pc, #100]	; (8003054 <XPT2046_ReadCMD+0x74>)
 8002ff0:	f001 fe0f 	bl	8004c12 <HAL_GPIO_WritePin>

    macXPT2046_CLK_HIGH();
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	4816      	ldr	r0, [pc, #88]	; (8003054 <XPT2046_ReadCMD+0x74>)
 8002ffa:	f001 fe0a 	bl	8004c12 <HAL_GPIO_WritePin>

    for (i = 0; i < 12; i++) {
 8002ffe:	2300      	movs	r3, #0
 8003000:	71fb      	strb	r3, [r7, #7]
 8003002:	e01e      	b.n	8003042 <XPT2046_ReadCMD+0x62>
        macXPT2046_CLK_LOW();
 8003004:	2200      	movs	r2, #0
 8003006:	2101      	movs	r1, #1
 8003008:	4812      	ldr	r0, [pc, #72]	; (8003054 <XPT2046_ReadCMD+0x74>)
 800300a:	f001 fe02 	bl	8004c12 <HAL_GPIO_WritePin>

        usTemp = macXPT2046_MISO();
 800300e:	2108      	movs	r1, #8
 8003010:	4810      	ldr	r0, [pc, #64]	; (8003054 <XPT2046_ReadCMD+0x74>)
 8003012:	f001 fde7 	bl	8004be4 <HAL_GPIO_ReadPin>
 8003016:	4603      	mov	r3, r0
 8003018:	807b      	strh	r3, [r7, #2]

        usBuf |= usTemp << (11 - i);
 800301a:	887a      	ldrh	r2, [r7, #2]
 800301c:	79fb      	ldrb	r3, [r7, #7]
 800301e:	f1c3 030b 	rsb	r3, r3, #11
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	b21a      	sxth	r2, r3
 8003028:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800302c:	4313      	orrs	r3, r2
 800302e:	b21b      	sxth	r3, r3
 8003030:	80bb      	strh	r3, [r7, #4]

        macXPT2046_CLK_HIGH();
 8003032:	2201      	movs	r2, #1
 8003034:	2101      	movs	r1, #1
 8003036:	4807      	ldr	r0, [pc, #28]	; (8003054 <XPT2046_ReadCMD+0x74>)
 8003038:	f001 fdeb 	bl	8004c12 <HAL_GPIO_WritePin>
    for (i = 0; i < 12; i++) {
 800303c:	79fb      	ldrb	r3, [r7, #7]
 800303e:	3301      	adds	r3, #1
 8003040:	71fb      	strb	r3, [r7, #7]
 8003042:	79fb      	ldrb	r3, [r7, #7]
 8003044:	2b0b      	cmp	r3, #11
 8003046:	d9dd      	bls.n	8003004 <XPT2046_ReadCMD+0x24>

    }

    return usBuf;
 8003048:	88bb      	ldrh	r3, [r7, #4]

}
 800304a:	4618      	mov	r0, r3
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40011800 	.word	0x40011800

08003058 <XPT2046_ReadAdc>:


static uint16_t XPT2046_ReadAdc(uint8_t ucChannel) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	4603      	mov	r3, r0
 8003060:	71fb      	strb	r3, [r7, #7]
    XPT2046_WriteCMD(ucChannel);
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff77 	bl	8002f58 <XPT2046_WriteCMD>

    return XPT2046_ReadCMD();
 800306a:	f7ff ffb9 	bl	8002fe0 <XPT2046_ReadCMD>
 800306e:	4603      	mov	r3, r0

}
 8003070:	4618      	mov	r0, r3
 8003072:	3708      	adds	r7, #8
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <XPT2046_ReadAdc_XY>:


static void XPT2046_ReadAdc_XY(int16_t *sX_Ad, int16_t *sY_Ad) {
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
 8003080:	6039      	str	r1, [r7, #0]
    int16_t sX_Ad_Temp, sY_Ad_Temp;


    sX_Ad_Temp = XPT2046_ReadAdc(macXPT2046_CHANNEL_X);
 8003082:	2090      	movs	r0, #144	; 0x90
 8003084:	f7ff ffe8 	bl	8003058 <XPT2046_ReadAdc>
 8003088:	4603      	mov	r3, r0
 800308a:	81fb      	strh	r3, [r7, #14]

    XPT2046_DelayUS(1);
 800308c:	2001      	movs	r0, #1
 800308e:	f7ff ff47 	bl	8002f20 <XPT2046_DelayUS>

    sY_Ad_Temp = XPT2046_ReadAdc(macXPT2046_CHANNEL_Y);
 8003092:	20d0      	movs	r0, #208	; 0xd0
 8003094:	f7ff ffe0 	bl	8003058 <XPT2046_ReadAdc>
 8003098:	4603      	mov	r3, r0
 800309a:	81bb      	strh	r3, [r7, #12]


    *sX_Ad = sX_Ad_Temp;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	89fa      	ldrh	r2, [r7, #14]
 80030a0:	801a      	strh	r2, [r3, #0]
    *sY_Ad = sY_Ad_Temp;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	89ba      	ldrh	r2, [r7, #12]
 80030a6:	801a      	strh	r2, [r3, #0]


}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <XPT2046_ReadAdc_Smooth_XY>:
}


#else

static uint8_t XPT2046_ReadAdc_Smooth_XY(strType_XPT2046_Coordinate *pScreenCoordinate) {
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b092      	sub	sp, #72	; 0x48
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
    uint8_t ucCount = 0, i;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    int16_t sAD_X, sAD_Y;
    int16_t sBufferArray[2][10] = {{0},
 80030be:	f107 0308 	add.w	r3, r7, #8
 80030c2:	2228      	movs	r2, #40	; 0x28
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f003 fce8 	bl	8006a9c <memset>

    int32_t lX_Min, lX_Max, lY_Min, lY_Max;


    do {
        XPT2046_ReadAdc_XY(&sAD_X, &sAD_Y);
 80030cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80030d0:	f107 0332 	add.w	r3, r7, #50	; 0x32
 80030d4:	4611      	mov	r1, r2
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7ff ffce 	bl	8003078 <XPT2046_ReadAdc_XY>

        sBufferArray[0][ucCount] = sAD_X;
 80030dc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80030e0:	f9b7 2032 	ldrsh.w	r2, [r7, #50]	; 0x32
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	3348      	adds	r3, #72	; 0x48
 80030e8:	443b      	add	r3, r7
 80030ea:	f823 2c40 	strh.w	r2, [r3, #-64]
        sBufferArray[1][ucCount] = sAD_Y;
 80030ee:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80030f2:	f9b7 2030 	ldrsh.w	r2, [r7, #48]	; 0x30
 80030f6:	330a      	adds	r3, #10
 80030f8:	005b      	lsls	r3, r3, #1
 80030fa:	3348      	adds	r3, #72	; 0x48
 80030fc:	443b      	add	r3, r7
 80030fe:	f823 2c40 	strh.w	r2, [r3, #-64]

        ucCount++;
 8003102:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003106:	3301      	adds	r3, #1
 8003108:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    } while ((macXPT2046_EXTI_Read() == macXPT2046_EXTI_ActiveLevel) && (ucCount < 10));
 800310c:	2110      	movs	r1, #16
 800310e:	4871      	ldr	r0, [pc, #452]	; (80032d4 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8003110:	f001 fd68 	bl	8004be4 <HAL_GPIO_ReadPin>
 8003114:	4603      	mov	r3, r0
 8003116:	2b00      	cmp	r3, #0
 8003118:	d103      	bne.n	8003122 <XPT2046_ReadAdc_Smooth_XY+0x72>
 800311a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800311e:	2b09      	cmp	r3, #9
 8003120:	d9d4      	bls.n	80030cc <XPT2046_ReadAdc_Smooth_XY+0x1c>


    if (macXPT2046_EXTI_Read() != macXPT2046_EXTI_ActiveLevel)
 8003122:	2110      	movs	r1, #16
 8003124:	486b      	ldr	r0, [pc, #428]	; (80032d4 <XPT2046_ReadAdc_Smooth_XY+0x224>)
 8003126:	f001 fd5d 	bl	8004be4 <HAL_GPIO_ReadPin>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d002      	beq.n	8003136 <XPT2046_ReadAdc_Smooth_XY+0x86>
        ucXPT2046_TouchFlag = 0;
 8003130:	4b69      	ldr	r3, [pc, #420]	; (80032d8 <XPT2046_ReadAdc_Smooth_XY+0x228>)
 8003132:	2200      	movs	r2, #0
 8003134:	701a      	strb	r2, [r3, #0]


    if (ucCount == 10) {
 8003136:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800313a:	2b0a      	cmp	r3, #10
 800313c:	f040 80c4 	bne.w	80032c8 <XPT2046_ReadAdc_Smooth_XY+0x218>
        lX_Max = lX_Min = sBufferArray[0][0];
 8003140:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003144:	643b      	str	r3, [r7, #64]	; 0x40
 8003146:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003148:	63fb      	str	r3, [r7, #60]	; 0x3c
        lY_Max = lY_Min = sBufferArray[1][0];
 800314a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800314e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003152:	637b      	str	r3, [r7, #52]	; 0x34

        for (i = 1; i < 10; i++) {
 8003154:	2301      	movs	r3, #1
 8003156:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800315a:	e02b      	b.n	80031b4 <XPT2046_ReadAdc_Smooth_XY+0x104>
            if (sBufferArray[0][i] < lX_Min)
 800315c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	3348      	adds	r3, #72	; 0x48
 8003164:	443b      	add	r3, r7
 8003166:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 800316a:	461a      	mov	r2, r3
 800316c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800316e:	4293      	cmp	r3, r2
 8003170:	dd08      	ble.n	8003184 <XPT2046_ReadAdc_Smooth_XY+0xd4>
                lX_Min = sBufferArray[0][i];
 8003172:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	3348      	adds	r3, #72	; 0x48
 800317a:	443b      	add	r3, r7
 800317c:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003180:	643b      	str	r3, [r7, #64]	; 0x40
 8003182:	e012      	b.n	80031aa <XPT2046_ReadAdc_Smooth_XY+0xfa>

            else if (sBufferArray[0][i] > lX_Max)
 8003184:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	3348      	adds	r3, #72	; 0x48
 800318c:	443b      	add	r3, r7
 800318e:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003192:	461a      	mov	r2, r3
 8003194:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003196:	4293      	cmp	r3, r2
 8003198:	da07      	bge.n	80031aa <XPT2046_ReadAdc_Smooth_XY+0xfa>
                lX_Max = sBufferArray[0][i];
 800319a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	3348      	adds	r3, #72	; 0x48
 80031a2:	443b      	add	r3, r7
 80031a4:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80031a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = 1; i < 10; i++) {
 80031aa:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80031ae:	3301      	adds	r3, #1
 80031b0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80031b4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80031b8:	2b09      	cmp	r3, #9
 80031ba:	d9cf      	bls.n	800315c <XPT2046_ReadAdc_Smooth_XY+0xac>

        }

        for (i = 1; i < 10; i++) {
 80031bc:	2301      	movs	r3, #1
 80031be:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80031c2:	e02f      	b.n	8003224 <XPT2046_ReadAdc_Smooth_XY+0x174>
            if (sBufferArray[1][i] < lY_Min)
 80031c4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80031c8:	330a      	adds	r3, #10
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	3348      	adds	r3, #72	; 0x48
 80031ce:	443b      	add	r3, r7
 80031d0:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80031d4:	461a      	mov	r2, r3
 80031d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d8:	4293      	cmp	r3, r2
 80031da:	dd09      	ble.n	80031f0 <XPT2046_ReadAdc_Smooth_XY+0x140>
                lY_Min = sBufferArray[1][i];
 80031dc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80031e0:	330a      	adds	r3, #10
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	3348      	adds	r3, #72	; 0x48
 80031e6:	443b      	add	r3, r7
 80031e8:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 80031ec:	63bb      	str	r3, [r7, #56]	; 0x38
 80031ee:	e014      	b.n	800321a <XPT2046_ReadAdc_Smooth_XY+0x16a>

            else if (sBufferArray[1][i] > lY_Max)
 80031f0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80031f4:	330a      	adds	r3, #10
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	3348      	adds	r3, #72	; 0x48
 80031fa:	443b      	add	r3, r7
 80031fc:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003200:	461a      	mov	r2, r3
 8003202:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003204:	4293      	cmp	r3, r2
 8003206:	da08      	bge.n	800321a <XPT2046_ReadAdc_Smooth_XY+0x16a>
                lY_Max = sBufferArray[1][i];
 8003208:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800320c:	330a      	adds	r3, #10
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	3348      	adds	r3, #72	; 0x48
 8003212:	443b      	add	r3, r7
 8003214:	f933 3c40 	ldrsh.w	r3, [r3, #-64]
 8003218:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = 1; i < 10; i++) {
 800321a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800321e:	3301      	adds	r3, #1
 8003220:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003224:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003228:	2b09      	cmp	r3, #9
 800322a:	d9cb      	bls.n	80031c4 <XPT2046_ReadAdc_Smooth_XY+0x114>

        }


        pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1] + sBufferArray[0][2] + sBufferArray[0][3] +
 800322c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003230:	461a      	mov	r2, r3
 8003232:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003236:	4413      	add	r3, r2
 8003238:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800323c:	4413      	add	r3, r2
 800323e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003242:	4413      	add	r3, r2
                                sBufferArray[0][4] +
 8003244:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
        pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1] + sBufferArray[0][2] + sBufferArray[0][3] +
 8003248:	4413      	add	r3, r2
                                sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7] + sBufferArray[0][8] +
 800324a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
                                sBufferArray[0][4] +
 800324e:	4413      	add	r3, r2
                                sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7] + sBufferArray[0][8] +
 8003250:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8003254:	4413      	add	r3, r2
 8003256:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800325a:	4413      	add	r3, r2
 800325c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003260:	4413      	add	r3, r2
                                sBufferArray[0][9] - lX_Min - lX_Max) >> 3;
 8003262:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
                                sBufferArray[0][5] + sBufferArray[0][6] + sBufferArray[0][7] + sBufferArray[0][8] +
 8003266:	441a      	add	r2, r3
                                sBufferArray[0][9] - lX_Min - lX_Max) >> 3;
 8003268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800326a:	1ad2      	subs	r2, r2, r3
 800326c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	10db      	asrs	r3, r3, #3
        pScreenCoordinate->x = (sBufferArray[0][0] + sBufferArray[0][1] + sBufferArray[0][2] + sBufferArray[0][3] +
 8003272:	b29a      	uxth	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	801a      	strh	r2, [r3, #0]

        pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1] + sBufferArray[1][2] + sBufferArray[1][3] +
 8003278:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800327c:	461a      	mov	r2, r3
 800327e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003282:	4413      	add	r3, r2
 8003284:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003288:	4413      	add	r3, r2
 800328a:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 800328e:	4413      	add	r3, r2
                                sBufferArray[1][4] +
 8003290:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
        pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1] + sBufferArray[1][2] + sBufferArray[1][3] +
 8003294:	4413      	add	r3, r2
                                sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7] + sBufferArray[1][8] +
 8003296:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
                                sBufferArray[1][4] +
 800329a:	4413      	add	r3, r2
                                sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7] + sBufferArray[1][8] +
 800329c:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	; 0x28
 80032a0:	4413      	add	r3, r2
 80032a2:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	; 0x2a
 80032a6:	4413      	add	r3, r2
 80032a8:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	; 0x2c
 80032ac:	4413      	add	r3, r2
                                sBufferArray[1][9] - lY_Min - lY_Max) >> 3;
 80032ae:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
                                sBufferArray[1][5] + sBufferArray[1][6] + sBufferArray[1][7] + sBufferArray[1][8] +
 80032b2:	441a      	add	r2, r3
                                sBufferArray[1][9] - lY_Min - lY_Max) >> 3;
 80032b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b6:	1ad2      	subs	r2, r2, r3
 80032b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	10db      	asrs	r3, r3, #3
        pScreenCoordinate->y = (sBufferArray[1][0] + sBufferArray[1][1] + sBufferArray[1][2] + sBufferArray[1][3] +
 80032be:	b29a      	uxth	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	805a      	strh	r2, [r3, #2]


        return 1;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e000      	b.n	80032ca <XPT2046_ReadAdc_Smooth_XY+0x21a>


    }


    return 0;
 80032c8:	2300      	movs	r3, #0


}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3748      	adds	r7, #72	; 0x48
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	40011800 	.word	0x40011800
 80032d8:	20000308 	.word	0x20000308

080032dc <XPT2046_Calculate_CalibrationFactor>:
#endif


static uint8_t XPT2046_Calculate_CalibrationFactor(strType_XPT2046_Coordinate *pDisplayCoordinate,
                                                   strType_XPT2046_Coordinate *pScreenSample,
                                                   strType_XPT2046_Calibration *pCalibrationFactor) {
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
    uint8_t ucRet = 1;
 80032e8:	2301      	movs	r3, #1
 80032ea:	75fb      	strb	r3, [r7, #23]


    pCalibrationFactor->Divider =
            ((pScreenSample[0].x - pScreenSample[2].x) * (pScreenSample[1].y - pScreenSample[2].y)) -
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	881b      	ldrh	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	3308      	adds	r3, #8
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	68ba      	ldr	r2, [r7, #8]
 80032fc:	3204      	adds	r2, #4
 80032fe:	8852      	ldrh	r2, [r2, #2]
 8003300:	4611      	mov	r1, r2
 8003302:	68ba      	ldr	r2, [r7, #8]
 8003304:	3208      	adds	r2, #8
 8003306:	8852      	ldrh	r2, [r2, #2]
 8003308:	1a8a      	subs	r2, r1, r2
 800330a:	fb03 f202 	mul.w	r2, r3, r2
            ((pScreenSample[1].x - pScreenSample[2].x) * (pScreenSample[0].y - pScreenSample[2].y));
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	3304      	adds	r3, #4
 8003312:	881b      	ldrh	r3, [r3, #0]
 8003314:	4619      	mov	r1, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	3308      	adds	r3, #8
 800331a:	881b      	ldrh	r3, [r3, #0]
 800331c:	1acb      	subs	r3, r1, r3
 800331e:	68b9      	ldr	r1, [r7, #8]
 8003320:	8849      	ldrh	r1, [r1, #2]
 8003322:	4608      	mov	r0, r1
 8003324:	68b9      	ldr	r1, [r7, #8]
 8003326:	3108      	adds	r1, #8
 8003328:	8849      	ldrh	r1, [r1, #2]
 800332a:	1a41      	subs	r1, r0, r1
 800332c:	fb01 f303 	mul.w	r3, r1, r3
            ((pScreenSample[0].x - pScreenSample[2].x) * (pScreenSample[1].y - pScreenSample[2].y)) -
 8003330:	1ad3      	subs	r3, r2, r3
    pCalibrationFactor->Divider =
 8003332:	4618      	mov	r0, r3
 8003334:	f7fd f8d2 	bl	80004dc <__aeabi_i2d>
 8003338:	4602      	mov	r2, r0
 800333a:	460b      	mov	r3, r1
 800333c:	6879      	ldr	r1, [r7, #4]
 800333e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30


    if (pCalibrationFactor->Divider == 0)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	f04f 0300 	mov.w	r3, #0
 8003350:	f7fd fb96 	bl	8000a80 <__aeabi_dcmpeq>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d002      	beq.n	8003360 <XPT2046_Calculate_CalibrationFactor+0x84>
        ucRet = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	75fb      	strb	r3, [r7, #23]
 800335e:	e145      	b.n	80035ec <XPT2046_Calculate_CalibrationFactor+0x310>

    else {

        pCalibrationFactor->An =
                ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x) * (pScreenSample[1].y - pScreenSample[2].y)) -
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	881b      	ldrh	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	3308      	adds	r3, #8
 800336a:	881b      	ldrh	r3, [r3, #0]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	3204      	adds	r2, #4
 8003372:	8852      	ldrh	r2, [r2, #2]
 8003374:	4611      	mov	r1, r2
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	3208      	adds	r2, #8
 800337a:	8852      	ldrh	r2, [r2, #2]
 800337c:	1a8a      	subs	r2, r1, r2
 800337e:	fb03 f202 	mul.w	r2, r3, r2
                ((pDisplayCoordinate[1].x - pDisplayCoordinate[2].x) * (pScreenSample[0].y - pScreenSample[2].y));
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	3304      	adds	r3, #4
 8003386:	881b      	ldrh	r3, [r3, #0]
 8003388:	4619      	mov	r1, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	3308      	adds	r3, #8
 800338e:	881b      	ldrh	r3, [r3, #0]
 8003390:	1acb      	subs	r3, r1, r3
 8003392:	68b9      	ldr	r1, [r7, #8]
 8003394:	8849      	ldrh	r1, [r1, #2]
 8003396:	4608      	mov	r0, r1
 8003398:	68b9      	ldr	r1, [r7, #8]
 800339a:	3108      	adds	r1, #8
 800339c:	8849      	ldrh	r1, [r1, #2]
 800339e:	1a41      	subs	r1, r0, r1
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
                ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x) * (pScreenSample[1].y - pScreenSample[2].y)) -
 80033a4:	1ad3      	subs	r3, r2, r3
        pCalibrationFactor->An =
 80033a6:	4618      	mov	r0, r3
 80033a8:	f7fd f898 	bl	80004dc <__aeabi_i2d>
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	e9c1 2300 	strd	r2, r3, [r1]

        pCalibrationFactor->Bn =
                ((pScreenSample[0].x - pScreenSample[2].x) * (pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)) -
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	461a      	mov	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	3308      	adds	r3, #8
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	3204      	adds	r2, #4
 80033c8:	8812      	ldrh	r2, [r2, #0]
 80033ca:	4611      	mov	r1, r2
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	3208      	adds	r2, #8
 80033d0:	8812      	ldrh	r2, [r2, #0]
 80033d2:	1a8a      	subs	r2, r1, r2
 80033d4:	fb03 f202 	mul.w	r2, r3, r2
                ((pDisplayCoordinate[0].x - pDisplayCoordinate[2].x) * (pScreenSample[1].x - pScreenSample[2].x));
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	4619      	mov	r1, r3
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	3308      	adds	r3, #8
 80033e2:	881b      	ldrh	r3, [r3, #0]
 80033e4:	1acb      	subs	r3, r1, r3
 80033e6:	68b9      	ldr	r1, [r7, #8]
 80033e8:	3104      	adds	r1, #4
 80033ea:	8809      	ldrh	r1, [r1, #0]
 80033ec:	4608      	mov	r0, r1
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	3108      	adds	r1, #8
 80033f2:	8809      	ldrh	r1, [r1, #0]
 80033f4:	1a41      	subs	r1, r0, r1
 80033f6:	fb01 f303 	mul.w	r3, r1, r3
                ((pScreenSample[0].x - pScreenSample[2].x) * (pDisplayCoordinate[1].x - pDisplayCoordinate[2].x)) -
 80033fa:	1ad3      	subs	r3, r2, r3
        pCalibrationFactor->Bn =
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7fd f86d 	bl	80004dc <__aeabi_i2d>
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	e9c1 2302 	strd	r2, r3, [r1, #8]

        pCalibrationFactor->Cn =
                (pScreenSample[2].x * pDisplayCoordinate[1].x - pScreenSample[1].x * pDisplayCoordinate[2].x) *
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	3308      	adds	r3, #8
 8003410:	881b      	ldrh	r3, [r3, #0]
 8003412:	461a      	mov	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	3304      	adds	r3, #4
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	fb03 f202 	mul.w	r2, r3, r2
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	3304      	adds	r3, #4
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	4619      	mov	r1, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	3308      	adds	r3, #8
 800342a:	881b      	ldrh	r3, [r3, #0]
 800342c:	fb01 f303 	mul.w	r3, r1, r3
 8003430:	1ad3      	subs	r3, r2, r3
                pScreenSample[0].y +
 8003432:	68ba      	ldr	r2, [r7, #8]
 8003434:	8852      	ldrh	r2, [r2, #2]
                (pScreenSample[2].x * pDisplayCoordinate[1].x - pScreenSample[1].x * pDisplayCoordinate[2].x) *
 8003436:	fb03 f202 	mul.w	r2, r3, r2
                (pScreenSample[0].x * pDisplayCoordinate[2].x - pScreenSample[2].x * pDisplayCoordinate[0].x) *
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	881b      	ldrh	r3, [r3, #0]
 800343e:	4619      	mov	r1, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	3308      	adds	r3, #8
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	fb03 f101 	mul.w	r1, r3, r1
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	3308      	adds	r3, #8
 800344e:	881b      	ldrh	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	fb00 f303 	mul.w	r3, r0, r3
 800345a:	1acb      	subs	r3, r1, r3
                pScreenSample[1].y +
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	3104      	adds	r1, #4
 8003460:	8849      	ldrh	r1, [r1, #2]
                (pScreenSample[0].x * pDisplayCoordinate[2].x - pScreenSample[2].x * pDisplayCoordinate[0].x) *
 8003462:	fb01 f303 	mul.w	r3, r1, r3
                pScreenSample[0].y +
 8003466:	441a      	add	r2, r3
                (pScreenSample[1].x * pDisplayCoordinate[0].x - pScreenSample[0].x * pDisplayCoordinate[1].x) *
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	3304      	adds	r3, #4
 800346c:	881b      	ldrh	r3, [r3, #0]
 800346e:	4619      	mov	r1, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	881b      	ldrh	r3, [r3, #0]
 8003474:	fb03 f101 	mul.w	r1, r3, r1
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	4618      	mov	r0, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	3304      	adds	r3, #4
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	fb00 f303 	mul.w	r3, r0, r3
 8003488:	1acb      	subs	r3, r1, r3
                pScreenSample[2].y;
 800348a:	68b9      	ldr	r1, [r7, #8]
 800348c:	3108      	adds	r1, #8
 800348e:	8849      	ldrh	r1, [r1, #2]
                (pScreenSample[1].x * pDisplayCoordinate[0].x - pScreenSample[0].x * pDisplayCoordinate[1].x) *
 8003490:	fb01 f303 	mul.w	r3, r1, r3
                pScreenSample[1].y +
 8003494:	4413      	add	r3, r2
        pCalibrationFactor->Cn =
 8003496:	4618      	mov	r0, r3
 8003498:	f7fd f820 	bl	80004dc <__aeabi_i2d>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	e9c1 2304 	strd	r2, r3, [r1, #16]

        pCalibrationFactor->Dn =
                ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y) * (pScreenSample[1].y - pScreenSample[2].y)) -
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	885b      	ldrh	r3, [r3, #2]
 80034aa:	461a      	mov	r2, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3308      	adds	r3, #8
 80034b0:	885b      	ldrh	r3, [r3, #2]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	68ba      	ldr	r2, [r7, #8]
 80034b6:	3204      	adds	r2, #4
 80034b8:	8852      	ldrh	r2, [r2, #2]
 80034ba:	4611      	mov	r1, r2
 80034bc:	68ba      	ldr	r2, [r7, #8]
 80034be:	3208      	adds	r2, #8
 80034c0:	8852      	ldrh	r2, [r2, #2]
 80034c2:	1a8a      	subs	r2, r1, r2
 80034c4:	fb03 f202 	mul.w	r2, r3, r2
                ((pDisplayCoordinate[1].y - pDisplayCoordinate[2].y) * (pScreenSample[0].y - pScreenSample[2].y));
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	3304      	adds	r3, #4
 80034cc:	885b      	ldrh	r3, [r3, #2]
 80034ce:	4619      	mov	r1, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	3308      	adds	r3, #8
 80034d4:	885b      	ldrh	r3, [r3, #2]
 80034d6:	1acb      	subs	r3, r1, r3
 80034d8:	68b9      	ldr	r1, [r7, #8]
 80034da:	8849      	ldrh	r1, [r1, #2]
 80034dc:	4608      	mov	r0, r1
 80034de:	68b9      	ldr	r1, [r7, #8]
 80034e0:	3108      	adds	r1, #8
 80034e2:	8849      	ldrh	r1, [r1, #2]
 80034e4:	1a41      	subs	r1, r0, r1
 80034e6:	fb01 f303 	mul.w	r3, r1, r3
                ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y) * (pScreenSample[1].y - pScreenSample[2].y)) -
 80034ea:	1ad3      	subs	r3, r2, r3
        pCalibrationFactor->Dn =
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7fc fff5 	bl	80004dc <__aeabi_i2d>
 80034f2:	4602      	mov	r2, r0
 80034f4:	460b      	mov	r3, r1
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	e9c1 2306 	strd	r2, r3, [r1, #24]

        pCalibrationFactor->En =
                ((pScreenSample[0].x - pScreenSample[2].x) * (pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)) -
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	881b      	ldrh	r3, [r3, #0]
 8003500:	461a      	mov	r2, r3
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	3308      	adds	r3, #8
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	1ad3      	subs	r3, r2, r3
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	3204      	adds	r2, #4
 800350e:	8852      	ldrh	r2, [r2, #2]
 8003510:	4611      	mov	r1, r2
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	3208      	adds	r2, #8
 8003516:	8852      	ldrh	r2, [r2, #2]
 8003518:	1a8a      	subs	r2, r1, r2
 800351a:	fb03 f202 	mul.w	r2, r3, r2
                ((pDisplayCoordinate[0].y - pDisplayCoordinate[2].y) * (pScreenSample[1].x - pScreenSample[2].x));
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	885b      	ldrh	r3, [r3, #2]
 8003522:	4619      	mov	r1, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	3308      	adds	r3, #8
 8003528:	885b      	ldrh	r3, [r3, #2]
 800352a:	1acb      	subs	r3, r1, r3
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	3104      	adds	r1, #4
 8003530:	8809      	ldrh	r1, [r1, #0]
 8003532:	4608      	mov	r0, r1
 8003534:	68b9      	ldr	r1, [r7, #8]
 8003536:	3108      	adds	r1, #8
 8003538:	8809      	ldrh	r1, [r1, #0]
 800353a:	1a41      	subs	r1, r0, r1
 800353c:	fb01 f303 	mul.w	r3, r1, r3
                ((pScreenSample[0].x - pScreenSample[2].x) * (pDisplayCoordinate[1].y - pDisplayCoordinate[2].y)) -
 8003540:	1ad3      	subs	r3, r2, r3
        pCalibrationFactor->En =
 8003542:	4618      	mov	r0, r3
 8003544:	f7fc ffca 	bl	80004dc <__aeabi_i2d>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	e9c1 2308 	strd	r2, r3, [r1, #32]


        pCalibrationFactor->Fn =
                (pScreenSample[2].x * pDisplayCoordinate[1].y - pScreenSample[1].x * pDisplayCoordinate[2].y) *
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	3308      	adds	r3, #8
 8003556:	881b      	ldrh	r3, [r3, #0]
 8003558:	461a      	mov	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	3304      	adds	r3, #4
 800355e:	885b      	ldrh	r3, [r3, #2]
 8003560:	fb03 f202 	mul.w	r2, r3, r2
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	3304      	adds	r3, #4
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	4619      	mov	r1, r3
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	3308      	adds	r3, #8
 8003570:	885b      	ldrh	r3, [r3, #2]
 8003572:	fb01 f303 	mul.w	r3, r1, r3
 8003576:	1ad3      	subs	r3, r2, r3
                pScreenSample[0].y +
 8003578:	68ba      	ldr	r2, [r7, #8]
 800357a:	8852      	ldrh	r2, [r2, #2]
                (pScreenSample[2].x * pDisplayCoordinate[1].y - pScreenSample[1].x * pDisplayCoordinate[2].y) *
 800357c:	fb03 f202 	mul.w	r2, r3, r2
                (pScreenSample[0].x * pDisplayCoordinate[2].y - pScreenSample[2].x * pDisplayCoordinate[0].y) *
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	4619      	mov	r1, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	3308      	adds	r3, #8
 800358a:	885b      	ldrh	r3, [r3, #2]
 800358c:	fb03 f101 	mul.w	r1, r3, r1
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	3308      	adds	r3, #8
 8003594:	881b      	ldrh	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	885b      	ldrh	r3, [r3, #2]
 800359c:	fb00 f303 	mul.w	r3, r0, r3
 80035a0:	1acb      	subs	r3, r1, r3
                pScreenSample[1].y +
 80035a2:	68b9      	ldr	r1, [r7, #8]
 80035a4:	3104      	adds	r1, #4
 80035a6:	8849      	ldrh	r1, [r1, #2]
                (pScreenSample[0].x * pDisplayCoordinate[2].y - pScreenSample[2].x * pDisplayCoordinate[0].y) *
 80035a8:	fb01 f303 	mul.w	r3, r1, r3
                pScreenSample[0].y +
 80035ac:	441a      	add	r2, r3
                (pScreenSample[1].x * pDisplayCoordinate[0].y - pScreenSample[0].x * pDisplayCoordinate[1].y) *
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	3304      	adds	r3, #4
 80035b2:	881b      	ldrh	r3, [r3, #0]
 80035b4:	4619      	mov	r1, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	885b      	ldrh	r3, [r3, #2]
 80035ba:	fb03 f101 	mul.w	r1, r3, r1
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	881b      	ldrh	r3, [r3, #0]
 80035c2:	4618      	mov	r0, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	3304      	adds	r3, #4
 80035c8:	885b      	ldrh	r3, [r3, #2]
 80035ca:	fb00 f303 	mul.w	r3, r0, r3
 80035ce:	1acb      	subs	r3, r1, r3
                pScreenSample[2].y;
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	3108      	adds	r1, #8
 80035d4:	8849      	ldrh	r1, [r1, #2]
                (pScreenSample[1].x * pDisplayCoordinate[0].y - pScreenSample[0].x * pDisplayCoordinate[1].y) *
 80035d6:	fb01 f303 	mul.w	r3, r1, r3
                pScreenSample[1].y +
 80035da:	4413      	add	r3, r2
        pCalibrationFactor->Fn =
 80035dc:	4618      	mov	r0, r3
 80035de:	f7fc ff7d 	bl	80004dc <__aeabi_i2d>
 80035e2:	4602      	mov	r2, r0
 80035e4:	460b      	mov	r3, r1
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    }


    return ucRet;
 80035ec:	7dfb      	ldrb	r3, [r7, #23]


}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3718      	adds	r7, #24
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}
	...

080035f8 <XPT2046_Touch_Calibrate>:


uint8_t XPT2046_Touch_Calibrate(void) {
 80035f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035fc:	b0a0      	sub	sp, #128	; 0x80
 80035fe:	af02      	add	r7, sp, #8
    uint8_t i;

    char cStr[10];

    uint16_t usScreenWidth, usScreenHeigth;
    uint16_t usTest_x = 0, usTest_y = 0, usGap_x = 0, usGap_y = 0;
 8003600:	2300      	movs	r3, #0
 8003602:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8003606:	2300      	movs	r3, #0
 8003608:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 800360c:	2300      	movs	r3, #0
 800360e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8003612:	2300      	movs	r3, #0
 8003614:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

    char *pStr = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	66bb      	str	r3, [r7, #104]	; 0x68

    strType_XPT2046_Calibration CalibrationFactor;


#if (macXPT2046_Coordinate_GramScan == 1) || (macXPT2046_Coordinate_GramScan == 4)
    usScreenWidth = LCD_Default_Max_Width;
 800361c:	23f0      	movs	r3, #240	; 0xf0
 800361e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
    usScreenHeigth = LCD_Default_Max_Heigth;
 8003622:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8003626:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
    usScreenHeigth = LCD_Default_Max_Width;

#endif


    strCrossCoordinate[0].x = usScreenWidth >> 2;
 800362a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800362e:	089b      	lsrs	r3, r3, #2
 8003630:	b29b      	uxth	r3, r3
 8003632:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
    strCrossCoordinate[0].y = usScreenHeigth >> 2;
 8003636:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800363a:	089b      	lsrs	r3, r3, #2
 800363c:	b29b      	uxth	r3, r3
 800363e:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

    strCrossCoordinate[1].x = strCrossCoordinate[0].x;
 8003642:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8003646:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
    strCrossCoordinate[1].y = (usScreenHeigth * 3) >> 2;
 800364a:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800364e:	4613      	mov	r3, r2
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	4413      	add	r3, r2
 8003654:	109b      	asrs	r3, r3, #2
 8003656:	b29b      	uxth	r3, r3
 8003658:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    strCrossCoordinate[2].x = (usScreenWidth * 3) >> 2;
 800365c:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003660:	4613      	mov	r3, r2
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	4413      	add	r3, r2
 8003666:	109b      	asrs	r3, r3, #2
 8003668:	b29b      	uxth	r3, r3
 800366a:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
    strCrossCoordinate[2].y = strCrossCoordinate[1].y;
 800366e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003672:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    strCrossCoordinate[3].x = strCrossCoordinate[2].x;
 8003676:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800367a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    strCrossCoordinate[3].y = strCrossCoordinate[0].y;
 800367e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8003682:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56


    LCD_GramScan(1);
 8003686:	2001      	movs	r0, #1
 8003688:	f7fe f990 	bl	80019ac <LCD_GramScan>


    for (i = 0; i < 4; i++) {
 800368c:	2300      	movs	r3, #0
 800368e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8003692:	e063      	b.n	800375c <XPT2046_Touch_Calibrate+0x164>
        LCD_Clear(0, 0, usScreenWidth, usScreenHeigth, BACKGROUND);
 8003694:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003698:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800369c:	2100      	movs	r1, #0
 800369e:	9100      	str	r1, [sp, #0]
 80036a0:	2100      	movs	r1, #0
 80036a2:	2000      	movs	r0, #0
 80036a4:	f7fd ff5b 	bl	800155e <LCD_Clear>

        pStr = "Touch Calibrate ......";
 80036a8:	4bc4      	ldr	r3, [pc, #784]	; (80039bc <XPT2046_Touch_Calibrate+0x3c4>)
 80036aa:	66bb      	str	r3, [r7, #104]	; 0x68
        LCD_DrawString_Color((usScreenWidth - (strlen(pStr) - 7) * WIDTH_EN_CHAR) >> 1, usScreenHeigth >> 1, pStr,
 80036ac:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80036b0:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80036b2:	f7fc fdb9 	bl	8000228 <strlen>
 80036b6:	4603      	mov	r3, r0
 80036b8:	3b07      	subs	r3, #7
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	1ae3      	subs	r3, r4, r3
 80036be:	085b      	lsrs	r3, r3, #1
 80036c0:	b298      	uxth	r0, r3
 80036c2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80036c6:	085b      	lsrs	r3, r3, #1
 80036c8:	b299      	uxth	r1, r3
 80036ca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80036ce:	9300      	str	r3, [sp, #0]
 80036d0:	2300      	movs	r3, #0
 80036d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036d4:	f7fe f8fa 	bl	80018cc <LCD_DrawString_Color>
                             BACKGROUND, RED);

        sprintf(cStr, "%d", i + 1);
 80036d8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 80036dc:	1c5a      	adds	r2, r3, #1
 80036de:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80036e2:	49b7      	ldr	r1, [pc, #732]	; (80039c0 <XPT2046_Touch_Calibrate+0x3c8>)
 80036e4:	4618      	mov	r0, r3
 80036e6:	f003 ff2d 	bl	8007544 <siprintf>
        LCD_DrawString_Color(usScreenWidth >> 1, (usScreenHeigth >> 1) - HEIGHT_EN_CHAR, cStr, BACKGROUND, RED);
 80036ea:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80036ee:	085b      	lsrs	r3, r3, #1
 80036f0:	b298      	uxth	r0, r3
 80036f2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b10      	subs	r3, #16
 80036fc:	b299      	uxth	r1, r3
 80036fe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8003702:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2300      	movs	r3, #0
 800370a:	f7fe f8df 	bl	80018cc <LCD_DrawString_Color>

        XPT2046_DelayUS(100000);
 800370e:	48ad      	ldr	r0, [pc, #692]	; (80039c4 <XPT2046_Touch_Calibrate+0x3cc>)
 8003710:	f7ff fc06 	bl	8002f20 <XPT2046_DelayUS>

        LCD_DrawCross(strCrossCoordinate[i].x, strCrossCoordinate[i].y);
 8003714:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	3378      	adds	r3, #120	; 0x78
 800371c:	443b      	add	r3, r7
 800371e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8003722:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	3378      	adds	r3, #120	; 0x78
 800372a:	443b      	add	r3, r7
 800372c:	f833 3c2e 	ldrh.w	r3, [r3, #-46]
 8003730:	4619      	mov	r1, r3
 8003732:	4610      	mov	r0, r2
 8003734:	f7fe f8a8 	bl	8001888 <LCD_DrawCross>

        while (!XPT2046_ReadAdc_Smooth_XY(&strScreenSample[i]));
 8003738:	bf00      	nop
 800373a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800373e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	4413      	add	r3, r2
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff fcb2 	bl	80030b0 <XPT2046_ReadAdc_Smooth_XY>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d0f3      	beq.n	800373a <XPT2046_Touch_Calibrate+0x142>
    for (i = 0; i < 4; i++) {
 8003752:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003756:	3301      	adds	r3, #1
 8003758:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800375c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8003760:	2b03      	cmp	r3, #3
 8003762:	d997      	bls.n	8003694 <XPT2046_Touch_Calibrate+0x9c>

    }


    XPT2046_Calculate_CalibrationFactor(strCrossCoordinate, strScreenSample, &CalibrationFactor);
 8003764:	463a      	mov	r2, r7
 8003766:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800376a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff fdb4 	bl	80032dc <XPT2046_Calculate_CalibrationFactor>

    if (CalibrationFactor.Divider == 0) goto Failure;
 8003774:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003778:	f04f 0200 	mov.w	r2, #0
 800377c:	f04f 0300 	mov.w	r3, #0
 8003780:	f7fd f97e 	bl	8000a80 <__aeabi_dcmpeq>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	f040 8115 	bne.w	80039b6 <XPT2046_Touch_Calibrate+0x3be>


    usTest_x = ((CalibrationFactor.An * strScreenSample[3].x) + (CalibrationFactor.Bn * strScreenSample[3].y) +
 800378c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003790:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003794:	4618      	mov	r0, r3
 8003796:	f7fc fea1 	bl	80004dc <__aeabi_i2d>
 800379a:	4602      	mov	r2, r0
 800379c:	460b      	mov	r3, r1
 800379e:	4620      	mov	r0, r4
 80037a0:	4629      	mov	r1, r5
 80037a2:	f7fc ff05 	bl	80005b0 <__aeabi_dmul>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4690      	mov	r8, r2
 80037ac:	4699      	mov	r9, r3
 80037ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80037b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7fc fe90 	bl	80004dc <__aeabi_i2d>
 80037bc:	4602      	mov	r2, r0
 80037be:	460b      	mov	r3, r1
 80037c0:	4620      	mov	r0, r4
 80037c2:	4629      	mov	r1, r5
 80037c4:	f7fc fef4 	bl	80005b0 <__aeabi_dmul>
 80037c8:	4602      	mov	r2, r0
 80037ca:	460b      	mov	r3, r1
 80037cc:	4640      	mov	r0, r8
 80037ce:	4649      	mov	r1, r9
 80037d0:	f7fc fd38 	bl	8000244 <__adddf3>
 80037d4:	4602      	mov	r2, r0
 80037d6:	460b      	mov	r3, r1
 80037d8:	4610      	mov	r0, r2
 80037da:	4619      	mov	r1, r3
                CalibrationFactor.Cn) / CalibrationFactor.Divider;
 80037dc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    usTest_x = ((CalibrationFactor.An * strScreenSample[3].x) + (CalibrationFactor.Bn * strScreenSample[3].y) +
 80037e0:	f7fc fd30 	bl	8000244 <__adddf3>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	4610      	mov	r0, r2
 80037ea:	4619      	mov	r1, r3
                CalibrationFactor.Cn) / CalibrationFactor.Divider;
 80037ec:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80037f0:	f7fd f808 	bl	8000804 <__aeabi_ddiv>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
    usTest_x = ((CalibrationFactor.An * strScreenSample[3].x) + (CalibrationFactor.Bn * strScreenSample[3].y) +
 80037f8:	4610      	mov	r0, r2
 80037fa:	4619      	mov	r1, r3
 80037fc:	f7fd f9b0 	bl	8000b60 <__aeabi_d2uiz>
 8003800:	4603      	mov	r3, r0
 8003802:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
    usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x) + (CalibrationFactor.En * strScreenSample[3].y) +
 8003806:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 800380a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800380e:	4618      	mov	r0, r3
 8003810:	f7fc fe64 	bl	80004dc <__aeabi_i2d>
 8003814:	4602      	mov	r2, r0
 8003816:	460b      	mov	r3, r1
 8003818:	4620      	mov	r0, r4
 800381a:	4629      	mov	r1, r5
 800381c:	f7fc fec8 	bl	80005b0 <__aeabi_dmul>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	4690      	mov	r8, r2
 8003826:	4699      	mov	r9, r3
 8003828:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800382c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003830:	4618      	mov	r0, r3
 8003832:	f7fc fe53 	bl	80004dc <__aeabi_i2d>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	4620      	mov	r0, r4
 800383c:	4629      	mov	r1, r5
 800383e:	f7fc feb7 	bl	80005b0 <__aeabi_dmul>
 8003842:	4602      	mov	r2, r0
 8003844:	460b      	mov	r3, r1
 8003846:	4640      	mov	r0, r8
 8003848:	4649      	mov	r1, r9
 800384a:	f7fc fcfb 	bl	8000244 <__adddf3>
 800384e:	4602      	mov	r2, r0
 8003850:	460b      	mov	r3, r1
 8003852:	4610      	mov	r0, r2
 8003854:	4619      	mov	r1, r3
                CalibrationFactor.Fn) / CalibrationFactor.Divider;
 8003856:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
    usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x) + (CalibrationFactor.En * strScreenSample[3].y) +
 800385a:	f7fc fcf3 	bl	8000244 <__adddf3>
 800385e:	4602      	mov	r2, r0
 8003860:	460b      	mov	r3, r1
 8003862:	4610      	mov	r0, r2
 8003864:	4619      	mov	r1, r3
                CalibrationFactor.Fn) / CalibrationFactor.Divider;
 8003866:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800386a:	f7fc ffcb 	bl	8000804 <__aeabi_ddiv>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
    usTest_y = ((CalibrationFactor.Dn * strScreenSample[3].x) + (CalibrationFactor.En * strScreenSample[3].y) +
 8003872:	4610      	mov	r0, r2
 8003874:	4619      	mov	r1, r3
 8003876:	f7fd f973 	bl	8000b60 <__aeabi_d2uiz>
 800387a:	4603      	mov	r3, r0
 800387c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

    usGap_x = (usTest_x > strCrossCoordinate[3].x) ? (usTest_x - strCrossCoordinate[3].x) : (strCrossCoordinate[3].x -
 8003880:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003884:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8003888:	429a      	cmp	r2, r3
 800388a:	d906      	bls.n	800389a <XPT2046_Touch_Calibrate+0x2a2>
 800388c:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003890:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	b29b      	uxth	r3, r3
 8003898:	e005      	b.n	80038a6 <XPT2046_Touch_Calibrate+0x2ae>
 800389a:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800389e:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 80038a2:	1ad3      	subs	r3, r2, r3
 80038a4:	b29b      	uxth	r3, r3
 80038a6:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
                                                                                             usTest_x);
    usGap_y = (usTest_y > strCrossCoordinate[3].y) ? (usTest_y - strCrossCoordinate[3].y) : (strCrossCoordinate[3].y -
 80038aa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038ae:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d906      	bls.n	80038c4 <XPT2046_Touch_Calibrate+0x2cc>
 80038b6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80038ba:	f8b7 2072 	ldrh.w	r2, [r7, #114]	; 0x72
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	b29b      	uxth	r3, r3
 80038c2:	e005      	b.n	80038d0 <XPT2046_Touch_Calibrate+0x2d8>
 80038c4:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 80038c8:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
                                                                                             usTest_y);

    if ((usGap_x > 10) || (usGap_y > 10)) goto Failure;
 80038d4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 80038d8:	2b0a      	cmp	r3, #10
 80038da:	d879      	bhi.n	80039d0 <XPT2046_Touch_Calibrate+0x3d8>
 80038dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80038e0:	2b0a      	cmp	r3, #10
 80038e2:	d875      	bhi.n	80039d0 <XPT2046_Touch_Calibrate+0x3d8>


    strXPT2046_TouchPara.dX_X = (CalibrationFactor.An * 1.0) / CalibrationFactor.Divider;
 80038e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80038e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80038ec:	f7fc ff8a 	bl	8000804 <__aeabi_ddiv>
 80038f0:	4602      	mov	r2, r0
 80038f2:	460b      	mov	r3, r1
 80038f4:	4934      	ldr	r1, [pc, #208]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 80038f6:	e9c1 2300 	strd	r2, r3, [r1]
    strXPT2046_TouchPara.dX_Y = (CalibrationFactor.Bn * 1.0) / CalibrationFactor.Divider;
 80038fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80038fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003902:	f7fc ff7f 	bl	8000804 <__aeabi_ddiv>
 8003906:	4602      	mov	r2, r0
 8003908:	460b      	mov	r3, r1
 800390a:	492f      	ldr	r1, [pc, #188]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 800390c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    strXPT2046_TouchPara.dX = (CalibrationFactor.Cn * 1.0) / CalibrationFactor.Divider;
 8003910:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003914:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003918:	f7fc ff74 	bl	8000804 <__aeabi_ddiv>
 800391c:	4602      	mov	r2, r0
 800391e:	460b      	mov	r3, r1
 8003920:	4929      	ldr	r1, [pc, #164]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 8003922:	e9c1 2304 	strd	r2, r3, [r1, #16]

    strXPT2046_TouchPara.dY_X = (CalibrationFactor.Dn * 1.0) / CalibrationFactor.Divider;
 8003926:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800392a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800392e:	f7fc ff69 	bl	8000804 <__aeabi_ddiv>
 8003932:	4602      	mov	r2, r0
 8003934:	460b      	mov	r3, r1
 8003936:	4924      	ldr	r1, [pc, #144]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 8003938:	e9c1 2306 	strd	r2, r3, [r1, #24]
    strXPT2046_TouchPara.dY_Y = (CalibrationFactor.En * 1.0) / CalibrationFactor.Divider;
 800393c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003940:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003944:	f7fc ff5e 	bl	8000804 <__aeabi_ddiv>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	491e      	ldr	r1, [pc, #120]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 800394e:	e9c1 2308 	strd	r2, r3, [r1, #32]
    strXPT2046_TouchPara.dY = (CalibrationFactor.Fn * 1.0) / CalibrationFactor.Divider;
 8003952:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003956:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800395a:	f7fc ff53 	bl	8000804 <__aeabi_ddiv>
 800395e:	4602      	mov	r2, r0
 8003960:	460b      	mov	r3, r1
 8003962:	4919      	ldr	r1, [pc, #100]	; (80039c8 <XPT2046_Touch_Calibrate+0x3d0>)
 8003964:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28


#endif


    LCD_Clear(0, 0, usScreenWidth, usScreenHeigth, BACKGROUND);
 8003968:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800396c:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 8003970:	2100      	movs	r1, #0
 8003972:	9100      	str	r1, [sp, #0]
 8003974:	2100      	movs	r1, #0
 8003976:	2000      	movs	r0, #0
 8003978:	f7fd fdf1 	bl	800155e <LCD_Clear>

    pStr = "Calibrate Succeed";
 800397c:	4b13      	ldr	r3, [pc, #76]	; (80039cc <XPT2046_Touch_Calibrate+0x3d4>)
 800397e:	66bb      	str	r3, [r7, #104]	; 0x68
    LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND,
 8003980:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003984:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003986:	f7fc fc4f 	bl	8000228 <strlen>
 800398a:	4603      	mov	r3, r0
 800398c:	00db      	lsls	r3, r3, #3
 800398e:	1ae3      	subs	r3, r4, r3
 8003990:	085b      	lsrs	r3, r3, #1
 8003992:	b298      	uxth	r0, r3
 8003994:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003998:	085b      	lsrs	r3, r3, #1
 800399a:	b299      	uxth	r1, r3
 800399c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	2300      	movs	r3, #0
 80039a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80039a6:	f7fd ff91 	bl	80018cc <LCD_DrawString_Color>
                         RED);

    XPT2046_DelayUS(50000);
 80039aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80039ae:	f7ff fab7 	bl	8002f20 <XPT2046_DelayUS>

    return 1;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e04b      	b.n	8003a4e <XPT2046_Touch_Calibrate+0x456>
    if (CalibrationFactor.Divider == 0) goto Failure;
 80039b6:	bf00      	nop
 80039b8:	e00b      	b.n	80039d2 <XPT2046_Touch_Calibrate+0x3da>
 80039ba:	bf00      	nop
 80039bc:	080099d8 	.word	0x080099d8
 80039c0:	080099f0 	.word	0x080099f0
 80039c4:	000186a0 	.word	0x000186a0
 80039c8:	20000008 	.word	0x20000008
 80039cc:	080099f4 	.word	0x080099f4
    if ((usGap_x > 10) || (usGap_y > 10)) goto Failure;
 80039d0:	bf00      	nop


    Failure:

    LCD_Clear(0, 0, usScreenWidth, usScreenHeigth, BACKGROUND);
 80039d2:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80039d6:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 80039da:	2100      	movs	r1, #0
 80039dc:	9100      	str	r1, [sp, #0]
 80039de:	2100      	movs	r1, #0
 80039e0:	2000      	movs	r0, #0
 80039e2:	f7fd fdbc 	bl	800155e <LCD_Clear>

    pStr = "Calibrate fail";
 80039e6:	4b1c      	ldr	r3, [pc, #112]	; (8003a58 <XPT2046_Touch_Calibrate+0x460>)
 80039e8:	66bb      	str	r3, [r7, #104]	; 0x68
    LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1, usScreenHeigth >> 1, pStr, BACKGROUND,
 80039ea:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80039ee:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80039f0:	f7fc fc1a 	bl	8000228 <strlen>
 80039f4:	4603      	mov	r3, r0
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	1ae3      	subs	r3, r4, r3
 80039fa:	085b      	lsrs	r3, r3, #1
 80039fc:	b298      	uxth	r0, r3
 80039fe:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a02:	085b      	lsrs	r3, r3, #1
 8003a04:	b299      	uxth	r1, r3
 8003a06:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a10:	f7fd ff5c 	bl	80018cc <LCD_DrawString_Color>
                         RED);

    pStr = "try again";
 8003a14:	4b11      	ldr	r3, [pc, #68]	; (8003a5c <XPT2046_Touch_Calibrate+0x464>)
 8003a16:	66bb      	str	r3, [r7, #104]	; 0x68
    LCD_DrawString_Color((usScreenWidth - strlen(pStr) * WIDTH_EN_CHAR) >> 1, (usScreenHeigth >> 1) + HEIGHT_EN_CHAR,
 8003a18:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 8003a1c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003a1e:	f7fc fc03 	bl	8000228 <strlen>
 8003a22:	4603      	mov	r3, r0
 8003a24:	00db      	lsls	r3, r3, #3
 8003a26:	1ae3      	subs	r3, r4, r3
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	b298      	uxth	r0, r3
 8003a2c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3310      	adds	r3, #16
 8003a36:	b299      	uxth	r1, r3
 8003a38:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003a3c:	9300      	str	r3, [sp, #0]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a42:	f7fd ff43 	bl	80018cc <LCD_DrawString_Color>
                         pStr, BACKGROUND, RED);

    XPT2046_DelayUS(300000);
 8003a46:	4806      	ldr	r0, [pc, #24]	; (8003a60 <XPT2046_Touch_Calibrate+0x468>)
 8003a48:	f7ff fa6a 	bl	8002f20 <XPT2046_DelayUS>

    return 0;
 8003a4c:	2300      	movs	r3, #0


}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3778      	adds	r7, #120	; 0x78
 8003a52:	46bd      	mov	sp, r7
 8003a54:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a58:	08009a08 	.word	0x08009a08
 8003a5c:	08009a18 	.word	0x08009a18
 8003a60:	000493e0 	.word	0x000493e0

08003a64 <XPT2046_Get_TouchedPoint>:


uint8_t
XPT2046_Get_TouchedPoint(strType_XPT2046_Coordinate *pDisplayCoordinate, strType_XPT2046_TouchPara *pTouchPara) {
 8003a64:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a68:	b084      	sub	sp, #16
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	6039      	str	r1, [r7, #0]
    uint8_t ucRet = 1;
 8003a70:	2301      	movs	r3, #1
 8003a72:	73fb      	strb	r3, [r7, #15]

    strType_XPT2046_Coordinate strScreenCoordinate;


    if (XPT2046_ReadAdc_Smooth_XY(&strScreenCoordinate)) {
 8003a74:	f107 0308 	add.w	r3, r7, #8
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f7ff fb19 	bl	80030b0 <XPT2046_ReadAdc_Smooth_XY>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d06e      	beq.n	8003b62 <XPT2046_Get_TouchedPoint+0xfe>
        pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x) +
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003a8a:	893b      	ldrh	r3, [r7, #8]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f7fc fd25 	bl	80004dc <__aeabi_i2d>
 8003a92:	4602      	mov	r2, r0
 8003a94:	460b      	mov	r3, r1
 8003a96:	4620      	mov	r0, r4
 8003a98:	4629      	mov	r1, r5
 8003a9a:	f7fc fd89 	bl	80005b0 <__aeabi_dmul>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	4690      	mov	r8, r2
 8003aa4:	4699      	mov	r9, r3
                                 (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
 8003aac:	897b      	ldrh	r3, [r7, #10]
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f7fc fd14 	bl	80004dc <__aeabi_i2d>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	460b      	mov	r3, r1
 8003ab8:	4620      	mov	r0, r4
 8003aba:	4629      	mov	r1, r5
 8003abc:	f7fc fd78 	bl	80005b0 <__aeabi_dmul>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
        pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x) +
 8003ac4:	4640      	mov	r0, r8
 8003ac6:	4649      	mov	r1, r9
 8003ac8:	f7fc fbbc 	bl	8000244 <__adddf3>
 8003acc:	4602      	mov	r2, r0
 8003ace:	460b      	mov	r3, r1
 8003ad0:	4610      	mov	r0, r2
 8003ad2:	4619      	mov	r1, r3
                                 (pTouchPara->dX_Y * strScreenCoordinate.y) + pTouchPara->dX);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003ada:	f7fc fbb3 	bl	8000244 <__adddf3>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	460b      	mov	r3, r1
        pDisplayCoordinate->x = ((pTouchPara->dX_X * strScreenCoordinate.x) +
 8003ae2:	4610      	mov	r0, r2
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	f7fd f83b 	bl	8000b60 <__aeabi_d2uiz>
 8003aea:	4603      	mov	r3, r0
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	801a      	strh	r2, [r3, #0]
        pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x) +
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003af8:	893b      	ldrh	r3, [r7, #8]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fc fcee 	bl	80004dc <__aeabi_i2d>
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4620      	mov	r0, r4
 8003b06:	4629      	mov	r1, r5
 8003b08:	f7fc fd52 	bl	80005b0 <__aeabi_dmul>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4690      	mov	r8, r2
 8003b12:	4699      	mov	r9, r3
                                 (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8003b1a:	897b      	ldrh	r3, [r7, #10]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7fc fcdd 	bl	80004dc <__aeabi_i2d>
 8003b22:	4602      	mov	r2, r0
 8003b24:	460b      	mov	r3, r1
 8003b26:	4620      	mov	r0, r4
 8003b28:	4629      	mov	r1, r5
 8003b2a:	f7fc fd41 	bl	80005b0 <__aeabi_dmul>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
        pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x) +
 8003b32:	4640      	mov	r0, r8
 8003b34:	4649      	mov	r1, r9
 8003b36:	f7fc fb85 	bl	8000244 <__adddf3>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4610      	mov	r0, r2
 8003b40:	4619      	mov	r1, r3
                                 (pTouchPara->dY_Y * strScreenCoordinate.y) + pTouchPara->dY);
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003b48:	f7fc fb7c 	bl	8000244 <__adddf3>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	460b      	mov	r3, r1
        pDisplayCoordinate->y = ((pTouchPara->dY_X * strScreenCoordinate.x) +
 8003b50:	4610      	mov	r0, r2
 8003b52:	4619      	mov	r1, r3
 8003b54:	f7fd f804 	bl	8000b60 <__aeabi_d2uiz>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	805a      	strh	r2, [r3, #2]
 8003b60:	e001      	b.n	8003b66 <XPT2046_Get_TouchedPoint+0x102>

    } else ucRet = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	73fb      	strb	r3, [r7, #15]

    return ucRet;
 8003b66:	7bfb      	ldrb	r3, [r7, #15]


}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08003b74 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b74:	480c      	ldr	r0, [pc, #48]	; (8003ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b76:	490d      	ldr	r1, [pc, #52]	; (8003bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b78:	4a0d      	ldr	r2, [pc, #52]	; (8003bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b7c:	e002      	b.n	8003b84 <LoopCopyDataInit>

08003b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b82:	3304      	adds	r3, #4

08003b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b88:	d3f9      	bcc.n	8003b7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b8a:	4a0a      	ldr	r2, [pc, #40]	; (8003bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b8c:	4c0a      	ldr	r4, [pc, #40]	; (8003bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b90:	e001      	b.n	8003b96 <LoopFillZerobss>

08003b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b94:	3204      	adds	r2, #4

08003b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b98:	d3fb      	bcc.n	8003b92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b9a:	f7ff f9bb 	bl	8002f14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b9e:	f002 ff51 	bl	8006a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003ba2:	f7fe fd25 	bl	80025f0 <main>
  bx lr
 8003ba6:	4770      	bx	lr
  ldr r0, =_sdata
 8003ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bac:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8003bb0:	0800a42c 	.word	0x0800a42c
  ldr r2, =_sbss
 8003bb4:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8003bb8:	20000320 	.word	0x20000320

08003bbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bbc:	e7fe      	b.n	8003bbc <ADC1_2_IRQHandler>
	...

08003bc0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bc4:	4b08      	ldr	r3, [pc, #32]	; (8003be8 <HAL_Init+0x28>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a07      	ldr	r2, [pc, #28]	; (8003be8 <HAL_Init+0x28>)
 8003bca:	f043 0310 	orr.w	r3, r3, #16
 8003bce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bd0:	2003      	movs	r0, #3
 8003bd2:	f000 fe31 	bl	8004838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003bd6:	200f      	movs	r0, #15
 8003bd8:	f000 f808 	bl	8003bec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bdc:	f7fe ff9a 	bl	8002b14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	40022000 	.word	0x40022000

08003bec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bf4:	4b12      	ldr	r3, [pc, #72]	; (8003c40 <HAL_InitTick+0x54>)
 8003bf6:	681a      	ldr	r2, [r3, #0]
 8003bf8:	4b12      	ldr	r3, [pc, #72]	; (8003c44 <HAL_InitTick+0x58>)
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c02:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	f000 fe49 	bl	80048a2 <HAL_SYSTICK_Config>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e00e      	b.n	8003c38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b0f      	cmp	r3, #15
 8003c1e:	d80a      	bhi.n	8003c36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c20:	2200      	movs	r2, #0
 8003c22:	6879      	ldr	r1, [r7, #4]
 8003c24:	f04f 30ff 	mov.w	r0, #4294967295
 8003c28:	f000 fe11 	bl	800484e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c2c:	4a06      	ldr	r2, [pc, #24]	; (8003c48 <HAL_InitTick+0x5c>)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	e000      	b.n	8003c38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	20000004 	.word	0x20000004
 8003c44:	2000003c 	.word	0x2000003c
 8003c48:	20000038 	.word	0x20000038

08003c4c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c50:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_IncTick+0x1c>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	461a      	mov	r2, r3
 8003c56:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <HAL_IncTick+0x20>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	4a03      	ldr	r2, [pc, #12]	; (8003c6c <HAL_IncTick+0x20>)
 8003c5e:	6013      	str	r3, [r2, #0]
}
 8003c60:	bf00      	nop
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr
 8003c68:	2000003c 	.word	0x2000003c
 8003c6c:	2000030c 	.word	0x2000030c

08003c70 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return uwTick;
 8003c74:	4b02      	ldr	r3, [pc, #8]	; (8003c80 <HAL_GetTick+0x10>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr
 8003c80:	2000030c 	.word	0x2000030c

08003c84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c8c:	f7ff fff0 	bl	8003c70 <HAL_GetTick>
 8003c90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c9c:	d005      	beq.n	8003caa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c9e:	4b0a      	ldr	r3, [pc, #40]	; (8003cc8 <HAL_Delay+0x44>)
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4413      	add	r3, r2
 8003ca8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003caa:	bf00      	nop
 8003cac:	f7ff ffe0 	bl	8003c70 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d8f7      	bhi.n	8003cac <HAL_Delay+0x28>
  {
  }
}
 8003cbc:	bf00      	nop
 8003cbe:	bf00      	nop
 8003cc0:	3710      	adds	r7, #16
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	2000003c 	.word	0x2000003c

08003ccc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b086      	sub	sp, #24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e0ce      	b.n	8003e8c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d109      	bne.n	8003d10 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7fe ff34 	bl	8002b78 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 fbd7 	bl	80044c4 <ADC_ConversionStop_Disable>
 8003d16:	4603      	mov	r3, r0
 8003d18:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1e:	f003 0310 	and.w	r3, r3, #16
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f040 80a9 	bne.w	8003e7a <HAL_ADC_Init+0x1ae>
 8003d28:	7dfb      	ldrb	r3, [r7, #23]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f040 80a5 	bne.w	8003e7a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d34:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d38:	f023 0302 	bic.w	r3, r3, #2
 8003d3c:	f043 0202 	orr.w	r2, r3, #2
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4951      	ldr	r1, [pc, #324]	; (8003e94 <HAL_ADC_Init+0x1c8>)
 8003d4e:	428b      	cmp	r3, r1
 8003d50:	d10a      	bne.n	8003d68 <HAL_ADC_Init+0x9c>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003d5a:	d002      	beq.n	8003d62 <HAL_ADC_Init+0x96>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	e004      	b.n	8003d6c <HAL_ADC_Init+0xa0>
 8003d62:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003d66:	e001      	b.n	8003d6c <HAL_ADC_Init+0xa0>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d6c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	7b1b      	ldrb	r3, [r3, #12]
 8003d72:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003d74:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d84:	d003      	beq.n	8003d8e <HAL_ADC_Init+0xc2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d102      	bne.n	8003d94 <HAL_ADC_Init+0xc8>
 8003d8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003d92:	e000      	b.n	8003d96 <HAL_ADC_Init+0xca>
 8003d94:	2300      	movs	r3, #0
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	7d1b      	ldrb	r3, [r3, #20]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d119      	bne.n	8003dd8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	7b1b      	ldrb	r3, [r3, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d109      	bne.n	8003dc0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	3b01      	subs	r3, #1
 8003db2:	035a      	lsls	r2, r3, #13
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dbc:	613b      	str	r3, [r7, #16]
 8003dbe:	e00b      	b.n	8003dd8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc4:	f043 0220 	orr.w	r2, r3, #32
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	f043 0201 	orr.w	r2, r3, #1
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	430a      	orrs	r2, r1
 8003dea:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	4b29      	ldr	r3, [pc, #164]	; (8003e98 <HAL_ADC_Init+0x1cc>)
 8003df4:	4013      	ands	r3, r2
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	6812      	ldr	r2, [r2, #0]
 8003dfa:	68b9      	ldr	r1, [r7, #8]
 8003dfc:	430b      	orrs	r3, r1
 8003dfe:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e08:	d003      	beq.n	8003e12 <HAL_ADC_Init+0x146>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d104      	bne.n	8003e1c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	691b      	ldr	r3, [r3, #16]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	051b      	lsls	r3, r3, #20
 8003e1a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e22:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	68fa      	ldr	r2, [r7, #12]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	4b19      	ldr	r3, [pc, #100]	; (8003e9c <HAL_ADC_Init+0x1d0>)
 8003e38:	4013      	ands	r3, r2
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	429a      	cmp	r2, r3
 8003e3e:	d10b      	bne.n	8003e58 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e4a:	f023 0303 	bic.w	r3, r3, #3
 8003e4e:	f043 0201 	orr.w	r2, r3, #1
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e56:	e018      	b.n	8003e8a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5c:	f023 0312 	bic.w	r3, r3, #18
 8003e60:	f043 0210 	orr.w	r2, r3, #16
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e6c:	f043 0201 	orr.w	r2, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003e78:	e007      	b.n	8003e8a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	f043 0210 	orr.w	r2, r3, #16
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	3718      	adds	r7, #24
 8003e90:	46bd      	mov	sp, r7
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40013c00 	.word	0x40013c00
 8003e98:	ffe1f7fd 	.word	0xffe1f7fd
 8003e9c:	ff1f0efe 	.word	0xff1f0efe

08003ea0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d101      	bne.n	8003eba <HAL_ADC_Start+0x1a>
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	e098      	b.n	8003fec <HAL_ADC_Start+0x14c>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 faa4 	bl	8004410 <ADC_Enable>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003ecc:	7bfb      	ldrb	r3, [r7, #15]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f040 8087 	bne.w	8003fe2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ed8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a41      	ldr	r2, [pc, #260]	; (8003ff4 <HAL_ADC_Start+0x154>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d105      	bne.n	8003efe <HAL_ADC_Start+0x5e>
 8003ef2:	4b41      	ldr	r3, [pc, #260]	; (8003ff8 <HAL_ADC_Start+0x158>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d115      	bne.n	8003f2a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d026      	beq.n	8003f66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003f28:	e01d      	b.n	8003f66 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a2f      	ldr	r2, [pc, #188]	; (8003ff8 <HAL_ADC_Start+0x158>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d004      	beq.n	8003f4a <HAL_ADC_Start+0xaa>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a2b      	ldr	r2, [pc, #172]	; (8003ff4 <HAL_ADC_Start+0x154>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d10d      	bne.n	8003f66 <HAL_ADC_Start+0xc6>
 8003f4a:	4b2b      	ldr	r3, [pc, #172]	; (8003ff8 <HAL_ADC_Start+0x158>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f5e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d006      	beq.n	8003f80 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f76:	f023 0206 	bic.w	r2, r3, #6
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f7e:	e002      	b.n	8003f86 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f06f 0202 	mvn.w	r2, #2
 8003f96:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003fa2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003fa6:	d113      	bne.n	8003fd0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003fac:	4a11      	ldr	r2, [pc, #68]	; (8003ff4 <HAL_ADC_Start+0x154>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d105      	bne.n	8003fbe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003fb2:	4b11      	ldr	r3, [pc, #68]	; (8003ff8 <HAL_ADC_Start+0x158>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d108      	bne.n	8003fd0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	689a      	ldr	r2, [r3, #8]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003fcc:	609a      	str	r2, [r3, #8]
 8003fce:	e00c      	b.n	8003fea <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689a      	ldr	r2, [r3, #8]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fde:	609a      	str	r2, [r3, #8]
 8003fe0:	e003      	b.n	8003fea <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	40012800 	.word	0x40012800
 8003ff8:	40012400 	.word	0x40012400

08003ffc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003ffc:	b590      	push	{r4, r7, lr}
 8003ffe:	b087      	sub	sp, #28
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800400a:	2300      	movs	r3, #0
 800400c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800400e:	2300      	movs	r3, #0
 8004010:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8004012:	f7ff fe2d 	bl	8003c70 <HAL_GetTick>
 8004016:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402a:	f043 0220 	orr.w	r2, r3, #32
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e0d3      	b.n	80041e6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004048:	2b00      	cmp	r3, #0
 800404a:	d131      	bne.n	80040b0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004052:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004056:	2b00      	cmp	r3, #0
 8004058:	d12a      	bne.n	80040b0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800405a:	e021      	b.n	80040a0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004062:	d01d      	beq.n	80040a0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d007      	beq.n	800407a <HAL_ADC_PollForConversion+0x7e>
 800406a:	f7ff fe01 	bl	8003c70 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d212      	bcs.n	80040a0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d10b      	bne.n	80040a0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800408c:	f043 0204 	orr.w	r2, r3, #4
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 800409c:	2303      	movs	r3, #3
 800409e:	e0a2      	b.n	80041e6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d0d6      	beq.n	800405c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80040ae:	e070      	b.n	8004192 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80040b0:	4b4f      	ldr	r3, [pc, #316]	; (80041f0 <HAL_ADC_PollForConversion+0x1f4>)
 80040b2:	681c      	ldr	r4, [r3, #0]
 80040b4:	2002      	movs	r0, #2
 80040b6:	f002 fab7 	bl	8006628 <HAL_RCCEx_GetPeriphCLKFreq>
 80040ba:	4603      	mov	r3, r0
 80040bc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6919      	ldr	r1, [r3, #16]
 80040c6:	4b4b      	ldr	r3, [pc, #300]	; (80041f4 <HAL_ADC_PollForConversion+0x1f8>)
 80040c8:	400b      	ands	r3, r1
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d118      	bne.n	8004100 <HAL_ADC_PollForConversion+0x104>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	68d9      	ldr	r1, [r3, #12]
 80040d4:	4b48      	ldr	r3, [pc, #288]	; (80041f8 <HAL_ADC_PollForConversion+0x1fc>)
 80040d6:	400b      	ands	r3, r1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d111      	bne.n	8004100 <HAL_ADC_PollForConversion+0x104>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6919      	ldr	r1, [r3, #16]
 80040e2:	4b46      	ldr	r3, [pc, #280]	; (80041fc <HAL_ADC_PollForConversion+0x200>)
 80040e4:	400b      	ands	r3, r1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d108      	bne.n	80040fc <HAL_ADC_PollForConversion+0x100>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68d9      	ldr	r1, [r3, #12]
 80040f0:	4b43      	ldr	r3, [pc, #268]	; (8004200 <HAL_ADC_PollForConversion+0x204>)
 80040f2:	400b      	ands	r3, r1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_ADC_PollForConversion+0x100>
 80040f8:	2314      	movs	r3, #20
 80040fa:	e020      	b.n	800413e <HAL_ADC_PollForConversion+0x142>
 80040fc:	2329      	movs	r3, #41	; 0x29
 80040fe:	e01e      	b.n	800413e <HAL_ADC_PollForConversion+0x142>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	6919      	ldr	r1, [r3, #16]
 8004106:	4b3d      	ldr	r3, [pc, #244]	; (80041fc <HAL_ADC_PollForConversion+0x200>)
 8004108:	400b      	ands	r3, r1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d106      	bne.n	800411c <HAL_ADC_PollForConversion+0x120>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68d9      	ldr	r1, [r3, #12]
 8004114:	4b3a      	ldr	r3, [pc, #232]	; (8004200 <HAL_ADC_PollForConversion+0x204>)
 8004116:	400b      	ands	r3, r1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <HAL_ADC_PollForConversion+0x13c>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6919      	ldr	r1, [r3, #16]
 8004122:	4b38      	ldr	r3, [pc, #224]	; (8004204 <HAL_ADC_PollForConversion+0x208>)
 8004124:	400b      	ands	r3, r1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d108      	bne.n	800413c <HAL_ADC_PollForConversion+0x140>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68d9      	ldr	r1, [r3, #12]
 8004130:	4b34      	ldr	r3, [pc, #208]	; (8004204 <HAL_ADC_PollForConversion+0x208>)
 8004132:	400b      	ands	r3, r1
 8004134:	2b00      	cmp	r3, #0
 8004136:	d101      	bne.n	800413c <HAL_ADC_PollForConversion+0x140>
 8004138:	2354      	movs	r3, #84	; 0x54
 800413a:	e000      	b.n	800413e <HAL_ADC_PollForConversion+0x142>
 800413c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004144:	e021      	b.n	800418a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800414c:	d01a      	beq.n	8004184 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d007      	beq.n	8004164 <HAL_ADC_PollForConversion+0x168>
 8004154:	f7ff fd8c 	bl	8003c70 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	429a      	cmp	r2, r3
 8004162:	d20f      	bcs.n	8004184 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	429a      	cmp	r2, r3
 800416a:	d90b      	bls.n	8004184 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004170:	f043 0204 	orr.w	r2, r3, #4
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e030      	b.n	80041e6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	3301      	adds	r3, #1
 8004188:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	693a      	ldr	r2, [r7, #16]
 800418e:	429a      	cmp	r2, r3
 8004190:	d8d9      	bhi.n	8004146 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f06f 0212 	mvn.w	r2, #18
 800419a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80041b2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80041b6:	d115      	bne.n	80041e4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d111      	bne.n	80041e4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d105      	bne.n	80041e4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041dc:	f043 0201 	orr.w	r2, r3, #1
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80041e4:	2300      	movs	r3, #0
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd90      	pop	{r4, r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20000004 	.word	0x20000004
 80041f4:	24924924 	.word	0x24924924
 80041f8:	00924924 	.word	0x00924924
 80041fc:	12492492 	.word	0x12492492
 8004200:	00492492 	.word	0x00492492
 8004204:	00249249 	.word	0x00249249

08004208 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004216:	4618      	mov	r0, r3
 8004218:	370c      	adds	r7, #12
 800421a:	46bd      	mov	sp, r7
 800421c:	bc80      	pop	{r7}
 800421e:	4770      	bx	lr

08004220 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004238:	2b01      	cmp	r3, #1
 800423a:	d101      	bne.n	8004240 <HAL_ADC_ConfigChannel+0x20>
 800423c:	2302      	movs	r3, #2
 800423e:	e0dc      	b.n	80043fa <HAL_ADC_ConfigChannel+0x1da>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	2b06      	cmp	r3, #6
 800424e:	d81c      	bhi.n	800428a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	4413      	add	r3, r2
 8004260:	3b05      	subs	r3, #5
 8004262:	221f      	movs	r2, #31
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	4019      	ands	r1, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	6818      	ldr	r0, [r3, #0]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	3b05      	subs	r3, #5
 800427c:	fa00 f203 	lsl.w	r2, r0, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	635a      	str	r2, [r3, #52]	; 0x34
 8004288:	e03c      	b.n	8004304 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	2b0c      	cmp	r3, #12
 8004290:	d81c      	bhi.n	80042cc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	4613      	mov	r3, r2
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	3b23      	subs	r3, #35	; 0x23
 80042a4:	221f      	movs	r2, #31
 80042a6:	fa02 f303 	lsl.w	r3, r2, r3
 80042aa:	43db      	mvns	r3, r3
 80042ac:	4019      	ands	r1, r3
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	6818      	ldr	r0, [r3, #0]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685a      	ldr	r2, [r3, #4]
 80042b6:	4613      	mov	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4413      	add	r3, r2
 80042bc:	3b23      	subs	r3, #35	; 0x23
 80042be:	fa00 f203 	lsl.w	r2, r0, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30
 80042ca:	e01b      	b.n	8004304 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685a      	ldr	r2, [r3, #4]
 80042d6:	4613      	mov	r3, r2
 80042d8:	009b      	lsls	r3, r3, #2
 80042da:	4413      	add	r3, r2
 80042dc:	3b41      	subs	r3, #65	; 0x41
 80042de:	221f      	movs	r2, #31
 80042e0:	fa02 f303 	lsl.w	r3, r2, r3
 80042e4:	43db      	mvns	r3, r3
 80042e6:	4019      	ands	r1, r3
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	6818      	ldr	r0, [r3, #0]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	3b41      	subs	r3, #65	; 0x41
 80042f8:	fa00 f203 	lsl.w	r2, r0, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	430a      	orrs	r2, r1
 8004302:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2b09      	cmp	r3, #9
 800430a:	d91c      	bls.n	8004346 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68d9      	ldr	r1, [r3, #12]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	4613      	mov	r3, r2
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	4413      	add	r3, r2
 800431c:	3b1e      	subs	r3, #30
 800431e:	2207      	movs	r2, #7
 8004320:	fa02 f303 	lsl.w	r3, r2, r3
 8004324:	43db      	mvns	r3, r3
 8004326:	4019      	ands	r1, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	6898      	ldr	r0, [r3, #8]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	4613      	mov	r3, r2
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	4413      	add	r3, r2
 8004336:	3b1e      	subs	r3, #30
 8004338:	fa00 f203 	lsl.w	r2, r0, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	430a      	orrs	r2, r1
 8004342:	60da      	str	r2, [r3, #12]
 8004344:	e019      	b.n	800437a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6919      	ldr	r1, [r3, #16]
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	4413      	add	r3, r2
 8004356:	2207      	movs	r2, #7
 8004358:	fa02 f303 	lsl.w	r3, r2, r3
 800435c:	43db      	mvns	r3, r3
 800435e:	4019      	ands	r1, r3
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	6898      	ldr	r0, [r3, #8]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	4613      	mov	r3, r2
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	4413      	add	r3, r2
 800436e:	fa00 f203 	lsl.w	r2, r0, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	430a      	orrs	r2, r1
 8004378:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b10      	cmp	r3, #16
 8004380:	d003      	beq.n	800438a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004386:	2b11      	cmp	r3, #17
 8004388:	d132      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a1d      	ldr	r2, [pc, #116]	; (8004404 <HAL_ADC_ConfigChannel+0x1e4>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d125      	bne.n	80043e0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d126      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80043b0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2b10      	cmp	r3, #16
 80043b8:	d11a      	bne.n	80043f0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80043ba:	4b13      	ldr	r3, [pc, #76]	; (8004408 <HAL_ADC_ConfigChannel+0x1e8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a13      	ldr	r2, [pc, #76]	; (800440c <HAL_ADC_ConfigChannel+0x1ec>)
 80043c0:	fba2 2303 	umull	r2, r3, r2, r3
 80043c4:	0c9a      	lsrs	r2, r3, #18
 80043c6:	4613      	mov	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80043d0:	e002      	b.n	80043d8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f9      	bne.n	80043d2 <HAL_ADC_ConfigChannel+0x1b2>
 80043de:	e007      	b.n	80043f0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e4:	f043 0220 	orr.w	r2, r3, #32
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	bc80      	pop	{r7}
 8004402:	4770      	bx	lr
 8004404:	40012400 	.word	0x40012400
 8004408:	20000004 	.word	0x20000004
 800440c:	431bde83 	.word	0x431bde83

08004410 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800441c:	2300      	movs	r3, #0
 800441e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 0301 	and.w	r3, r3, #1
 800442a:	2b01      	cmp	r3, #1
 800442c:	d040      	beq.n	80044b0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f042 0201 	orr.w	r2, r2, #1
 800443c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800443e:	4b1f      	ldr	r3, [pc, #124]	; (80044bc <ADC_Enable+0xac>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a1f      	ldr	r2, [pc, #124]	; (80044c0 <ADC_Enable+0xb0>)
 8004444:	fba2 2303 	umull	r2, r3, r2, r3
 8004448:	0c9b      	lsrs	r3, r3, #18
 800444a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800444c:	e002      	b.n	8004454 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	3b01      	subs	r3, #1
 8004452:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f9      	bne.n	800444e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800445a:	f7ff fc09 	bl	8003c70 <HAL_GetTick>
 800445e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004460:	e01f      	b.n	80044a2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004462:	f7ff fc05 	bl	8003c70 <HAL_GetTick>
 8004466:	4602      	mov	r2, r0
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	1ad3      	subs	r3, r2, r3
 800446c:	2b02      	cmp	r3, #2
 800446e:	d918      	bls.n	80044a2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b01      	cmp	r3, #1
 800447c:	d011      	beq.n	80044a2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004482:	f043 0210 	orr.w	r2, r3, #16
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800448e:	f043 0201 	orr.w	r2, r3, #1
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e007      	b.n	80044b2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0301 	and.w	r3, r3, #1
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d1d8      	bne.n	8004462 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80044b0:	2300      	movs	r3, #0
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	20000004 	.word	0x20000004
 80044c0:	431bde83 	.word	0x431bde83

080044c4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b084      	sub	sp, #16
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044cc:	2300      	movs	r3, #0
 80044ce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d12e      	bne.n	800453c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 0201 	bic.w	r2, r2, #1
 80044ec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80044ee:	f7ff fbbf 	bl	8003c70 <HAL_GetTick>
 80044f2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80044f4:	e01b      	b.n	800452e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80044f6:	f7ff fbbb 	bl	8003c70 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d914      	bls.n	800452e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 0301 	and.w	r3, r3, #1
 800450e:	2b01      	cmp	r3, #1
 8004510:	d10d      	bne.n	800452e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004516:	f043 0210 	orr.w	r2, r3, #16
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004522:	f043 0201 	orr.w	r2, r3, #1
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e007      	b.n	800453e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 0301 	and.w	r3, r3, #1
 8004538:	2b01      	cmp	r3, #1
 800453a:	d0dc      	beq.n	80044f6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800453c:	2300      	movs	r3, #0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3710      	adds	r7, #16
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
	...

08004548 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004548:	b590      	push	{r4, r7, lr}
 800454a:	b087      	sub	sp, #28
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800455e:	2b01      	cmp	r3, #1
 8004560:	d101      	bne.n	8004566 <HAL_ADCEx_Calibration_Start+0x1e>
 8004562:	2302      	movs	r3, #2
 8004564:	e095      	b.n	8004692 <HAL_ADCEx_Calibration_Start+0x14a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f7ff ffa8 	bl	80044c4 <ADC_ConversionStop_Disable>
 8004574:	4603      	mov	r3, r0
 8004576:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004578:	7dfb      	ldrb	r3, [r7, #23]
 800457a:	2b00      	cmp	r3, #0
 800457c:	f040 8084 	bne.w	8004688 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004584:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004588:	f023 0302 	bic.w	r3, r3, #2
 800458c:	f043 0202 	orr.w	r2, r3, #2
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004594:	4b41      	ldr	r3, [pc, #260]	; (800469c <HAL_ADCEx_Calibration_Start+0x154>)
 8004596:	681c      	ldr	r4, [r3, #0]
 8004598:	2002      	movs	r0, #2
 800459a:	f002 f845 	bl	8006628 <HAL_RCCEx_GetPeriphCLKFreq>
 800459e:	4603      	mov	r3, r0
 80045a0:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80045a4:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80045a6:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80045a8:	e002      	b.n	80045b0 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3b01      	subs	r3, #1
 80045ae:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1f9      	bne.n	80045aa <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f7ff ff2a 	bl	8004410 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f042 0208 	orr.w	r2, r2, #8
 80045ca:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80045cc:	f7ff fb50 	bl	8003c70 <HAL_GetTick>
 80045d0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80045d2:	e01b      	b.n	800460c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80045d4:	f7ff fb4c 	bl	8003c70 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	2b0a      	cmp	r3, #10
 80045e0:	d914      	bls.n	800460c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 0308 	and.w	r3, r3, #8
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d00d      	beq.n	800460c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f4:	f023 0312 	bic.w	r3, r3, #18
 80045f8:	f043 0210 	orr.w	r2, r3, #16
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e042      	b.n	8004692 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f003 0308 	and.w	r3, r3, #8
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1dc      	bne.n	80045d4 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	689a      	ldr	r2, [r3, #8]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0204 	orr.w	r2, r2, #4
 8004628:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800462a:	f7ff fb21 	bl	8003c70 <HAL_GetTick>
 800462e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004630:	e01b      	b.n	800466a <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004632:	f7ff fb1d 	bl	8003c70 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b0a      	cmp	r3, #10
 800463e:	d914      	bls.n	800466a <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 0304 	and.w	r3, r3, #4
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00d      	beq.n	800466a <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004652:	f023 0312 	bic.w	r3, r3, #18
 8004656:	f043 0210 	orr.w	r2, r3, #16
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e013      	b.n	8004692 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 0304 	and.w	r3, r3, #4
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1dc      	bne.n	8004632 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467c:	f023 0303 	bic.w	r3, r3, #3
 8004680:	f043 0201 	orr.w	r2, r3, #1
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004690:	7dfb      	ldrb	r3, [r7, #23]
}
 8004692:	4618      	mov	r0, r3
 8004694:	371c      	adds	r7, #28
 8004696:	46bd      	mov	sp, r7
 8004698:	bd90      	pop	{r4, r7, pc}
 800469a:	bf00      	nop
 800469c:	20000004 	.word	0x20000004

080046a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	f003 0307 	and.w	r3, r3, #7
 80046ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80046b0:	4b0c      	ldr	r3, [pc, #48]	; (80046e4 <__NVIC_SetPriorityGrouping+0x44>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80046bc:	4013      	ands	r3, r2
 80046be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80046c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80046cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80046d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80046d2:	4a04      	ldr	r2, [pc, #16]	; (80046e4 <__NVIC_SetPriorityGrouping+0x44>)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	60d3      	str	r3, [r2, #12]
}
 80046d8:	bf00      	nop
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	e000ed00 	.word	0xe000ed00

080046e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046ec:	4b04      	ldr	r3, [pc, #16]	; (8004700 <__NVIC_GetPriorityGrouping+0x18>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	0a1b      	lsrs	r3, r3, #8
 80046f2:	f003 0307 	and.w	r3, r3, #7
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000ed00 	.word	0xe000ed00

08004704 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800470e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004712:	2b00      	cmp	r3, #0
 8004714:	db0b      	blt.n	800472e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004716:	79fb      	ldrb	r3, [r7, #7]
 8004718:	f003 021f 	and.w	r2, r3, #31
 800471c:	4906      	ldr	r1, [pc, #24]	; (8004738 <__NVIC_EnableIRQ+0x34>)
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2001      	movs	r0, #1
 8004726:	fa00 f202 	lsl.w	r2, r0, r2
 800472a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800472e:	bf00      	nop
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr
 8004738:	e000e100 	.word	0xe000e100

0800473c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	4603      	mov	r3, r0
 8004744:	6039      	str	r1, [r7, #0]
 8004746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800474c:	2b00      	cmp	r3, #0
 800474e:	db0a      	blt.n	8004766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	b2da      	uxtb	r2, r3
 8004754:	490c      	ldr	r1, [pc, #48]	; (8004788 <__NVIC_SetPriority+0x4c>)
 8004756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800475a:	0112      	lsls	r2, r2, #4
 800475c:	b2d2      	uxtb	r2, r2
 800475e:	440b      	add	r3, r1
 8004760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004764:	e00a      	b.n	800477c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	b2da      	uxtb	r2, r3
 800476a:	4908      	ldr	r1, [pc, #32]	; (800478c <__NVIC_SetPriority+0x50>)
 800476c:	79fb      	ldrb	r3, [r7, #7]
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	3b04      	subs	r3, #4
 8004774:	0112      	lsls	r2, r2, #4
 8004776:	b2d2      	uxtb	r2, r2
 8004778:	440b      	add	r3, r1
 800477a:	761a      	strb	r2, [r3, #24]
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	bc80      	pop	{r7}
 8004784:	4770      	bx	lr
 8004786:	bf00      	nop
 8004788:	e000e100 	.word	0xe000e100
 800478c:	e000ed00 	.word	0xe000ed00

08004790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004790:	b480      	push	{r7}
 8004792:	b089      	sub	sp, #36	; 0x24
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80047a4:	69fb      	ldr	r3, [r7, #28]
 80047a6:	f1c3 0307 	rsb	r3, r3, #7
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	bf28      	it	cs
 80047ae:	2304      	movcs	r3, #4
 80047b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	3304      	adds	r3, #4
 80047b6:	2b06      	cmp	r3, #6
 80047b8:	d902      	bls.n	80047c0 <NVIC_EncodePriority+0x30>
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	3b03      	subs	r3, #3
 80047be:	e000      	b.n	80047c2 <NVIC_EncodePriority+0x32>
 80047c0:	2300      	movs	r3, #0
 80047c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047c4:	f04f 32ff 	mov.w	r2, #4294967295
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	fa02 f303 	lsl.w	r3, r2, r3
 80047ce:	43da      	mvns	r2, r3
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	401a      	ands	r2, r3
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047d8:	f04f 31ff 	mov.w	r1, #4294967295
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	fa01 f303 	lsl.w	r3, r1, r3
 80047e2:	43d9      	mvns	r1, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047e8:	4313      	orrs	r3, r2
         );
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3724      	adds	r7, #36	; 0x24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr

080047f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3b01      	subs	r3, #1
 8004800:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004804:	d301      	bcc.n	800480a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004806:	2301      	movs	r3, #1
 8004808:	e00f      	b.n	800482a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800480a:	4a0a      	ldr	r2, [pc, #40]	; (8004834 <SysTick_Config+0x40>)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3b01      	subs	r3, #1
 8004810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004812:	210f      	movs	r1, #15
 8004814:	f04f 30ff 	mov.w	r0, #4294967295
 8004818:	f7ff ff90 	bl	800473c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800481c:	4b05      	ldr	r3, [pc, #20]	; (8004834 <SysTick_Config+0x40>)
 800481e:	2200      	movs	r2, #0
 8004820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004822:	4b04      	ldr	r3, [pc, #16]	; (8004834 <SysTick_Config+0x40>)
 8004824:	2207      	movs	r2, #7
 8004826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3708      	adds	r7, #8
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	e000e010 	.word	0xe000e010

08004838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f7ff ff2d 	bl	80046a0 <__NVIC_SetPriorityGrouping>
}
 8004846:	bf00      	nop
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800484e:	b580      	push	{r7, lr}
 8004850:	b086      	sub	sp, #24
 8004852:	af00      	add	r7, sp, #0
 8004854:	4603      	mov	r3, r0
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800485c:	2300      	movs	r3, #0
 800485e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004860:	f7ff ff42 	bl	80046e8 <__NVIC_GetPriorityGrouping>
 8004864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	6978      	ldr	r0, [r7, #20]
 800486c:	f7ff ff90 	bl	8004790 <NVIC_EncodePriority>
 8004870:	4602      	mov	r2, r0
 8004872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004876:	4611      	mov	r1, r2
 8004878:	4618      	mov	r0, r3
 800487a:	f7ff ff5f 	bl	800473c <__NVIC_SetPriority>
}
 800487e:	bf00      	nop
 8004880:	3718      	adds	r7, #24
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}

08004886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004886:	b580      	push	{r7, lr}
 8004888:	b082      	sub	sp, #8
 800488a:	af00      	add	r7, sp, #0
 800488c:	4603      	mov	r3, r0
 800488e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004894:	4618      	mov	r0, r3
 8004896:	f7ff ff35 	bl	8004704 <__NVIC_EnableIRQ>
}
 800489a:	bf00      	nop
 800489c:	3708      	adds	r7, #8
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b082      	sub	sp, #8
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f7ff ffa2 	bl	80047f4 <SysTick_Config>
 80048b0:	4603      	mov	r3, r0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048bc:	b480      	push	{r7}
 80048be:	b08b      	sub	sp, #44	; 0x2c
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048c6:	2300      	movs	r3, #0
 80048c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80048ca:	2300      	movs	r3, #0
 80048cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048ce:	e179      	b.n	8004bc4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80048d0:	2201      	movs	r2, #1
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	fa02 f303 	lsl.w	r3, r2, r3
 80048d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	69fa      	ldr	r2, [r7, #28]
 80048e0:	4013      	ands	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	f040 8168 	bne.w	8004bbe <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	4a96      	ldr	r2, [pc, #600]	; (8004b4c <HAL_GPIO_Init+0x290>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d05e      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
 80048f8:	4a94      	ldr	r2, [pc, #592]	; (8004b4c <HAL_GPIO_Init+0x290>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d875      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 80048fe:	4a94      	ldr	r2, [pc, #592]	; (8004b50 <HAL_GPIO_Init+0x294>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d058      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
 8004904:	4a92      	ldr	r2, [pc, #584]	; (8004b50 <HAL_GPIO_Init+0x294>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d86f      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 800490a:	4a92      	ldr	r2, [pc, #584]	; (8004b54 <HAL_GPIO_Init+0x298>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d052      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
 8004910:	4a90      	ldr	r2, [pc, #576]	; (8004b54 <HAL_GPIO_Init+0x298>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d869      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 8004916:	4a90      	ldr	r2, [pc, #576]	; (8004b58 <HAL_GPIO_Init+0x29c>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d04c      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
 800491c:	4a8e      	ldr	r2, [pc, #568]	; (8004b58 <HAL_GPIO_Init+0x29c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d863      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 8004922:	4a8e      	ldr	r2, [pc, #568]	; (8004b5c <HAL_GPIO_Init+0x2a0>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d046      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
 8004928:	4a8c      	ldr	r2, [pc, #560]	; (8004b5c <HAL_GPIO_Init+0x2a0>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d85d      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 800492e:	2b12      	cmp	r3, #18
 8004930:	d82a      	bhi.n	8004988 <HAL_GPIO_Init+0xcc>
 8004932:	2b12      	cmp	r3, #18
 8004934:	d859      	bhi.n	80049ea <HAL_GPIO_Init+0x12e>
 8004936:	a201      	add	r2, pc, #4	; (adr r2, 800493c <HAL_GPIO_Init+0x80>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	080049b7 	.word	0x080049b7
 8004940:	08004991 	.word	0x08004991
 8004944:	080049a3 	.word	0x080049a3
 8004948:	080049e5 	.word	0x080049e5
 800494c:	080049eb 	.word	0x080049eb
 8004950:	080049eb 	.word	0x080049eb
 8004954:	080049eb 	.word	0x080049eb
 8004958:	080049eb 	.word	0x080049eb
 800495c:	080049eb 	.word	0x080049eb
 8004960:	080049eb 	.word	0x080049eb
 8004964:	080049eb 	.word	0x080049eb
 8004968:	080049eb 	.word	0x080049eb
 800496c:	080049eb 	.word	0x080049eb
 8004970:	080049eb 	.word	0x080049eb
 8004974:	080049eb 	.word	0x080049eb
 8004978:	080049eb 	.word	0x080049eb
 800497c:	080049eb 	.word	0x080049eb
 8004980:	08004999 	.word	0x08004999
 8004984:	080049ad 	.word	0x080049ad
 8004988:	4a75      	ldr	r2, [pc, #468]	; (8004b60 <HAL_GPIO_Init+0x2a4>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d013      	beq.n	80049b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800498e:	e02c      	b.n	80049ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	623b      	str	r3, [r7, #32]
          break;
 8004996:	e029      	b.n	80049ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	3304      	adds	r3, #4
 800499e:	623b      	str	r3, [r7, #32]
          break;
 80049a0:	e024      	b.n	80049ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	3308      	adds	r3, #8
 80049a8:	623b      	str	r3, [r7, #32]
          break;
 80049aa:	e01f      	b.n	80049ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	330c      	adds	r3, #12
 80049b2:	623b      	str	r3, [r7, #32]
          break;
 80049b4:	e01a      	b.n	80049ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d102      	bne.n	80049c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80049be:	2304      	movs	r3, #4
 80049c0:	623b      	str	r3, [r7, #32]
          break;
 80049c2:	e013      	b.n	80049ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d105      	bne.n	80049d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049cc:	2308      	movs	r3, #8
 80049ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69fa      	ldr	r2, [r7, #28]
 80049d4:	611a      	str	r2, [r3, #16]
          break;
 80049d6:	e009      	b.n	80049ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80049d8:	2308      	movs	r3, #8
 80049da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	69fa      	ldr	r2, [r7, #28]
 80049e0:	615a      	str	r2, [r3, #20]
          break;
 80049e2:	e003      	b.n	80049ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80049e4:	2300      	movs	r3, #0
 80049e6:	623b      	str	r3, [r7, #32]
          break;
 80049e8:	e000      	b.n	80049ec <HAL_GPIO_Init+0x130>
          break;
 80049ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	2bff      	cmp	r3, #255	; 0xff
 80049f0:	d801      	bhi.n	80049f6 <HAL_GPIO_Init+0x13a>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	e001      	b.n	80049fa <HAL_GPIO_Init+0x13e>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3304      	adds	r3, #4
 80049fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80049fc:	69bb      	ldr	r3, [r7, #24]
 80049fe:	2bff      	cmp	r3, #255	; 0xff
 8004a00:	d802      	bhi.n	8004a08 <HAL_GPIO_Init+0x14c>
 8004a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	e002      	b.n	8004a0e <HAL_GPIO_Init+0x152>
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	3b08      	subs	r3, #8
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	210f      	movs	r1, #15
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	401a      	ands	r2, r3
 8004a20:	6a39      	ldr	r1, [r7, #32]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	fa01 f303 	lsl.w	r3, r1, r3
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f000 80c1 	beq.w	8004bbe <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004a3c:	4b49      	ldr	r3, [pc, #292]	; (8004b64 <HAL_GPIO_Init+0x2a8>)
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	4a48      	ldr	r2, [pc, #288]	; (8004b64 <HAL_GPIO_Init+0x2a8>)
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	6193      	str	r3, [r2, #24]
 8004a48:	4b46      	ldr	r3, [pc, #280]	; (8004b64 <HAL_GPIO_Init+0x2a8>)
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	60bb      	str	r3, [r7, #8]
 8004a52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004a54:	4a44      	ldr	r2, [pc, #272]	; (8004b68 <HAL_GPIO_Init+0x2ac>)
 8004a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a58:	089b      	lsrs	r3, r3, #2
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a64:	f003 0303 	and.w	r3, r3, #3
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	220f      	movs	r2, #15
 8004a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a70:	43db      	mvns	r3, r3
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	4013      	ands	r3, r2
 8004a76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a3c      	ldr	r2, [pc, #240]	; (8004b6c <HAL_GPIO_Init+0x2b0>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d01f      	beq.n	8004ac0 <HAL_GPIO_Init+0x204>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a3b      	ldr	r2, [pc, #236]	; (8004b70 <HAL_GPIO_Init+0x2b4>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d019      	beq.n	8004abc <HAL_GPIO_Init+0x200>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a3a      	ldr	r2, [pc, #232]	; (8004b74 <HAL_GPIO_Init+0x2b8>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d013      	beq.n	8004ab8 <HAL_GPIO_Init+0x1fc>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a39      	ldr	r2, [pc, #228]	; (8004b78 <HAL_GPIO_Init+0x2bc>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00d      	beq.n	8004ab4 <HAL_GPIO_Init+0x1f8>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a38      	ldr	r2, [pc, #224]	; (8004b7c <HAL_GPIO_Init+0x2c0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d007      	beq.n	8004ab0 <HAL_GPIO_Init+0x1f4>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a37      	ldr	r2, [pc, #220]	; (8004b80 <HAL_GPIO_Init+0x2c4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d101      	bne.n	8004aac <HAL_GPIO_Init+0x1f0>
 8004aa8:	2305      	movs	r3, #5
 8004aaa:	e00a      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004aac:	2306      	movs	r3, #6
 8004aae:	e008      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004ab0:	2304      	movs	r3, #4
 8004ab2:	e006      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e004      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e002      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e000      	b.n	8004ac2 <HAL_GPIO_Init+0x206>
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ac4:	f002 0203 	and.w	r2, r2, #3
 8004ac8:	0092      	lsls	r2, r2, #2
 8004aca:	4093      	lsls	r3, r2
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004ad2:	4925      	ldr	r1, [pc, #148]	; (8004b68 <HAL_GPIO_Init+0x2ac>)
 8004ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ad6:	089b      	lsrs	r3, r3, #2
 8004ad8:	3302      	adds	r3, #2
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d006      	beq.n	8004afa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004aec:	4b25      	ldr	r3, [pc, #148]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	4924      	ldr	r1, [pc, #144]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004af2:	69bb      	ldr	r3, [r7, #24]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	600b      	str	r3, [r1, #0]
 8004af8:	e006      	b.n	8004b08 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004afa:	4b22      	ldr	r3, [pc, #136]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	43db      	mvns	r3, r3
 8004b02:	4920      	ldr	r1, [pc, #128]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b04:	4013      	ands	r3, r2
 8004b06:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d006      	beq.n	8004b22 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004b14:	4b1b      	ldr	r3, [pc, #108]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	491a      	ldr	r1, [pc, #104]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	604b      	str	r3, [r1, #4]
 8004b20:	e006      	b.n	8004b30 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b22:	4b18      	ldr	r3, [pc, #96]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	69bb      	ldr	r3, [r7, #24]
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	4916      	ldr	r1, [pc, #88]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d025      	beq.n	8004b88 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004b3c:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	4910      	ldr	r1, [pc, #64]	; (8004b84 <HAL_GPIO_Init+0x2c8>)
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	608b      	str	r3, [r1, #8]
 8004b48:	e025      	b.n	8004b96 <HAL_GPIO_Init+0x2da>
 8004b4a:	bf00      	nop
 8004b4c:	10320000 	.word	0x10320000
 8004b50:	10310000 	.word	0x10310000
 8004b54:	10220000 	.word	0x10220000
 8004b58:	10210000 	.word	0x10210000
 8004b5c:	10120000 	.word	0x10120000
 8004b60:	10110000 	.word	0x10110000
 8004b64:	40021000 	.word	0x40021000
 8004b68:	40010000 	.word	0x40010000
 8004b6c:	40010800 	.word	0x40010800
 8004b70:	40010c00 	.word	0x40010c00
 8004b74:	40011000 	.word	0x40011000
 8004b78:	40011400 	.word	0x40011400
 8004b7c:	40011800 	.word	0x40011800
 8004b80:	40011c00 	.word	0x40011c00
 8004b84:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004b88:	4b15      	ldr	r3, [pc, #84]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004b8a:	689a      	ldr	r2, [r3, #8]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	43db      	mvns	r3, r3
 8004b90:	4913      	ldr	r1, [pc, #76]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004b92:	4013      	ands	r3, r2
 8004b94:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d006      	beq.n	8004bb0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ba2:	4b0f      	ldr	r3, [pc, #60]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004ba4:	68da      	ldr	r2, [r3, #12]
 8004ba6:	490e      	ldr	r1, [pc, #56]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	60cb      	str	r3, [r1, #12]
 8004bae:	e006      	b.n	8004bbe <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004bb0:	4b0b      	ldr	r3, [pc, #44]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	43db      	mvns	r3, r3
 8004bb8:	4909      	ldr	r1, [pc, #36]	; (8004be0 <HAL_GPIO_Init+0x324>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bca:	fa22 f303 	lsr.w	r3, r2, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	f47f ae7e 	bne.w	80048d0 <HAL_GPIO_Init+0x14>
  }
}
 8004bd4:	bf00      	nop
 8004bd6:	bf00      	nop
 8004bd8:	372c      	adds	r7, #44	; 0x2c
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bc80      	pop	{r7}
 8004bde:	4770      	bx	lr
 8004be0:	40010400 	.word	0x40010400

08004be4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b085      	sub	sp, #20
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	460b      	mov	r3, r1
 8004bee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	689a      	ldr	r2, [r3, #8]
 8004bf4:	887b      	ldrh	r3, [r7, #2]
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d002      	beq.n	8004c02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	73fb      	strb	r3, [r7, #15]
 8004c00:	e001      	b.n	8004c06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004c02:	2300      	movs	r3, #0
 8004c04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004c06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3714      	adds	r7, #20
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bc80      	pop	{r7}
 8004c10:	4770      	bx	lr

08004c12 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b083      	sub	sp, #12
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	807b      	strh	r3, [r7, #2]
 8004c1e:	4613      	mov	r3, r2
 8004c20:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004c22:	787b      	ldrb	r3, [r7, #1]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d003      	beq.n	8004c30 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004c28:	887a      	ldrh	r2, [r7, #2]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004c2e:	e003      	b.n	8004c38 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004c30:	887b      	ldrh	r3, [r7, #2]
 8004c32:	041a      	lsls	r2, r3, #16
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	611a      	str	r2, [r3, #16]
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bc80      	pop	{r7}
 8004c40:	4770      	bx	lr
	...

08004c44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004c4e:	4b08      	ldr	r3, [pc, #32]	; (8004c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c50:	695a      	ldr	r2, [r3, #20]
 8004c52:	88fb      	ldrh	r3, [r7, #6]
 8004c54:	4013      	ands	r3, r2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d006      	beq.n	8004c68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c5a:	4a05      	ldr	r2, [pc, #20]	; (8004c70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c5c:	88fb      	ldrh	r3, [r7, #6]
 8004c5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c60:	88fb      	ldrh	r3, [r7, #6]
 8004c62:	4618      	mov	r0, r3
 8004c64:	f000 f806 	bl	8004c74 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c68:	bf00      	nop
 8004c6a:	3708      	adds	r7, #8
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}
 8004c70:	40010400 	.word	0x40010400

08004c74 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b083      	sub	sp, #12
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004c7e:	bf00      	nop
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bc80      	pop	{r7}
 8004c86:	4770      	bx	lr

08004c88 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e12b      	b.n	8004ef2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d106      	bne.n	8004cb4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7fd ff9e 	bl	8002bf0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2224      	movs	r2, #36	; 0x24
 8004cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f022 0201 	bic.w	r2, r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cda:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004cea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cec:	f001 fba0 	bl	8006430 <HAL_RCC_GetPCLK1Freq>
 8004cf0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	4a81      	ldr	r2, [pc, #516]	; (8004efc <HAL_I2C_Init+0x274>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d807      	bhi.n	8004d0c <HAL_I2C_Init+0x84>
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	4a80      	ldr	r2, [pc, #512]	; (8004f00 <HAL_I2C_Init+0x278>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	bf94      	ite	ls
 8004d04:	2301      	movls	r3, #1
 8004d06:	2300      	movhi	r3, #0
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	e006      	b.n	8004d1a <HAL_I2C_Init+0x92>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	4a7d      	ldr	r2, [pc, #500]	; (8004f04 <HAL_I2C_Init+0x27c>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	bf94      	ite	ls
 8004d14:	2301      	movls	r3, #1
 8004d16:	2300      	movhi	r3, #0
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d001      	beq.n	8004d22 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e0e7      	b.n	8004ef2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a78      	ldr	r2, [pc, #480]	; (8004f08 <HAL_I2C_Init+0x280>)
 8004d26:	fba2 2303 	umull	r2, r3, r2, r3
 8004d2a:	0c9b      	lsrs	r3, r3, #18
 8004d2c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	4a6a      	ldr	r2, [pc, #424]	; (8004efc <HAL_I2C_Init+0x274>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d802      	bhi.n	8004d5c <HAL_I2C_Init+0xd4>
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	e009      	b.n	8004d70 <HAL_I2C_Init+0xe8>
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	4a69      	ldr	r2, [pc, #420]	; (8004f0c <HAL_I2C_Init+0x284>)
 8004d68:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6c:	099b      	lsrs	r3, r3, #6
 8004d6e:	3301      	adds	r3, #1
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6812      	ldr	r2, [r2, #0]
 8004d74:	430b      	orrs	r3, r1
 8004d76:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004d82:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	495c      	ldr	r1, [pc, #368]	; (8004efc <HAL_I2C_Init+0x274>)
 8004d8c:	428b      	cmp	r3, r1
 8004d8e:	d819      	bhi.n	8004dc4 <HAL_I2C_Init+0x13c>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	1e59      	subs	r1, r3, #1
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d9e:	1c59      	adds	r1, r3, #1
 8004da0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004da4:	400b      	ands	r3, r1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <HAL_I2C_Init+0x138>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	1e59      	subs	r1, r3, #1
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	005b      	lsls	r3, r3, #1
 8004db4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004db8:	3301      	adds	r3, #1
 8004dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004dbe:	e051      	b.n	8004e64 <HAL_I2C_Init+0x1dc>
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	e04f      	b.n	8004e64 <HAL_I2C_Init+0x1dc>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d111      	bne.n	8004df0 <HAL_I2C_Init+0x168>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1e58      	subs	r0, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6859      	ldr	r1, [r3, #4]
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	440b      	add	r3, r1
 8004dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dde:	3301      	adds	r3, #1
 8004de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	bf0c      	ite	eq
 8004de8:	2301      	moveq	r3, #1
 8004dea:	2300      	movne	r3, #0
 8004dec:	b2db      	uxtb	r3, r3
 8004dee:	e012      	b.n	8004e16 <HAL_I2C_Init+0x18e>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	1e58      	subs	r0, r3, #1
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6859      	ldr	r1, [r3, #4]
 8004df8:	460b      	mov	r3, r1
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	0099      	lsls	r1, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e06:	3301      	adds	r3, #1
 8004e08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	bf0c      	ite	eq
 8004e10:	2301      	moveq	r3, #1
 8004e12:	2300      	movne	r3, #0
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <HAL_I2C_Init+0x196>
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	e022      	b.n	8004e64 <HAL_I2C_Init+0x1dc>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d10e      	bne.n	8004e44 <HAL_I2C_Init+0x1bc>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	1e58      	subs	r0, r3, #1
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6859      	ldr	r1, [r3, #4]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	005b      	lsls	r3, r3, #1
 8004e32:	440b      	add	r3, r1
 8004e34:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e38:	3301      	adds	r3, #1
 8004e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e42:	e00f      	b.n	8004e64 <HAL_I2C_Init+0x1dc>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	1e58      	subs	r0, r3, #1
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6859      	ldr	r1, [r3, #4]
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	0099      	lsls	r1, r3, #2
 8004e54:	440b      	add	r3, r1
 8004e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e60:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e64:	6879      	ldr	r1, [r7, #4]
 8004e66:	6809      	ldr	r1, [r1, #0]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69da      	ldr	r2, [r3, #28]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a1b      	ldr	r3, [r3, #32]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004e92:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6911      	ldr	r1, [r2, #16]
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	68d2      	ldr	r2, [r2, #12]
 8004e9e:	4311      	orrs	r1, r2
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6812      	ldr	r2, [r2, #0]
 8004ea4:	430b      	orrs	r3, r1
 8004ea6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	695a      	ldr	r2, [r3, #20]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	430a      	orrs	r2, r1
 8004ec2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2220      	movs	r2, #32
 8004ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3710      	adds	r7, #16
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}
 8004efa:	bf00      	nop
 8004efc:	000186a0 	.word	0x000186a0
 8004f00:	001e847f 	.word	0x001e847f
 8004f04:	003d08ff 	.word	0x003d08ff
 8004f08:	431bde83 	.word	0x431bde83
 8004f0c:	10624dd3 	.word	0x10624dd3

08004f10 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4603      	mov	r3, r0
 8004f20:	817b      	strh	r3, [r7, #10]
 8004f22:	460b      	mov	r3, r1
 8004f24:	813b      	strh	r3, [r7, #8]
 8004f26:	4613      	mov	r3, r2
 8004f28:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004f2a:	f7fe fea1 	bl	8003c70 <HAL_GetTick>
 8004f2e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b20      	cmp	r3, #32
 8004f3a:	f040 80d9 	bne.w	80050f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	9300      	str	r3, [sp, #0]
 8004f42:	2319      	movs	r3, #25
 8004f44:	2201      	movs	r2, #1
 8004f46:	496d      	ldr	r1, [pc, #436]	; (80050fc <HAL_I2C_Mem_Write+0x1ec>)
 8004f48:	68f8      	ldr	r0, [r7, #12]
 8004f4a:	f000 fcc1 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004f54:	2302      	movs	r3, #2
 8004f56:	e0cc      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d101      	bne.n	8004f66 <HAL_I2C_Mem_Write+0x56>
 8004f62:	2302      	movs	r3, #2
 8004f64:	e0c5      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d007      	beq.n	8004f8c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f042 0201 	orr.w	r2, r2, #1
 8004f8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2221      	movs	r2, #33	; 0x21
 8004fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2240      	movs	r2, #64	; 0x40
 8004fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6a3a      	ldr	r2, [r7, #32]
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	4a4d      	ldr	r2, [pc, #308]	; (8005100 <HAL_I2C_Mem_Write+0x1f0>)
 8004fcc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fce:	88f8      	ldrh	r0, [r7, #6]
 8004fd0:	893a      	ldrh	r2, [r7, #8]
 8004fd2:	8979      	ldrh	r1, [r7, #10]
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fda:	9300      	str	r3, [sp, #0]
 8004fdc:	4603      	mov	r3, r0
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f000 faf8 	bl	80055d4 <I2C_RequestMemoryWrite>
 8004fe4:	4603      	mov	r3, r0
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d052      	beq.n	8005090 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e081      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004ff2:	68f8      	ldr	r0, [r7, #12]
 8004ff4:	f000 fd42 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005002:	2b04      	cmp	r3, #4
 8005004:	d107      	bne.n	8005016 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005014:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e06b      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800501e:	781a      	ldrb	r2, [r3, #0]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005034:	3b01      	subs	r3, #1
 8005036:	b29a      	uxth	r2, r3
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005040:	b29b      	uxth	r3, r3
 8005042:	3b01      	subs	r3, #1
 8005044:	b29a      	uxth	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	695b      	ldr	r3, [r3, #20]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b04      	cmp	r3, #4
 8005056:	d11b      	bne.n	8005090 <HAL_I2C_Mem_Write+0x180>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800505c:	2b00      	cmp	r3, #0
 800505e:	d017      	beq.n	8005090 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	781a      	ldrb	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005070:	1c5a      	adds	r2, r3, #1
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800507a:	3b01      	subs	r3, #1
 800507c:	b29a      	uxth	r2, r3
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005086:	b29b      	uxth	r3, r3
 8005088:	3b01      	subs	r3, #1
 800508a:	b29a      	uxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1aa      	bne.n	8004fee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800509c:	68f8      	ldr	r0, [r7, #12]
 800509e:	f000 fd2e 	bl	8005afe <I2C_WaitOnBTFFlagUntilTimeout>
 80050a2:	4603      	mov	r3, r0
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00d      	beq.n	80050c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ac:	2b04      	cmp	r3, #4
 80050ae:	d107      	bne.n	80050c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e016      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	e000      	b.n	80050f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80050f0:	2302      	movs	r3, #2
  }
}
 80050f2:	4618      	mov	r0, r3
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}
 80050fa:	bf00      	nop
 80050fc:	00100002 	.word	0x00100002
 8005100:	ffff0000 	.word	0xffff0000

08005104 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b08c      	sub	sp, #48	; 0x30
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	461a      	mov	r2, r3
 8005112:	4603      	mov	r3, r0
 8005114:	817b      	strh	r3, [r7, #10]
 8005116:	460b      	mov	r3, r1
 8005118:	813b      	strh	r3, [r7, #8]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005122:	f7fe fda5 	bl	8003c70 <HAL_GetTick>
 8005126:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b20      	cmp	r3, #32
 8005132:	f040 8244 	bne.w	80055be <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005138:	9300      	str	r3, [sp, #0]
 800513a:	2319      	movs	r3, #25
 800513c:	2201      	movs	r2, #1
 800513e:	4982      	ldr	r1, [pc, #520]	; (8005348 <HAL_I2C_Mem_Read+0x244>)
 8005140:	68f8      	ldr	r0, [r7, #12]
 8005142:	f000 fbc5 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 800514c:	2302      	movs	r3, #2
 800514e:	e237      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005156:	2b01      	cmp	r3, #1
 8005158:	d101      	bne.n	800515e <HAL_I2C_Mem_Read+0x5a>
 800515a:	2302      	movs	r3, #2
 800515c:	e230      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b01      	cmp	r3, #1
 8005172:	d007      	beq.n	8005184 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681a      	ldr	r2, [r3, #0]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f042 0201 	orr.w	r2, r2, #1
 8005182:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005192:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2222      	movs	r2, #34	; 0x22
 8005198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2240      	movs	r2, #64	; 0x40
 80051a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80051b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	4a62      	ldr	r2, [pc, #392]	; (800534c <HAL_I2C_Mem_Read+0x248>)
 80051c4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051c6:	88f8      	ldrh	r0, [r7, #6]
 80051c8:	893a      	ldrh	r2, [r7, #8]
 80051ca:	8979      	ldrh	r1, [r7, #10]
 80051cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ce:	9301      	str	r3, [sp, #4]
 80051d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	4603      	mov	r3, r0
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 fa92 	bl	8005700 <I2C_RequestMemoryRead>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d001      	beq.n	80051e6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e1ec      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d113      	bne.n	8005216 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051ee:	2300      	movs	r3, #0
 80051f0:	61fb      	str	r3, [r7, #28]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	695b      	ldr	r3, [r3, #20]
 80051f8:	61fb      	str	r3, [r7, #28]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005212:	601a      	str	r2, [r3, #0]
 8005214:	e1c0      	b.n	8005598 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800521a:	2b01      	cmp	r3, #1
 800521c:	d11e      	bne.n	800525c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800522c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800522e:	b672      	cpsid	i
}
 8005230:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005232:	2300      	movs	r3, #0
 8005234:	61bb      	str	r3, [r7, #24]
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	61bb      	str	r3, [r7, #24]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005256:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005258:	b662      	cpsie	i
}
 800525a:	e035      	b.n	80052c8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005260:	2b02      	cmp	r3, #2
 8005262:	d11e      	bne.n	80052a2 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005272:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005274:	b672      	cpsid	i
}
 8005276:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005278:	2300      	movs	r3, #0
 800527a:	617b      	str	r3, [r7, #20]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	617b      	str	r3, [r7, #20]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	617b      	str	r3, [r7, #20]
 800528c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681a      	ldr	r2, [r3, #0]
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800529c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800529e:	b662      	cpsie	i
}
 80052a0:	e012      	b.n	80052c8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052b0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052b2:	2300      	movs	r3, #0
 80052b4:	613b      	str	r3, [r7, #16]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	695b      	ldr	r3, [r3, #20]
 80052bc:	613b      	str	r3, [r7, #16]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	613b      	str	r3, [r7, #16]
 80052c6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80052c8:	e166      	b.n	8005598 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ce:	2b03      	cmp	r3, #3
 80052d0:	f200 811f 	bhi.w	8005512 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d123      	bne.n	8005324 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f000 fc4d 	bl	8005b80 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e167      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	691a      	ldr	r2, [r3, #16]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005302:	1c5a      	adds	r2, r3, #1
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005322:	e139      	b.n	8005598 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005328:	2b02      	cmp	r3, #2
 800532a:	d152      	bne.n	80053d2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800532c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005332:	2200      	movs	r2, #0
 8005334:	4906      	ldr	r1, [pc, #24]	; (8005350 <HAL_I2C_Mem_Read+0x24c>)
 8005336:	68f8      	ldr	r0, [r7, #12]
 8005338:	f000 faca 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	e13c      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
 8005346:	bf00      	nop
 8005348:	00100002 	.word	0x00100002
 800534c:	ffff0000 	.word	0xffff0000
 8005350:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005354:	b672      	cpsid	i
}
 8005356:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005366:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	691a      	ldr	r2, [r3, #16]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005372:	b2d2      	uxtb	r2, r2
 8005374:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800537a:	1c5a      	adds	r2, r3, #1
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005384:	3b01      	subs	r3, #1
 8005386:	b29a      	uxth	r2, r3
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800539a:	b662      	cpsie	i
}
 800539c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	691a      	ldr	r2, [r3, #16]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a8:	b2d2      	uxtb	r2, r2
 80053aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ba:	3b01      	subs	r3, #1
 80053bc:	b29a      	uxth	r2, r3
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053c6:	b29b      	uxth	r3, r3
 80053c8:	3b01      	subs	r3, #1
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053d0:	e0e2      	b.n	8005598 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d4:	9300      	str	r3, [sp, #0]
 80053d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053d8:	2200      	movs	r2, #0
 80053da:	497b      	ldr	r1, [pc, #492]	; (80055c8 <HAL_I2C_Mem_Read+0x4c4>)
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 fa77 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d001      	beq.n	80053ec <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0e9      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	681a      	ldr	r2, [r3, #0]
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80053fc:	b672      	cpsid	i
}
 80053fe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	691a      	ldr	r2, [r3, #16]
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800540a:	b2d2      	uxtb	r2, r2
 800540c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	1c5a      	adds	r2, r3, #1
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005428:	b29b      	uxth	r3, r3
 800542a:	3b01      	subs	r3, #1
 800542c:	b29a      	uxth	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005432:	4b66      	ldr	r3, [pc, #408]	; (80055cc <HAL_I2C_Mem_Read+0x4c8>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	08db      	lsrs	r3, r3, #3
 8005438:	4a65      	ldr	r2, [pc, #404]	; (80055d0 <HAL_I2C_Mem_Read+0x4cc>)
 800543a:	fba2 2303 	umull	r2, r3, r2, r3
 800543e:	0a1a      	lsrs	r2, r3, #8
 8005440:	4613      	mov	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4413      	add	r3, r2
 8005446:	00da      	lsls	r2, r3, #3
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800544c:	6a3b      	ldr	r3, [r7, #32]
 800544e:	3b01      	subs	r3, #1
 8005450:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005452:	6a3b      	ldr	r3, [r7, #32]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d118      	bne.n	800548a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2200      	movs	r2, #0
 800545c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2220      	movs	r2, #32
 8005462:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2200      	movs	r2, #0
 800546a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005472:	f043 0220 	orr.w	r2, r3, #32
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800547a:	b662      	cpsie	i
}
 800547c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e09a      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	f003 0304 	and.w	r3, r3, #4
 8005494:	2b04      	cmp	r3, #4
 8005496:	d1d9      	bne.n	800544c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	691a      	ldr	r2, [r3, #16]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	1c5a      	adds	r2, r3, #1
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c4:	3b01      	subs	r3, #1
 80054c6:	b29a      	uxth	r2, r3
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	3b01      	subs	r3, #1
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80054da:	b662      	cpsie	i
}
 80054dc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005510:	e042      	b.n	8005598 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005512:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005514:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 fb32 	bl	8005b80 <I2C_WaitOnRXNEFlagUntilTimeout>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e04c      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	691a      	ldr	r2, [r3, #16]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005530:	b2d2      	uxtb	r2, r2
 8005532:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005538:	1c5a      	adds	r2, r3, #1
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005542:	3b01      	subs	r3, #1
 8005544:	b29a      	uxth	r2, r3
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b04      	cmp	r3, #4
 8005564:	d118      	bne.n	8005598 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	691a      	ldr	r2, [r3, #16]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005570:	b2d2      	uxtb	r2, r2
 8005572:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005578:	1c5a      	adds	r2, r3, #1
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005582:	3b01      	subs	r3, #1
 8005584:	b29a      	uxth	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558e:	b29b      	uxth	r3, r3
 8005590:	3b01      	subs	r3, #1
 8005592:	b29a      	uxth	r2, r3
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	f47f ae94 	bne.w	80052ca <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80055ba:	2300      	movs	r3, #0
 80055bc:	e000      	b.n	80055c0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 80055be:	2302      	movs	r3, #2
  }
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3728      	adds	r7, #40	; 0x28
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	00010004 	.word	0x00010004
 80055cc:	20000004 	.word	0x20000004
 80055d0:	14f8b589 	.word	0x14f8b589

080055d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b088      	sub	sp, #32
 80055d8:	af02      	add	r7, sp, #8
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	4608      	mov	r0, r1
 80055de:	4611      	mov	r1, r2
 80055e0:	461a      	mov	r2, r3
 80055e2:	4603      	mov	r3, r0
 80055e4:	817b      	strh	r3, [r7, #10]
 80055e6:	460b      	mov	r3, r1
 80055e8:	813b      	strh	r3, [r7, #8]
 80055ea:	4613      	mov	r3, r2
 80055ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	9300      	str	r3, [sp, #0]
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	2200      	movs	r2, #0
 8005606:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800560a:	68f8      	ldr	r0, [r7, #12]
 800560c:	f000 f960 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00d      	beq.n	8005632 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005620:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005624:	d103      	bne.n	800562e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f44f 7200 	mov.w	r2, #512	; 0x200
 800562c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e05f      	b.n	80056f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005632:	897b      	ldrh	r3, [r7, #10]
 8005634:	b2db      	uxtb	r3, r3
 8005636:	461a      	mov	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005640:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005644:	6a3a      	ldr	r2, [r7, #32]
 8005646:	492d      	ldr	r1, [pc, #180]	; (80056fc <I2C_RequestMemoryWrite+0x128>)
 8005648:	68f8      	ldr	r0, [r7, #12]
 800564a:	f000 f998 	bl	800597e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d001      	beq.n	8005658 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e04c      	b.n	80056f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005658:	2300      	movs	r3, #0
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	617b      	str	r3, [r7, #20]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	617b      	str	r3, [r7, #20]
 800566c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800566e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005670:	6a39      	ldr	r1, [r7, #32]
 8005672:	68f8      	ldr	r0, [r7, #12]
 8005674:	f000 fa02 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 8005678:	4603      	mov	r3, r0
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00d      	beq.n	800569a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005682:	2b04      	cmp	r3, #4
 8005684:	d107      	bne.n	8005696 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005694:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	e02b      	b.n	80056f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800569a:	88fb      	ldrh	r3, [r7, #6]
 800569c:	2b01      	cmp	r3, #1
 800569e:	d105      	bne.n	80056ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056a0:	893b      	ldrh	r3, [r7, #8]
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	611a      	str	r2, [r3, #16]
 80056aa:	e021      	b.n	80056f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056ac:	893b      	ldrh	r3, [r7, #8]
 80056ae:	0a1b      	lsrs	r3, r3, #8
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056bc:	6a39      	ldr	r1, [r7, #32]
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f000 f9dc 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00d      	beq.n	80056e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d107      	bne.n	80056e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e005      	b.n	80056f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056e6:	893b      	ldrh	r3, [r7, #8]
 80056e8:	b2da      	uxtb	r2, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80056f0:	2300      	movs	r3, #0
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3718      	adds	r7, #24
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	00010002 	.word	0x00010002

08005700 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af02      	add	r7, sp, #8
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	4608      	mov	r0, r1
 800570a:	4611      	mov	r1, r2
 800570c:	461a      	mov	r2, r3
 800570e:	4603      	mov	r3, r0
 8005710:	817b      	strh	r3, [r7, #10]
 8005712:	460b      	mov	r3, r1
 8005714:	813b      	strh	r3, [r7, #8]
 8005716:	4613      	mov	r3, r2
 8005718:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005728:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005738:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800573a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	2200      	movs	r2, #0
 8005742:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 f8c2 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00d      	beq.n	800576e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800575c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005760:	d103      	bne.n	800576a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005768:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e0aa      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800576e:	897b      	ldrh	r3, [r7, #10]
 8005770:	b2db      	uxtb	r3, r3
 8005772:	461a      	mov	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800577c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800577e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005780:	6a3a      	ldr	r2, [r7, #32]
 8005782:	4952      	ldr	r1, [pc, #328]	; (80058cc <I2C_RequestMemoryRead+0x1cc>)
 8005784:	68f8      	ldr	r0, [r7, #12]
 8005786:	f000 f8fa 	bl	800597e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800578a:	4603      	mov	r3, r0
 800578c:	2b00      	cmp	r3, #0
 800578e:	d001      	beq.n	8005794 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e097      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	617b      	str	r3, [r7, #20]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	699b      	ldr	r3, [r3, #24]
 80057a6:	617b      	str	r3, [r7, #20]
 80057a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057ac:	6a39      	ldr	r1, [r7, #32]
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f000 f964 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d00d      	beq.n	80057d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057be:	2b04      	cmp	r3, #4
 80057c0:	d107      	bne.n	80057d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e076      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057d6:	88fb      	ldrh	r3, [r7, #6]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d105      	bne.n	80057e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80057dc:	893b      	ldrh	r3, [r7, #8]
 80057de:	b2da      	uxtb	r2, r3
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	611a      	str	r2, [r3, #16]
 80057e6:	e021      	b.n	800582c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80057e8:	893b      	ldrh	r3, [r7, #8]
 80057ea:	0a1b      	lsrs	r3, r3, #8
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057f8:	6a39      	ldr	r1, [r7, #32]
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 f93e 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d00d      	beq.n	8005822 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580a:	2b04      	cmp	r3, #4
 800580c:	d107      	bne.n	800581e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800581c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e050      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005822:	893b      	ldrh	r3, [r7, #8]
 8005824:	b2da      	uxtb	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800582c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800582e:	6a39      	ldr	r1, [r7, #32]
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 f923 	bl	8005a7c <I2C_WaitOnTXEFlagUntilTimeout>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d00d      	beq.n	8005858 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005840:	2b04      	cmp	r3, #4
 8005842:	d107      	bne.n	8005854 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005852:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005854:	2301      	movs	r3, #1
 8005856:	e035      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005866:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586a:	9300      	str	r3, [sp, #0]
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	2200      	movs	r2, #0
 8005870:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f82b 	bl	80058d0 <I2C_WaitOnFlagUntilTimeout>
 800587a:	4603      	mov	r3, r0
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00d      	beq.n	800589c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800588a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800588e:	d103      	bne.n	8005898 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005896:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005898:	2303      	movs	r3, #3
 800589a:	e013      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800589c:	897b      	ldrh	r3, [r7, #10]
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	f043 0301 	orr.w	r3, r3, #1
 80058a4:	b2da      	uxtb	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	6a3a      	ldr	r2, [r7, #32]
 80058b0:	4906      	ldr	r1, [pc, #24]	; (80058cc <I2C_RequestMemoryRead+0x1cc>)
 80058b2:	68f8      	ldr	r0, [r7, #12]
 80058b4:	f000 f863 	bl	800597e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d001      	beq.n	80058c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	00010002 	.word	0x00010002

080058d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	603b      	str	r3, [r7, #0]
 80058dc:	4613      	mov	r3, r2
 80058de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058e0:	e025      	b.n	800592e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e8:	d021      	beq.n	800592e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ea:	f7fe f9c1 	bl	8003c70 <HAL_GetTick>
 80058ee:	4602      	mov	r2, r0
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	683a      	ldr	r2, [r7, #0]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d302      	bcc.n	8005900 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d116      	bne.n	800592e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2220      	movs	r2, #32
 800590a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800591a:	f043 0220 	orr.w	r2, r3, #32
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800592a:	2301      	movs	r3, #1
 800592c:	e023      	b.n	8005976 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	0c1b      	lsrs	r3, r3, #16
 8005932:	b2db      	uxtb	r3, r3
 8005934:	2b01      	cmp	r3, #1
 8005936:	d10d      	bne.n	8005954 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	695b      	ldr	r3, [r3, #20]
 800593e:	43da      	mvns	r2, r3
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	4013      	ands	r3, r2
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	bf0c      	ite	eq
 800594a:	2301      	moveq	r3, #1
 800594c:	2300      	movne	r3, #0
 800594e:	b2db      	uxtb	r3, r3
 8005950:	461a      	mov	r2, r3
 8005952:	e00c      	b.n	800596e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	699b      	ldr	r3, [r3, #24]
 800595a:	43da      	mvns	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	4013      	ands	r3, r2
 8005960:	b29b      	uxth	r3, r3
 8005962:	2b00      	cmp	r3, #0
 8005964:	bf0c      	ite	eq
 8005966:	2301      	moveq	r3, #1
 8005968:	2300      	movne	r3, #0
 800596a:	b2db      	uxtb	r3, r3
 800596c:	461a      	mov	r2, r3
 800596e:	79fb      	ldrb	r3, [r7, #7]
 8005970:	429a      	cmp	r2, r3
 8005972:	d0b6      	beq.n	80058e2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005974:	2300      	movs	r3, #0
}
 8005976:	4618      	mov	r0, r3
 8005978:	3710      	adds	r7, #16
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800597e:	b580      	push	{r7, lr}
 8005980:	b084      	sub	sp, #16
 8005982:	af00      	add	r7, sp, #0
 8005984:	60f8      	str	r0, [r7, #12]
 8005986:	60b9      	str	r1, [r7, #8]
 8005988:	607a      	str	r2, [r7, #4]
 800598a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800598c:	e051      	b.n	8005a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	695b      	ldr	r3, [r3, #20]
 8005994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005998:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800599c:	d123      	bne.n	80059e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059b6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2220      	movs	r2, #32
 80059c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059d2:	f043 0204 	orr.w	r2, r3, #4
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80059e2:	2301      	movs	r3, #1
 80059e4:	e046      	b.n	8005a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ec:	d021      	beq.n	8005a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ee:	f7fe f93f 	bl	8003c70 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d302      	bcc.n	8005a04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d116      	bne.n	8005a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a1e:	f043 0220 	orr.w	r2, r3, #32
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e020      	b.n	8005a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	0c1b      	lsrs	r3, r3, #16
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d10c      	bne.n	8005a56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	43da      	mvns	r2, r3
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	4013      	ands	r3, r2
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	bf14      	ite	ne
 8005a4e:	2301      	movne	r3, #1
 8005a50:	2300      	moveq	r3, #0
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	e00b      	b.n	8005a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	699b      	ldr	r3, [r3, #24]
 8005a5c:	43da      	mvns	r2, r3
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	4013      	ands	r3, r2
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	bf14      	ite	ne
 8005a68:	2301      	movne	r3, #1
 8005a6a:	2300      	moveq	r3, #0
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d18d      	bne.n	800598e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b084      	sub	sp, #16
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a88:	e02d      	b.n	8005ae6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f000 f8ce 	bl	8005c2c <I2C_IsAcknowledgeFailed>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d001      	beq.n	8005a9a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a96:	2301      	movs	r3, #1
 8005a98:	e02d      	b.n	8005af6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa0:	d021      	beq.n	8005ae6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aa2:	f7fe f8e5 	bl	8003c70 <HAL_GetTick>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	1ad3      	subs	r3, r2, r3
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d302      	bcc.n	8005ab8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d116      	bne.n	8005ae6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2200      	movs	r2, #0
 8005abc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2220      	movs	r2, #32
 8005ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad2:	f043 0220 	orr.w	r2, r3, #32
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e007      	b.n	8005af6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af0:	2b80      	cmp	r3, #128	; 0x80
 8005af2:	d1ca      	bne.n	8005a8a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b084      	sub	sp, #16
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	60f8      	str	r0, [r7, #12]
 8005b06:	60b9      	str	r1, [r7, #8]
 8005b08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b0a:	e02d      	b.n	8005b68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b0c:	68f8      	ldr	r0, [r7, #12]
 8005b0e:	f000 f88d 	bl	8005c2c <I2C_IsAcknowledgeFailed>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d001      	beq.n	8005b1c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	e02d      	b.n	8005b78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b22:	d021      	beq.n	8005b68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b24:	f7fe f8a4 	bl	8003c70 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d302      	bcc.n	8005b3a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d116      	bne.n	8005b68 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2220      	movs	r2, #32
 8005b44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b54:	f043 0220 	orr.w	r2, r3, #32
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e007      	b.n	8005b78 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	f003 0304 	and.w	r3, r3, #4
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d1ca      	bne.n	8005b0c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b76:	2300      	movs	r3, #0
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3710      	adds	r7, #16
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	bd80      	pop	{r7, pc}

08005b80 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b8c:	e042      	b.n	8005c14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	f003 0310 	and.w	r3, r3, #16
 8005b98:	2b10      	cmp	r3, #16
 8005b9a:	d119      	bne.n	8005bd0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0210 	mvn.w	r2, #16
 8005ba4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e029      	b.n	8005c24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bd0:	f7fe f84e 	bl	8003c70 <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	68ba      	ldr	r2, [r7, #8]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d302      	bcc.n	8005be6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d116      	bne.n	8005c14 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2220      	movs	r2, #32
 8005bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c00:	f043 0220 	orr.w	r2, r3, #32
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e007      	b.n	8005c24 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	695b      	ldr	r3, [r3, #20]
 8005c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1e:	2b40      	cmp	r3, #64	; 0x40
 8005c20:	d1b5      	bne.n	8005b8e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3710      	adds	r7, #16
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	bd80      	pop	{r7, pc}

08005c2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	695b      	ldr	r3, [r3, #20]
 8005c3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c42:	d11b      	bne.n	8005c7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	f043 0204 	orr.w	r2, r3, #4
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e000      	b.n	8005c7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c7c:	2300      	movs	r3, #0
}
 8005c7e:	4618      	mov	r0, r3
 8005c80:	370c      	adds	r7, #12
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b086      	sub	sp, #24
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e272      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f000 8087 	beq.w	8005db6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ca8:	4b92      	ldr	r3, [pc, #584]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	f003 030c 	and.w	r3, r3, #12
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d00c      	beq.n	8005cce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005cb4:	4b8f      	ldr	r3, [pc, #572]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	f003 030c 	and.w	r3, r3, #12
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d112      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x5e>
 8005cc0:	4b8c      	ldr	r3, [pc, #560]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cc8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ccc:	d10b      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cce:	4b89      	ldr	r3, [pc, #548]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d06c      	beq.n	8005db4 <HAL_RCC_OscConfig+0x12c>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d168      	bne.n	8005db4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e24c      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cee:	d106      	bne.n	8005cfe <HAL_RCC_OscConfig+0x76>
 8005cf0:	4b80      	ldr	r3, [pc, #512]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a7f      	ldr	r2, [pc, #508]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cfa:	6013      	str	r3, [r2, #0]
 8005cfc:	e02e      	b.n	8005d5c <HAL_RCC_OscConfig+0xd4>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d10c      	bne.n	8005d20 <HAL_RCC_OscConfig+0x98>
 8005d06:	4b7b      	ldr	r3, [pc, #492]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4a7a      	ldr	r2, [pc, #488]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d10:	6013      	str	r3, [r2, #0]
 8005d12:	4b78      	ldr	r3, [pc, #480]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a77      	ldr	r2, [pc, #476]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d1c:	6013      	str	r3, [r2, #0]
 8005d1e:	e01d      	b.n	8005d5c <HAL_RCC_OscConfig+0xd4>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d28:	d10c      	bne.n	8005d44 <HAL_RCC_OscConfig+0xbc>
 8005d2a:	4b72      	ldr	r3, [pc, #456]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a71      	ldr	r2, [pc, #452]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d34:	6013      	str	r3, [r2, #0]
 8005d36:	4b6f      	ldr	r3, [pc, #444]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a6e      	ldr	r2, [pc, #440]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d40:	6013      	str	r3, [r2, #0]
 8005d42:	e00b      	b.n	8005d5c <HAL_RCC_OscConfig+0xd4>
 8005d44:	4b6b      	ldr	r3, [pc, #428]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a6a      	ldr	r2, [pc, #424]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d4e:	6013      	str	r3, [r2, #0]
 8005d50:	4b68      	ldr	r3, [pc, #416]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a67      	ldr	r2, [pc, #412]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d5a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d013      	beq.n	8005d8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d64:	f7fd ff84 	bl	8003c70 <HAL_GetTick>
 8005d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d6a:	e008      	b.n	8005d7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d6c:	f7fd ff80 	bl	8003c70 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	2b64      	cmp	r3, #100	; 0x64
 8005d78:	d901      	bls.n	8005d7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e200      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d7e:	4b5d      	ldr	r3, [pc, #372]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d0f0      	beq.n	8005d6c <HAL_RCC_OscConfig+0xe4>
 8005d8a:	e014      	b.n	8005db6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8c:	f7fd ff70 	bl	8003c70 <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d94:	f7fd ff6c 	bl	8003c70 <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b64      	cmp	r3, #100	; 0x64
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e1ec      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005da6:	4b53      	ldr	r3, [pc, #332]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1f0      	bne.n	8005d94 <HAL_RCC_OscConfig+0x10c>
 8005db2:	e000      	b.n	8005db6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005db4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 0302 	and.w	r3, r3, #2
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d063      	beq.n	8005e8a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005dc2:	4b4c      	ldr	r3, [pc, #304]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	f003 030c 	and.w	r3, r3, #12
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00b      	beq.n	8005de6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005dce:	4b49      	ldr	r3, [pc, #292]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f003 030c 	and.w	r3, r3, #12
 8005dd6:	2b08      	cmp	r3, #8
 8005dd8:	d11c      	bne.n	8005e14 <HAL_RCC_OscConfig+0x18c>
 8005dda:	4b46      	ldr	r3, [pc, #280]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d116      	bne.n	8005e14 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005de6:	4b43      	ldr	r3, [pc, #268]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d005      	beq.n	8005dfe <HAL_RCC_OscConfig+0x176>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d001      	beq.n	8005dfe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e1c0      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dfe:	4b3d      	ldr	r3, [pc, #244]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	695b      	ldr	r3, [r3, #20]
 8005e0a:	00db      	lsls	r3, r3, #3
 8005e0c:	4939      	ldr	r1, [pc, #228]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e12:	e03a      	b.n	8005e8a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d020      	beq.n	8005e5e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e1c:	4b36      	ldr	r3, [pc, #216]	; (8005ef8 <HAL_RCC_OscConfig+0x270>)
 8005e1e:	2201      	movs	r2, #1
 8005e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e22:	f7fd ff25 	bl	8003c70 <HAL_GetTick>
 8005e26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e2a:	f7fd ff21 	bl	8003c70 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e1a1      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e3c:	4b2d      	ldr	r3, [pc, #180]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0f0      	beq.n	8005e2a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e48:	4b2a      	ldr	r3, [pc, #168]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	00db      	lsls	r3, r3, #3
 8005e56:	4927      	ldr	r1, [pc, #156]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	600b      	str	r3, [r1, #0]
 8005e5c:	e015      	b.n	8005e8a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e5e:	4b26      	ldr	r3, [pc, #152]	; (8005ef8 <HAL_RCC_OscConfig+0x270>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e64:	f7fd ff04 	bl	8003c70 <HAL_GetTick>
 8005e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e6a:	e008      	b.n	8005e7e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e6c:	f7fd ff00 	bl	8003c70 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d901      	bls.n	8005e7e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	e180      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e7e:	4b1d      	ldr	r3, [pc, #116]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1f0      	bne.n	8005e6c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d03a      	beq.n	8005f0c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d019      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e9e:	4b17      	ldr	r3, [pc, #92]	; (8005efc <HAL_RCC_OscConfig+0x274>)
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ea4:	f7fd fee4 	bl	8003c70 <HAL_GetTick>
 8005ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eaa:	e008      	b.n	8005ebe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005eac:	f7fd fee0 	bl	8003c70 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	2b02      	cmp	r3, #2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e160      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ebe:	4b0d      	ldr	r3, [pc, #52]	; (8005ef4 <HAL_RCC_OscConfig+0x26c>)
 8005ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d0f0      	beq.n	8005eac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005eca:	2001      	movs	r0, #1
 8005ecc:	f000 fad8 	bl	8006480 <RCC_Delay>
 8005ed0:	e01c      	b.n	8005f0c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ed2:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <HAL_RCC_OscConfig+0x274>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ed8:	f7fd feca 	bl	8003c70 <HAL_GetTick>
 8005edc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ede:	e00f      	b.n	8005f00 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ee0:	f7fd fec6 	bl	8003c70 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	1ad3      	subs	r3, r2, r3
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d908      	bls.n	8005f00 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005eee:	2303      	movs	r3, #3
 8005ef0:	e146      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
 8005ef2:	bf00      	nop
 8005ef4:	40021000 	.word	0x40021000
 8005ef8:	42420000 	.word	0x42420000
 8005efc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f00:	4b92      	ldr	r3, [pc, #584]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e9      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0304 	and.w	r3, r3, #4
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	f000 80a6 	beq.w	8006066 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f1e:	4b8b      	ldr	r3, [pc, #556]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f20:	69db      	ldr	r3, [r3, #28]
 8005f22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10d      	bne.n	8005f46 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f2a:	4b88      	ldr	r3, [pc, #544]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f2c:	69db      	ldr	r3, [r3, #28]
 8005f2e:	4a87      	ldr	r2, [pc, #540]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f34:	61d3      	str	r3, [r2, #28]
 8005f36:	4b85      	ldr	r3, [pc, #532]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f38:	69db      	ldr	r3, [r3, #28]
 8005f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f3e:	60bb      	str	r3, [r7, #8]
 8005f40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f42:	2301      	movs	r3, #1
 8005f44:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f46:	4b82      	ldr	r3, [pc, #520]	; (8006150 <HAL_RCC_OscConfig+0x4c8>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d118      	bne.n	8005f84 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f52:	4b7f      	ldr	r3, [pc, #508]	; (8006150 <HAL_RCC_OscConfig+0x4c8>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a7e      	ldr	r2, [pc, #504]	; (8006150 <HAL_RCC_OscConfig+0x4c8>)
 8005f58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f5c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f5e:	f7fd fe87 	bl	8003c70 <HAL_GetTick>
 8005f62:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f64:	e008      	b.n	8005f78 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f66:	f7fd fe83 	bl	8003c70 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b64      	cmp	r3, #100	; 0x64
 8005f72:	d901      	bls.n	8005f78 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e103      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f78:	4b75      	ldr	r3, [pc, #468]	; (8006150 <HAL_RCC_OscConfig+0x4c8>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0f0      	beq.n	8005f66 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	2b01      	cmp	r3, #1
 8005f8a:	d106      	bne.n	8005f9a <HAL_RCC_OscConfig+0x312>
 8005f8c:	4b6f      	ldr	r3, [pc, #444]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	4a6e      	ldr	r2, [pc, #440]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005f92:	f043 0301 	orr.w	r3, r3, #1
 8005f96:	6213      	str	r3, [r2, #32]
 8005f98:	e02d      	b.n	8005ff6 <HAL_RCC_OscConfig+0x36e>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10c      	bne.n	8005fbc <HAL_RCC_OscConfig+0x334>
 8005fa2:	4b6a      	ldr	r3, [pc, #424]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fa4:	6a1b      	ldr	r3, [r3, #32]
 8005fa6:	4a69      	ldr	r2, [pc, #420]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fa8:	f023 0301 	bic.w	r3, r3, #1
 8005fac:	6213      	str	r3, [r2, #32]
 8005fae:	4b67      	ldr	r3, [pc, #412]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	4a66      	ldr	r2, [pc, #408]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fb4:	f023 0304 	bic.w	r3, r3, #4
 8005fb8:	6213      	str	r3, [r2, #32]
 8005fba:	e01c      	b.n	8005ff6 <HAL_RCC_OscConfig+0x36e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	2b05      	cmp	r3, #5
 8005fc2:	d10c      	bne.n	8005fde <HAL_RCC_OscConfig+0x356>
 8005fc4:	4b61      	ldr	r3, [pc, #388]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fc6:	6a1b      	ldr	r3, [r3, #32]
 8005fc8:	4a60      	ldr	r2, [pc, #384]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fca:	f043 0304 	orr.w	r3, r3, #4
 8005fce:	6213      	str	r3, [r2, #32]
 8005fd0:	4b5e      	ldr	r3, [pc, #376]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	4a5d      	ldr	r2, [pc, #372]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fd6:	f043 0301 	orr.w	r3, r3, #1
 8005fda:	6213      	str	r3, [r2, #32]
 8005fdc:	e00b      	b.n	8005ff6 <HAL_RCC_OscConfig+0x36e>
 8005fde:	4b5b      	ldr	r3, [pc, #364]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	4a5a      	ldr	r2, [pc, #360]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	6213      	str	r3, [r2, #32]
 8005fea:	4b58      	ldr	r3, [pc, #352]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	4a57      	ldr	r2, [pc, #348]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8005ff0:	f023 0304 	bic.w	r3, r3, #4
 8005ff4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d015      	beq.n	800602a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ffe:	f7fd fe37 	bl	8003c70 <HAL_GetTick>
 8006002:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006004:	e00a      	b.n	800601c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006006:	f7fd fe33 	bl	8003c70 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	f241 3288 	movw	r2, #5000	; 0x1388
 8006014:	4293      	cmp	r3, r2
 8006016:	d901      	bls.n	800601c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e0b1      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800601c:	4b4b      	ldr	r3, [pc, #300]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 800601e:	6a1b      	ldr	r3, [r3, #32]
 8006020:	f003 0302 	and.w	r3, r3, #2
 8006024:	2b00      	cmp	r3, #0
 8006026:	d0ee      	beq.n	8006006 <HAL_RCC_OscConfig+0x37e>
 8006028:	e014      	b.n	8006054 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800602a:	f7fd fe21 	bl	8003c70 <HAL_GetTick>
 800602e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006030:	e00a      	b.n	8006048 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006032:	f7fd fe1d 	bl	8003c70 <HAL_GetTick>
 8006036:	4602      	mov	r2, r0
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	1ad3      	subs	r3, r2, r3
 800603c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006040:	4293      	cmp	r3, r2
 8006042:	d901      	bls.n	8006048 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e09b      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006048:	4b40      	ldr	r3, [pc, #256]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	f003 0302 	and.w	r3, r3, #2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1ee      	bne.n	8006032 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006054:	7dfb      	ldrb	r3, [r7, #23]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d105      	bne.n	8006066 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800605a:	4b3c      	ldr	r3, [pc, #240]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	4a3b      	ldr	r2, [pc, #236]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8006060:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006064:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	69db      	ldr	r3, [r3, #28]
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 8087 	beq.w	800617e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006070:	4b36      	ldr	r3, [pc, #216]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	f003 030c 	and.w	r3, r3, #12
 8006078:	2b08      	cmp	r3, #8
 800607a:	d061      	beq.n	8006140 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	69db      	ldr	r3, [r3, #28]
 8006080:	2b02      	cmp	r3, #2
 8006082:	d146      	bne.n	8006112 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006084:	4b33      	ldr	r3, [pc, #204]	; (8006154 <HAL_RCC_OscConfig+0x4cc>)
 8006086:	2200      	movs	r2, #0
 8006088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800608a:	f7fd fdf1 	bl	8003c70 <HAL_GetTick>
 800608e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006090:	e008      	b.n	80060a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006092:	f7fd fded 	bl	8003c70 <HAL_GetTick>
 8006096:	4602      	mov	r2, r0
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	1ad3      	subs	r3, r2, r3
 800609c:	2b02      	cmp	r3, #2
 800609e:	d901      	bls.n	80060a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80060a0:	2303      	movs	r3, #3
 80060a2:	e06d      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060a4:	4b29      	ldr	r3, [pc, #164]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d1f0      	bne.n	8006092 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a1b      	ldr	r3, [r3, #32]
 80060b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060b8:	d108      	bne.n	80060cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80060ba:	4b24      	ldr	r3, [pc, #144]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	4921      	ldr	r1, [pc, #132]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060cc:	4b1f      	ldr	r3, [pc, #124]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a19      	ldr	r1, [r3, #32]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060dc:	430b      	orrs	r3, r1
 80060de:	491b      	ldr	r1, [pc, #108]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060e4:	4b1b      	ldr	r3, [pc, #108]	; (8006154 <HAL_RCC_OscConfig+0x4cc>)
 80060e6:	2201      	movs	r2, #1
 80060e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ea:	f7fd fdc1 	bl	8003c70 <HAL_GetTick>
 80060ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f2:	f7fd fdbd 	bl	8003c70 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b02      	cmp	r3, #2
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e03d      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006104:	4b11      	ldr	r3, [pc, #68]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800610c:	2b00      	cmp	r3, #0
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0x46a>
 8006110:	e035      	b.n	800617e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006112:	4b10      	ldr	r3, [pc, #64]	; (8006154 <HAL_RCC_OscConfig+0x4cc>)
 8006114:	2200      	movs	r2, #0
 8006116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006118:	f7fd fdaa 	bl	8003c70 <HAL_GetTick>
 800611c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800611e:	e008      	b.n	8006132 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006120:	f7fd fda6 	bl	8003c70 <HAL_GetTick>
 8006124:	4602      	mov	r2, r0
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	1ad3      	subs	r3, r2, r3
 800612a:	2b02      	cmp	r3, #2
 800612c:	d901      	bls.n	8006132 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800612e:	2303      	movs	r3, #3
 8006130:	e026      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006132:	4b06      	ldr	r3, [pc, #24]	; (800614c <HAL_RCC_OscConfig+0x4c4>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800613a:	2b00      	cmp	r3, #0
 800613c:	d1f0      	bne.n	8006120 <HAL_RCC_OscConfig+0x498>
 800613e:	e01e      	b.n	800617e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	2b01      	cmp	r3, #1
 8006146:	d107      	bne.n	8006158 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e019      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
 800614c:	40021000 	.word	0x40021000
 8006150:	40007000 	.word	0x40007000
 8006154:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006158:	4b0b      	ldr	r3, [pc, #44]	; (8006188 <HAL_RCC_OscConfig+0x500>)
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	429a      	cmp	r2, r3
 800616a:	d106      	bne.n	800617a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006176:	429a      	cmp	r2, r3
 8006178:	d001      	beq.n	800617e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3718      	adds	r7, #24
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40021000 	.word	0x40021000

0800618c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d101      	bne.n	80061a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e0d0      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061a0:	4b6a      	ldr	r3, [pc, #424]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d910      	bls.n	80061d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061ae:	4b67      	ldr	r3, [pc, #412]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f023 0207 	bic.w	r2, r3, #7
 80061b6:	4965      	ldr	r1, [pc, #404]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061be:	4b63      	ldr	r3, [pc, #396]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d001      	beq.n	80061d0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e0b8      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d020      	beq.n	800621e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061e8:	4b59      	ldr	r3, [pc, #356]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	4a58      	ldr	r2, [pc, #352]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 80061ee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80061f2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d005      	beq.n	800620c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006200:	4b53      	ldr	r3, [pc, #332]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	4a52      	ldr	r2, [pc, #328]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006206:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800620a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800620c:	4b50      	ldr	r3, [pc, #320]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800620e:	685b      	ldr	r3, [r3, #4]
 8006210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	494d      	ldr	r1, [pc, #308]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800621a:	4313      	orrs	r3, r2
 800621c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d040      	beq.n	80062ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d107      	bne.n	8006242 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006232:	4b47      	ldr	r3, [pc, #284]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d115      	bne.n	800626a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e07f      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	2b02      	cmp	r3, #2
 8006248:	d107      	bne.n	800625a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800624a:	4b41      	ldr	r3, [pc, #260]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d109      	bne.n	800626a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006256:	2301      	movs	r3, #1
 8006258:	e073      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800625a:	4b3d      	ldr	r3, [pc, #244]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e06b      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800626a:	4b39      	ldr	r3, [pc, #228]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	f023 0203 	bic.w	r2, r3, #3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	4936      	ldr	r1, [pc, #216]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006278:	4313      	orrs	r3, r2
 800627a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800627c:	f7fd fcf8 	bl	8003c70 <HAL_GetTick>
 8006280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006282:	e00a      	b.n	800629a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006284:	f7fd fcf4 	bl	8003c70 <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006292:	4293      	cmp	r3, r2
 8006294:	d901      	bls.n	800629a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e053      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800629a:	4b2d      	ldr	r3, [pc, #180]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 800629c:	685b      	ldr	r3, [r3, #4]
 800629e:	f003 020c 	and.w	r2, r3, #12
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d1eb      	bne.n	8006284 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062ac:	4b27      	ldr	r3, [pc, #156]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0307 	and.w	r3, r3, #7
 80062b4:	683a      	ldr	r2, [r7, #0]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d210      	bcs.n	80062dc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ba:	4b24      	ldr	r3, [pc, #144]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f023 0207 	bic.w	r2, r3, #7
 80062c2:	4922      	ldr	r1, [pc, #136]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	4b20      	ldr	r3, [pc, #128]	; (800634c <HAL_RCC_ClockConfig+0x1c0>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e032      	b.n	8006342 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d008      	beq.n	80062fa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062e8:	4b19      	ldr	r3, [pc, #100]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	4916      	ldr	r1, [pc, #88]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 80062f6:	4313      	orrs	r3, r2
 80062f8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d009      	beq.n	800631a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006306:	4b12      	ldr	r3, [pc, #72]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	490e      	ldr	r1, [pc, #56]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006316:	4313      	orrs	r3, r2
 8006318:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800631a:	f000 f821 	bl	8006360 <HAL_RCC_GetSysClockFreq>
 800631e:	4602      	mov	r2, r0
 8006320:	4b0b      	ldr	r3, [pc, #44]	; (8006350 <HAL_RCC_ClockConfig+0x1c4>)
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	091b      	lsrs	r3, r3, #4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	490a      	ldr	r1, [pc, #40]	; (8006354 <HAL_RCC_ClockConfig+0x1c8>)
 800632c:	5ccb      	ldrb	r3, [r1, r3]
 800632e:	fa22 f303 	lsr.w	r3, r2, r3
 8006332:	4a09      	ldr	r2, [pc, #36]	; (8006358 <HAL_RCC_ClockConfig+0x1cc>)
 8006334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006336:	4b09      	ldr	r3, [pc, #36]	; (800635c <HAL_RCC_ClockConfig+0x1d0>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4618      	mov	r0, r3
 800633c:	f7fd fc56 	bl	8003bec <HAL_InitTick>

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40022000 	.word	0x40022000
 8006350:	40021000 	.word	0x40021000
 8006354:	0800a034 	.word	0x0800a034
 8006358:	20000004 	.word	0x20000004
 800635c:	20000038 	.word	0x20000038

08006360 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006360:	b490      	push	{r4, r7}
 8006362:	b08a      	sub	sp, #40	; 0x28
 8006364:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006366:	4b29      	ldr	r3, [pc, #164]	; (800640c <HAL_RCC_GetSysClockFreq+0xac>)
 8006368:	1d3c      	adds	r4, r7, #4
 800636a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800636c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006370:	f240 2301 	movw	r3, #513	; 0x201
 8006374:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	61fb      	str	r3, [r7, #28]
 800637a:	2300      	movs	r3, #0
 800637c:	61bb      	str	r3, [r7, #24]
 800637e:	2300      	movs	r3, #0
 8006380:	627b      	str	r3, [r7, #36]	; 0x24
 8006382:	2300      	movs	r3, #0
 8006384:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006386:	2300      	movs	r3, #0
 8006388:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800638a:	4b21      	ldr	r3, [pc, #132]	; (8006410 <HAL_RCC_GetSysClockFreq+0xb0>)
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f003 030c 	and.w	r3, r3, #12
 8006396:	2b04      	cmp	r3, #4
 8006398:	d002      	beq.n	80063a0 <HAL_RCC_GetSysClockFreq+0x40>
 800639a:	2b08      	cmp	r3, #8
 800639c:	d003      	beq.n	80063a6 <HAL_RCC_GetSysClockFreq+0x46>
 800639e:	e02b      	b.n	80063f8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80063a0:	4b1c      	ldr	r3, [pc, #112]	; (8006414 <HAL_RCC_GetSysClockFreq+0xb4>)
 80063a2:	623b      	str	r3, [r7, #32]
      break;
 80063a4:	e02b      	b.n	80063fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	0c9b      	lsrs	r3, r3, #18
 80063aa:	f003 030f 	and.w	r3, r3, #15
 80063ae:	3328      	adds	r3, #40	; 0x28
 80063b0:	443b      	add	r3, r7
 80063b2:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80063b6:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d012      	beq.n	80063e8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80063c2:	4b13      	ldr	r3, [pc, #76]	; (8006410 <HAL_RCC_GetSysClockFreq+0xb0>)
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	0c5b      	lsrs	r3, r3, #17
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	3328      	adds	r3, #40	; 0x28
 80063ce:	443b      	add	r3, r7
 80063d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80063d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	4a0e      	ldr	r2, [pc, #56]	; (8006414 <HAL_RCC_GetSysClockFreq+0xb4>)
 80063da:	fb03 f202 	mul.w	r2, r3, r2
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e4:	627b      	str	r3, [r7, #36]	; 0x24
 80063e6:	e004      	b.n	80063f2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	4a0b      	ldr	r2, [pc, #44]	; (8006418 <HAL_RCC_GetSysClockFreq+0xb8>)
 80063ec:	fb02 f303 	mul.w	r3, r2, r3
 80063f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80063f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063f4:	623b      	str	r3, [r7, #32]
      break;
 80063f6:	e002      	b.n	80063fe <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80063f8:	4b06      	ldr	r3, [pc, #24]	; (8006414 <HAL_RCC_GetSysClockFreq+0xb4>)
 80063fa:	623b      	str	r3, [r7, #32]
      break;
 80063fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063fe:	6a3b      	ldr	r3, [r7, #32]
}
 8006400:	4618      	mov	r0, r3
 8006402:	3728      	adds	r7, #40	; 0x28
 8006404:	46bd      	mov	sp, r7
 8006406:	bc90      	pop	{r4, r7}
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	08009a24 	.word	0x08009a24
 8006410:	40021000 	.word	0x40021000
 8006414:	007a1200 	.word	0x007a1200
 8006418:	003d0900 	.word	0x003d0900

0800641c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800641c:	b480      	push	{r7}
 800641e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006420:	4b02      	ldr	r3, [pc, #8]	; (800642c <HAL_RCC_GetHCLKFreq+0x10>)
 8006422:	681b      	ldr	r3, [r3, #0]
}
 8006424:	4618      	mov	r0, r3
 8006426:	46bd      	mov	sp, r7
 8006428:	bc80      	pop	{r7}
 800642a:	4770      	bx	lr
 800642c:	20000004 	.word	0x20000004

08006430 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006434:	f7ff fff2 	bl	800641c <HAL_RCC_GetHCLKFreq>
 8006438:	4602      	mov	r2, r0
 800643a:	4b05      	ldr	r3, [pc, #20]	; (8006450 <HAL_RCC_GetPCLK1Freq+0x20>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	0a1b      	lsrs	r3, r3, #8
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	4903      	ldr	r1, [pc, #12]	; (8006454 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006446:	5ccb      	ldrb	r3, [r1, r3]
 8006448:	fa22 f303 	lsr.w	r3, r2, r3
}
 800644c:	4618      	mov	r0, r3
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40021000 	.word	0x40021000
 8006454:	0800a044 	.word	0x0800a044

08006458 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800645c:	f7ff ffde 	bl	800641c <HAL_RCC_GetHCLKFreq>
 8006460:	4602      	mov	r2, r0
 8006462:	4b05      	ldr	r3, [pc, #20]	; (8006478 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	0adb      	lsrs	r3, r3, #11
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	4903      	ldr	r1, [pc, #12]	; (800647c <HAL_RCC_GetPCLK2Freq+0x24>)
 800646e:	5ccb      	ldrb	r3, [r1, r3]
 8006470:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006474:	4618      	mov	r0, r3
 8006476:	bd80      	pop	{r7, pc}
 8006478:	40021000 	.word	0x40021000
 800647c:	0800a044 	.word	0x0800a044

08006480 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006488:	4b0a      	ldr	r3, [pc, #40]	; (80064b4 <RCC_Delay+0x34>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a0a      	ldr	r2, [pc, #40]	; (80064b8 <RCC_Delay+0x38>)
 800648e:	fba2 2303 	umull	r2, r3, r2, r3
 8006492:	0a5b      	lsrs	r3, r3, #9
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	fb02 f303 	mul.w	r3, r2, r3
 800649a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800649c:	bf00      	nop
  }
  while (Delay --);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	1e5a      	subs	r2, r3, #1
 80064a2:	60fa      	str	r2, [r7, #12]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d1f9      	bne.n	800649c <RCC_Delay+0x1c>
}
 80064a8:	bf00      	nop
 80064aa:	bf00      	nop
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr
 80064b4:	20000004 	.word	0x20000004
 80064b8:	10624dd3 	.word	0x10624dd3

080064bc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	613b      	str	r3, [r7, #16]
 80064c8:	2300      	movs	r3, #0
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 0301 	and.w	r3, r3, #1
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d07d      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80064d8:	2300      	movs	r3, #0
 80064da:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064dc:	4b4f      	ldr	r3, [pc, #316]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10d      	bne.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064e8:	4b4c      	ldr	r3, [pc, #304]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064ea:	69db      	ldr	r3, [r3, #28]
 80064ec:	4a4b      	ldr	r2, [pc, #300]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064f2:	61d3      	str	r3, [r2, #28]
 80064f4:	4b49      	ldr	r3, [pc, #292]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064fc:	60bb      	str	r3, [r7, #8]
 80064fe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006500:	2301      	movs	r3, #1
 8006502:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006504:	4b46      	ldr	r3, [pc, #280]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800650c:	2b00      	cmp	r3, #0
 800650e:	d118      	bne.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006510:	4b43      	ldr	r3, [pc, #268]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a42      	ldr	r2, [pc, #264]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006516:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800651a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800651c:	f7fd fba8 	bl	8003c70 <HAL_GetTick>
 8006520:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006522:	e008      	b.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006524:	f7fd fba4 	bl	8003c70 <HAL_GetTick>
 8006528:	4602      	mov	r2, r0
 800652a:	693b      	ldr	r3, [r7, #16]
 800652c:	1ad3      	subs	r3, r2, r3
 800652e:	2b64      	cmp	r3, #100	; 0x64
 8006530:	d901      	bls.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006532:	2303      	movs	r3, #3
 8006534:	e06d      	b.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006536:	4b3a      	ldr	r3, [pc, #232]	; (8006620 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800653e:	2b00      	cmp	r3, #0
 8006540:	d0f0      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006542:	4b36      	ldr	r3, [pc, #216]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006544:	6a1b      	ldr	r3, [r3, #32]
 8006546:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800654a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d02e      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	429a      	cmp	r2, r3
 800655e:	d027      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006560:	4b2e      	ldr	r3, [pc, #184]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006562:	6a1b      	ldr	r3, [r3, #32]
 8006564:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006568:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800656a:	4b2e      	ldr	r3, [pc, #184]	; (8006624 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800656c:	2201      	movs	r2, #1
 800656e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006570:	4b2c      	ldr	r3, [pc, #176]	; (8006624 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006572:	2200      	movs	r2, #0
 8006574:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006576:	4a29      	ldr	r2, [pc, #164]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	2b00      	cmp	r3, #0
 8006584:	d014      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006586:	f7fd fb73 	bl	8003c70 <HAL_GetTick>
 800658a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800658c:	e00a      	b.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800658e:	f7fd fb6f 	bl	8003c70 <HAL_GetTick>
 8006592:	4602      	mov	r2, r0
 8006594:	693b      	ldr	r3, [r7, #16]
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	f241 3288 	movw	r2, #5000	; 0x1388
 800659c:	4293      	cmp	r3, r2
 800659e:	d901      	bls.n	80065a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80065a0:	2303      	movs	r3, #3
 80065a2:	e036      	b.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065a4:	4b1d      	ldr	r3, [pc, #116]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065a6:	6a1b      	ldr	r3, [r3, #32]
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d0ee      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065b0:	4b1a      	ldr	r3, [pc, #104]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065b2:	6a1b      	ldr	r3, [r3, #32]
 80065b4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	4917      	ldr	r1, [pc, #92]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065be:	4313      	orrs	r3, r2
 80065c0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80065c2:	7dfb      	ldrb	r3, [r7, #23]
 80065c4:	2b01      	cmp	r3, #1
 80065c6:	d105      	bne.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065c8:	4b14      	ldr	r3, [pc, #80]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ca:	69db      	ldr	r3, [r3, #28]
 80065cc:	4a13      	ldr	r2, [pc, #76]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065d2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0302 	and.w	r3, r3, #2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d008      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80065e0:	4b0e      	ldr	r3, [pc, #56]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	490b      	ldr	r1, [pc, #44]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0310 	and.w	r3, r3, #16
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d008      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065fe:	4b07      	ldr	r3, [pc, #28]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	4904      	ldr	r1, [pc, #16]	; (800661c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800660c:	4313      	orrs	r3, r2
 800660e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006610:	2300      	movs	r3, #0
}
 8006612:	4618      	mov	r0, r3
 8006614:	3718      	adds	r7, #24
 8006616:	46bd      	mov	sp, r7
 8006618:	bd80      	pop	{r7, pc}
 800661a:	bf00      	nop
 800661c:	40021000 	.word	0x40021000
 8006620:	40007000 	.word	0x40007000
 8006624:	42420440 	.word	0x42420440

08006628 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006628:	b590      	push	{r4, r7, lr}
 800662a:	b08d      	sub	sp, #52	; 0x34
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006630:	4b6a      	ldr	r3, [pc, #424]	; (80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>)
 8006632:	f107 040c 	add.w	r4, r7, #12
 8006636:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006638:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800663c:	f240 2301 	movw	r3, #513	; 0x201
 8006640:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	2300      	movs	r3, #0
 8006648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800664a:	2300      	movs	r3, #0
 800664c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	61fb      	str	r3, [r7, #28]
 8006652:	2300      	movs	r3, #0
 8006654:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	3b01      	subs	r3, #1
 800665a:	2b0f      	cmp	r3, #15
 800665c:	f200 80b4 	bhi.w	80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>
 8006660:	a201      	add	r2, pc, #4	; (adr r2, 8006668 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8006662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006666:	bf00      	nop
 8006668:	08006747 	.word	0x08006747
 800666c:	080067ad 	.word	0x080067ad
 8006670:	080067c9 	.word	0x080067c9
 8006674:	08006737 	.word	0x08006737
 8006678:	080067c9 	.word	0x080067c9
 800667c:	080067c9 	.word	0x080067c9
 8006680:	080067c9 	.word	0x080067c9
 8006684:	0800673f 	.word	0x0800673f
 8006688:	080067c9 	.word	0x080067c9
 800668c:	080067c9 	.word	0x080067c9
 8006690:	080067c9 	.word	0x080067c9
 8006694:	080067c9 	.word	0x080067c9
 8006698:	080067c9 	.word	0x080067c9
 800669c:	080067c9 	.word	0x080067c9
 80066a0:	080067c9 	.word	0x080067c9
 80066a4:	080066a9 	.word	0x080066a9
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80066a8:	4b4d      	ldr	r3, [pc, #308]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80066ae:	4b4c      	ldr	r3, [pc, #304]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 8088 	beq.w	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	0c9b      	lsrs	r3, r3, #18
 80066c0:	f003 030f 	and.w	r3, r3, #15
 80066c4:	3330      	adds	r3, #48	; 0x30
 80066c6:	443b      	add	r3, r7
 80066c8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80066cc:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d017      	beq.n	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80066d8:	4b41      	ldr	r3, [pc, #260]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	0c5b      	lsrs	r3, r3, #17
 80066de:	f003 0301 	and.w	r3, r3, #1
 80066e2:	3330      	adds	r3, #48	; 0x30
 80066e4:	443b      	add	r3, r7
 80066e6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80066ea:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00d      	beq.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80066f6:	4a3b      	ldr	r2, [pc, #236]	; (80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80066f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	fb02 f303 	mul.w	r3, r2, r3
 8006704:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006706:	e004      	b.n	8006712 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006708:	6a3b      	ldr	r3, [r7, #32]
 800670a:	4a37      	ldr	r2, [pc, #220]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800670c:	fb02 f303 	mul.w	r3, r2, r3
 8006710:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006712:	4b33      	ldr	r3, [pc, #204]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800671a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800671e:	d102      	bne.n	8006726 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8006720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006722:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8006724:	e052      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          frequency = (pllclk * 2) / 3;
 8006726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006728:	005b      	lsls	r3, r3, #1
 800672a:	4a30      	ldr	r2, [pc, #192]	; (80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800672c:	fba2 2303 	umull	r2, r3, r2, r3
 8006730:	085b      	lsrs	r3, r3, #1
 8006732:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006734:	e04a      	b.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8006736:	f7ff fe13 	bl	8006360 <HAL_RCC_GetSysClockFreq>
 800673a:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800673c:	e049      	b.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 800673e:	f7ff fe0f 	bl	8006360 <HAL_RCC_GetSysClockFreq>
 8006742:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8006744:	e045      	b.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8006746:	4b26      	ldr	r3, [pc, #152]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006748:	6a1b      	ldr	r3, [r3, #32]
 800674a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800674c:	69fb      	ldr	r3, [r7, #28]
 800674e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006752:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006756:	d108      	bne.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	f003 0302 	and.w	r3, r3, #2
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      {
        frequency = LSE_VALUE;
 8006762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006766:	62bb      	str	r3, [r7, #40]	; 0x28
 8006768:	e01f      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006770:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006774:	d109      	bne.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8006776:	4b1a      	ldr	r3, [pc, #104]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      {
        frequency = LSI_VALUE;
 8006782:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006786:	62bb      	str	r3, [r7, #40]	; 0x28
 8006788:	e00f      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800678a:	69fb      	ldr	r3, [r7, #28]
 800678c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006790:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006794:	d11c      	bne.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 8006796:	4b12      	ldr	r3, [pc, #72]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d016      	beq.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        frequency = HSE_VALUE / 128U;
 80067a2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80067a6:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80067a8:	e012      	b.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
 80067aa:	e011      	b.n	80067d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80067ac:	f7ff fe54 	bl	8006458 <HAL_RCC_GetPCLK2Freq>
 80067b0:	4602      	mov	r2, r0
 80067b2:	4b0b      	ldr	r3, [pc, #44]	; (80067e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	0b9b      	lsrs	r3, r3, #14
 80067b8:	f003 0303 	and.w	r3, r3, #3
 80067bc:	3301      	adds	r3, #1
 80067be:	005b      	lsls	r3, r3, #1
 80067c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067c4:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80067c6:	e004      	b.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    }
    default:
    {
      break;
 80067c8:	bf00      	nop
 80067ca:	e002      	b.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 80067cc:	bf00      	nop
 80067ce:	e000      	b.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
      break;
 80067d0:	bf00      	nop
    }
  }
  return (frequency);
 80067d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	3734      	adds	r7, #52	; 0x34
 80067d8:	46bd      	mov	sp, r7
 80067da:	bd90      	pop	{r4, r7, pc}
 80067dc:	08009a34 	.word	0x08009a34
 80067e0:	40021000 	.word	0x40021000
 80067e4:	007a1200 	.word	0x007a1200
 80067e8:	003d0900 	.word	0x003d0900
 80067ec:	aaaaaaab 	.word	0xaaaaaaab

080067f0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	60b9      	str	r1, [r7, #8]
 80067fa:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d004      	beq.n	800680c <HAL_SRAM_Init+0x1c>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	699b      	ldr	r3, [r3, #24]
 8006806:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800680a:	d101      	bne.n	8006810 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e038      	b.n	8006882 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b00      	cmp	r3, #0
 800681a:	d106      	bne.n	800682a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2200      	movs	r2, #0
 8006820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f7fc fa67 	bl	8002cf8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	3308      	adds	r3, #8
 8006832:	4619      	mov	r1, r3
 8006834:	4610      	mov	r0, r2
 8006836:	f000 f829 	bl	800688c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6818      	ldr	r0, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	461a      	mov	r2, r3
 8006844:	68b9      	ldr	r1, [r7, #8]
 8006846:	f000 f88b 	bl	8006960 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6858      	ldr	r0, [r3, #4]
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	689a      	ldr	r2, [r3, #8]
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006856:	6879      	ldr	r1, [r7, #4]
 8006858:	f000 f8b6 	bl	80069c8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68fa      	ldr	r2, [r7, #12]
 8006862:	6892      	ldr	r2, [r2, #8]
 8006864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68fa      	ldr	r2, [r7, #12]
 800686e:	6892      	ldr	r2, [r2, #8]
 8006870:	f041 0101 	orr.w	r1, r1, #1
 8006874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3710      	adds	r7, #16
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
	...

0800688c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800688c:	b480      	push	{r7}
 800688e:	b087      	sub	sp, #28
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	6812      	ldr	r2, [r2, #0]
 80068a4:	f023 0101 	bic.w	r1, r3, #1
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	2b08      	cmp	r3, #8
 80068b4:	d102      	bne.n	80068bc <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80068b6:	2340      	movs	r3, #64	; 0x40
 80068b8:	617b      	str	r3, [r7, #20]
 80068ba:	e001      	b.n	80068c0 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80068bc:	2300      	movs	r3, #0
 80068be:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80068cc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80068d2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80068d4:	683b      	ldr	r3, [r7, #0]
 80068d6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80068d8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80068de:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80068e4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80068ea:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80068f0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80068f6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80068fc:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8006902:	4313      	orrs	r3, r2
 8006904:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	693a      	ldr	r2, [r7, #16]
 800690c:	4313      	orrs	r3, r2
 800690e:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4313      	orrs	r3, r2
 8006918:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800691a:	4b10      	ldr	r3, [pc, #64]	; (800695c <FSMC_NORSRAM_Init+0xd0>)
 800691c:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006924:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800692c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	43db      	mvns	r3, r3
 800693c:	ea02 0103 	and.w	r1, r2, r3
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	681a      	ldr	r2, [r3, #0]
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	4319      	orrs	r1, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	371c      	adds	r7, #28
 8006954:	46bd      	mov	sp, r7
 8006956:	bc80      	pop	{r7}
 8006958:	4770      	bx	lr
 800695a:	bf00      	nop
 800695c:	0008fb7f 	.word	0x0008fb7f

08006960 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006960:	b480      	push	{r7}
 8006962:	b085      	sub	sp, #20
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006976:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	68bb      	ldr	r3, [r7, #8]
 8006980:	685b      	ldr	r3, [r3, #4]
 8006982:	011b      	lsls	r3, r3, #4
 8006984:	431a      	orrs	r2, r3
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	021b      	lsls	r3, r3, #8
 800698c:	431a      	orrs	r2, r3
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	68db      	ldr	r3, [r3, #12]
 8006992:	041b      	lsls	r3, r3, #16
 8006994:	431a      	orrs	r2, r3
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	3b01      	subs	r3, #1
 800699c:	051b      	lsls	r3, r3, #20
 800699e:	431a      	orrs	r2, r3
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	695b      	ldr	r3, [r3, #20]
 80069a4:	3b02      	subs	r3, #2
 80069a6:	061b      	lsls	r3, r3, #24
 80069a8:	431a      	orrs	r2, r3
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	699b      	ldr	r3, [r3, #24]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	3201      	adds	r2, #1
 80069b4:	4319      	orrs	r1, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80069bc:	2300      	movs	r3, #0
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3714      	adds	r7, #20
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bc80      	pop	{r7}
 80069c6:	4770      	bx	lr

080069c8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80069dc:	d11d      	bne.n	8006a1a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	687a      	ldr	r2, [r7, #4]
 80069e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80069e6:	4b13      	ldr	r3, [pc, #76]	; (8006a34 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80069e8:	4013      	ands	r3, r2
 80069ea:	68ba      	ldr	r2, [r7, #8]
 80069ec:	6811      	ldr	r1, [r2, #0]
 80069ee:	68ba      	ldr	r2, [r7, #8]
 80069f0:	6852      	ldr	r2, [r2, #4]
 80069f2:	0112      	lsls	r2, r2, #4
 80069f4:	4311      	orrs	r1, r2
 80069f6:	68ba      	ldr	r2, [r7, #8]
 80069f8:	6892      	ldr	r2, [r2, #8]
 80069fa:	0212      	lsls	r2, r2, #8
 80069fc:	4311      	orrs	r1, r2
 80069fe:	68ba      	ldr	r2, [r7, #8]
 8006a00:	6992      	ldr	r2, [r2, #24]
 8006a02:	4311      	orrs	r1, r2
 8006a04:	68ba      	ldr	r2, [r7, #8]
 8006a06:	68d2      	ldr	r2, [r2, #12]
 8006a08:	0412      	lsls	r2, r2, #16
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	ea43 0102 	orr.w	r1, r3, r2
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006a18:	e005      	b.n	8006a26 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8006a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc80      	pop	{r7}
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	cff00000 	.word	0xcff00000

08006a38 <__errno>:
 8006a38:	4b01      	ldr	r3, [pc, #4]	; (8006a40 <__errno+0x8>)
 8006a3a:	6818      	ldr	r0, [r3, #0]
 8006a3c:	4770      	bx	lr
 8006a3e:	bf00      	nop
 8006a40:	20000040 	.word	0x20000040

08006a44 <__libc_init_array>:
 8006a44:	b570      	push	{r4, r5, r6, lr}
 8006a46:	2600      	movs	r6, #0
 8006a48:	4d0c      	ldr	r5, [pc, #48]	; (8006a7c <__libc_init_array+0x38>)
 8006a4a:	4c0d      	ldr	r4, [pc, #52]	; (8006a80 <__libc_init_array+0x3c>)
 8006a4c:	1b64      	subs	r4, r4, r5
 8006a4e:	10a4      	asrs	r4, r4, #2
 8006a50:	42a6      	cmp	r6, r4
 8006a52:	d109      	bne.n	8006a68 <__libc_init_array+0x24>
 8006a54:	f002 fefc 	bl	8009850 <_init>
 8006a58:	2600      	movs	r6, #0
 8006a5a:	4d0a      	ldr	r5, [pc, #40]	; (8006a84 <__libc_init_array+0x40>)
 8006a5c:	4c0a      	ldr	r4, [pc, #40]	; (8006a88 <__libc_init_array+0x44>)
 8006a5e:	1b64      	subs	r4, r4, r5
 8006a60:	10a4      	asrs	r4, r4, #2
 8006a62:	42a6      	cmp	r6, r4
 8006a64:	d105      	bne.n	8006a72 <__libc_init_array+0x2e>
 8006a66:	bd70      	pop	{r4, r5, r6, pc}
 8006a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a6c:	4798      	blx	r3
 8006a6e:	3601      	adds	r6, #1
 8006a70:	e7ee      	b.n	8006a50 <__libc_init_array+0xc>
 8006a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a76:	4798      	blx	r3
 8006a78:	3601      	adds	r6, #1
 8006a7a:	e7f2      	b.n	8006a62 <__libc_init_array+0x1e>
 8006a7c:	0800a424 	.word	0x0800a424
 8006a80:	0800a424 	.word	0x0800a424
 8006a84:	0800a424 	.word	0x0800a424
 8006a88:	0800a428 	.word	0x0800a428

08006a8c <malloc>:
 8006a8c:	4b02      	ldr	r3, [pc, #8]	; (8006a98 <malloc+0xc>)
 8006a8e:	4601      	mov	r1, r0
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	f000 b873 	b.w	8006b7c <_malloc_r>
 8006a96:	bf00      	nop
 8006a98:	20000040 	.word	0x20000040

08006a9c <memset>:
 8006a9c:	4603      	mov	r3, r0
 8006a9e:	4402      	add	r2, r0
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d100      	bne.n	8006aa6 <memset+0xa>
 8006aa4:	4770      	bx	lr
 8006aa6:	f803 1b01 	strb.w	r1, [r3], #1
 8006aaa:	e7f9      	b.n	8006aa0 <memset+0x4>

08006aac <_free_r>:
 8006aac:	b538      	push	{r3, r4, r5, lr}
 8006aae:	4605      	mov	r5, r0
 8006ab0:	2900      	cmp	r1, #0
 8006ab2:	d040      	beq.n	8006b36 <_free_r+0x8a>
 8006ab4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ab8:	1f0c      	subs	r4, r1, #4
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	bfb8      	it	lt
 8006abe:	18e4      	addlt	r4, r4, r3
 8006ac0:	f001 fbfc 	bl	80082bc <__malloc_lock>
 8006ac4:	4a1c      	ldr	r2, [pc, #112]	; (8006b38 <_free_r+0x8c>)
 8006ac6:	6813      	ldr	r3, [r2, #0]
 8006ac8:	b933      	cbnz	r3, 8006ad8 <_free_r+0x2c>
 8006aca:	6063      	str	r3, [r4, #4]
 8006acc:	6014      	str	r4, [r2, #0]
 8006ace:	4628      	mov	r0, r5
 8006ad0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ad4:	f001 bbf8 	b.w	80082c8 <__malloc_unlock>
 8006ad8:	42a3      	cmp	r3, r4
 8006ada:	d908      	bls.n	8006aee <_free_r+0x42>
 8006adc:	6820      	ldr	r0, [r4, #0]
 8006ade:	1821      	adds	r1, r4, r0
 8006ae0:	428b      	cmp	r3, r1
 8006ae2:	bf01      	itttt	eq
 8006ae4:	6819      	ldreq	r1, [r3, #0]
 8006ae6:	685b      	ldreq	r3, [r3, #4]
 8006ae8:	1809      	addeq	r1, r1, r0
 8006aea:	6021      	streq	r1, [r4, #0]
 8006aec:	e7ed      	b.n	8006aca <_free_r+0x1e>
 8006aee:	461a      	mov	r2, r3
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	b10b      	cbz	r3, 8006af8 <_free_r+0x4c>
 8006af4:	42a3      	cmp	r3, r4
 8006af6:	d9fa      	bls.n	8006aee <_free_r+0x42>
 8006af8:	6811      	ldr	r1, [r2, #0]
 8006afa:	1850      	adds	r0, r2, r1
 8006afc:	42a0      	cmp	r0, r4
 8006afe:	d10b      	bne.n	8006b18 <_free_r+0x6c>
 8006b00:	6820      	ldr	r0, [r4, #0]
 8006b02:	4401      	add	r1, r0
 8006b04:	1850      	adds	r0, r2, r1
 8006b06:	4283      	cmp	r3, r0
 8006b08:	6011      	str	r1, [r2, #0]
 8006b0a:	d1e0      	bne.n	8006ace <_free_r+0x22>
 8006b0c:	6818      	ldr	r0, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	4401      	add	r1, r0
 8006b12:	6011      	str	r1, [r2, #0]
 8006b14:	6053      	str	r3, [r2, #4]
 8006b16:	e7da      	b.n	8006ace <_free_r+0x22>
 8006b18:	d902      	bls.n	8006b20 <_free_r+0x74>
 8006b1a:	230c      	movs	r3, #12
 8006b1c:	602b      	str	r3, [r5, #0]
 8006b1e:	e7d6      	b.n	8006ace <_free_r+0x22>
 8006b20:	6820      	ldr	r0, [r4, #0]
 8006b22:	1821      	adds	r1, r4, r0
 8006b24:	428b      	cmp	r3, r1
 8006b26:	bf01      	itttt	eq
 8006b28:	6819      	ldreq	r1, [r3, #0]
 8006b2a:	685b      	ldreq	r3, [r3, #4]
 8006b2c:	1809      	addeq	r1, r1, r0
 8006b2e:	6021      	streq	r1, [r4, #0]
 8006b30:	6063      	str	r3, [r4, #4]
 8006b32:	6054      	str	r4, [r2, #4]
 8006b34:	e7cb      	b.n	8006ace <_free_r+0x22>
 8006b36:	bd38      	pop	{r3, r4, r5, pc}
 8006b38:	20000310 	.word	0x20000310

08006b3c <sbrk_aligned>:
 8006b3c:	b570      	push	{r4, r5, r6, lr}
 8006b3e:	4e0e      	ldr	r6, [pc, #56]	; (8006b78 <sbrk_aligned+0x3c>)
 8006b40:	460c      	mov	r4, r1
 8006b42:	6831      	ldr	r1, [r6, #0]
 8006b44:	4605      	mov	r5, r0
 8006b46:	b911      	cbnz	r1, 8006b4e <sbrk_aligned+0x12>
 8006b48:	f000 fcec 	bl	8007524 <_sbrk_r>
 8006b4c:	6030      	str	r0, [r6, #0]
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4628      	mov	r0, r5
 8006b52:	f000 fce7 	bl	8007524 <_sbrk_r>
 8006b56:	1c43      	adds	r3, r0, #1
 8006b58:	d00a      	beq.n	8006b70 <sbrk_aligned+0x34>
 8006b5a:	1cc4      	adds	r4, r0, #3
 8006b5c:	f024 0403 	bic.w	r4, r4, #3
 8006b60:	42a0      	cmp	r0, r4
 8006b62:	d007      	beq.n	8006b74 <sbrk_aligned+0x38>
 8006b64:	1a21      	subs	r1, r4, r0
 8006b66:	4628      	mov	r0, r5
 8006b68:	f000 fcdc 	bl	8007524 <_sbrk_r>
 8006b6c:	3001      	adds	r0, #1
 8006b6e:	d101      	bne.n	8006b74 <sbrk_aligned+0x38>
 8006b70:	f04f 34ff 	mov.w	r4, #4294967295
 8006b74:	4620      	mov	r0, r4
 8006b76:	bd70      	pop	{r4, r5, r6, pc}
 8006b78:	20000314 	.word	0x20000314

08006b7c <_malloc_r>:
 8006b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b80:	1ccd      	adds	r5, r1, #3
 8006b82:	f025 0503 	bic.w	r5, r5, #3
 8006b86:	3508      	adds	r5, #8
 8006b88:	2d0c      	cmp	r5, #12
 8006b8a:	bf38      	it	cc
 8006b8c:	250c      	movcc	r5, #12
 8006b8e:	2d00      	cmp	r5, #0
 8006b90:	4607      	mov	r7, r0
 8006b92:	db01      	blt.n	8006b98 <_malloc_r+0x1c>
 8006b94:	42a9      	cmp	r1, r5
 8006b96:	d905      	bls.n	8006ba4 <_malloc_r+0x28>
 8006b98:	230c      	movs	r3, #12
 8006b9a:	2600      	movs	r6, #0
 8006b9c:	603b      	str	r3, [r7, #0]
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ba4:	4e2e      	ldr	r6, [pc, #184]	; (8006c60 <_malloc_r+0xe4>)
 8006ba6:	f001 fb89 	bl	80082bc <__malloc_lock>
 8006baa:	6833      	ldr	r3, [r6, #0]
 8006bac:	461c      	mov	r4, r3
 8006bae:	bb34      	cbnz	r4, 8006bfe <_malloc_r+0x82>
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	f7ff ffc2 	bl	8006b3c <sbrk_aligned>
 8006bb8:	1c43      	adds	r3, r0, #1
 8006bba:	4604      	mov	r4, r0
 8006bbc:	d14d      	bne.n	8006c5a <_malloc_r+0xde>
 8006bbe:	6834      	ldr	r4, [r6, #0]
 8006bc0:	4626      	mov	r6, r4
 8006bc2:	2e00      	cmp	r6, #0
 8006bc4:	d140      	bne.n	8006c48 <_malloc_r+0xcc>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	4631      	mov	r1, r6
 8006bca:	4638      	mov	r0, r7
 8006bcc:	eb04 0803 	add.w	r8, r4, r3
 8006bd0:	f000 fca8 	bl	8007524 <_sbrk_r>
 8006bd4:	4580      	cmp	r8, r0
 8006bd6:	d13a      	bne.n	8006c4e <_malloc_r+0xd2>
 8006bd8:	6821      	ldr	r1, [r4, #0]
 8006bda:	3503      	adds	r5, #3
 8006bdc:	1a6d      	subs	r5, r5, r1
 8006bde:	f025 0503 	bic.w	r5, r5, #3
 8006be2:	3508      	adds	r5, #8
 8006be4:	2d0c      	cmp	r5, #12
 8006be6:	bf38      	it	cc
 8006be8:	250c      	movcc	r5, #12
 8006bea:	4638      	mov	r0, r7
 8006bec:	4629      	mov	r1, r5
 8006bee:	f7ff ffa5 	bl	8006b3c <sbrk_aligned>
 8006bf2:	3001      	adds	r0, #1
 8006bf4:	d02b      	beq.n	8006c4e <_malloc_r+0xd2>
 8006bf6:	6823      	ldr	r3, [r4, #0]
 8006bf8:	442b      	add	r3, r5
 8006bfa:	6023      	str	r3, [r4, #0]
 8006bfc:	e00e      	b.n	8006c1c <_malloc_r+0xa0>
 8006bfe:	6822      	ldr	r2, [r4, #0]
 8006c00:	1b52      	subs	r2, r2, r5
 8006c02:	d41e      	bmi.n	8006c42 <_malloc_r+0xc6>
 8006c04:	2a0b      	cmp	r2, #11
 8006c06:	d916      	bls.n	8006c36 <_malloc_r+0xba>
 8006c08:	1961      	adds	r1, r4, r5
 8006c0a:	42a3      	cmp	r3, r4
 8006c0c:	6025      	str	r5, [r4, #0]
 8006c0e:	bf18      	it	ne
 8006c10:	6059      	strne	r1, [r3, #4]
 8006c12:	6863      	ldr	r3, [r4, #4]
 8006c14:	bf08      	it	eq
 8006c16:	6031      	streq	r1, [r6, #0]
 8006c18:	5162      	str	r2, [r4, r5]
 8006c1a:	604b      	str	r3, [r1, #4]
 8006c1c:	4638      	mov	r0, r7
 8006c1e:	f104 060b 	add.w	r6, r4, #11
 8006c22:	f001 fb51 	bl	80082c8 <__malloc_unlock>
 8006c26:	f026 0607 	bic.w	r6, r6, #7
 8006c2a:	1d23      	adds	r3, r4, #4
 8006c2c:	1af2      	subs	r2, r6, r3
 8006c2e:	d0b6      	beq.n	8006b9e <_malloc_r+0x22>
 8006c30:	1b9b      	subs	r3, r3, r6
 8006c32:	50a3      	str	r3, [r4, r2]
 8006c34:	e7b3      	b.n	8006b9e <_malloc_r+0x22>
 8006c36:	6862      	ldr	r2, [r4, #4]
 8006c38:	42a3      	cmp	r3, r4
 8006c3a:	bf0c      	ite	eq
 8006c3c:	6032      	streq	r2, [r6, #0]
 8006c3e:	605a      	strne	r2, [r3, #4]
 8006c40:	e7ec      	b.n	8006c1c <_malloc_r+0xa0>
 8006c42:	4623      	mov	r3, r4
 8006c44:	6864      	ldr	r4, [r4, #4]
 8006c46:	e7b2      	b.n	8006bae <_malloc_r+0x32>
 8006c48:	4634      	mov	r4, r6
 8006c4a:	6876      	ldr	r6, [r6, #4]
 8006c4c:	e7b9      	b.n	8006bc2 <_malloc_r+0x46>
 8006c4e:	230c      	movs	r3, #12
 8006c50:	4638      	mov	r0, r7
 8006c52:	603b      	str	r3, [r7, #0]
 8006c54:	f001 fb38 	bl	80082c8 <__malloc_unlock>
 8006c58:	e7a1      	b.n	8006b9e <_malloc_r+0x22>
 8006c5a:	6025      	str	r5, [r4, #0]
 8006c5c:	e7de      	b.n	8006c1c <_malloc_r+0xa0>
 8006c5e:	bf00      	nop
 8006c60:	20000310 	.word	0x20000310

08006c64 <__cvt>:
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c6a:	461f      	mov	r7, r3
 8006c6c:	bfbb      	ittet	lt
 8006c6e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006c72:	461f      	movlt	r7, r3
 8006c74:	2300      	movge	r3, #0
 8006c76:	232d      	movlt	r3, #45	; 0x2d
 8006c78:	b088      	sub	sp, #32
 8006c7a:	4614      	mov	r4, r2
 8006c7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006c7e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006c80:	7013      	strb	r3, [r2, #0]
 8006c82:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006c84:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006c88:	f023 0820 	bic.w	r8, r3, #32
 8006c8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006c90:	d005      	beq.n	8006c9e <__cvt+0x3a>
 8006c92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006c96:	d100      	bne.n	8006c9a <__cvt+0x36>
 8006c98:	3501      	adds	r5, #1
 8006c9a:	2302      	movs	r3, #2
 8006c9c:	e000      	b.n	8006ca0 <__cvt+0x3c>
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	aa07      	add	r2, sp, #28
 8006ca2:	9204      	str	r2, [sp, #16]
 8006ca4:	aa06      	add	r2, sp, #24
 8006ca6:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006caa:	e9cd 3500 	strd	r3, r5, [sp]
 8006cae:	4622      	mov	r2, r4
 8006cb0:	463b      	mov	r3, r7
 8006cb2:	f000 fcf5 	bl	80076a0 <_dtoa_r>
 8006cb6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006cba:	4606      	mov	r6, r0
 8006cbc:	d102      	bne.n	8006cc4 <__cvt+0x60>
 8006cbe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cc0:	07db      	lsls	r3, r3, #31
 8006cc2:	d522      	bpl.n	8006d0a <__cvt+0xa6>
 8006cc4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006cc8:	eb06 0905 	add.w	r9, r6, r5
 8006ccc:	d110      	bne.n	8006cf0 <__cvt+0x8c>
 8006cce:	7833      	ldrb	r3, [r6, #0]
 8006cd0:	2b30      	cmp	r3, #48	; 0x30
 8006cd2:	d10a      	bne.n	8006cea <__cvt+0x86>
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	4620      	mov	r0, r4
 8006cda:	4639      	mov	r1, r7
 8006cdc:	f7f9 fed0 	bl	8000a80 <__aeabi_dcmpeq>
 8006ce0:	b918      	cbnz	r0, 8006cea <__cvt+0x86>
 8006ce2:	f1c5 0501 	rsb	r5, r5, #1
 8006ce6:	f8ca 5000 	str.w	r5, [sl]
 8006cea:	f8da 3000 	ldr.w	r3, [sl]
 8006cee:	4499      	add	r9, r3
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	4639      	mov	r1, r7
 8006cf8:	f7f9 fec2 	bl	8000a80 <__aeabi_dcmpeq>
 8006cfc:	b108      	cbz	r0, 8006d02 <__cvt+0x9e>
 8006cfe:	f8cd 901c 	str.w	r9, [sp, #28]
 8006d02:	2230      	movs	r2, #48	; 0x30
 8006d04:	9b07      	ldr	r3, [sp, #28]
 8006d06:	454b      	cmp	r3, r9
 8006d08:	d307      	bcc.n	8006d1a <__cvt+0xb6>
 8006d0a:	4630      	mov	r0, r6
 8006d0c:	9b07      	ldr	r3, [sp, #28]
 8006d0e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d10:	1b9b      	subs	r3, r3, r6
 8006d12:	6013      	str	r3, [r2, #0]
 8006d14:	b008      	add	sp, #32
 8006d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d1a:	1c59      	adds	r1, r3, #1
 8006d1c:	9107      	str	r1, [sp, #28]
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e7f0      	b.n	8006d04 <__cvt+0xa0>

08006d22 <__exponent>:
 8006d22:	4603      	mov	r3, r0
 8006d24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d26:	2900      	cmp	r1, #0
 8006d28:	f803 2b02 	strb.w	r2, [r3], #2
 8006d2c:	bfb6      	itet	lt
 8006d2e:	222d      	movlt	r2, #45	; 0x2d
 8006d30:	222b      	movge	r2, #43	; 0x2b
 8006d32:	4249      	neglt	r1, r1
 8006d34:	2909      	cmp	r1, #9
 8006d36:	7042      	strb	r2, [r0, #1]
 8006d38:	dd2b      	ble.n	8006d92 <__exponent+0x70>
 8006d3a:	f10d 0407 	add.w	r4, sp, #7
 8006d3e:	46a4      	mov	ip, r4
 8006d40:	270a      	movs	r7, #10
 8006d42:	fb91 f6f7 	sdiv	r6, r1, r7
 8006d46:	460a      	mov	r2, r1
 8006d48:	46a6      	mov	lr, r4
 8006d4a:	fb07 1516 	mls	r5, r7, r6, r1
 8006d4e:	2a63      	cmp	r2, #99	; 0x63
 8006d50:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006d54:	4631      	mov	r1, r6
 8006d56:	f104 34ff 	add.w	r4, r4, #4294967295
 8006d5a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006d5e:	dcf0      	bgt.n	8006d42 <__exponent+0x20>
 8006d60:	3130      	adds	r1, #48	; 0x30
 8006d62:	f1ae 0502 	sub.w	r5, lr, #2
 8006d66:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d6a:	4629      	mov	r1, r5
 8006d6c:	1c44      	adds	r4, r0, #1
 8006d6e:	4561      	cmp	r1, ip
 8006d70:	d30a      	bcc.n	8006d88 <__exponent+0x66>
 8006d72:	f10d 0209 	add.w	r2, sp, #9
 8006d76:	eba2 020e 	sub.w	r2, r2, lr
 8006d7a:	4565      	cmp	r5, ip
 8006d7c:	bf88      	it	hi
 8006d7e:	2200      	movhi	r2, #0
 8006d80:	4413      	add	r3, r2
 8006d82:	1a18      	subs	r0, r3, r0
 8006d84:	b003      	add	sp, #12
 8006d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d88:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d8c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006d90:	e7ed      	b.n	8006d6e <__exponent+0x4c>
 8006d92:	2330      	movs	r3, #48	; 0x30
 8006d94:	3130      	adds	r1, #48	; 0x30
 8006d96:	7083      	strb	r3, [r0, #2]
 8006d98:	70c1      	strb	r1, [r0, #3]
 8006d9a:	1d03      	adds	r3, r0, #4
 8006d9c:	e7f1      	b.n	8006d82 <__exponent+0x60>
	...

08006da0 <_printf_float>:
 8006da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006da4:	b091      	sub	sp, #68	; 0x44
 8006da6:	460c      	mov	r4, r1
 8006da8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006dac:	4616      	mov	r6, r2
 8006dae:	461f      	mov	r7, r3
 8006db0:	4605      	mov	r5, r0
 8006db2:	f001 fa63 	bl	800827c <_localeconv_r>
 8006db6:	6803      	ldr	r3, [r0, #0]
 8006db8:	4618      	mov	r0, r3
 8006dba:	9309      	str	r3, [sp, #36]	; 0x24
 8006dbc:	f7f9 fa34 	bl	8000228 <strlen>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	930e      	str	r3, [sp, #56]	; 0x38
 8006dc4:	f8d8 3000 	ldr.w	r3, [r8]
 8006dc8:	900a      	str	r0, [sp, #40]	; 0x28
 8006dca:	3307      	adds	r3, #7
 8006dcc:	f023 0307 	bic.w	r3, r3, #7
 8006dd0:	f103 0208 	add.w	r2, r3, #8
 8006dd4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006dd8:	f8d4 b000 	ldr.w	fp, [r4]
 8006ddc:	f8c8 2000 	str.w	r2, [r8]
 8006de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006de8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006dec:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006df0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006df2:	f04f 32ff 	mov.w	r2, #4294967295
 8006df6:	4640      	mov	r0, r8
 8006df8:	4b9c      	ldr	r3, [pc, #624]	; (800706c <_printf_float+0x2cc>)
 8006dfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006dfc:	f7f9 fe72 	bl	8000ae4 <__aeabi_dcmpun>
 8006e00:	bb70      	cbnz	r0, 8006e60 <_printf_float+0xc0>
 8006e02:	f04f 32ff 	mov.w	r2, #4294967295
 8006e06:	4640      	mov	r0, r8
 8006e08:	4b98      	ldr	r3, [pc, #608]	; (800706c <_printf_float+0x2cc>)
 8006e0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e0c:	f7f9 fe4c 	bl	8000aa8 <__aeabi_dcmple>
 8006e10:	bb30      	cbnz	r0, 8006e60 <_printf_float+0xc0>
 8006e12:	2200      	movs	r2, #0
 8006e14:	2300      	movs	r3, #0
 8006e16:	4640      	mov	r0, r8
 8006e18:	4651      	mov	r1, sl
 8006e1a:	f7f9 fe3b 	bl	8000a94 <__aeabi_dcmplt>
 8006e1e:	b110      	cbz	r0, 8006e26 <_printf_float+0x86>
 8006e20:	232d      	movs	r3, #45	; 0x2d
 8006e22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e26:	4b92      	ldr	r3, [pc, #584]	; (8007070 <_printf_float+0x2d0>)
 8006e28:	4892      	ldr	r0, [pc, #584]	; (8007074 <_printf_float+0x2d4>)
 8006e2a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006e2e:	bf94      	ite	ls
 8006e30:	4698      	movls	r8, r3
 8006e32:	4680      	movhi	r8, r0
 8006e34:	2303      	movs	r3, #3
 8006e36:	f04f 0a00 	mov.w	sl, #0
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	f02b 0304 	bic.w	r3, fp, #4
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	4633      	mov	r3, r6
 8006e44:	4621      	mov	r1, r4
 8006e46:	4628      	mov	r0, r5
 8006e48:	9700      	str	r7, [sp, #0]
 8006e4a:	aa0f      	add	r2, sp, #60	; 0x3c
 8006e4c:	f000 f9d4 	bl	80071f8 <_printf_common>
 8006e50:	3001      	adds	r0, #1
 8006e52:	f040 8090 	bne.w	8006f76 <_printf_float+0x1d6>
 8006e56:	f04f 30ff 	mov.w	r0, #4294967295
 8006e5a:	b011      	add	sp, #68	; 0x44
 8006e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e60:	4642      	mov	r2, r8
 8006e62:	4653      	mov	r3, sl
 8006e64:	4640      	mov	r0, r8
 8006e66:	4651      	mov	r1, sl
 8006e68:	f7f9 fe3c 	bl	8000ae4 <__aeabi_dcmpun>
 8006e6c:	b148      	cbz	r0, 8006e82 <_printf_float+0xe2>
 8006e6e:	f1ba 0f00 	cmp.w	sl, #0
 8006e72:	bfb8      	it	lt
 8006e74:	232d      	movlt	r3, #45	; 0x2d
 8006e76:	4880      	ldr	r0, [pc, #512]	; (8007078 <_printf_float+0x2d8>)
 8006e78:	bfb8      	it	lt
 8006e7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006e7e:	4b7f      	ldr	r3, [pc, #508]	; (800707c <_printf_float+0x2dc>)
 8006e80:	e7d3      	b.n	8006e2a <_printf_float+0x8a>
 8006e82:	6863      	ldr	r3, [r4, #4]
 8006e84:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006e88:	1c5a      	adds	r2, r3, #1
 8006e8a:	d142      	bne.n	8006f12 <_printf_float+0x172>
 8006e8c:	2306      	movs	r3, #6
 8006e8e:	6063      	str	r3, [r4, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	9206      	str	r2, [sp, #24]
 8006e94:	aa0e      	add	r2, sp, #56	; 0x38
 8006e96:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006e9a:	aa0d      	add	r2, sp, #52	; 0x34
 8006e9c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006ea0:	9203      	str	r2, [sp, #12]
 8006ea2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006ea6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006eaa:	6023      	str	r3, [r4, #0]
 8006eac:	6863      	ldr	r3, [r4, #4]
 8006eae:	4642      	mov	r2, r8
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	4653      	mov	r3, sl
 8006eb6:	910b      	str	r1, [sp, #44]	; 0x2c
 8006eb8:	f7ff fed4 	bl	8006c64 <__cvt>
 8006ebc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ebe:	4680      	mov	r8, r0
 8006ec0:	2947      	cmp	r1, #71	; 0x47
 8006ec2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ec4:	d108      	bne.n	8006ed8 <_printf_float+0x138>
 8006ec6:	1cc8      	adds	r0, r1, #3
 8006ec8:	db02      	blt.n	8006ed0 <_printf_float+0x130>
 8006eca:	6863      	ldr	r3, [r4, #4]
 8006ecc:	4299      	cmp	r1, r3
 8006ece:	dd40      	ble.n	8006f52 <_printf_float+0x1b2>
 8006ed0:	f1a9 0902 	sub.w	r9, r9, #2
 8006ed4:	fa5f f989 	uxtb.w	r9, r9
 8006ed8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006edc:	d81f      	bhi.n	8006f1e <_printf_float+0x17e>
 8006ede:	464a      	mov	r2, r9
 8006ee0:	3901      	subs	r1, #1
 8006ee2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006ee6:	910d      	str	r1, [sp, #52]	; 0x34
 8006ee8:	f7ff ff1b 	bl	8006d22 <__exponent>
 8006eec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006eee:	4682      	mov	sl, r0
 8006ef0:	1813      	adds	r3, r2, r0
 8006ef2:	2a01      	cmp	r2, #1
 8006ef4:	6123      	str	r3, [r4, #16]
 8006ef6:	dc02      	bgt.n	8006efe <_printf_float+0x15e>
 8006ef8:	6822      	ldr	r2, [r4, #0]
 8006efa:	07d2      	lsls	r2, r2, #31
 8006efc:	d501      	bpl.n	8006f02 <_printf_float+0x162>
 8006efe:	3301      	adds	r3, #1
 8006f00:	6123      	str	r3, [r4, #16]
 8006f02:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d09b      	beq.n	8006e42 <_printf_float+0xa2>
 8006f0a:	232d      	movs	r3, #45	; 0x2d
 8006f0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f10:	e797      	b.n	8006e42 <_printf_float+0xa2>
 8006f12:	2947      	cmp	r1, #71	; 0x47
 8006f14:	d1bc      	bne.n	8006e90 <_printf_float+0xf0>
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1ba      	bne.n	8006e90 <_printf_float+0xf0>
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	e7b7      	b.n	8006e8e <_printf_float+0xee>
 8006f1e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006f22:	d118      	bne.n	8006f56 <_printf_float+0x1b6>
 8006f24:	2900      	cmp	r1, #0
 8006f26:	6863      	ldr	r3, [r4, #4]
 8006f28:	dd0b      	ble.n	8006f42 <_printf_float+0x1a2>
 8006f2a:	6121      	str	r1, [r4, #16]
 8006f2c:	b913      	cbnz	r3, 8006f34 <_printf_float+0x194>
 8006f2e:	6822      	ldr	r2, [r4, #0]
 8006f30:	07d0      	lsls	r0, r2, #31
 8006f32:	d502      	bpl.n	8006f3a <_printf_float+0x19a>
 8006f34:	3301      	adds	r3, #1
 8006f36:	440b      	add	r3, r1
 8006f38:	6123      	str	r3, [r4, #16]
 8006f3a:	f04f 0a00 	mov.w	sl, #0
 8006f3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006f40:	e7df      	b.n	8006f02 <_printf_float+0x162>
 8006f42:	b913      	cbnz	r3, 8006f4a <_printf_float+0x1aa>
 8006f44:	6822      	ldr	r2, [r4, #0]
 8006f46:	07d2      	lsls	r2, r2, #31
 8006f48:	d501      	bpl.n	8006f4e <_printf_float+0x1ae>
 8006f4a:	3302      	adds	r3, #2
 8006f4c:	e7f4      	b.n	8006f38 <_printf_float+0x198>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e7f2      	b.n	8006f38 <_printf_float+0x198>
 8006f52:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006f56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f58:	4299      	cmp	r1, r3
 8006f5a:	db05      	blt.n	8006f68 <_printf_float+0x1c8>
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	6121      	str	r1, [r4, #16]
 8006f60:	07d8      	lsls	r0, r3, #31
 8006f62:	d5ea      	bpl.n	8006f3a <_printf_float+0x19a>
 8006f64:	1c4b      	adds	r3, r1, #1
 8006f66:	e7e7      	b.n	8006f38 <_printf_float+0x198>
 8006f68:	2900      	cmp	r1, #0
 8006f6a:	bfcc      	ite	gt
 8006f6c:	2201      	movgt	r2, #1
 8006f6e:	f1c1 0202 	rsble	r2, r1, #2
 8006f72:	4413      	add	r3, r2
 8006f74:	e7e0      	b.n	8006f38 <_printf_float+0x198>
 8006f76:	6823      	ldr	r3, [r4, #0]
 8006f78:	055a      	lsls	r2, r3, #21
 8006f7a:	d407      	bmi.n	8006f8c <_printf_float+0x1ec>
 8006f7c:	6923      	ldr	r3, [r4, #16]
 8006f7e:	4642      	mov	r2, r8
 8006f80:	4631      	mov	r1, r6
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b8      	blx	r7
 8006f86:	3001      	adds	r0, #1
 8006f88:	d12b      	bne.n	8006fe2 <_printf_float+0x242>
 8006f8a:	e764      	b.n	8006e56 <_printf_float+0xb6>
 8006f8c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006f90:	f240 80dd 	bls.w	800714e <_printf_float+0x3ae>
 8006f94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f98:	2200      	movs	r2, #0
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	f7f9 fd70 	bl	8000a80 <__aeabi_dcmpeq>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d033      	beq.n	800700c <_printf_float+0x26c>
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	4631      	mov	r1, r6
 8006fa8:	4628      	mov	r0, r5
 8006faa:	4a35      	ldr	r2, [pc, #212]	; (8007080 <_printf_float+0x2e0>)
 8006fac:	47b8      	blx	r7
 8006fae:	3001      	adds	r0, #1
 8006fb0:	f43f af51 	beq.w	8006e56 <_printf_float+0xb6>
 8006fb4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	db02      	blt.n	8006fc2 <_printf_float+0x222>
 8006fbc:	6823      	ldr	r3, [r4, #0]
 8006fbe:	07d8      	lsls	r0, r3, #31
 8006fc0:	d50f      	bpl.n	8006fe2 <_printf_float+0x242>
 8006fc2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4628      	mov	r0, r5
 8006fca:	47b8      	blx	r7
 8006fcc:	3001      	adds	r0, #1
 8006fce:	f43f af42 	beq.w	8006e56 <_printf_float+0xb6>
 8006fd2:	f04f 0800 	mov.w	r8, #0
 8006fd6:	f104 091a 	add.w	r9, r4, #26
 8006fda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006fdc:	3b01      	subs	r3, #1
 8006fde:	4543      	cmp	r3, r8
 8006fe0:	dc09      	bgt.n	8006ff6 <_printf_float+0x256>
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	079b      	lsls	r3, r3, #30
 8006fe6:	f100 8102 	bmi.w	80071ee <_printf_float+0x44e>
 8006fea:	68e0      	ldr	r0, [r4, #12]
 8006fec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fee:	4298      	cmp	r0, r3
 8006ff0:	bfb8      	it	lt
 8006ff2:	4618      	movlt	r0, r3
 8006ff4:	e731      	b.n	8006e5a <_printf_float+0xba>
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	464a      	mov	r2, r9
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	47b8      	blx	r7
 8007000:	3001      	adds	r0, #1
 8007002:	f43f af28 	beq.w	8006e56 <_printf_float+0xb6>
 8007006:	f108 0801 	add.w	r8, r8, #1
 800700a:	e7e6      	b.n	8006fda <_printf_float+0x23a>
 800700c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800700e:	2b00      	cmp	r3, #0
 8007010:	dc38      	bgt.n	8007084 <_printf_float+0x2e4>
 8007012:	2301      	movs	r3, #1
 8007014:	4631      	mov	r1, r6
 8007016:	4628      	mov	r0, r5
 8007018:	4a19      	ldr	r2, [pc, #100]	; (8007080 <_printf_float+0x2e0>)
 800701a:	47b8      	blx	r7
 800701c:	3001      	adds	r0, #1
 800701e:	f43f af1a 	beq.w	8006e56 <_printf_float+0xb6>
 8007022:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007026:	4313      	orrs	r3, r2
 8007028:	d102      	bne.n	8007030 <_printf_float+0x290>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	07d9      	lsls	r1, r3, #31
 800702e:	d5d8      	bpl.n	8006fe2 <_printf_float+0x242>
 8007030:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007034:	4631      	mov	r1, r6
 8007036:	4628      	mov	r0, r5
 8007038:	47b8      	blx	r7
 800703a:	3001      	adds	r0, #1
 800703c:	f43f af0b 	beq.w	8006e56 <_printf_float+0xb6>
 8007040:	f04f 0900 	mov.w	r9, #0
 8007044:	f104 0a1a 	add.w	sl, r4, #26
 8007048:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800704a:	425b      	negs	r3, r3
 800704c:	454b      	cmp	r3, r9
 800704e:	dc01      	bgt.n	8007054 <_printf_float+0x2b4>
 8007050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007052:	e794      	b.n	8006f7e <_printf_float+0x1de>
 8007054:	2301      	movs	r3, #1
 8007056:	4652      	mov	r2, sl
 8007058:	4631      	mov	r1, r6
 800705a:	4628      	mov	r0, r5
 800705c:	47b8      	blx	r7
 800705e:	3001      	adds	r0, #1
 8007060:	f43f aef9 	beq.w	8006e56 <_printf_float+0xb6>
 8007064:	f109 0901 	add.w	r9, r9, #1
 8007068:	e7ee      	b.n	8007048 <_printf_float+0x2a8>
 800706a:	bf00      	nop
 800706c:	7fefffff 	.word	0x7fefffff
 8007070:	0800a050 	.word	0x0800a050
 8007074:	0800a054 	.word	0x0800a054
 8007078:	0800a05c 	.word	0x0800a05c
 800707c:	0800a058 	.word	0x0800a058
 8007080:	0800a060 	.word	0x0800a060
 8007084:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007086:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007088:	429a      	cmp	r2, r3
 800708a:	bfa8      	it	ge
 800708c:	461a      	movge	r2, r3
 800708e:	2a00      	cmp	r2, #0
 8007090:	4691      	mov	r9, r2
 8007092:	dc37      	bgt.n	8007104 <_printf_float+0x364>
 8007094:	f04f 0b00 	mov.w	fp, #0
 8007098:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800709c:	f104 021a 	add.w	r2, r4, #26
 80070a0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80070a4:	ebaa 0309 	sub.w	r3, sl, r9
 80070a8:	455b      	cmp	r3, fp
 80070aa:	dc33      	bgt.n	8007114 <_printf_float+0x374>
 80070ac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80070b0:	429a      	cmp	r2, r3
 80070b2:	db3b      	blt.n	800712c <_printf_float+0x38c>
 80070b4:	6823      	ldr	r3, [r4, #0]
 80070b6:	07da      	lsls	r2, r3, #31
 80070b8:	d438      	bmi.n	800712c <_printf_float+0x38c>
 80070ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070bc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80070be:	eba3 020a 	sub.w	r2, r3, sl
 80070c2:	eba3 0901 	sub.w	r9, r3, r1
 80070c6:	4591      	cmp	r9, r2
 80070c8:	bfa8      	it	ge
 80070ca:	4691      	movge	r9, r2
 80070cc:	f1b9 0f00 	cmp.w	r9, #0
 80070d0:	dc34      	bgt.n	800713c <_printf_float+0x39c>
 80070d2:	f04f 0800 	mov.w	r8, #0
 80070d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070da:	f104 0a1a 	add.w	sl, r4, #26
 80070de:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	eba3 0309 	sub.w	r3, r3, r9
 80070e8:	4543      	cmp	r3, r8
 80070ea:	f77f af7a 	ble.w	8006fe2 <_printf_float+0x242>
 80070ee:	2301      	movs	r3, #1
 80070f0:	4652      	mov	r2, sl
 80070f2:	4631      	mov	r1, r6
 80070f4:	4628      	mov	r0, r5
 80070f6:	47b8      	blx	r7
 80070f8:	3001      	adds	r0, #1
 80070fa:	f43f aeac 	beq.w	8006e56 <_printf_float+0xb6>
 80070fe:	f108 0801 	add.w	r8, r8, #1
 8007102:	e7ec      	b.n	80070de <_printf_float+0x33e>
 8007104:	4613      	mov	r3, r2
 8007106:	4631      	mov	r1, r6
 8007108:	4642      	mov	r2, r8
 800710a:	4628      	mov	r0, r5
 800710c:	47b8      	blx	r7
 800710e:	3001      	adds	r0, #1
 8007110:	d1c0      	bne.n	8007094 <_printf_float+0x2f4>
 8007112:	e6a0      	b.n	8006e56 <_printf_float+0xb6>
 8007114:	2301      	movs	r3, #1
 8007116:	4631      	mov	r1, r6
 8007118:	4628      	mov	r0, r5
 800711a:	920b      	str	r2, [sp, #44]	; 0x2c
 800711c:	47b8      	blx	r7
 800711e:	3001      	adds	r0, #1
 8007120:	f43f ae99 	beq.w	8006e56 <_printf_float+0xb6>
 8007124:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007126:	f10b 0b01 	add.w	fp, fp, #1
 800712a:	e7b9      	b.n	80070a0 <_printf_float+0x300>
 800712c:	4631      	mov	r1, r6
 800712e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007132:	4628      	mov	r0, r5
 8007134:	47b8      	blx	r7
 8007136:	3001      	adds	r0, #1
 8007138:	d1bf      	bne.n	80070ba <_printf_float+0x31a>
 800713a:	e68c      	b.n	8006e56 <_printf_float+0xb6>
 800713c:	464b      	mov	r3, r9
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	eb08 020a 	add.w	r2, r8, sl
 8007146:	47b8      	blx	r7
 8007148:	3001      	adds	r0, #1
 800714a:	d1c2      	bne.n	80070d2 <_printf_float+0x332>
 800714c:	e683      	b.n	8006e56 <_printf_float+0xb6>
 800714e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007150:	2a01      	cmp	r2, #1
 8007152:	dc01      	bgt.n	8007158 <_printf_float+0x3b8>
 8007154:	07db      	lsls	r3, r3, #31
 8007156:	d537      	bpl.n	80071c8 <_printf_float+0x428>
 8007158:	2301      	movs	r3, #1
 800715a:	4642      	mov	r2, r8
 800715c:	4631      	mov	r1, r6
 800715e:	4628      	mov	r0, r5
 8007160:	47b8      	blx	r7
 8007162:	3001      	adds	r0, #1
 8007164:	f43f ae77 	beq.w	8006e56 <_printf_float+0xb6>
 8007168:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800716c:	4631      	mov	r1, r6
 800716e:	4628      	mov	r0, r5
 8007170:	47b8      	blx	r7
 8007172:	3001      	adds	r0, #1
 8007174:	f43f ae6f 	beq.w	8006e56 <_printf_float+0xb6>
 8007178:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800717c:	2200      	movs	r2, #0
 800717e:	2300      	movs	r3, #0
 8007180:	f7f9 fc7e 	bl	8000a80 <__aeabi_dcmpeq>
 8007184:	b9d8      	cbnz	r0, 80071be <_printf_float+0x41e>
 8007186:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007188:	f108 0201 	add.w	r2, r8, #1
 800718c:	3b01      	subs	r3, #1
 800718e:	4631      	mov	r1, r6
 8007190:	4628      	mov	r0, r5
 8007192:	47b8      	blx	r7
 8007194:	3001      	adds	r0, #1
 8007196:	d10e      	bne.n	80071b6 <_printf_float+0x416>
 8007198:	e65d      	b.n	8006e56 <_printf_float+0xb6>
 800719a:	2301      	movs	r3, #1
 800719c:	464a      	mov	r2, r9
 800719e:	4631      	mov	r1, r6
 80071a0:	4628      	mov	r0, r5
 80071a2:	47b8      	blx	r7
 80071a4:	3001      	adds	r0, #1
 80071a6:	f43f ae56 	beq.w	8006e56 <_printf_float+0xb6>
 80071aa:	f108 0801 	add.w	r8, r8, #1
 80071ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071b0:	3b01      	subs	r3, #1
 80071b2:	4543      	cmp	r3, r8
 80071b4:	dcf1      	bgt.n	800719a <_printf_float+0x3fa>
 80071b6:	4653      	mov	r3, sl
 80071b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80071bc:	e6e0      	b.n	8006f80 <_printf_float+0x1e0>
 80071be:	f04f 0800 	mov.w	r8, #0
 80071c2:	f104 091a 	add.w	r9, r4, #26
 80071c6:	e7f2      	b.n	80071ae <_printf_float+0x40e>
 80071c8:	2301      	movs	r3, #1
 80071ca:	4642      	mov	r2, r8
 80071cc:	e7df      	b.n	800718e <_printf_float+0x3ee>
 80071ce:	2301      	movs	r3, #1
 80071d0:	464a      	mov	r2, r9
 80071d2:	4631      	mov	r1, r6
 80071d4:	4628      	mov	r0, r5
 80071d6:	47b8      	blx	r7
 80071d8:	3001      	adds	r0, #1
 80071da:	f43f ae3c 	beq.w	8006e56 <_printf_float+0xb6>
 80071de:	f108 0801 	add.w	r8, r8, #1
 80071e2:	68e3      	ldr	r3, [r4, #12]
 80071e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80071e6:	1a5b      	subs	r3, r3, r1
 80071e8:	4543      	cmp	r3, r8
 80071ea:	dcf0      	bgt.n	80071ce <_printf_float+0x42e>
 80071ec:	e6fd      	b.n	8006fea <_printf_float+0x24a>
 80071ee:	f04f 0800 	mov.w	r8, #0
 80071f2:	f104 0919 	add.w	r9, r4, #25
 80071f6:	e7f4      	b.n	80071e2 <_printf_float+0x442>

080071f8 <_printf_common>:
 80071f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071fc:	4616      	mov	r6, r2
 80071fe:	4699      	mov	r9, r3
 8007200:	688a      	ldr	r2, [r1, #8]
 8007202:	690b      	ldr	r3, [r1, #16]
 8007204:	4607      	mov	r7, r0
 8007206:	4293      	cmp	r3, r2
 8007208:	bfb8      	it	lt
 800720a:	4613      	movlt	r3, r2
 800720c:	6033      	str	r3, [r6, #0]
 800720e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007212:	460c      	mov	r4, r1
 8007214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007218:	b10a      	cbz	r2, 800721e <_printf_common+0x26>
 800721a:	3301      	adds	r3, #1
 800721c:	6033      	str	r3, [r6, #0]
 800721e:	6823      	ldr	r3, [r4, #0]
 8007220:	0699      	lsls	r1, r3, #26
 8007222:	bf42      	ittt	mi
 8007224:	6833      	ldrmi	r3, [r6, #0]
 8007226:	3302      	addmi	r3, #2
 8007228:	6033      	strmi	r3, [r6, #0]
 800722a:	6825      	ldr	r5, [r4, #0]
 800722c:	f015 0506 	ands.w	r5, r5, #6
 8007230:	d106      	bne.n	8007240 <_printf_common+0x48>
 8007232:	f104 0a19 	add.w	sl, r4, #25
 8007236:	68e3      	ldr	r3, [r4, #12]
 8007238:	6832      	ldr	r2, [r6, #0]
 800723a:	1a9b      	subs	r3, r3, r2
 800723c:	42ab      	cmp	r3, r5
 800723e:	dc28      	bgt.n	8007292 <_printf_common+0x9a>
 8007240:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007244:	1e13      	subs	r3, r2, #0
 8007246:	6822      	ldr	r2, [r4, #0]
 8007248:	bf18      	it	ne
 800724a:	2301      	movne	r3, #1
 800724c:	0692      	lsls	r2, r2, #26
 800724e:	d42d      	bmi.n	80072ac <_printf_common+0xb4>
 8007250:	4649      	mov	r1, r9
 8007252:	4638      	mov	r0, r7
 8007254:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007258:	47c0      	blx	r8
 800725a:	3001      	adds	r0, #1
 800725c:	d020      	beq.n	80072a0 <_printf_common+0xa8>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	68e5      	ldr	r5, [r4, #12]
 8007262:	f003 0306 	and.w	r3, r3, #6
 8007266:	2b04      	cmp	r3, #4
 8007268:	bf18      	it	ne
 800726a:	2500      	movne	r5, #0
 800726c:	6832      	ldr	r2, [r6, #0]
 800726e:	f04f 0600 	mov.w	r6, #0
 8007272:	68a3      	ldr	r3, [r4, #8]
 8007274:	bf08      	it	eq
 8007276:	1aad      	subeq	r5, r5, r2
 8007278:	6922      	ldr	r2, [r4, #16]
 800727a:	bf08      	it	eq
 800727c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007280:	4293      	cmp	r3, r2
 8007282:	bfc4      	itt	gt
 8007284:	1a9b      	subgt	r3, r3, r2
 8007286:	18ed      	addgt	r5, r5, r3
 8007288:	341a      	adds	r4, #26
 800728a:	42b5      	cmp	r5, r6
 800728c:	d11a      	bne.n	80072c4 <_printf_common+0xcc>
 800728e:	2000      	movs	r0, #0
 8007290:	e008      	b.n	80072a4 <_printf_common+0xac>
 8007292:	2301      	movs	r3, #1
 8007294:	4652      	mov	r2, sl
 8007296:	4649      	mov	r1, r9
 8007298:	4638      	mov	r0, r7
 800729a:	47c0      	blx	r8
 800729c:	3001      	adds	r0, #1
 800729e:	d103      	bne.n	80072a8 <_printf_common+0xb0>
 80072a0:	f04f 30ff 	mov.w	r0, #4294967295
 80072a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072a8:	3501      	adds	r5, #1
 80072aa:	e7c4      	b.n	8007236 <_printf_common+0x3e>
 80072ac:	2030      	movs	r0, #48	; 0x30
 80072ae:	18e1      	adds	r1, r4, r3
 80072b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072b4:	1c5a      	adds	r2, r3, #1
 80072b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072ba:	4422      	add	r2, r4
 80072bc:	3302      	adds	r3, #2
 80072be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072c2:	e7c5      	b.n	8007250 <_printf_common+0x58>
 80072c4:	2301      	movs	r3, #1
 80072c6:	4622      	mov	r2, r4
 80072c8:	4649      	mov	r1, r9
 80072ca:	4638      	mov	r0, r7
 80072cc:	47c0      	blx	r8
 80072ce:	3001      	adds	r0, #1
 80072d0:	d0e6      	beq.n	80072a0 <_printf_common+0xa8>
 80072d2:	3601      	adds	r6, #1
 80072d4:	e7d9      	b.n	800728a <_printf_common+0x92>
	...

080072d8 <_printf_i>:
 80072d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072dc:	7e0f      	ldrb	r7, [r1, #24]
 80072de:	4691      	mov	r9, r2
 80072e0:	2f78      	cmp	r7, #120	; 0x78
 80072e2:	4680      	mov	r8, r0
 80072e4:	460c      	mov	r4, r1
 80072e6:	469a      	mov	sl, r3
 80072e8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072ee:	d807      	bhi.n	8007300 <_printf_i+0x28>
 80072f0:	2f62      	cmp	r7, #98	; 0x62
 80072f2:	d80a      	bhi.n	800730a <_printf_i+0x32>
 80072f4:	2f00      	cmp	r7, #0
 80072f6:	f000 80d9 	beq.w	80074ac <_printf_i+0x1d4>
 80072fa:	2f58      	cmp	r7, #88	; 0x58
 80072fc:	f000 80a4 	beq.w	8007448 <_printf_i+0x170>
 8007300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007304:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007308:	e03a      	b.n	8007380 <_printf_i+0xa8>
 800730a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800730e:	2b15      	cmp	r3, #21
 8007310:	d8f6      	bhi.n	8007300 <_printf_i+0x28>
 8007312:	a101      	add	r1, pc, #4	; (adr r1, 8007318 <_printf_i+0x40>)
 8007314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007318:	08007371 	.word	0x08007371
 800731c:	08007385 	.word	0x08007385
 8007320:	08007301 	.word	0x08007301
 8007324:	08007301 	.word	0x08007301
 8007328:	08007301 	.word	0x08007301
 800732c:	08007301 	.word	0x08007301
 8007330:	08007385 	.word	0x08007385
 8007334:	08007301 	.word	0x08007301
 8007338:	08007301 	.word	0x08007301
 800733c:	08007301 	.word	0x08007301
 8007340:	08007301 	.word	0x08007301
 8007344:	08007493 	.word	0x08007493
 8007348:	080073b5 	.word	0x080073b5
 800734c:	08007475 	.word	0x08007475
 8007350:	08007301 	.word	0x08007301
 8007354:	08007301 	.word	0x08007301
 8007358:	080074b5 	.word	0x080074b5
 800735c:	08007301 	.word	0x08007301
 8007360:	080073b5 	.word	0x080073b5
 8007364:	08007301 	.word	0x08007301
 8007368:	08007301 	.word	0x08007301
 800736c:	0800747d 	.word	0x0800747d
 8007370:	682b      	ldr	r3, [r5, #0]
 8007372:	1d1a      	adds	r2, r3, #4
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	602a      	str	r2, [r5, #0]
 8007378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800737c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007380:	2301      	movs	r3, #1
 8007382:	e0a4      	b.n	80074ce <_printf_i+0x1f6>
 8007384:	6820      	ldr	r0, [r4, #0]
 8007386:	6829      	ldr	r1, [r5, #0]
 8007388:	0606      	lsls	r6, r0, #24
 800738a:	f101 0304 	add.w	r3, r1, #4
 800738e:	d50a      	bpl.n	80073a6 <_printf_i+0xce>
 8007390:	680e      	ldr	r6, [r1, #0]
 8007392:	602b      	str	r3, [r5, #0]
 8007394:	2e00      	cmp	r6, #0
 8007396:	da03      	bge.n	80073a0 <_printf_i+0xc8>
 8007398:	232d      	movs	r3, #45	; 0x2d
 800739a:	4276      	negs	r6, r6
 800739c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073a0:	230a      	movs	r3, #10
 80073a2:	485e      	ldr	r0, [pc, #376]	; (800751c <_printf_i+0x244>)
 80073a4:	e019      	b.n	80073da <_printf_i+0x102>
 80073a6:	680e      	ldr	r6, [r1, #0]
 80073a8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073ac:	602b      	str	r3, [r5, #0]
 80073ae:	bf18      	it	ne
 80073b0:	b236      	sxthne	r6, r6
 80073b2:	e7ef      	b.n	8007394 <_printf_i+0xbc>
 80073b4:	682b      	ldr	r3, [r5, #0]
 80073b6:	6820      	ldr	r0, [r4, #0]
 80073b8:	1d19      	adds	r1, r3, #4
 80073ba:	6029      	str	r1, [r5, #0]
 80073bc:	0601      	lsls	r1, r0, #24
 80073be:	d501      	bpl.n	80073c4 <_printf_i+0xec>
 80073c0:	681e      	ldr	r6, [r3, #0]
 80073c2:	e002      	b.n	80073ca <_printf_i+0xf2>
 80073c4:	0646      	lsls	r6, r0, #25
 80073c6:	d5fb      	bpl.n	80073c0 <_printf_i+0xe8>
 80073c8:	881e      	ldrh	r6, [r3, #0]
 80073ca:	2f6f      	cmp	r7, #111	; 0x6f
 80073cc:	bf0c      	ite	eq
 80073ce:	2308      	moveq	r3, #8
 80073d0:	230a      	movne	r3, #10
 80073d2:	4852      	ldr	r0, [pc, #328]	; (800751c <_printf_i+0x244>)
 80073d4:	2100      	movs	r1, #0
 80073d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073da:	6865      	ldr	r5, [r4, #4]
 80073dc:	2d00      	cmp	r5, #0
 80073de:	bfa8      	it	ge
 80073e0:	6821      	ldrge	r1, [r4, #0]
 80073e2:	60a5      	str	r5, [r4, #8]
 80073e4:	bfa4      	itt	ge
 80073e6:	f021 0104 	bicge.w	r1, r1, #4
 80073ea:	6021      	strge	r1, [r4, #0]
 80073ec:	b90e      	cbnz	r6, 80073f2 <_printf_i+0x11a>
 80073ee:	2d00      	cmp	r5, #0
 80073f0:	d04d      	beq.n	800748e <_printf_i+0x1b6>
 80073f2:	4615      	mov	r5, r2
 80073f4:	fbb6 f1f3 	udiv	r1, r6, r3
 80073f8:	fb03 6711 	mls	r7, r3, r1, r6
 80073fc:	5dc7      	ldrb	r7, [r0, r7]
 80073fe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007402:	4637      	mov	r7, r6
 8007404:	42bb      	cmp	r3, r7
 8007406:	460e      	mov	r6, r1
 8007408:	d9f4      	bls.n	80073f4 <_printf_i+0x11c>
 800740a:	2b08      	cmp	r3, #8
 800740c:	d10b      	bne.n	8007426 <_printf_i+0x14e>
 800740e:	6823      	ldr	r3, [r4, #0]
 8007410:	07de      	lsls	r6, r3, #31
 8007412:	d508      	bpl.n	8007426 <_printf_i+0x14e>
 8007414:	6923      	ldr	r3, [r4, #16]
 8007416:	6861      	ldr	r1, [r4, #4]
 8007418:	4299      	cmp	r1, r3
 800741a:	bfde      	ittt	le
 800741c:	2330      	movle	r3, #48	; 0x30
 800741e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007422:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007426:	1b52      	subs	r2, r2, r5
 8007428:	6122      	str	r2, [r4, #16]
 800742a:	464b      	mov	r3, r9
 800742c:	4621      	mov	r1, r4
 800742e:	4640      	mov	r0, r8
 8007430:	f8cd a000 	str.w	sl, [sp]
 8007434:	aa03      	add	r2, sp, #12
 8007436:	f7ff fedf 	bl	80071f8 <_printf_common>
 800743a:	3001      	adds	r0, #1
 800743c:	d14c      	bne.n	80074d8 <_printf_i+0x200>
 800743e:	f04f 30ff 	mov.w	r0, #4294967295
 8007442:	b004      	add	sp, #16
 8007444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007448:	4834      	ldr	r0, [pc, #208]	; (800751c <_printf_i+0x244>)
 800744a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800744e:	6829      	ldr	r1, [r5, #0]
 8007450:	6823      	ldr	r3, [r4, #0]
 8007452:	f851 6b04 	ldr.w	r6, [r1], #4
 8007456:	6029      	str	r1, [r5, #0]
 8007458:	061d      	lsls	r5, r3, #24
 800745a:	d514      	bpl.n	8007486 <_printf_i+0x1ae>
 800745c:	07df      	lsls	r7, r3, #31
 800745e:	bf44      	itt	mi
 8007460:	f043 0320 	orrmi.w	r3, r3, #32
 8007464:	6023      	strmi	r3, [r4, #0]
 8007466:	b91e      	cbnz	r6, 8007470 <_printf_i+0x198>
 8007468:	6823      	ldr	r3, [r4, #0]
 800746a:	f023 0320 	bic.w	r3, r3, #32
 800746e:	6023      	str	r3, [r4, #0]
 8007470:	2310      	movs	r3, #16
 8007472:	e7af      	b.n	80073d4 <_printf_i+0xfc>
 8007474:	6823      	ldr	r3, [r4, #0]
 8007476:	f043 0320 	orr.w	r3, r3, #32
 800747a:	6023      	str	r3, [r4, #0]
 800747c:	2378      	movs	r3, #120	; 0x78
 800747e:	4828      	ldr	r0, [pc, #160]	; (8007520 <_printf_i+0x248>)
 8007480:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007484:	e7e3      	b.n	800744e <_printf_i+0x176>
 8007486:	0659      	lsls	r1, r3, #25
 8007488:	bf48      	it	mi
 800748a:	b2b6      	uxthmi	r6, r6
 800748c:	e7e6      	b.n	800745c <_printf_i+0x184>
 800748e:	4615      	mov	r5, r2
 8007490:	e7bb      	b.n	800740a <_printf_i+0x132>
 8007492:	682b      	ldr	r3, [r5, #0]
 8007494:	6826      	ldr	r6, [r4, #0]
 8007496:	1d18      	adds	r0, r3, #4
 8007498:	6961      	ldr	r1, [r4, #20]
 800749a:	6028      	str	r0, [r5, #0]
 800749c:	0635      	lsls	r5, r6, #24
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	d501      	bpl.n	80074a6 <_printf_i+0x1ce>
 80074a2:	6019      	str	r1, [r3, #0]
 80074a4:	e002      	b.n	80074ac <_printf_i+0x1d4>
 80074a6:	0670      	lsls	r0, r6, #25
 80074a8:	d5fb      	bpl.n	80074a2 <_printf_i+0x1ca>
 80074aa:	8019      	strh	r1, [r3, #0]
 80074ac:	2300      	movs	r3, #0
 80074ae:	4615      	mov	r5, r2
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	e7ba      	b.n	800742a <_printf_i+0x152>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	2100      	movs	r1, #0
 80074b8:	1d1a      	adds	r2, r3, #4
 80074ba:	602a      	str	r2, [r5, #0]
 80074bc:	681d      	ldr	r5, [r3, #0]
 80074be:	6862      	ldr	r2, [r4, #4]
 80074c0:	4628      	mov	r0, r5
 80074c2:	f000 fedf 	bl	8008284 <memchr>
 80074c6:	b108      	cbz	r0, 80074cc <_printf_i+0x1f4>
 80074c8:	1b40      	subs	r0, r0, r5
 80074ca:	6060      	str	r0, [r4, #4]
 80074cc:	6863      	ldr	r3, [r4, #4]
 80074ce:	6123      	str	r3, [r4, #16]
 80074d0:	2300      	movs	r3, #0
 80074d2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074d6:	e7a8      	b.n	800742a <_printf_i+0x152>
 80074d8:	462a      	mov	r2, r5
 80074da:	4649      	mov	r1, r9
 80074dc:	4640      	mov	r0, r8
 80074de:	6923      	ldr	r3, [r4, #16]
 80074e0:	47d0      	blx	sl
 80074e2:	3001      	adds	r0, #1
 80074e4:	d0ab      	beq.n	800743e <_printf_i+0x166>
 80074e6:	6823      	ldr	r3, [r4, #0]
 80074e8:	079b      	lsls	r3, r3, #30
 80074ea:	d413      	bmi.n	8007514 <_printf_i+0x23c>
 80074ec:	68e0      	ldr	r0, [r4, #12]
 80074ee:	9b03      	ldr	r3, [sp, #12]
 80074f0:	4298      	cmp	r0, r3
 80074f2:	bfb8      	it	lt
 80074f4:	4618      	movlt	r0, r3
 80074f6:	e7a4      	b.n	8007442 <_printf_i+0x16a>
 80074f8:	2301      	movs	r3, #1
 80074fa:	4632      	mov	r2, r6
 80074fc:	4649      	mov	r1, r9
 80074fe:	4640      	mov	r0, r8
 8007500:	47d0      	blx	sl
 8007502:	3001      	adds	r0, #1
 8007504:	d09b      	beq.n	800743e <_printf_i+0x166>
 8007506:	3501      	adds	r5, #1
 8007508:	68e3      	ldr	r3, [r4, #12]
 800750a:	9903      	ldr	r1, [sp, #12]
 800750c:	1a5b      	subs	r3, r3, r1
 800750e:	42ab      	cmp	r3, r5
 8007510:	dcf2      	bgt.n	80074f8 <_printf_i+0x220>
 8007512:	e7eb      	b.n	80074ec <_printf_i+0x214>
 8007514:	2500      	movs	r5, #0
 8007516:	f104 0619 	add.w	r6, r4, #25
 800751a:	e7f5      	b.n	8007508 <_printf_i+0x230>
 800751c:	0800a062 	.word	0x0800a062
 8007520:	0800a073 	.word	0x0800a073

08007524 <_sbrk_r>:
 8007524:	b538      	push	{r3, r4, r5, lr}
 8007526:	2300      	movs	r3, #0
 8007528:	4d05      	ldr	r5, [pc, #20]	; (8007540 <_sbrk_r+0x1c>)
 800752a:	4604      	mov	r4, r0
 800752c:	4608      	mov	r0, r1
 800752e:	602b      	str	r3, [r5, #0]
 8007530:	f7fb fcba 	bl	8002ea8 <_sbrk>
 8007534:	1c43      	adds	r3, r0, #1
 8007536:	d102      	bne.n	800753e <_sbrk_r+0x1a>
 8007538:	682b      	ldr	r3, [r5, #0]
 800753a:	b103      	cbz	r3, 800753e <_sbrk_r+0x1a>
 800753c:	6023      	str	r3, [r4, #0]
 800753e:	bd38      	pop	{r3, r4, r5, pc}
 8007540:	20000318 	.word	0x20000318

08007544 <siprintf>:
 8007544:	b40e      	push	{r1, r2, r3}
 8007546:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800754a:	b500      	push	{lr}
 800754c:	b09c      	sub	sp, #112	; 0x70
 800754e:	ab1d      	add	r3, sp, #116	; 0x74
 8007550:	9002      	str	r0, [sp, #8]
 8007552:	9006      	str	r0, [sp, #24]
 8007554:	9107      	str	r1, [sp, #28]
 8007556:	9104      	str	r1, [sp, #16]
 8007558:	4808      	ldr	r0, [pc, #32]	; (800757c <siprintf+0x38>)
 800755a:	4909      	ldr	r1, [pc, #36]	; (8007580 <siprintf+0x3c>)
 800755c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007560:	9105      	str	r1, [sp, #20]
 8007562:	6800      	ldr	r0, [r0, #0]
 8007564:	a902      	add	r1, sp, #8
 8007566:	9301      	str	r3, [sp, #4]
 8007568:	f001 faa6 	bl	8008ab8 <_svfiprintf_r>
 800756c:	2200      	movs	r2, #0
 800756e:	9b02      	ldr	r3, [sp, #8]
 8007570:	701a      	strb	r2, [r3, #0]
 8007572:	b01c      	add	sp, #112	; 0x70
 8007574:	f85d eb04 	ldr.w	lr, [sp], #4
 8007578:	b003      	add	sp, #12
 800757a:	4770      	bx	lr
 800757c:	20000040 	.word	0x20000040
 8007580:	ffff0208 	.word	0xffff0208

08007584 <quorem>:
 8007584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007588:	6903      	ldr	r3, [r0, #16]
 800758a:	690c      	ldr	r4, [r1, #16]
 800758c:	4607      	mov	r7, r0
 800758e:	42a3      	cmp	r3, r4
 8007590:	f2c0 8082 	blt.w	8007698 <quorem+0x114>
 8007594:	3c01      	subs	r4, #1
 8007596:	f100 0514 	add.w	r5, r0, #20
 800759a:	f101 0814 	add.w	r8, r1, #20
 800759e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075a2:	9301      	str	r3, [sp, #4]
 80075a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80075a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075ac:	3301      	adds	r3, #1
 80075ae:	429a      	cmp	r2, r3
 80075b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80075b4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80075b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80075bc:	d331      	bcc.n	8007622 <quorem+0x9e>
 80075be:	f04f 0e00 	mov.w	lr, #0
 80075c2:	4640      	mov	r0, r8
 80075c4:	46ac      	mov	ip, r5
 80075c6:	46f2      	mov	sl, lr
 80075c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80075cc:	b293      	uxth	r3, r2
 80075ce:	fb06 e303 	mla	r3, r6, r3, lr
 80075d2:	0c12      	lsrs	r2, r2, #16
 80075d4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80075d8:	b29b      	uxth	r3, r3
 80075da:	fb06 e202 	mla	r2, r6, r2, lr
 80075de:	ebaa 0303 	sub.w	r3, sl, r3
 80075e2:	f8dc a000 	ldr.w	sl, [ip]
 80075e6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80075ea:	fa1f fa8a 	uxth.w	sl, sl
 80075ee:	4453      	add	r3, sl
 80075f0:	f8dc a000 	ldr.w	sl, [ip]
 80075f4:	b292      	uxth	r2, r2
 80075f6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80075fa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075fe:	b29b      	uxth	r3, r3
 8007600:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007604:	4581      	cmp	r9, r0
 8007606:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800760a:	f84c 3b04 	str.w	r3, [ip], #4
 800760e:	d2db      	bcs.n	80075c8 <quorem+0x44>
 8007610:	f855 300b 	ldr.w	r3, [r5, fp]
 8007614:	b92b      	cbnz	r3, 8007622 <quorem+0x9e>
 8007616:	9b01      	ldr	r3, [sp, #4]
 8007618:	3b04      	subs	r3, #4
 800761a:	429d      	cmp	r5, r3
 800761c:	461a      	mov	r2, r3
 800761e:	d32f      	bcc.n	8007680 <quorem+0xfc>
 8007620:	613c      	str	r4, [r7, #16]
 8007622:	4638      	mov	r0, r7
 8007624:	f001 f8d4 	bl	80087d0 <__mcmp>
 8007628:	2800      	cmp	r0, #0
 800762a:	db25      	blt.n	8007678 <quorem+0xf4>
 800762c:	4628      	mov	r0, r5
 800762e:	f04f 0c00 	mov.w	ip, #0
 8007632:	3601      	adds	r6, #1
 8007634:	f858 1b04 	ldr.w	r1, [r8], #4
 8007638:	f8d0 e000 	ldr.w	lr, [r0]
 800763c:	b28b      	uxth	r3, r1
 800763e:	ebac 0303 	sub.w	r3, ip, r3
 8007642:	fa1f f28e 	uxth.w	r2, lr
 8007646:	4413      	add	r3, r2
 8007648:	0c0a      	lsrs	r2, r1, #16
 800764a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800764e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007652:	b29b      	uxth	r3, r3
 8007654:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007658:	45c1      	cmp	r9, r8
 800765a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800765e:	f840 3b04 	str.w	r3, [r0], #4
 8007662:	d2e7      	bcs.n	8007634 <quorem+0xb0>
 8007664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007668:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800766c:	b922      	cbnz	r2, 8007678 <quorem+0xf4>
 800766e:	3b04      	subs	r3, #4
 8007670:	429d      	cmp	r5, r3
 8007672:	461a      	mov	r2, r3
 8007674:	d30a      	bcc.n	800768c <quorem+0x108>
 8007676:	613c      	str	r4, [r7, #16]
 8007678:	4630      	mov	r0, r6
 800767a:	b003      	add	sp, #12
 800767c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007680:	6812      	ldr	r2, [r2, #0]
 8007682:	3b04      	subs	r3, #4
 8007684:	2a00      	cmp	r2, #0
 8007686:	d1cb      	bne.n	8007620 <quorem+0x9c>
 8007688:	3c01      	subs	r4, #1
 800768a:	e7c6      	b.n	800761a <quorem+0x96>
 800768c:	6812      	ldr	r2, [r2, #0]
 800768e:	3b04      	subs	r3, #4
 8007690:	2a00      	cmp	r2, #0
 8007692:	d1f0      	bne.n	8007676 <quorem+0xf2>
 8007694:	3c01      	subs	r4, #1
 8007696:	e7eb      	b.n	8007670 <quorem+0xec>
 8007698:	2000      	movs	r0, #0
 800769a:	e7ee      	b.n	800767a <quorem+0xf6>
 800769c:	0000      	movs	r0, r0
	...

080076a0 <_dtoa_r>:
 80076a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a4:	4616      	mov	r6, r2
 80076a6:	461f      	mov	r7, r3
 80076a8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80076aa:	b099      	sub	sp, #100	; 0x64
 80076ac:	4605      	mov	r5, r0
 80076ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80076b2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80076b6:	b974      	cbnz	r4, 80076d6 <_dtoa_r+0x36>
 80076b8:	2010      	movs	r0, #16
 80076ba:	f7ff f9e7 	bl	8006a8c <malloc>
 80076be:	4602      	mov	r2, r0
 80076c0:	6268      	str	r0, [r5, #36]	; 0x24
 80076c2:	b920      	cbnz	r0, 80076ce <_dtoa_r+0x2e>
 80076c4:	21ea      	movs	r1, #234	; 0xea
 80076c6:	4ba8      	ldr	r3, [pc, #672]	; (8007968 <_dtoa_r+0x2c8>)
 80076c8:	48a8      	ldr	r0, [pc, #672]	; (800796c <_dtoa_r+0x2cc>)
 80076ca:	f001 faf5 	bl	8008cb8 <__assert_func>
 80076ce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076d2:	6004      	str	r4, [r0, #0]
 80076d4:	60c4      	str	r4, [r0, #12]
 80076d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076d8:	6819      	ldr	r1, [r3, #0]
 80076da:	b151      	cbz	r1, 80076f2 <_dtoa_r+0x52>
 80076dc:	685a      	ldr	r2, [r3, #4]
 80076de:	2301      	movs	r3, #1
 80076e0:	4093      	lsls	r3, r2
 80076e2:	604a      	str	r2, [r1, #4]
 80076e4:	608b      	str	r3, [r1, #8]
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 fe34 	bl	8008354 <_Bfree>
 80076ec:	2200      	movs	r2, #0
 80076ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80076f0:	601a      	str	r2, [r3, #0]
 80076f2:	1e3b      	subs	r3, r7, #0
 80076f4:	bfaf      	iteee	ge
 80076f6:	2300      	movge	r3, #0
 80076f8:	2201      	movlt	r2, #1
 80076fa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80076fe:	9305      	strlt	r3, [sp, #20]
 8007700:	bfa8      	it	ge
 8007702:	f8c8 3000 	strge.w	r3, [r8]
 8007706:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800770a:	4b99      	ldr	r3, [pc, #612]	; (8007970 <_dtoa_r+0x2d0>)
 800770c:	bfb8      	it	lt
 800770e:	f8c8 2000 	strlt.w	r2, [r8]
 8007712:	ea33 0309 	bics.w	r3, r3, r9
 8007716:	d119      	bne.n	800774c <_dtoa_r+0xac>
 8007718:	f242 730f 	movw	r3, #9999	; 0x270f
 800771c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007724:	4333      	orrs	r3, r6
 8007726:	f000 857f 	beq.w	8008228 <_dtoa_r+0xb88>
 800772a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800772c:	b953      	cbnz	r3, 8007744 <_dtoa_r+0xa4>
 800772e:	4b91      	ldr	r3, [pc, #580]	; (8007974 <_dtoa_r+0x2d4>)
 8007730:	e022      	b.n	8007778 <_dtoa_r+0xd8>
 8007732:	4b91      	ldr	r3, [pc, #580]	; (8007978 <_dtoa_r+0x2d8>)
 8007734:	9303      	str	r3, [sp, #12]
 8007736:	3308      	adds	r3, #8
 8007738:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800773a:	6013      	str	r3, [r2, #0]
 800773c:	9803      	ldr	r0, [sp, #12]
 800773e:	b019      	add	sp, #100	; 0x64
 8007740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007744:	4b8b      	ldr	r3, [pc, #556]	; (8007974 <_dtoa_r+0x2d4>)
 8007746:	9303      	str	r3, [sp, #12]
 8007748:	3303      	adds	r3, #3
 800774a:	e7f5      	b.n	8007738 <_dtoa_r+0x98>
 800774c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007750:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007754:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007758:	2200      	movs	r2, #0
 800775a:	2300      	movs	r3, #0
 800775c:	f7f9 f990 	bl	8000a80 <__aeabi_dcmpeq>
 8007760:	4680      	mov	r8, r0
 8007762:	b158      	cbz	r0, 800777c <_dtoa_r+0xdc>
 8007764:	2301      	movs	r3, #1
 8007766:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 8558 	beq.w	8008222 <_dtoa_r+0xb82>
 8007772:	4882      	ldr	r0, [pc, #520]	; (800797c <_dtoa_r+0x2dc>)
 8007774:	6018      	str	r0, [r3, #0]
 8007776:	1e43      	subs	r3, r0, #1
 8007778:	9303      	str	r3, [sp, #12]
 800777a:	e7df      	b.n	800773c <_dtoa_r+0x9c>
 800777c:	ab16      	add	r3, sp, #88	; 0x58
 800777e:	9301      	str	r3, [sp, #4]
 8007780:	ab17      	add	r3, sp, #92	; 0x5c
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	4628      	mov	r0, r5
 8007786:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800778a:	f001 f8c9 	bl	8008920 <__d2b>
 800778e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007792:	4683      	mov	fp, r0
 8007794:	2c00      	cmp	r4, #0
 8007796:	d07f      	beq.n	8007898 <_dtoa_r+0x1f8>
 8007798:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800779c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800779e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80077a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80077a6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80077aa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80077ae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80077b2:	2200      	movs	r2, #0
 80077b4:	4b72      	ldr	r3, [pc, #456]	; (8007980 <_dtoa_r+0x2e0>)
 80077b6:	f7f8 fd43 	bl	8000240 <__aeabi_dsub>
 80077ba:	a365      	add	r3, pc, #404	; (adr r3, 8007950 <_dtoa_r+0x2b0>)
 80077bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c0:	f7f8 fef6 	bl	80005b0 <__aeabi_dmul>
 80077c4:	a364      	add	r3, pc, #400	; (adr r3, 8007958 <_dtoa_r+0x2b8>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	f7f8 fd3b 	bl	8000244 <__adddf3>
 80077ce:	4606      	mov	r6, r0
 80077d0:	4620      	mov	r0, r4
 80077d2:	460f      	mov	r7, r1
 80077d4:	f7f8 fe82 	bl	80004dc <__aeabi_i2d>
 80077d8:	a361      	add	r3, pc, #388	; (adr r3, 8007960 <_dtoa_r+0x2c0>)
 80077da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077de:	f7f8 fee7 	bl	80005b0 <__aeabi_dmul>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4630      	mov	r0, r6
 80077e8:	4639      	mov	r1, r7
 80077ea:	f7f8 fd2b 	bl	8000244 <__adddf3>
 80077ee:	4606      	mov	r6, r0
 80077f0:	460f      	mov	r7, r1
 80077f2:	f7f9 f98d 	bl	8000b10 <__aeabi_d2iz>
 80077f6:	2200      	movs	r2, #0
 80077f8:	4682      	mov	sl, r0
 80077fa:	2300      	movs	r3, #0
 80077fc:	4630      	mov	r0, r6
 80077fe:	4639      	mov	r1, r7
 8007800:	f7f9 f948 	bl	8000a94 <__aeabi_dcmplt>
 8007804:	b148      	cbz	r0, 800781a <_dtoa_r+0x17a>
 8007806:	4650      	mov	r0, sl
 8007808:	f7f8 fe68 	bl	80004dc <__aeabi_i2d>
 800780c:	4632      	mov	r2, r6
 800780e:	463b      	mov	r3, r7
 8007810:	f7f9 f936 	bl	8000a80 <__aeabi_dcmpeq>
 8007814:	b908      	cbnz	r0, 800781a <_dtoa_r+0x17a>
 8007816:	f10a 3aff 	add.w	sl, sl, #4294967295
 800781a:	f1ba 0f16 	cmp.w	sl, #22
 800781e:	d858      	bhi.n	80078d2 <_dtoa_r+0x232>
 8007820:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007824:	4b57      	ldr	r3, [pc, #348]	; (8007984 <_dtoa_r+0x2e4>)
 8007826:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800782a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782e:	f7f9 f931 	bl	8000a94 <__aeabi_dcmplt>
 8007832:	2800      	cmp	r0, #0
 8007834:	d04f      	beq.n	80078d6 <_dtoa_r+0x236>
 8007836:	2300      	movs	r3, #0
 8007838:	f10a 3aff 	add.w	sl, sl, #4294967295
 800783c:	930f      	str	r3, [sp, #60]	; 0x3c
 800783e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007840:	1b1c      	subs	r4, r3, r4
 8007842:	1e63      	subs	r3, r4, #1
 8007844:	9309      	str	r3, [sp, #36]	; 0x24
 8007846:	bf49      	itett	mi
 8007848:	f1c4 0301 	rsbmi	r3, r4, #1
 800784c:	2300      	movpl	r3, #0
 800784e:	9306      	strmi	r3, [sp, #24]
 8007850:	2300      	movmi	r3, #0
 8007852:	bf54      	ite	pl
 8007854:	9306      	strpl	r3, [sp, #24]
 8007856:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007858:	f1ba 0f00 	cmp.w	sl, #0
 800785c:	db3d      	blt.n	80078da <_dtoa_r+0x23a>
 800785e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007860:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007864:	4453      	add	r3, sl
 8007866:	9309      	str	r3, [sp, #36]	; 0x24
 8007868:	2300      	movs	r3, #0
 800786a:	930a      	str	r3, [sp, #40]	; 0x28
 800786c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800786e:	2b09      	cmp	r3, #9
 8007870:	f200 808c 	bhi.w	800798c <_dtoa_r+0x2ec>
 8007874:	2b05      	cmp	r3, #5
 8007876:	bfc4      	itt	gt
 8007878:	3b04      	subgt	r3, #4
 800787a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800787c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800787e:	bfc8      	it	gt
 8007880:	2400      	movgt	r4, #0
 8007882:	f1a3 0302 	sub.w	r3, r3, #2
 8007886:	bfd8      	it	le
 8007888:	2401      	movle	r4, #1
 800788a:	2b03      	cmp	r3, #3
 800788c:	f200 808a 	bhi.w	80079a4 <_dtoa_r+0x304>
 8007890:	e8df f003 	tbb	[pc, r3]
 8007894:	5b4d4f2d 	.word	0x5b4d4f2d
 8007898:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800789c:	441c      	add	r4, r3
 800789e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80078a2:	2b20      	cmp	r3, #32
 80078a4:	bfc3      	ittte	gt
 80078a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80078aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80078ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80078b2:	f1c3 0320 	rsble	r3, r3, #32
 80078b6:	bfc6      	itte	gt
 80078b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80078bc:	4318      	orrgt	r0, r3
 80078be:	fa06 f003 	lslle.w	r0, r6, r3
 80078c2:	f7f8 fdfb 	bl	80004bc <__aeabi_ui2d>
 80078c6:	2301      	movs	r3, #1
 80078c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80078cc:	3c01      	subs	r4, #1
 80078ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80078d0:	e76f      	b.n	80077b2 <_dtoa_r+0x112>
 80078d2:	2301      	movs	r3, #1
 80078d4:	e7b2      	b.n	800783c <_dtoa_r+0x19c>
 80078d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80078d8:	e7b1      	b.n	800783e <_dtoa_r+0x19e>
 80078da:	9b06      	ldr	r3, [sp, #24]
 80078dc:	eba3 030a 	sub.w	r3, r3, sl
 80078e0:	9306      	str	r3, [sp, #24]
 80078e2:	f1ca 0300 	rsb	r3, sl, #0
 80078e6:	930a      	str	r3, [sp, #40]	; 0x28
 80078e8:	2300      	movs	r3, #0
 80078ea:	930e      	str	r3, [sp, #56]	; 0x38
 80078ec:	e7be      	b.n	800786c <_dtoa_r+0x1cc>
 80078ee:	2300      	movs	r3, #0
 80078f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80078f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	dc58      	bgt.n	80079aa <_dtoa_r+0x30a>
 80078f8:	f04f 0901 	mov.w	r9, #1
 80078fc:	464b      	mov	r3, r9
 80078fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8007902:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007906:	2200      	movs	r2, #0
 8007908:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800790a:	6042      	str	r2, [r0, #4]
 800790c:	2204      	movs	r2, #4
 800790e:	f102 0614 	add.w	r6, r2, #20
 8007912:	429e      	cmp	r6, r3
 8007914:	6841      	ldr	r1, [r0, #4]
 8007916:	d94e      	bls.n	80079b6 <_dtoa_r+0x316>
 8007918:	4628      	mov	r0, r5
 800791a:	f000 fcdb 	bl	80082d4 <_Balloc>
 800791e:	9003      	str	r0, [sp, #12]
 8007920:	2800      	cmp	r0, #0
 8007922:	d14c      	bne.n	80079be <_dtoa_r+0x31e>
 8007924:	4602      	mov	r2, r0
 8007926:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800792a:	4b17      	ldr	r3, [pc, #92]	; (8007988 <_dtoa_r+0x2e8>)
 800792c:	e6cc      	b.n	80076c8 <_dtoa_r+0x28>
 800792e:	2301      	movs	r3, #1
 8007930:	e7de      	b.n	80078f0 <_dtoa_r+0x250>
 8007932:	2300      	movs	r3, #0
 8007934:	930b      	str	r3, [sp, #44]	; 0x2c
 8007936:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007938:	eb0a 0903 	add.w	r9, sl, r3
 800793c:	f109 0301 	add.w	r3, r9, #1
 8007940:	2b01      	cmp	r3, #1
 8007942:	9308      	str	r3, [sp, #32]
 8007944:	bfb8      	it	lt
 8007946:	2301      	movlt	r3, #1
 8007948:	e7dd      	b.n	8007906 <_dtoa_r+0x266>
 800794a:	2301      	movs	r3, #1
 800794c:	e7f2      	b.n	8007934 <_dtoa_r+0x294>
 800794e:	bf00      	nop
 8007950:	636f4361 	.word	0x636f4361
 8007954:	3fd287a7 	.word	0x3fd287a7
 8007958:	8b60c8b3 	.word	0x8b60c8b3
 800795c:	3fc68a28 	.word	0x3fc68a28
 8007960:	509f79fb 	.word	0x509f79fb
 8007964:	3fd34413 	.word	0x3fd34413
 8007968:	0800a091 	.word	0x0800a091
 800796c:	0800a0a8 	.word	0x0800a0a8
 8007970:	7ff00000 	.word	0x7ff00000
 8007974:	0800a08d 	.word	0x0800a08d
 8007978:	0800a084 	.word	0x0800a084
 800797c:	0800a061 	.word	0x0800a061
 8007980:	3ff80000 	.word	0x3ff80000
 8007984:	0800a198 	.word	0x0800a198
 8007988:	0800a103 	.word	0x0800a103
 800798c:	2401      	movs	r4, #1
 800798e:	2300      	movs	r3, #0
 8007990:	940b      	str	r4, [sp, #44]	; 0x2c
 8007992:	9322      	str	r3, [sp, #136]	; 0x88
 8007994:	f04f 39ff 	mov.w	r9, #4294967295
 8007998:	2200      	movs	r2, #0
 800799a:	2312      	movs	r3, #18
 800799c:	f8cd 9020 	str.w	r9, [sp, #32]
 80079a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80079a2:	e7b0      	b.n	8007906 <_dtoa_r+0x266>
 80079a4:	2301      	movs	r3, #1
 80079a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80079a8:	e7f4      	b.n	8007994 <_dtoa_r+0x2f4>
 80079aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80079ae:	464b      	mov	r3, r9
 80079b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80079b4:	e7a7      	b.n	8007906 <_dtoa_r+0x266>
 80079b6:	3101      	adds	r1, #1
 80079b8:	6041      	str	r1, [r0, #4]
 80079ba:	0052      	lsls	r2, r2, #1
 80079bc:	e7a7      	b.n	800790e <_dtoa_r+0x26e>
 80079be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80079c0:	9a03      	ldr	r2, [sp, #12]
 80079c2:	601a      	str	r2, [r3, #0]
 80079c4:	9b08      	ldr	r3, [sp, #32]
 80079c6:	2b0e      	cmp	r3, #14
 80079c8:	f200 80a8 	bhi.w	8007b1c <_dtoa_r+0x47c>
 80079cc:	2c00      	cmp	r4, #0
 80079ce:	f000 80a5 	beq.w	8007b1c <_dtoa_r+0x47c>
 80079d2:	f1ba 0f00 	cmp.w	sl, #0
 80079d6:	dd34      	ble.n	8007a42 <_dtoa_r+0x3a2>
 80079d8:	4a9a      	ldr	r2, [pc, #616]	; (8007c44 <_dtoa_r+0x5a4>)
 80079da:	f00a 030f 	and.w	r3, sl, #15
 80079de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80079e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80079e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80079ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80079ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80079f2:	d016      	beq.n	8007a22 <_dtoa_r+0x382>
 80079f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079f8:	4b93      	ldr	r3, [pc, #588]	; (8007c48 <_dtoa_r+0x5a8>)
 80079fa:	2703      	movs	r7, #3
 80079fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a00:	f7f8 ff00 	bl	8000804 <__aeabi_ddiv>
 8007a04:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a08:	f004 040f 	and.w	r4, r4, #15
 8007a0c:	4e8e      	ldr	r6, [pc, #568]	; (8007c48 <_dtoa_r+0x5a8>)
 8007a0e:	b954      	cbnz	r4, 8007a26 <_dtoa_r+0x386>
 8007a10:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a18:	f7f8 fef4 	bl	8000804 <__aeabi_ddiv>
 8007a1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a20:	e029      	b.n	8007a76 <_dtoa_r+0x3d6>
 8007a22:	2702      	movs	r7, #2
 8007a24:	e7f2      	b.n	8007a0c <_dtoa_r+0x36c>
 8007a26:	07e1      	lsls	r1, r4, #31
 8007a28:	d508      	bpl.n	8007a3c <_dtoa_r+0x39c>
 8007a2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a2e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007a32:	f7f8 fdbd 	bl	80005b0 <__aeabi_dmul>
 8007a36:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a3a:	3701      	adds	r7, #1
 8007a3c:	1064      	asrs	r4, r4, #1
 8007a3e:	3608      	adds	r6, #8
 8007a40:	e7e5      	b.n	8007a0e <_dtoa_r+0x36e>
 8007a42:	f000 80a5 	beq.w	8007b90 <_dtoa_r+0x4f0>
 8007a46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007a4a:	f1ca 0400 	rsb	r4, sl, #0
 8007a4e:	4b7d      	ldr	r3, [pc, #500]	; (8007c44 <_dtoa_r+0x5a4>)
 8007a50:	f004 020f 	and.w	r2, r4, #15
 8007a54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5c:	f7f8 fda8 	bl	80005b0 <__aeabi_dmul>
 8007a60:	2702      	movs	r7, #2
 8007a62:	2300      	movs	r3, #0
 8007a64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a68:	4e77      	ldr	r6, [pc, #476]	; (8007c48 <_dtoa_r+0x5a8>)
 8007a6a:	1124      	asrs	r4, r4, #4
 8007a6c:	2c00      	cmp	r4, #0
 8007a6e:	f040 8084 	bne.w	8007b7a <_dtoa_r+0x4da>
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d1d2      	bne.n	8007a1c <_dtoa_r+0x37c>
 8007a76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 808b 	beq.w	8007b94 <_dtoa_r+0x4f4>
 8007a7e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007a82:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007a86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	4b6f      	ldr	r3, [pc, #444]	; (8007c4c <_dtoa_r+0x5ac>)
 8007a8e:	f7f9 f801 	bl	8000a94 <__aeabi_dcmplt>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	d07e      	beq.n	8007b94 <_dtoa_r+0x4f4>
 8007a96:	9b08      	ldr	r3, [sp, #32]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d07b      	beq.n	8007b94 <_dtoa_r+0x4f4>
 8007a9c:	f1b9 0f00 	cmp.w	r9, #0
 8007aa0:	dd38      	ble.n	8007b14 <_dtoa_r+0x474>
 8007aa2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007aa6:	2200      	movs	r2, #0
 8007aa8:	4b69      	ldr	r3, [pc, #420]	; (8007c50 <_dtoa_r+0x5b0>)
 8007aaa:	f7f8 fd81 	bl	80005b0 <__aeabi_dmul>
 8007aae:	464c      	mov	r4, r9
 8007ab0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ab4:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007ab8:	3701      	adds	r7, #1
 8007aba:	4638      	mov	r0, r7
 8007abc:	f7f8 fd0e 	bl	80004dc <__aeabi_i2d>
 8007ac0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ac4:	f7f8 fd74 	bl	80005b0 <__aeabi_dmul>
 8007ac8:	2200      	movs	r2, #0
 8007aca:	4b62      	ldr	r3, [pc, #392]	; (8007c54 <_dtoa_r+0x5b4>)
 8007acc:	f7f8 fbba 	bl	8000244 <__adddf3>
 8007ad0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007ad4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ad8:	9611      	str	r6, [sp, #68]	; 0x44
 8007ada:	2c00      	cmp	r4, #0
 8007adc:	d15d      	bne.n	8007b9a <_dtoa_r+0x4fa>
 8007ade:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	4b5c      	ldr	r3, [pc, #368]	; (8007c58 <_dtoa_r+0x5b8>)
 8007ae6:	f7f8 fbab 	bl	8000240 <__aeabi_dsub>
 8007aea:	4602      	mov	r2, r0
 8007aec:	460b      	mov	r3, r1
 8007aee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007af2:	4633      	mov	r3, r6
 8007af4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007af6:	f7f8 ffeb 	bl	8000ad0 <__aeabi_dcmpgt>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	f040 829c 	bne.w	8008038 <_dtoa_r+0x998>
 8007b00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b04:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007b06:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007b0a:	f7f8 ffc3 	bl	8000a94 <__aeabi_dcmplt>
 8007b0e:	2800      	cmp	r0, #0
 8007b10:	f040 8290 	bne.w	8008034 <_dtoa_r+0x994>
 8007b14:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007b18:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	f2c0 8152 	blt.w	8007dc8 <_dtoa_r+0x728>
 8007b24:	f1ba 0f0e 	cmp.w	sl, #14
 8007b28:	f300 814e 	bgt.w	8007dc8 <_dtoa_r+0x728>
 8007b2c:	4b45      	ldr	r3, [pc, #276]	; (8007c44 <_dtoa_r+0x5a4>)
 8007b2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007b32:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b36:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007b3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f280 80db 	bge.w	8007cf8 <_dtoa_r+0x658>
 8007b42:	9b08      	ldr	r3, [sp, #32]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f300 80d7 	bgt.w	8007cf8 <_dtoa_r+0x658>
 8007b4a:	f040 8272 	bne.w	8008032 <_dtoa_r+0x992>
 8007b4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b52:	2200      	movs	r2, #0
 8007b54:	4b40      	ldr	r3, [pc, #256]	; (8007c58 <_dtoa_r+0x5b8>)
 8007b56:	f7f8 fd2b 	bl	80005b0 <__aeabi_dmul>
 8007b5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b5e:	f7f8 ffad 	bl	8000abc <__aeabi_dcmpge>
 8007b62:	9c08      	ldr	r4, [sp, #32]
 8007b64:	4626      	mov	r6, r4
 8007b66:	2800      	cmp	r0, #0
 8007b68:	f040 8248 	bne.w	8007ffc <_dtoa_r+0x95c>
 8007b6c:	2331      	movs	r3, #49	; 0x31
 8007b6e:	9f03      	ldr	r7, [sp, #12]
 8007b70:	f10a 0a01 	add.w	sl, sl, #1
 8007b74:	f807 3b01 	strb.w	r3, [r7], #1
 8007b78:	e244      	b.n	8008004 <_dtoa_r+0x964>
 8007b7a:	07e2      	lsls	r2, r4, #31
 8007b7c:	d505      	bpl.n	8007b8a <_dtoa_r+0x4ea>
 8007b7e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b82:	f7f8 fd15 	bl	80005b0 <__aeabi_dmul>
 8007b86:	2301      	movs	r3, #1
 8007b88:	3701      	adds	r7, #1
 8007b8a:	1064      	asrs	r4, r4, #1
 8007b8c:	3608      	adds	r6, #8
 8007b8e:	e76d      	b.n	8007a6c <_dtoa_r+0x3cc>
 8007b90:	2702      	movs	r7, #2
 8007b92:	e770      	b.n	8007a76 <_dtoa_r+0x3d6>
 8007b94:	46d0      	mov	r8, sl
 8007b96:	9c08      	ldr	r4, [sp, #32]
 8007b98:	e78f      	b.n	8007aba <_dtoa_r+0x41a>
 8007b9a:	9903      	ldr	r1, [sp, #12]
 8007b9c:	4b29      	ldr	r3, [pc, #164]	; (8007c44 <_dtoa_r+0x5a4>)
 8007b9e:	4421      	add	r1, r4
 8007ba0:	9112      	str	r1, [sp, #72]	; 0x48
 8007ba2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007ba8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007bac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bb0:	2900      	cmp	r1, #0
 8007bb2:	d055      	beq.n	8007c60 <_dtoa_r+0x5c0>
 8007bb4:	2000      	movs	r0, #0
 8007bb6:	4929      	ldr	r1, [pc, #164]	; (8007c5c <_dtoa_r+0x5bc>)
 8007bb8:	f7f8 fe24 	bl	8000804 <__aeabi_ddiv>
 8007bbc:	463b      	mov	r3, r7
 8007bbe:	4632      	mov	r2, r6
 8007bc0:	f7f8 fb3e 	bl	8000240 <__aeabi_dsub>
 8007bc4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007bc8:	9f03      	ldr	r7, [sp, #12]
 8007bca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bce:	f7f8 ff9f 	bl	8000b10 <__aeabi_d2iz>
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	f7f8 fc82 	bl	80004dc <__aeabi_i2d>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	460b      	mov	r3, r1
 8007bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007be0:	f7f8 fb2e 	bl	8000240 <__aeabi_dsub>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	3430      	adds	r4, #48	; 0x30
 8007bea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007bee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bf2:	f807 4b01 	strb.w	r4, [r7], #1
 8007bf6:	f7f8 ff4d 	bl	8000a94 <__aeabi_dcmplt>
 8007bfa:	2800      	cmp	r0, #0
 8007bfc:	d174      	bne.n	8007ce8 <_dtoa_r+0x648>
 8007bfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c02:	2000      	movs	r0, #0
 8007c04:	4911      	ldr	r1, [pc, #68]	; (8007c4c <_dtoa_r+0x5ac>)
 8007c06:	f7f8 fb1b 	bl	8000240 <__aeabi_dsub>
 8007c0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c0e:	f7f8 ff41 	bl	8000a94 <__aeabi_dcmplt>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	f040 80b7 	bne.w	8007d86 <_dtoa_r+0x6e6>
 8007c18:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c1a:	429f      	cmp	r7, r3
 8007c1c:	f43f af7a 	beq.w	8007b14 <_dtoa_r+0x474>
 8007c20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c24:	2200      	movs	r2, #0
 8007c26:	4b0a      	ldr	r3, [pc, #40]	; (8007c50 <_dtoa_r+0x5b0>)
 8007c28:	f7f8 fcc2 	bl	80005b0 <__aeabi_dmul>
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c36:	4b06      	ldr	r3, [pc, #24]	; (8007c50 <_dtoa_r+0x5b0>)
 8007c38:	f7f8 fcba 	bl	80005b0 <__aeabi_dmul>
 8007c3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c40:	e7c3      	b.n	8007bca <_dtoa_r+0x52a>
 8007c42:	bf00      	nop
 8007c44:	0800a198 	.word	0x0800a198
 8007c48:	0800a170 	.word	0x0800a170
 8007c4c:	3ff00000 	.word	0x3ff00000
 8007c50:	40240000 	.word	0x40240000
 8007c54:	401c0000 	.word	0x401c0000
 8007c58:	40140000 	.word	0x40140000
 8007c5c:	3fe00000 	.word	0x3fe00000
 8007c60:	4630      	mov	r0, r6
 8007c62:	4639      	mov	r1, r7
 8007c64:	f7f8 fca4 	bl	80005b0 <__aeabi_dmul>
 8007c68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c6e:	9c03      	ldr	r4, [sp, #12]
 8007c70:	9314      	str	r3, [sp, #80]	; 0x50
 8007c72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c76:	f7f8 ff4b 	bl	8000b10 <__aeabi_d2iz>
 8007c7a:	9015      	str	r0, [sp, #84]	; 0x54
 8007c7c:	f7f8 fc2e 	bl	80004dc <__aeabi_i2d>
 8007c80:	4602      	mov	r2, r0
 8007c82:	460b      	mov	r3, r1
 8007c84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c88:	f7f8 fada 	bl	8000240 <__aeabi_dsub>
 8007c8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c8e:	4606      	mov	r6, r0
 8007c90:	3330      	adds	r3, #48	; 0x30
 8007c92:	f804 3b01 	strb.w	r3, [r4], #1
 8007c96:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007c98:	460f      	mov	r7, r1
 8007c9a:	429c      	cmp	r4, r3
 8007c9c:	f04f 0200 	mov.w	r2, #0
 8007ca0:	d124      	bne.n	8007cec <_dtoa_r+0x64c>
 8007ca2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ca6:	4bb0      	ldr	r3, [pc, #704]	; (8007f68 <_dtoa_r+0x8c8>)
 8007ca8:	f7f8 facc 	bl	8000244 <__adddf3>
 8007cac:	4602      	mov	r2, r0
 8007cae:	460b      	mov	r3, r1
 8007cb0:	4630      	mov	r0, r6
 8007cb2:	4639      	mov	r1, r7
 8007cb4:	f7f8 ff0c 	bl	8000ad0 <__aeabi_dcmpgt>
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d163      	bne.n	8007d84 <_dtoa_r+0x6e4>
 8007cbc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	49a9      	ldr	r1, [pc, #676]	; (8007f68 <_dtoa_r+0x8c8>)
 8007cc4:	f7f8 fabc 	bl	8000240 <__aeabi_dsub>
 8007cc8:	4602      	mov	r2, r0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4630      	mov	r0, r6
 8007cce:	4639      	mov	r1, r7
 8007cd0:	f7f8 fee0 	bl	8000a94 <__aeabi_dcmplt>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f43f af1d 	beq.w	8007b14 <_dtoa_r+0x474>
 8007cda:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007cdc:	1e7b      	subs	r3, r7, #1
 8007cde:	9314      	str	r3, [sp, #80]	; 0x50
 8007ce0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007ce4:	2b30      	cmp	r3, #48	; 0x30
 8007ce6:	d0f8      	beq.n	8007cda <_dtoa_r+0x63a>
 8007ce8:	46c2      	mov	sl, r8
 8007cea:	e03b      	b.n	8007d64 <_dtoa_r+0x6c4>
 8007cec:	4b9f      	ldr	r3, [pc, #636]	; (8007f6c <_dtoa_r+0x8cc>)
 8007cee:	f7f8 fc5f 	bl	80005b0 <__aeabi_dmul>
 8007cf2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cf6:	e7bc      	b.n	8007c72 <_dtoa_r+0x5d2>
 8007cf8:	9f03      	ldr	r7, [sp, #12]
 8007cfa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007cfe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d02:	4640      	mov	r0, r8
 8007d04:	4649      	mov	r1, r9
 8007d06:	f7f8 fd7d 	bl	8000804 <__aeabi_ddiv>
 8007d0a:	f7f8 ff01 	bl	8000b10 <__aeabi_d2iz>
 8007d0e:	4604      	mov	r4, r0
 8007d10:	f7f8 fbe4 	bl	80004dc <__aeabi_i2d>
 8007d14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d18:	f7f8 fc4a 	bl	80005b0 <__aeabi_dmul>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4640      	mov	r0, r8
 8007d22:	4649      	mov	r1, r9
 8007d24:	f7f8 fa8c 	bl	8000240 <__aeabi_dsub>
 8007d28:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007d2c:	f807 6b01 	strb.w	r6, [r7], #1
 8007d30:	9e03      	ldr	r6, [sp, #12]
 8007d32:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007d36:	1bbe      	subs	r6, r7, r6
 8007d38:	45b4      	cmp	ip, r6
 8007d3a:	4602      	mov	r2, r0
 8007d3c:	460b      	mov	r3, r1
 8007d3e:	d136      	bne.n	8007dae <_dtoa_r+0x70e>
 8007d40:	f7f8 fa80 	bl	8000244 <__adddf3>
 8007d44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d48:	4680      	mov	r8, r0
 8007d4a:	4689      	mov	r9, r1
 8007d4c:	f7f8 fec0 	bl	8000ad0 <__aeabi_dcmpgt>
 8007d50:	bb58      	cbnz	r0, 8007daa <_dtoa_r+0x70a>
 8007d52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d56:	4640      	mov	r0, r8
 8007d58:	4649      	mov	r1, r9
 8007d5a:	f7f8 fe91 	bl	8000a80 <__aeabi_dcmpeq>
 8007d5e:	b108      	cbz	r0, 8007d64 <_dtoa_r+0x6c4>
 8007d60:	07e1      	lsls	r1, r4, #31
 8007d62:	d422      	bmi.n	8007daa <_dtoa_r+0x70a>
 8007d64:	4628      	mov	r0, r5
 8007d66:	4659      	mov	r1, fp
 8007d68:	f000 faf4 	bl	8008354 <_Bfree>
 8007d6c:	2300      	movs	r3, #0
 8007d6e:	703b      	strb	r3, [r7, #0]
 8007d70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007d72:	f10a 0001 	add.w	r0, sl, #1
 8007d76:	6018      	str	r0, [r3, #0]
 8007d78:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f43f acde 	beq.w	800773c <_dtoa_r+0x9c>
 8007d80:	601f      	str	r7, [r3, #0]
 8007d82:	e4db      	b.n	800773c <_dtoa_r+0x9c>
 8007d84:	4627      	mov	r7, r4
 8007d86:	463b      	mov	r3, r7
 8007d88:	461f      	mov	r7, r3
 8007d8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d8e:	2a39      	cmp	r2, #57	; 0x39
 8007d90:	d107      	bne.n	8007da2 <_dtoa_r+0x702>
 8007d92:	9a03      	ldr	r2, [sp, #12]
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d1f7      	bne.n	8007d88 <_dtoa_r+0x6e8>
 8007d98:	2230      	movs	r2, #48	; 0x30
 8007d9a:	9903      	ldr	r1, [sp, #12]
 8007d9c:	f108 0801 	add.w	r8, r8, #1
 8007da0:	700a      	strb	r2, [r1, #0]
 8007da2:	781a      	ldrb	r2, [r3, #0]
 8007da4:	3201      	adds	r2, #1
 8007da6:	701a      	strb	r2, [r3, #0]
 8007da8:	e79e      	b.n	8007ce8 <_dtoa_r+0x648>
 8007daa:	46d0      	mov	r8, sl
 8007dac:	e7eb      	b.n	8007d86 <_dtoa_r+0x6e6>
 8007dae:	2200      	movs	r2, #0
 8007db0:	4b6e      	ldr	r3, [pc, #440]	; (8007f6c <_dtoa_r+0x8cc>)
 8007db2:	f7f8 fbfd 	bl	80005b0 <__aeabi_dmul>
 8007db6:	2200      	movs	r2, #0
 8007db8:	2300      	movs	r3, #0
 8007dba:	4680      	mov	r8, r0
 8007dbc:	4689      	mov	r9, r1
 8007dbe:	f7f8 fe5f 	bl	8000a80 <__aeabi_dcmpeq>
 8007dc2:	2800      	cmp	r0, #0
 8007dc4:	d09b      	beq.n	8007cfe <_dtoa_r+0x65e>
 8007dc6:	e7cd      	b.n	8007d64 <_dtoa_r+0x6c4>
 8007dc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007dca:	2a00      	cmp	r2, #0
 8007dcc:	f000 80d0 	beq.w	8007f70 <_dtoa_r+0x8d0>
 8007dd0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007dd2:	2a01      	cmp	r2, #1
 8007dd4:	f300 80ae 	bgt.w	8007f34 <_dtoa_r+0x894>
 8007dd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dda:	2a00      	cmp	r2, #0
 8007ddc:	f000 80a6 	beq.w	8007f2c <_dtoa_r+0x88c>
 8007de0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007de4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007de6:	9f06      	ldr	r7, [sp, #24]
 8007de8:	9a06      	ldr	r2, [sp, #24]
 8007dea:	2101      	movs	r1, #1
 8007dec:	441a      	add	r2, r3
 8007dee:	9206      	str	r2, [sp, #24]
 8007df0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007df2:	4628      	mov	r0, r5
 8007df4:	441a      	add	r2, r3
 8007df6:	9209      	str	r2, [sp, #36]	; 0x24
 8007df8:	f000 fb62 	bl	80084c0 <__i2b>
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	2f00      	cmp	r7, #0
 8007e00:	dd0c      	ble.n	8007e1c <_dtoa_r+0x77c>
 8007e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	dd09      	ble.n	8007e1c <_dtoa_r+0x77c>
 8007e08:	42bb      	cmp	r3, r7
 8007e0a:	bfa8      	it	ge
 8007e0c:	463b      	movge	r3, r7
 8007e0e:	9a06      	ldr	r2, [sp, #24]
 8007e10:	1aff      	subs	r7, r7, r3
 8007e12:	1ad2      	subs	r2, r2, r3
 8007e14:	9206      	str	r2, [sp, #24]
 8007e16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e18:	1ad3      	subs	r3, r2, r3
 8007e1a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e1e:	b1f3      	cbz	r3, 8007e5e <_dtoa_r+0x7be>
 8007e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f000 80a8 	beq.w	8007f78 <_dtoa_r+0x8d8>
 8007e28:	2c00      	cmp	r4, #0
 8007e2a:	dd10      	ble.n	8007e4e <_dtoa_r+0x7ae>
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	4622      	mov	r2, r4
 8007e30:	4628      	mov	r0, r5
 8007e32:	f000 fc03 	bl	800863c <__pow5mult>
 8007e36:	465a      	mov	r2, fp
 8007e38:	4601      	mov	r1, r0
 8007e3a:	4606      	mov	r6, r0
 8007e3c:	4628      	mov	r0, r5
 8007e3e:	f000 fb55 	bl	80084ec <__multiply>
 8007e42:	4680      	mov	r8, r0
 8007e44:	4659      	mov	r1, fp
 8007e46:	4628      	mov	r0, r5
 8007e48:	f000 fa84 	bl	8008354 <_Bfree>
 8007e4c:	46c3      	mov	fp, r8
 8007e4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e50:	1b1a      	subs	r2, r3, r4
 8007e52:	d004      	beq.n	8007e5e <_dtoa_r+0x7be>
 8007e54:	4659      	mov	r1, fp
 8007e56:	4628      	mov	r0, r5
 8007e58:	f000 fbf0 	bl	800863c <__pow5mult>
 8007e5c:	4683      	mov	fp, r0
 8007e5e:	2101      	movs	r1, #1
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 fb2d 	bl	80084c0 <__i2b>
 8007e66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e68:	4604      	mov	r4, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f340 8086 	ble.w	8007f7c <_dtoa_r+0x8dc>
 8007e70:	461a      	mov	r2, r3
 8007e72:	4601      	mov	r1, r0
 8007e74:	4628      	mov	r0, r5
 8007e76:	f000 fbe1 	bl	800863c <__pow5mult>
 8007e7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	2b01      	cmp	r3, #1
 8007e80:	dd7f      	ble.n	8007f82 <_dtoa_r+0x8e2>
 8007e82:	f04f 0800 	mov.w	r8, #0
 8007e86:	6923      	ldr	r3, [r4, #16]
 8007e88:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e8c:	6918      	ldr	r0, [r3, #16]
 8007e8e:	f000 fac9 	bl	8008424 <__hi0bits>
 8007e92:	f1c0 0020 	rsb	r0, r0, #32
 8007e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e98:	4418      	add	r0, r3
 8007e9a:	f010 001f 	ands.w	r0, r0, #31
 8007e9e:	f000 8092 	beq.w	8007fc6 <_dtoa_r+0x926>
 8007ea2:	f1c0 0320 	rsb	r3, r0, #32
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	f340 808a 	ble.w	8007fc0 <_dtoa_r+0x920>
 8007eac:	f1c0 001c 	rsb	r0, r0, #28
 8007eb0:	9b06      	ldr	r3, [sp, #24]
 8007eb2:	4407      	add	r7, r0
 8007eb4:	4403      	add	r3, r0
 8007eb6:	9306      	str	r3, [sp, #24]
 8007eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007eba:	4403      	add	r3, r0
 8007ebc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ebe:	9b06      	ldr	r3, [sp, #24]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	dd05      	ble.n	8007ed0 <_dtoa_r+0x830>
 8007ec4:	4659      	mov	r1, fp
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	4628      	mov	r0, r5
 8007eca:	f000 fc11 	bl	80086f0 <__lshift>
 8007ece:	4683      	mov	fp, r0
 8007ed0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	dd05      	ble.n	8007ee2 <_dtoa_r+0x842>
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	461a      	mov	r2, r3
 8007eda:	4628      	mov	r0, r5
 8007edc:	f000 fc08 	bl	80086f0 <__lshift>
 8007ee0:	4604      	mov	r4, r0
 8007ee2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d070      	beq.n	8007fca <_dtoa_r+0x92a>
 8007ee8:	4621      	mov	r1, r4
 8007eea:	4658      	mov	r0, fp
 8007eec:	f000 fc70 	bl	80087d0 <__mcmp>
 8007ef0:	2800      	cmp	r0, #0
 8007ef2:	da6a      	bge.n	8007fca <_dtoa_r+0x92a>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	4659      	mov	r1, fp
 8007ef8:	220a      	movs	r2, #10
 8007efa:	4628      	mov	r0, r5
 8007efc:	f000 fa4c 	bl	8008398 <__multadd>
 8007f00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f02:	4683      	mov	fp, r0
 8007f04:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	f000 8194 	beq.w	8008236 <_dtoa_r+0xb96>
 8007f0e:	4631      	mov	r1, r6
 8007f10:	2300      	movs	r3, #0
 8007f12:	220a      	movs	r2, #10
 8007f14:	4628      	mov	r0, r5
 8007f16:	f000 fa3f 	bl	8008398 <__multadd>
 8007f1a:	f1b9 0f00 	cmp.w	r9, #0
 8007f1e:	4606      	mov	r6, r0
 8007f20:	f300 8093 	bgt.w	800804a <_dtoa_r+0x9aa>
 8007f24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f26:	2b02      	cmp	r3, #2
 8007f28:	dc57      	bgt.n	8007fda <_dtoa_r+0x93a>
 8007f2a:	e08e      	b.n	800804a <_dtoa_r+0x9aa>
 8007f2c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007f2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007f32:	e757      	b.n	8007de4 <_dtoa_r+0x744>
 8007f34:	9b08      	ldr	r3, [sp, #32]
 8007f36:	1e5c      	subs	r4, r3, #1
 8007f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f3a:	42a3      	cmp	r3, r4
 8007f3c:	bfb7      	itett	lt
 8007f3e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007f40:	1b1c      	subge	r4, r3, r4
 8007f42:	1ae2      	sublt	r2, r4, r3
 8007f44:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007f46:	bfbe      	ittt	lt
 8007f48:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007f4a:	189b      	addlt	r3, r3, r2
 8007f4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007f4e:	9b08      	ldr	r3, [sp, #32]
 8007f50:	bfb8      	it	lt
 8007f52:	2400      	movlt	r4, #0
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	bfbb      	ittet	lt
 8007f58:	9b06      	ldrlt	r3, [sp, #24]
 8007f5a:	9a08      	ldrlt	r2, [sp, #32]
 8007f5c:	9f06      	ldrge	r7, [sp, #24]
 8007f5e:	1a9f      	sublt	r7, r3, r2
 8007f60:	bfac      	ite	ge
 8007f62:	9b08      	ldrge	r3, [sp, #32]
 8007f64:	2300      	movlt	r3, #0
 8007f66:	e73f      	b.n	8007de8 <_dtoa_r+0x748>
 8007f68:	3fe00000 	.word	0x3fe00000
 8007f6c:	40240000 	.word	0x40240000
 8007f70:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007f72:	9f06      	ldr	r7, [sp, #24]
 8007f74:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007f76:	e742      	b.n	8007dfe <_dtoa_r+0x75e>
 8007f78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f7a:	e76b      	b.n	8007e54 <_dtoa_r+0x7b4>
 8007f7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	dc19      	bgt.n	8007fb6 <_dtoa_r+0x916>
 8007f82:	9b04      	ldr	r3, [sp, #16]
 8007f84:	b9bb      	cbnz	r3, 8007fb6 <_dtoa_r+0x916>
 8007f86:	9b05      	ldr	r3, [sp, #20]
 8007f88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f8c:	b99b      	cbnz	r3, 8007fb6 <_dtoa_r+0x916>
 8007f8e:	9b05      	ldr	r3, [sp, #20]
 8007f90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007f94:	0d1b      	lsrs	r3, r3, #20
 8007f96:	051b      	lsls	r3, r3, #20
 8007f98:	b183      	cbz	r3, 8007fbc <_dtoa_r+0x91c>
 8007f9a:	f04f 0801 	mov.w	r8, #1
 8007f9e:	9b06      	ldr	r3, [sp, #24]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	9306      	str	r3, [sp, #24]
 8007fa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	9309      	str	r3, [sp, #36]	; 0x24
 8007faa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	f47f af6a 	bne.w	8007e86 <_dtoa_r+0x7e6>
 8007fb2:	2001      	movs	r0, #1
 8007fb4:	e76f      	b.n	8007e96 <_dtoa_r+0x7f6>
 8007fb6:	f04f 0800 	mov.w	r8, #0
 8007fba:	e7f6      	b.n	8007faa <_dtoa_r+0x90a>
 8007fbc:	4698      	mov	r8, r3
 8007fbe:	e7f4      	b.n	8007faa <_dtoa_r+0x90a>
 8007fc0:	f43f af7d 	beq.w	8007ebe <_dtoa_r+0x81e>
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	301c      	adds	r0, #28
 8007fc8:	e772      	b.n	8007eb0 <_dtoa_r+0x810>
 8007fca:	9b08      	ldr	r3, [sp, #32]
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	dc36      	bgt.n	800803e <_dtoa_r+0x99e>
 8007fd0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	dd33      	ble.n	800803e <_dtoa_r+0x99e>
 8007fd6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fda:	f1b9 0f00 	cmp.w	r9, #0
 8007fde:	d10d      	bne.n	8007ffc <_dtoa_r+0x95c>
 8007fe0:	4621      	mov	r1, r4
 8007fe2:	464b      	mov	r3, r9
 8007fe4:	2205      	movs	r2, #5
 8007fe6:	4628      	mov	r0, r5
 8007fe8:	f000 f9d6 	bl	8008398 <__multadd>
 8007fec:	4601      	mov	r1, r0
 8007fee:	4604      	mov	r4, r0
 8007ff0:	4658      	mov	r0, fp
 8007ff2:	f000 fbed 	bl	80087d0 <__mcmp>
 8007ff6:	2800      	cmp	r0, #0
 8007ff8:	f73f adb8 	bgt.w	8007b6c <_dtoa_r+0x4cc>
 8007ffc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ffe:	9f03      	ldr	r7, [sp, #12]
 8008000:	ea6f 0a03 	mvn.w	sl, r3
 8008004:	f04f 0800 	mov.w	r8, #0
 8008008:	4621      	mov	r1, r4
 800800a:	4628      	mov	r0, r5
 800800c:	f000 f9a2 	bl	8008354 <_Bfree>
 8008010:	2e00      	cmp	r6, #0
 8008012:	f43f aea7 	beq.w	8007d64 <_dtoa_r+0x6c4>
 8008016:	f1b8 0f00 	cmp.w	r8, #0
 800801a:	d005      	beq.n	8008028 <_dtoa_r+0x988>
 800801c:	45b0      	cmp	r8, r6
 800801e:	d003      	beq.n	8008028 <_dtoa_r+0x988>
 8008020:	4641      	mov	r1, r8
 8008022:	4628      	mov	r0, r5
 8008024:	f000 f996 	bl	8008354 <_Bfree>
 8008028:	4631      	mov	r1, r6
 800802a:	4628      	mov	r0, r5
 800802c:	f000 f992 	bl	8008354 <_Bfree>
 8008030:	e698      	b.n	8007d64 <_dtoa_r+0x6c4>
 8008032:	2400      	movs	r4, #0
 8008034:	4626      	mov	r6, r4
 8008036:	e7e1      	b.n	8007ffc <_dtoa_r+0x95c>
 8008038:	46c2      	mov	sl, r8
 800803a:	4626      	mov	r6, r4
 800803c:	e596      	b.n	8007b6c <_dtoa_r+0x4cc>
 800803e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008040:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 80fd 	beq.w	8008244 <_dtoa_r+0xba4>
 800804a:	2f00      	cmp	r7, #0
 800804c:	dd05      	ble.n	800805a <_dtoa_r+0x9ba>
 800804e:	4631      	mov	r1, r6
 8008050:	463a      	mov	r2, r7
 8008052:	4628      	mov	r0, r5
 8008054:	f000 fb4c 	bl	80086f0 <__lshift>
 8008058:	4606      	mov	r6, r0
 800805a:	f1b8 0f00 	cmp.w	r8, #0
 800805e:	d05c      	beq.n	800811a <_dtoa_r+0xa7a>
 8008060:	4628      	mov	r0, r5
 8008062:	6871      	ldr	r1, [r6, #4]
 8008064:	f000 f936 	bl	80082d4 <_Balloc>
 8008068:	4607      	mov	r7, r0
 800806a:	b928      	cbnz	r0, 8008078 <_dtoa_r+0x9d8>
 800806c:	4602      	mov	r2, r0
 800806e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008072:	4b7f      	ldr	r3, [pc, #508]	; (8008270 <_dtoa_r+0xbd0>)
 8008074:	f7ff bb28 	b.w	80076c8 <_dtoa_r+0x28>
 8008078:	6932      	ldr	r2, [r6, #16]
 800807a:	f106 010c 	add.w	r1, r6, #12
 800807e:	3202      	adds	r2, #2
 8008080:	0092      	lsls	r2, r2, #2
 8008082:	300c      	adds	r0, #12
 8008084:	f000 f90c 	bl	80082a0 <memcpy>
 8008088:	2201      	movs	r2, #1
 800808a:	4639      	mov	r1, r7
 800808c:	4628      	mov	r0, r5
 800808e:	f000 fb2f 	bl	80086f0 <__lshift>
 8008092:	46b0      	mov	r8, r6
 8008094:	4606      	mov	r6, r0
 8008096:	9b03      	ldr	r3, [sp, #12]
 8008098:	3301      	adds	r3, #1
 800809a:	9308      	str	r3, [sp, #32]
 800809c:	9b03      	ldr	r3, [sp, #12]
 800809e:	444b      	add	r3, r9
 80080a0:	930a      	str	r3, [sp, #40]	; 0x28
 80080a2:	9b04      	ldr	r3, [sp, #16]
 80080a4:	f003 0301 	and.w	r3, r3, #1
 80080a8:	9309      	str	r3, [sp, #36]	; 0x24
 80080aa:	9b08      	ldr	r3, [sp, #32]
 80080ac:	4621      	mov	r1, r4
 80080ae:	3b01      	subs	r3, #1
 80080b0:	4658      	mov	r0, fp
 80080b2:	9304      	str	r3, [sp, #16]
 80080b4:	f7ff fa66 	bl	8007584 <quorem>
 80080b8:	4603      	mov	r3, r0
 80080ba:	4641      	mov	r1, r8
 80080bc:	3330      	adds	r3, #48	; 0x30
 80080be:	9006      	str	r0, [sp, #24]
 80080c0:	4658      	mov	r0, fp
 80080c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80080c4:	f000 fb84 	bl	80087d0 <__mcmp>
 80080c8:	4632      	mov	r2, r6
 80080ca:	4681      	mov	r9, r0
 80080cc:	4621      	mov	r1, r4
 80080ce:	4628      	mov	r0, r5
 80080d0:	f000 fb9a 	bl	8008808 <__mdiff>
 80080d4:	68c2      	ldr	r2, [r0, #12]
 80080d6:	4607      	mov	r7, r0
 80080d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080da:	bb02      	cbnz	r2, 800811e <_dtoa_r+0xa7e>
 80080dc:	4601      	mov	r1, r0
 80080de:	4658      	mov	r0, fp
 80080e0:	f000 fb76 	bl	80087d0 <__mcmp>
 80080e4:	4602      	mov	r2, r0
 80080e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080e8:	4639      	mov	r1, r7
 80080ea:	4628      	mov	r0, r5
 80080ec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80080f0:	f000 f930 	bl	8008354 <_Bfree>
 80080f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80080f8:	9f08      	ldr	r7, [sp, #32]
 80080fa:	ea43 0102 	orr.w	r1, r3, r2
 80080fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008100:	430b      	orrs	r3, r1
 8008102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008104:	d10d      	bne.n	8008122 <_dtoa_r+0xa82>
 8008106:	2b39      	cmp	r3, #57	; 0x39
 8008108:	d029      	beq.n	800815e <_dtoa_r+0xabe>
 800810a:	f1b9 0f00 	cmp.w	r9, #0
 800810e:	dd01      	ble.n	8008114 <_dtoa_r+0xa74>
 8008110:	9b06      	ldr	r3, [sp, #24]
 8008112:	3331      	adds	r3, #49	; 0x31
 8008114:	9a04      	ldr	r2, [sp, #16]
 8008116:	7013      	strb	r3, [r2, #0]
 8008118:	e776      	b.n	8008008 <_dtoa_r+0x968>
 800811a:	4630      	mov	r0, r6
 800811c:	e7b9      	b.n	8008092 <_dtoa_r+0x9f2>
 800811e:	2201      	movs	r2, #1
 8008120:	e7e2      	b.n	80080e8 <_dtoa_r+0xa48>
 8008122:	f1b9 0f00 	cmp.w	r9, #0
 8008126:	db06      	blt.n	8008136 <_dtoa_r+0xa96>
 8008128:	9922      	ldr	r1, [sp, #136]	; 0x88
 800812a:	ea41 0909 	orr.w	r9, r1, r9
 800812e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008130:	ea59 0101 	orrs.w	r1, r9, r1
 8008134:	d120      	bne.n	8008178 <_dtoa_r+0xad8>
 8008136:	2a00      	cmp	r2, #0
 8008138:	ddec      	ble.n	8008114 <_dtoa_r+0xa74>
 800813a:	4659      	mov	r1, fp
 800813c:	2201      	movs	r2, #1
 800813e:	4628      	mov	r0, r5
 8008140:	9308      	str	r3, [sp, #32]
 8008142:	f000 fad5 	bl	80086f0 <__lshift>
 8008146:	4621      	mov	r1, r4
 8008148:	4683      	mov	fp, r0
 800814a:	f000 fb41 	bl	80087d0 <__mcmp>
 800814e:	2800      	cmp	r0, #0
 8008150:	9b08      	ldr	r3, [sp, #32]
 8008152:	dc02      	bgt.n	800815a <_dtoa_r+0xaba>
 8008154:	d1de      	bne.n	8008114 <_dtoa_r+0xa74>
 8008156:	07da      	lsls	r2, r3, #31
 8008158:	d5dc      	bpl.n	8008114 <_dtoa_r+0xa74>
 800815a:	2b39      	cmp	r3, #57	; 0x39
 800815c:	d1d8      	bne.n	8008110 <_dtoa_r+0xa70>
 800815e:	2339      	movs	r3, #57	; 0x39
 8008160:	9a04      	ldr	r2, [sp, #16]
 8008162:	7013      	strb	r3, [r2, #0]
 8008164:	463b      	mov	r3, r7
 8008166:	461f      	mov	r7, r3
 8008168:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800816c:	3b01      	subs	r3, #1
 800816e:	2a39      	cmp	r2, #57	; 0x39
 8008170:	d050      	beq.n	8008214 <_dtoa_r+0xb74>
 8008172:	3201      	adds	r2, #1
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	e747      	b.n	8008008 <_dtoa_r+0x968>
 8008178:	2a00      	cmp	r2, #0
 800817a:	dd03      	ble.n	8008184 <_dtoa_r+0xae4>
 800817c:	2b39      	cmp	r3, #57	; 0x39
 800817e:	d0ee      	beq.n	800815e <_dtoa_r+0xabe>
 8008180:	3301      	adds	r3, #1
 8008182:	e7c7      	b.n	8008114 <_dtoa_r+0xa74>
 8008184:	9a08      	ldr	r2, [sp, #32]
 8008186:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008188:	f802 3c01 	strb.w	r3, [r2, #-1]
 800818c:	428a      	cmp	r2, r1
 800818e:	d02a      	beq.n	80081e6 <_dtoa_r+0xb46>
 8008190:	4659      	mov	r1, fp
 8008192:	2300      	movs	r3, #0
 8008194:	220a      	movs	r2, #10
 8008196:	4628      	mov	r0, r5
 8008198:	f000 f8fe 	bl	8008398 <__multadd>
 800819c:	45b0      	cmp	r8, r6
 800819e:	4683      	mov	fp, r0
 80081a0:	f04f 0300 	mov.w	r3, #0
 80081a4:	f04f 020a 	mov.w	r2, #10
 80081a8:	4641      	mov	r1, r8
 80081aa:	4628      	mov	r0, r5
 80081ac:	d107      	bne.n	80081be <_dtoa_r+0xb1e>
 80081ae:	f000 f8f3 	bl	8008398 <__multadd>
 80081b2:	4680      	mov	r8, r0
 80081b4:	4606      	mov	r6, r0
 80081b6:	9b08      	ldr	r3, [sp, #32]
 80081b8:	3301      	adds	r3, #1
 80081ba:	9308      	str	r3, [sp, #32]
 80081bc:	e775      	b.n	80080aa <_dtoa_r+0xa0a>
 80081be:	f000 f8eb 	bl	8008398 <__multadd>
 80081c2:	4631      	mov	r1, r6
 80081c4:	4680      	mov	r8, r0
 80081c6:	2300      	movs	r3, #0
 80081c8:	220a      	movs	r2, #10
 80081ca:	4628      	mov	r0, r5
 80081cc:	f000 f8e4 	bl	8008398 <__multadd>
 80081d0:	4606      	mov	r6, r0
 80081d2:	e7f0      	b.n	80081b6 <_dtoa_r+0xb16>
 80081d4:	f1b9 0f00 	cmp.w	r9, #0
 80081d8:	bfcc      	ite	gt
 80081da:	464f      	movgt	r7, r9
 80081dc:	2701      	movle	r7, #1
 80081de:	f04f 0800 	mov.w	r8, #0
 80081e2:	9a03      	ldr	r2, [sp, #12]
 80081e4:	4417      	add	r7, r2
 80081e6:	4659      	mov	r1, fp
 80081e8:	2201      	movs	r2, #1
 80081ea:	4628      	mov	r0, r5
 80081ec:	9308      	str	r3, [sp, #32]
 80081ee:	f000 fa7f 	bl	80086f0 <__lshift>
 80081f2:	4621      	mov	r1, r4
 80081f4:	4683      	mov	fp, r0
 80081f6:	f000 faeb 	bl	80087d0 <__mcmp>
 80081fa:	2800      	cmp	r0, #0
 80081fc:	dcb2      	bgt.n	8008164 <_dtoa_r+0xac4>
 80081fe:	d102      	bne.n	8008206 <_dtoa_r+0xb66>
 8008200:	9b08      	ldr	r3, [sp, #32]
 8008202:	07db      	lsls	r3, r3, #31
 8008204:	d4ae      	bmi.n	8008164 <_dtoa_r+0xac4>
 8008206:	463b      	mov	r3, r7
 8008208:	461f      	mov	r7, r3
 800820a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800820e:	2a30      	cmp	r2, #48	; 0x30
 8008210:	d0fa      	beq.n	8008208 <_dtoa_r+0xb68>
 8008212:	e6f9      	b.n	8008008 <_dtoa_r+0x968>
 8008214:	9a03      	ldr	r2, [sp, #12]
 8008216:	429a      	cmp	r2, r3
 8008218:	d1a5      	bne.n	8008166 <_dtoa_r+0xac6>
 800821a:	2331      	movs	r3, #49	; 0x31
 800821c:	f10a 0a01 	add.w	sl, sl, #1
 8008220:	e779      	b.n	8008116 <_dtoa_r+0xa76>
 8008222:	4b14      	ldr	r3, [pc, #80]	; (8008274 <_dtoa_r+0xbd4>)
 8008224:	f7ff baa8 	b.w	8007778 <_dtoa_r+0xd8>
 8008228:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800822a:	2b00      	cmp	r3, #0
 800822c:	f47f aa81 	bne.w	8007732 <_dtoa_r+0x92>
 8008230:	4b11      	ldr	r3, [pc, #68]	; (8008278 <_dtoa_r+0xbd8>)
 8008232:	f7ff baa1 	b.w	8007778 <_dtoa_r+0xd8>
 8008236:	f1b9 0f00 	cmp.w	r9, #0
 800823a:	dc03      	bgt.n	8008244 <_dtoa_r+0xba4>
 800823c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800823e:	2b02      	cmp	r3, #2
 8008240:	f73f aecb 	bgt.w	8007fda <_dtoa_r+0x93a>
 8008244:	9f03      	ldr	r7, [sp, #12]
 8008246:	4621      	mov	r1, r4
 8008248:	4658      	mov	r0, fp
 800824a:	f7ff f99b 	bl	8007584 <quorem>
 800824e:	9a03      	ldr	r2, [sp, #12]
 8008250:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008254:	f807 3b01 	strb.w	r3, [r7], #1
 8008258:	1aba      	subs	r2, r7, r2
 800825a:	4591      	cmp	r9, r2
 800825c:	ddba      	ble.n	80081d4 <_dtoa_r+0xb34>
 800825e:	4659      	mov	r1, fp
 8008260:	2300      	movs	r3, #0
 8008262:	220a      	movs	r2, #10
 8008264:	4628      	mov	r0, r5
 8008266:	f000 f897 	bl	8008398 <__multadd>
 800826a:	4683      	mov	fp, r0
 800826c:	e7eb      	b.n	8008246 <_dtoa_r+0xba6>
 800826e:	bf00      	nop
 8008270:	0800a103 	.word	0x0800a103
 8008274:	0800a060 	.word	0x0800a060
 8008278:	0800a084 	.word	0x0800a084

0800827c <_localeconv_r>:
 800827c:	4800      	ldr	r0, [pc, #0]	; (8008280 <_localeconv_r+0x4>)
 800827e:	4770      	bx	lr
 8008280:	20000194 	.word	0x20000194

08008284 <memchr>:
 8008284:	4603      	mov	r3, r0
 8008286:	b510      	push	{r4, lr}
 8008288:	b2c9      	uxtb	r1, r1
 800828a:	4402      	add	r2, r0
 800828c:	4293      	cmp	r3, r2
 800828e:	4618      	mov	r0, r3
 8008290:	d101      	bne.n	8008296 <memchr+0x12>
 8008292:	2000      	movs	r0, #0
 8008294:	e003      	b.n	800829e <memchr+0x1a>
 8008296:	7804      	ldrb	r4, [r0, #0]
 8008298:	3301      	adds	r3, #1
 800829a:	428c      	cmp	r4, r1
 800829c:	d1f6      	bne.n	800828c <memchr+0x8>
 800829e:	bd10      	pop	{r4, pc}

080082a0 <memcpy>:
 80082a0:	440a      	add	r2, r1
 80082a2:	4291      	cmp	r1, r2
 80082a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80082a8:	d100      	bne.n	80082ac <memcpy+0xc>
 80082aa:	4770      	bx	lr
 80082ac:	b510      	push	{r4, lr}
 80082ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082b2:	4291      	cmp	r1, r2
 80082b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082b8:	d1f9      	bne.n	80082ae <memcpy+0xe>
 80082ba:	bd10      	pop	{r4, pc}

080082bc <__malloc_lock>:
 80082bc:	4801      	ldr	r0, [pc, #4]	; (80082c4 <__malloc_lock+0x8>)
 80082be:	f000 bd2c 	b.w	8008d1a <__retarget_lock_acquire_recursive>
 80082c2:	bf00      	nop
 80082c4:	2000031c 	.word	0x2000031c

080082c8 <__malloc_unlock>:
 80082c8:	4801      	ldr	r0, [pc, #4]	; (80082d0 <__malloc_unlock+0x8>)
 80082ca:	f000 bd27 	b.w	8008d1c <__retarget_lock_release_recursive>
 80082ce:	bf00      	nop
 80082d0:	2000031c 	.word	0x2000031c

080082d4 <_Balloc>:
 80082d4:	b570      	push	{r4, r5, r6, lr}
 80082d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80082d8:	4604      	mov	r4, r0
 80082da:	460d      	mov	r5, r1
 80082dc:	b976      	cbnz	r6, 80082fc <_Balloc+0x28>
 80082de:	2010      	movs	r0, #16
 80082e0:	f7fe fbd4 	bl	8006a8c <malloc>
 80082e4:	4602      	mov	r2, r0
 80082e6:	6260      	str	r0, [r4, #36]	; 0x24
 80082e8:	b920      	cbnz	r0, 80082f4 <_Balloc+0x20>
 80082ea:	2166      	movs	r1, #102	; 0x66
 80082ec:	4b17      	ldr	r3, [pc, #92]	; (800834c <_Balloc+0x78>)
 80082ee:	4818      	ldr	r0, [pc, #96]	; (8008350 <_Balloc+0x7c>)
 80082f0:	f000 fce2 	bl	8008cb8 <__assert_func>
 80082f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80082f8:	6006      	str	r6, [r0, #0]
 80082fa:	60c6      	str	r6, [r0, #12]
 80082fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80082fe:	68f3      	ldr	r3, [r6, #12]
 8008300:	b183      	cbz	r3, 8008324 <_Balloc+0x50>
 8008302:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008304:	68db      	ldr	r3, [r3, #12]
 8008306:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800830a:	b9b8      	cbnz	r0, 800833c <_Balloc+0x68>
 800830c:	2101      	movs	r1, #1
 800830e:	fa01 f605 	lsl.w	r6, r1, r5
 8008312:	1d72      	adds	r2, r6, #5
 8008314:	4620      	mov	r0, r4
 8008316:	0092      	lsls	r2, r2, #2
 8008318:	f000 fb5e 	bl	80089d8 <_calloc_r>
 800831c:	b160      	cbz	r0, 8008338 <_Balloc+0x64>
 800831e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008322:	e00e      	b.n	8008342 <_Balloc+0x6e>
 8008324:	2221      	movs	r2, #33	; 0x21
 8008326:	2104      	movs	r1, #4
 8008328:	4620      	mov	r0, r4
 800832a:	f000 fb55 	bl	80089d8 <_calloc_r>
 800832e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008330:	60f0      	str	r0, [r6, #12]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d1e4      	bne.n	8008302 <_Balloc+0x2e>
 8008338:	2000      	movs	r0, #0
 800833a:	bd70      	pop	{r4, r5, r6, pc}
 800833c:	6802      	ldr	r2, [r0, #0]
 800833e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008342:	2300      	movs	r3, #0
 8008344:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008348:	e7f7      	b.n	800833a <_Balloc+0x66>
 800834a:	bf00      	nop
 800834c:	0800a091 	.word	0x0800a091
 8008350:	0800a114 	.word	0x0800a114

08008354 <_Bfree>:
 8008354:	b570      	push	{r4, r5, r6, lr}
 8008356:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008358:	4605      	mov	r5, r0
 800835a:	460c      	mov	r4, r1
 800835c:	b976      	cbnz	r6, 800837c <_Bfree+0x28>
 800835e:	2010      	movs	r0, #16
 8008360:	f7fe fb94 	bl	8006a8c <malloc>
 8008364:	4602      	mov	r2, r0
 8008366:	6268      	str	r0, [r5, #36]	; 0x24
 8008368:	b920      	cbnz	r0, 8008374 <_Bfree+0x20>
 800836a:	218a      	movs	r1, #138	; 0x8a
 800836c:	4b08      	ldr	r3, [pc, #32]	; (8008390 <_Bfree+0x3c>)
 800836e:	4809      	ldr	r0, [pc, #36]	; (8008394 <_Bfree+0x40>)
 8008370:	f000 fca2 	bl	8008cb8 <__assert_func>
 8008374:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008378:	6006      	str	r6, [r0, #0]
 800837a:	60c6      	str	r6, [r0, #12]
 800837c:	b13c      	cbz	r4, 800838e <_Bfree+0x3a>
 800837e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008380:	6862      	ldr	r2, [r4, #4]
 8008382:	68db      	ldr	r3, [r3, #12]
 8008384:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008388:	6021      	str	r1, [r4, #0]
 800838a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800838e:	bd70      	pop	{r4, r5, r6, pc}
 8008390:	0800a091 	.word	0x0800a091
 8008394:	0800a114 	.word	0x0800a114

08008398 <__multadd>:
 8008398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800839c:	4607      	mov	r7, r0
 800839e:	460c      	mov	r4, r1
 80083a0:	461e      	mov	r6, r3
 80083a2:	2000      	movs	r0, #0
 80083a4:	690d      	ldr	r5, [r1, #16]
 80083a6:	f101 0c14 	add.w	ip, r1, #20
 80083aa:	f8dc 3000 	ldr.w	r3, [ip]
 80083ae:	3001      	adds	r0, #1
 80083b0:	b299      	uxth	r1, r3
 80083b2:	fb02 6101 	mla	r1, r2, r1, r6
 80083b6:	0c1e      	lsrs	r6, r3, #16
 80083b8:	0c0b      	lsrs	r3, r1, #16
 80083ba:	fb02 3306 	mla	r3, r2, r6, r3
 80083be:	b289      	uxth	r1, r1
 80083c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80083c4:	4285      	cmp	r5, r0
 80083c6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80083ca:	f84c 1b04 	str.w	r1, [ip], #4
 80083ce:	dcec      	bgt.n	80083aa <__multadd+0x12>
 80083d0:	b30e      	cbz	r6, 8008416 <__multadd+0x7e>
 80083d2:	68a3      	ldr	r3, [r4, #8]
 80083d4:	42ab      	cmp	r3, r5
 80083d6:	dc19      	bgt.n	800840c <__multadd+0x74>
 80083d8:	6861      	ldr	r1, [r4, #4]
 80083da:	4638      	mov	r0, r7
 80083dc:	3101      	adds	r1, #1
 80083de:	f7ff ff79 	bl	80082d4 <_Balloc>
 80083e2:	4680      	mov	r8, r0
 80083e4:	b928      	cbnz	r0, 80083f2 <__multadd+0x5a>
 80083e6:	4602      	mov	r2, r0
 80083e8:	21b5      	movs	r1, #181	; 0xb5
 80083ea:	4b0c      	ldr	r3, [pc, #48]	; (800841c <__multadd+0x84>)
 80083ec:	480c      	ldr	r0, [pc, #48]	; (8008420 <__multadd+0x88>)
 80083ee:	f000 fc63 	bl	8008cb8 <__assert_func>
 80083f2:	6922      	ldr	r2, [r4, #16]
 80083f4:	f104 010c 	add.w	r1, r4, #12
 80083f8:	3202      	adds	r2, #2
 80083fa:	0092      	lsls	r2, r2, #2
 80083fc:	300c      	adds	r0, #12
 80083fe:	f7ff ff4f 	bl	80082a0 <memcpy>
 8008402:	4621      	mov	r1, r4
 8008404:	4638      	mov	r0, r7
 8008406:	f7ff ffa5 	bl	8008354 <_Bfree>
 800840a:	4644      	mov	r4, r8
 800840c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008410:	3501      	adds	r5, #1
 8008412:	615e      	str	r6, [r3, #20]
 8008414:	6125      	str	r5, [r4, #16]
 8008416:	4620      	mov	r0, r4
 8008418:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800841c:	0800a103 	.word	0x0800a103
 8008420:	0800a114 	.word	0x0800a114

08008424 <__hi0bits>:
 8008424:	0c02      	lsrs	r2, r0, #16
 8008426:	0412      	lsls	r2, r2, #16
 8008428:	4603      	mov	r3, r0
 800842a:	b9ca      	cbnz	r2, 8008460 <__hi0bits+0x3c>
 800842c:	0403      	lsls	r3, r0, #16
 800842e:	2010      	movs	r0, #16
 8008430:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008434:	bf04      	itt	eq
 8008436:	021b      	lsleq	r3, r3, #8
 8008438:	3008      	addeq	r0, #8
 800843a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800843e:	bf04      	itt	eq
 8008440:	011b      	lsleq	r3, r3, #4
 8008442:	3004      	addeq	r0, #4
 8008444:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008448:	bf04      	itt	eq
 800844a:	009b      	lsleq	r3, r3, #2
 800844c:	3002      	addeq	r0, #2
 800844e:	2b00      	cmp	r3, #0
 8008450:	db05      	blt.n	800845e <__hi0bits+0x3a>
 8008452:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008456:	f100 0001 	add.w	r0, r0, #1
 800845a:	bf08      	it	eq
 800845c:	2020      	moveq	r0, #32
 800845e:	4770      	bx	lr
 8008460:	2000      	movs	r0, #0
 8008462:	e7e5      	b.n	8008430 <__hi0bits+0xc>

08008464 <__lo0bits>:
 8008464:	6803      	ldr	r3, [r0, #0]
 8008466:	4602      	mov	r2, r0
 8008468:	f013 0007 	ands.w	r0, r3, #7
 800846c:	d00b      	beq.n	8008486 <__lo0bits+0x22>
 800846e:	07d9      	lsls	r1, r3, #31
 8008470:	d421      	bmi.n	80084b6 <__lo0bits+0x52>
 8008472:	0798      	lsls	r0, r3, #30
 8008474:	bf49      	itett	mi
 8008476:	085b      	lsrmi	r3, r3, #1
 8008478:	089b      	lsrpl	r3, r3, #2
 800847a:	2001      	movmi	r0, #1
 800847c:	6013      	strmi	r3, [r2, #0]
 800847e:	bf5c      	itt	pl
 8008480:	2002      	movpl	r0, #2
 8008482:	6013      	strpl	r3, [r2, #0]
 8008484:	4770      	bx	lr
 8008486:	b299      	uxth	r1, r3
 8008488:	b909      	cbnz	r1, 800848e <__lo0bits+0x2a>
 800848a:	2010      	movs	r0, #16
 800848c:	0c1b      	lsrs	r3, r3, #16
 800848e:	b2d9      	uxtb	r1, r3
 8008490:	b909      	cbnz	r1, 8008496 <__lo0bits+0x32>
 8008492:	3008      	adds	r0, #8
 8008494:	0a1b      	lsrs	r3, r3, #8
 8008496:	0719      	lsls	r1, r3, #28
 8008498:	bf04      	itt	eq
 800849a:	091b      	lsreq	r3, r3, #4
 800849c:	3004      	addeq	r0, #4
 800849e:	0799      	lsls	r1, r3, #30
 80084a0:	bf04      	itt	eq
 80084a2:	089b      	lsreq	r3, r3, #2
 80084a4:	3002      	addeq	r0, #2
 80084a6:	07d9      	lsls	r1, r3, #31
 80084a8:	d403      	bmi.n	80084b2 <__lo0bits+0x4e>
 80084aa:	085b      	lsrs	r3, r3, #1
 80084ac:	f100 0001 	add.w	r0, r0, #1
 80084b0:	d003      	beq.n	80084ba <__lo0bits+0x56>
 80084b2:	6013      	str	r3, [r2, #0]
 80084b4:	4770      	bx	lr
 80084b6:	2000      	movs	r0, #0
 80084b8:	4770      	bx	lr
 80084ba:	2020      	movs	r0, #32
 80084bc:	4770      	bx	lr
	...

080084c0 <__i2b>:
 80084c0:	b510      	push	{r4, lr}
 80084c2:	460c      	mov	r4, r1
 80084c4:	2101      	movs	r1, #1
 80084c6:	f7ff ff05 	bl	80082d4 <_Balloc>
 80084ca:	4602      	mov	r2, r0
 80084cc:	b928      	cbnz	r0, 80084da <__i2b+0x1a>
 80084ce:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80084d2:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <__i2b+0x24>)
 80084d4:	4804      	ldr	r0, [pc, #16]	; (80084e8 <__i2b+0x28>)
 80084d6:	f000 fbef 	bl	8008cb8 <__assert_func>
 80084da:	2301      	movs	r3, #1
 80084dc:	6144      	str	r4, [r0, #20]
 80084de:	6103      	str	r3, [r0, #16]
 80084e0:	bd10      	pop	{r4, pc}
 80084e2:	bf00      	nop
 80084e4:	0800a103 	.word	0x0800a103
 80084e8:	0800a114 	.word	0x0800a114

080084ec <__multiply>:
 80084ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f0:	4691      	mov	r9, r2
 80084f2:	690a      	ldr	r2, [r1, #16]
 80084f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084f8:	460c      	mov	r4, r1
 80084fa:	429a      	cmp	r2, r3
 80084fc:	bfbe      	ittt	lt
 80084fe:	460b      	movlt	r3, r1
 8008500:	464c      	movlt	r4, r9
 8008502:	4699      	movlt	r9, r3
 8008504:	6927      	ldr	r7, [r4, #16]
 8008506:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800850a:	68a3      	ldr	r3, [r4, #8]
 800850c:	6861      	ldr	r1, [r4, #4]
 800850e:	eb07 060a 	add.w	r6, r7, sl
 8008512:	42b3      	cmp	r3, r6
 8008514:	b085      	sub	sp, #20
 8008516:	bfb8      	it	lt
 8008518:	3101      	addlt	r1, #1
 800851a:	f7ff fedb 	bl	80082d4 <_Balloc>
 800851e:	b930      	cbnz	r0, 800852e <__multiply+0x42>
 8008520:	4602      	mov	r2, r0
 8008522:	f240 115d 	movw	r1, #349	; 0x15d
 8008526:	4b43      	ldr	r3, [pc, #268]	; (8008634 <__multiply+0x148>)
 8008528:	4843      	ldr	r0, [pc, #268]	; (8008638 <__multiply+0x14c>)
 800852a:	f000 fbc5 	bl	8008cb8 <__assert_func>
 800852e:	f100 0514 	add.w	r5, r0, #20
 8008532:	462b      	mov	r3, r5
 8008534:	2200      	movs	r2, #0
 8008536:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800853a:	4543      	cmp	r3, r8
 800853c:	d321      	bcc.n	8008582 <__multiply+0x96>
 800853e:	f104 0314 	add.w	r3, r4, #20
 8008542:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008546:	f109 0314 	add.w	r3, r9, #20
 800854a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800854e:	9202      	str	r2, [sp, #8]
 8008550:	1b3a      	subs	r2, r7, r4
 8008552:	3a15      	subs	r2, #21
 8008554:	f022 0203 	bic.w	r2, r2, #3
 8008558:	3204      	adds	r2, #4
 800855a:	f104 0115 	add.w	r1, r4, #21
 800855e:	428f      	cmp	r7, r1
 8008560:	bf38      	it	cc
 8008562:	2204      	movcc	r2, #4
 8008564:	9201      	str	r2, [sp, #4]
 8008566:	9a02      	ldr	r2, [sp, #8]
 8008568:	9303      	str	r3, [sp, #12]
 800856a:	429a      	cmp	r2, r3
 800856c:	d80c      	bhi.n	8008588 <__multiply+0x9c>
 800856e:	2e00      	cmp	r6, #0
 8008570:	dd03      	ble.n	800857a <__multiply+0x8e>
 8008572:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008576:	2b00      	cmp	r3, #0
 8008578:	d059      	beq.n	800862e <__multiply+0x142>
 800857a:	6106      	str	r6, [r0, #16]
 800857c:	b005      	add	sp, #20
 800857e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008582:	f843 2b04 	str.w	r2, [r3], #4
 8008586:	e7d8      	b.n	800853a <__multiply+0x4e>
 8008588:	f8b3 a000 	ldrh.w	sl, [r3]
 800858c:	f1ba 0f00 	cmp.w	sl, #0
 8008590:	d023      	beq.n	80085da <__multiply+0xee>
 8008592:	46a9      	mov	r9, r5
 8008594:	f04f 0c00 	mov.w	ip, #0
 8008598:	f104 0e14 	add.w	lr, r4, #20
 800859c:	f85e 2b04 	ldr.w	r2, [lr], #4
 80085a0:	f8d9 1000 	ldr.w	r1, [r9]
 80085a4:	fa1f fb82 	uxth.w	fp, r2
 80085a8:	b289      	uxth	r1, r1
 80085aa:	fb0a 110b 	mla	r1, sl, fp, r1
 80085ae:	4461      	add	r1, ip
 80085b0:	f8d9 c000 	ldr.w	ip, [r9]
 80085b4:	0c12      	lsrs	r2, r2, #16
 80085b6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80085ba:	fb0a c202 	mla	r2, sl, r2, ip
 80085be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80085c2:	b289      	uxth	r1, r1
 80085c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80085c8:	4577      	cmp	r7, lr
 80085ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80085ce:	f849 1b04 	str.w	r1, [r9], #4
 80085d2:	d8e3      	bhi.n	800859c <__multiply+0xb0>
 80085d4:	9a01      	ldr	r2, [sp, #4]
 80085d6:	f845 c002 	str.w	ip, [r5, r2]
 80085da:	9a03      	ldr	r2, [sp, #12]
 80085dc:	3304      	adds	r3, #4
 80085de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80085e2:	f1b9 0f00 	cmp.w	r9, #0
 80085e6:	d020      	beq.n	800862a <__multiply+0x13e>
 80085e8:	46ae      	mov	lr, r5
 80085ea:	f04f 0a00 	mov.w	sl, #0
 80085ee:	6829      	ldr	r1, [r5, #0]
 80085f0:	f104 0c14 	add.w	ip, r4, #20
 80085f4:	f8bc b000 	ldrh.w	fp, [ip]
 80085f8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80085fc:	b289      	uxth	r1, r1
 80085fe:	fb09 220b 	mla	r2, r9, fp, r2
 8008602:	4492      	add	sl, r2
 8008604:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008608:	f84e 1b04 	str.w	r1, [lr], #4
 800860c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008610:	f8be 1000 	ldrh.w	r1, [lr]
 8008614:	0c12      	lsrs	r2, r2, #16
 8008616:	fb09 1102 	mla	r1, r9, r2, r1
 800861a:	4567      	cmp	r7, ip
 800861c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008620:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008624:	d8e6      	bhi.n	80085f4 <__multiply+0x108>
 8008626:	9a01      	ldr	r2, [sp, #4]
 8008628:	50a9      	str	r1, [r5, r2]
 800862a:	3504      	adds	r5, #4
 800862c:	e79b      	b.n	8008566 <__multiply+0x7a>
 800862e:	3e01      	subs	r6, #1
 8008630:	e79d      	b.n	800856e <__multiply+0x82>
 8008632:	bf00      	nop
 8008634:	0800a103 	.word	0x0800a103
 8008638:	0800a114 	.word	0x0800a114

0800863c <__pow5mult>:
 800863c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008640:	4615      	mov	r5, r2
 8008642:	f012 0203 	ands.w	r2, r2, #3
 8008646:	4606      	mov	r6, r0
 8008648:	460f      	mov	r7, r1
 800864a:	d007      	beq.n	800865c <__pow5mult+0x20>
 800864c:	4c25      	ldr	r4, [pc, #148]	; (80086e4 <__pow5mult+0xa8>)
 800864e:	3a01      	subs	r2, #1
 8008650:	2300      	movs	r3, #0
 8008652:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008656:	f7ff fe9f 	bl	8008398 <__multadd>
 800865a:	4607      	mov	r7, r0
 800865c:	10ad      	asrs	r5, r5, #2
 800865e:	d03d      	beq.n	80086dc <__pow5mult+0xa0>
 8008660:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008662:	b97c      	cbnz	r4, 8008684 <__pow5mult+0x48>
 8008664:	2010      	movs	r0, #16
 8008666:	f7fe fa11 	bl	8006a8c <malloc>
 800866a:	4602      	mov	r2, r0
 800866c:	6270      	str	r0, [r6, #36]	; 0x24
 800866e:	b928      	cbnz	r0, 800867c <__pow5mult+0x40>
 8008670:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008674:	4b1c      	ldr	r3, [pc, #112]	; (80086e8 <__pow5mult+0xac>)
 8008676:	481d      	ldr	r0, [pc, #116]	; (80086ec <__pow5mult+0xb0>)
 8008678:	f000 fb1e 	bl	8008cb8 <__assert_func>
 800867c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008680:	6004      	str	r4, [r0, #0]
 8008682:	60c4      	str	r4, [r0, #12]
 8008684:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008688:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800868c:	b94c      	cbnz	r4, 80086a2 <__pow5mult+0x66>
 800868e:	f240 2171 	movw	r1, #625	; 0x271
 8008692:	4630      	mov	r0, r6
 8008694:	f7ff ff14 	bl	80084c0 <__i2b>
 8008698:	2300      	movs	r3, #0
 800869a:	4604      	mov	r4, r0
 800869c:	f8c8 0008 	str.w	r0, [r8, #8]
 80086a0:	6003      	str	r3, [r0, #0]
 80086a2:	f04f 0900 	mov.w	r9, #0
 80086a6:	07eb      	lsls	r3, r5, #31
 80086a8:	d50a      	bpl.n	80086c0 <__pow5mult+0x84>
 80086aa:	4639      	mov	r1, r7
 80086ac:	4622      	mov	r2, r4
 80086ae:	4630      	mov	r0, r6
 80086b0:	f7ff ff1c 	bl	80084ec <__multiply>
 80086b4:	4680      	mov	r8, r0
 80086b6:	4639      	mov	r1, r7
 80086b8:	4630      	mov	r0, r6
 80086ba:	f7ff fe4b 	bl	8008354 <_Bfree>
 80086be:	4647      	mov	r7, r8
 80086c0:	106d      	asrs	r5, r5, #1
 80086c2:	d00b      	beq.n	80086dc <__pow5mult+0xa0>
 80086c4:	6820      	ldr	r0, [r4, #0]
 80086c6:	b938      	cbnz	r0, 80086d8 <__pow5mult+0x9c>
 80086c8:	4622      	mov	r2, r4
 80086ca:	4621      	mov	r1, r4
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff ff0d 	bl	80084ec <__multiply>
 80086d2:	6020      	str	r0, [r4, #0]
 80086d4:	f8c0 9000 	str.w	r9, [r0]
 80086d8:	4604      	mov	r4, r0
 80086da:	e7e4      	b.n	80086a6 <__pow5mult+0x6a>
 80086dc:	4638      	mov	r0, r7
 80086de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086e2:	bf00      	nop
 80086e4:	0800a260 	.word	0x0800a260
 80086e8:	0800a091 	.word	0x0800a091
 80086ec:	0800a114 	.word	0x0800a114

080086f0 <__lshift>:
 80086f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086f4:	460c      	mov	r4, r1
 80086f6:	4607      	mov	r7, r0
 80086f8:	4691      	mov	r9, r2
 80086fa:	6923      	ldr	r3, [r4, #16]
 80086fc:	6849      	ldr	r1, [r1, #4]
 80086fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008702:	68a3      	ldr	r3, [r4, #8]
 8008704:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008708:	f108 0601 	add.w	r6, r8, #1
 800870c:	42b3      	cmp	r3, r6
 800870e:	db0b      	blt.n	8008728 <__lshift+0x38>
 8008710:	4638      	mov	r0, r7
 8008712:	f7ff fddf 	bl	80082d4 <_Balloc>
 8008716:	4605      	mov	r5, r0
 8008718:	b948      	cbnz	r0, 800872e <__lshift+0x3e>
 800871a:	4602      	mov	r2, r0
 800871c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008720:	4b29      	ldr	r3, [pc, #164]	; (80087c8 <__lshift+0xd8>)
 8008722:	482a      	ldr	r0, [pc, #168]	; (80087cc <__lshift+0xdc>)
 8008724:	f000 fac8 	bl	8008cb8 <__assert_func>
 8008728:	3101      	adds	r1, #1
 800872a:	005b      	lsls	r3, r3, #1
 800872c:	e7ee      	b.n	800870c <__lshift+0x1c>
 800872e:	2300      	movs	r3, #0
 8008730:	f100 0114 	add.w	r1, r0, #20
 8008734:	f100 0210 	add.w	r2, r0, #16
 8008738:	4618      	mov	r0, r3
 800873a:	4553      	cmp	r3, sl
 800873c:	db37      	blt.n	80087ae <__lshift+0xbe>
 800873e:	6920      	ldr	r0, [r4, #16]
 8008740:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008744:	f104 0314 	add.w	r3, r4, #20
 8008748:	f019 091f 	ands.w	r9, r9, #31
 800874c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008750:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008754:	d02f      	beq.n	80087b6 <__lshift+0xc6>
 8008756:	468a      	mov	sl, r1
 8008758:	f04f 0c00 	mov.w	ip, #0
 800875c:	f1c9 0e20 	rsb	lr, r9, #32
 8008760:	681a      	ldr	r2, [r3, #0]
 8008762:	fa02 f209 	lsl.w	r2, r2, r9
 8008766:	ea42 020c 	orr.w	r2, r2, ip
 800876a:	f84a 2b04 	str.w	r2, [sl], #4
 800876e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008772:	4298      	cmp	r0, r3
 8008774:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008778:	d8f2      	bhi.n	8008760 <__lshift+0x70>
 800877a:	1b03      	subs	r3, r0, r4
 800877c:	3b15      	subs	r3, #21
 800877e:	f023 0303 	bic.w	r3, r3, #3
 8008782:	3304      	adds	r3, #4
 8008784:	f104 0215 	add.w	r2, r4, #21
 8008788:	4290      	cmp	r0, r2
 800878a:	bf38      	it	cc
 800878c:	2304      	movcc	r3, #4
 800878e:	f841 c003 	str.w	ip, [r1, r3]
 8008792:	f1bc 0f00 	cmp.w	ip, #0
 8008796:	d001      	beq.n	800879c <__lshift+0xac>
 8008798:	f108 0602 	add.w	r6, r8, #2
 800879c:	3e01      	subs	r6, #1
 800879e:	4638      	mov	r0, r7
 80087a0:	4621      	mov	r1, r4
 80087a2:	612e      	str	r6, [r5, #16]
 80087a4:	f7ff fdd6 	bl	8008354 <_Bfree>
 80087a8:	4628      	mov	r0, r5
 80087aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087ae:	f842 0f04 	str.w	r0, [r2, #4]!
 80087b2:	3301      	adds	r3, #1
 80087b4:	e7c1      	b.n	800873a <__lshift+0x4a>
 80087b6:	3904      	subs	r1, #4
 80087b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80087bc:	4298      	cmp	r0, r3
 80087be:	f841 2f04 	str.w	r2, [r1, #4]!
 80087c2:	d8f9      	bhi.n	80087b8 <__lshift+0xc8>
 80087c4:	e7ea      	b.n	800879c <__lshift+0xac>
 80087c6:	bf00      	nop
 80087c8:	0800a103 	.word	0x0800a103
 80087cc:	0800a114 	.word	0x0800a114

080087d0 <__mcmp>:
 80087d0:	4603      	mov	r3, r0
 80087d2:	690a      	ldr	r2, [r1, #16]
 80087d4:	6900      	ldr	r0, [r0, #16]
 80087d6:	b530      	push	{r4, r5, lr}
 80087d8:	1a80      	subs	r0, r0, r2
 80087da:	d10d      	bne.n	80087f8 <__mcmp+0x28>
 80087dc:	3314      	adds	r3, #20
 80087de:	3114      	adds	r1, #20
 80087e0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80087e4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80087e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80087ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80087f0:	4295      	cmp	r5, r2
 80087f2:	d002      	beq.n	80087fa <__mcmp+0x2a>
 80087f4:	d304      	bcc.n	8008800 <__mcmp+0x30>
 80087f6:	2001      	movs	r0, #1
 80087f8:	bd30      	pop	{r4, r5, pc}
 80087fa:	42a3      	cmp	r3, r4
 80087fc:	d3f4      	bcc.n	80087e8 <__mcmp+0x18>
 80087fe:	e7fb      	b.n	80087f8 <__mcmp+0x28>
 8008800:	f04f 30ff 	mov.w	r0, #4294967295
 8008804:	e7f8      	b.n	80087f8 <__mcmp+0x28>
	...

08008808 <__mdiff>:
 8008808:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	460d      	mov	r5, r1
 800880e:	4607      	mov	r7, r0
 8008810:	4611      	mov	r1, r2
 8008812:	4628      	mov	r0, r5
 8008814:	4614      	mov	r4, r2
 8008816:	f7ff ffdb 	bl	80087d0 <__mcmp>
 800881a:	1e06      	subs	r6, r0, #0
 800881c:	d111      	bne.n	8008842 <__mdiff+0x3a>
 800881e:	4631      	mov	r1, r6
 8008820:	4638      	mov	r0, r7
 8008822:	f7ff fd57 	bl	80082d4 <_Balloc>
 8008826:	4602      	mov	r2, r0
 8008828:	b928      	cbnz	r0, 8008836 <__mdiff+0x2e>
 800882a:	f240 2132 	movw	r1, #562	; 0x232
 800882e:	4b3a      	ldr	r3, [pc, #232]	; (8008918 <__mdiff+0x110>)
 8008830:	483a      	ldr	r0, [pc, #232]	; (800891c <__mdiff+0x114>)
 8008832:	f000 fa41 	bl	8008cb8 <__assert_func>
 8008836:	2301      	movs	r3, #1
 8008838:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800883c:	4610      	mov	r0, r2
 800883e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008842:	bfa4      	itt	ge
 8008844:	4623      	movge	r3, r4
 8008846:	462c      	movge	r4, r5
 8008848:	4638      	mov	r0, r7
 800884a:	6861      	ldr	r1, [r4, #4]
 800884c:	bfa6      	itte	ge
 800884e:	461d      	movge	r5, r3
 8008850:	2600      	movge	r6, #0
 8008852:	2601      	movlt	r6, #1
 8008854:	f7ff fd3e 	bl	80082d4 <_Balloc>
 8008858:	4602      	mov	r2, r0
 800885a:	b918      	cbnz	r0, 8008864 <__mdiff+0x5c>
 800885c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008860:	4b2d      	ldr	r3, [pc, #180]	; (8008918 <__mdiff+0x110>)
 8008862:	e7e5      	b.n	8008830 <__mdiff+0x28>
 8008864:	f102 0814 	add.w	r8, r2, #20
 8008868:	46c2      	mov	sl, r8
 800886a:	f04f 0c00 	mov.w	ip, #0
 800886e:	6927      	ldr	r7, [r4, #16]
 8008870:	60c6      	str	r6, [r0, #12]
 8008872:	692e      	ldr	r6, [r5, #16]
 8008874:	f104 0014 	add.w	r0, r4, #20
 8008878:	f105 0914 	add.w	r9, r5, #20
 800887c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008880:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008884:	3410      	adds	r4, #16
 8008886:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800888a:	f859 3b04 	ldr.w	r3, [r9], #4
 800888e:	fa1f f18b 	uxth.w	r1, fp
 8008892:	448c      	add	ip, r1
 8008894:	b299      	uxth	r1, r3
 8008896:	0c1b      	lsrs	r3, r3, #16
 8008898:	ebac 0101 	sub.w	r1, ip, r1
 800889c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80088a0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80088a4:	b289      	uxth	r1, r1
 80088a6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80088aa:	454e      	cmp	r6, r9
 80088ac:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80088b0:	f84a 3b04 	str.w	r3, [sl], #4
 80088b4:	d8e7      	bhi.n	8008886 <__mdiff+0x7e>
 80088b6:	1b73      	subs	r3, r6, r5
 80088b8:	3b15      	subs	r3, #21
 80088ba:	f023 0303 	bic.w	r3, r3, #3
 80088be:	3515      	adds	r5, #21
 80088c0:	3304      	adds	r3, #4
 80088c2:	42ae      	cmp	r6, r5
 80088c4:	bf38      	it	cc
 80088c6:	2304      	movcc	r3, #4
 80088c8:	4418      	add	r0, r3
 80088ca:	4443      	add	r3, r8
 80088cc:	461e      	mov	r6, r3
 80088ce:	4605      	mov	r5, r0
 80088d0:	4575      	cmp	r5, lr
 80088d2:	d30e      	bcc.n	80088f2 <__mdiff+0xea>
 80088d4:	f10e 0103 	add.w	r1, lr, #3
 80088d8:	1a09      	subs	r1, r1, r0
 80088da:	f021 0103 	bic.w	r1, r1, #3
 80088de:	3803      	subs	r0, #3
 80088e0:	4586      	cmp	lr, r0
 80088e2:	bf38      	it	cc
 80088e4:	2100      	movcc	r1, #0
 80088e6:	4419      	add	r1, r3
 80088e8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80088ec:	b18b      	cbz	r3, 8008912 <__mdiff+0x10a>
 80088ee:	6117      	str	r7, [r2, #16]
 80088f0:	e7a4      	b.n	800883c <__mdiff+0x34>
 80088f2:	f855 8b04 	ldr.w	r8, [r5], #4
 80088f6:	fa1f f188 	uxth.w	r1, r8
 80088fa:	4461      	add	r1, ip
 80088fc:	140c      	asrs	r4, r1, #16
 80088fe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008902:	b289      	uxth	r1, r1
 8008904:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008908:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800890c:	f846 1b04 	str.w	r1, [r6], #4
 8008910:	e7de      	b.n	80088d0 <__mdiff+0xc8>
 8008912:	3f01      	subs	r7, #1
 8008914:	e7e8      	b.n	80088e8 <__mdiff+0xe0>
 8008916:	bf00      	nop
 8008918:	0800a103 	.word	0x0800a103
 800891c:	0800a114 	.word	0x0800a114

08008920 <__d2b>:
 8008920:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008924:	2101      	movs	r1, #1
 8008926:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800892a:	4690      	mov	r8, r2
 800892c:	461d      	mov	r5, r3
 800892e:	f7ff fcd1 	bl	80082d4 <_Balloc>
 8008932:	4604      	mov	r4, r0
 8008934:	b930      	cbnz	r0, 8008944 <__d2b+0x24>
 8008936:	4602      	mov	r2, r0
 8008938:	f240 310a 	movw	r1, #778	; 0x30a
 800893c:	4b24      	ldr	r3, [pc, #144]	; (80089d0 <__d2b+0xb0>)
 800893e:	4825      	ldr	r0, [pc, #148]	; (80089d4 <__d2b+0xb4>)
 8008940:	f000 f9ba 	bl	8008cb8 <__assert_func>
 8008944:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008948:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800894c:	bb2d      	cbnz	r5, 800899a <__d2b+0x7a>
 800894e:	9301      	str	r3, [sp, #4]
 8008950:	f1b8 0300 	subs.w	r3, r8, #0
 8008954:	d026      	beq.n	80089a4 <__d2b+0x84>
 8008956:	4668      	mov	r0, sp
 8008958:	9300      	str	r3, [sp, #0]
 800895a:	f7ff fd83 	bl	8008464 <__lo0bits>
 800895e:	9900      	ldr	r1, [sp, #0]
 8008960:	b1f0      	cbz	r0, 80089a0 <__d2b+0x80>
 8008962:	9a01      	ldr	r2, [sp, #4]
 8008964:	f1c0 0320 	rsb	r3, r0, #32
 8008968:	fa02 f303 	lsl.w	r3, r2, r3
 800896c:	430b      	orrs	r3, r1
 800896e:	40c2      	lsrs	r2, r0
 8008970:	6163      	str	r3, [r4, #20]
 8008972:	9201      	str	r2, [sp, #4]
 8008974:	9b01      	ldr	r3, [sp, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	bf14      	ite	ne
 800897a:	2102      	movne	r1, #2
 800897c:	2101      	moveq	r1, #1
 800897e:	61a3      	str	r3, [r4, #24]
 8008980:	6121      	str	r1, [r4, #16]
 8008982:	b1c5      	cbz	r5, 80089b6 <__d2b+0x96>
 8008984:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008988:	4405      	add	r5, r0
 800898a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800898e:	603d      	str	r5, [r7, #0]
 8008990:	6030      	str	r0, [r6, #0]
 8008992:	4620      	mov	r0, r4
 8008994:	b002      	add	sp, #8
 8008996:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800899a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800899e:	e7d6      	b.n	800894e <__d2b+0x2e>
 80089a0:	6161      	str	r1, [r4, #20]
 80089a2:	e7e7      	b.n	8008974 <__d2b+0x54>
 80089a4:	a801      	add	r0, sp, #4
 80089a6:	f7ff fd5d 	bl	8008464 <__lo0bits>
 80089aa:	2101      	movs	r1, #1
 80089ac:	9b01      	ldr	r3, [sp, #4]
 80089ae:	6121      	str	r1, [r4, #16]
 80089b0:	6163      	str	r3, [r4, #20]
 80089b2:	3020      	adds	r0, #32
 80089b4:	e7e5      	b.n	8008982 <__d2b+0x62>
 80089b6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80089ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80089be:	6038      	str	r0, [r7, #0]
 80089c0:	6918      	ldr	r0, [r3, #16]
 80089c2:	f7ff fd2f 	bl	8008424 <__hi0bits>
 80089c6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80089ca:	6031      	str	r1, [r6, #0]
 80089cc:	e7e1      	b.n	8008992 <__d2b+0x72>
 80089ce:	bf00      	nop
 80089d0:	0800a103 	.word	0x0800a103
 80089d4:	0800a114 	.word	0x0800a114

080089d8 <_calloc_r>:
 80089d8:	b570      	push	{r4, r5, r6, lr}
 80089da:	fba1 5402 	umull	r5, r4, r1, r2
 80089de:	b934      	cbnz	r4, 80089ee <_calloc_r+0x16>
 80089e0:	4629      	mov	r1, r5
 80089e2:	f7fe f8cb 	bl	8006b7c <_malloc_r>
 80089e6:	4606      	mov	r6, r0
 80089e8:	b928      	cbnz	r0, 80089f6 <_calloc_r+0x1e>
 80089ea:	4630      	mov	r0, r6
 80089ec:	bd70      	pop	{r4, r5, r6, pc}
 80089ee:	220c      	movs	r2, #12
 80089f0:	2600      	movs	r6, #0
 80089f2:	6002      	str	r2, [r0, #0]
 80089f4:	e7f9      	b.n	80089ea <_calloc_r+0x12>
 80089f6:	462a      	mov	r2, r5
 80089f8:	4621      	mov	r1, r4
 80089fa:	f7fe f84f 	bl	8006a9c <memset>
 80089fe:	e7f4      	b.n	80089ea <_calloc_r+0x12>

08008a00 <__ssputs_r>:
 8008a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a04:	688e      	ldr	r6, [r1, #8]
 8008a06:	4682      	mov	sl, r0
 8008a08:	429e      	cmp	r6, r3
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	4690      	mov	r8, r2
 8008a0e:	461f      	mov	r7, r3
 8008a10:	d838      	bhi.n	8008a84 <__ssputs_r+0x84>
 8008a12:	898a      	ldrh	r2, [r1, #12]
 8008a14:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a18:	d032      	beq.n	8008a80 <__ssputs_r+0x80>
 8008a1a:	6825      	ldr	r5, [r4, #0]
 8008a1c:	6909      	ldr	r1, [r1, #16]
 8008a1e:	3301      	adds	r3, #1
 8008a20:	eba5 0901 	sub.w	r9, r5, r1
 8008a24:	6965      	ldr	r5, [r4, #20]
 8008a26:	444b      	add	r3, r9
 8008a28:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a30:	106d      	asrs	r5, r5, #1
 8008a32:	429d      	cmp	r5, r3
 8008a34:	bf38      	it	cc
 8008a36:	461d      	movcc	r5, r3
 8008a38:	0553      	lsls	r3, r2, #21
 8008a3a:	d531      	bpl.n	8008aa0 <__ssputs_r+0xa0>
 8008a3c:	4629      	mov	r1, r5
 8008a3e:	f7fe f89d 	bl	8006b7c <_malloc_r>
 8008a42:	4606      	mov	r6, r0
 8008a44:	b950      	cbnz	r0, 8008a5c <__ssputs_r+0x5c>
 8008a46:	230c      	movs	r3, #12
 8008a48:	f04f 30ff 	mov.w	r0, #4294967295
 8008a4c:	f8ca 3000 	str.w	r3, [sl]
 8008a50:	89a3      	ldrh	r3, [r4, #12]
 8008a52:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a56:	81a3      	strh	r3, [r4, #12]
 8008a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a5c:	464a      	mov	r2, r9
 8008a5e:	6921      	ldr	r1, [r4, #16]
 8008a60:	f7ff fc1e 	bl	80082a0 <memcpy>
 8008a64:	89a3      	ldrh	r3, [r4, #12]
 8008a66:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008a6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a6e:	81a3      	strh	r3, [r4, #12]
 8008a70:	6126      	str	r6, [r4, #16]
 8008a72:	444e      	add	r6, r9
 8008a74:	6026      	str	r6, [r4, #0]
 8008a76:	463e      	mov	r6, r7
 8008a78:	6165      	str	r5, [r4, #20]
 8008a7a:	eba5 0509 	sub.w	r5, r5, r9
 8008a7e:	60a5      	str	r5, [r4, #8]
 8008a80:	42be      	cmp	r6, r7
 8008a82:	d900      	bls.n	8008a86 <__ssputs_r+0x86>
 8008a84:	463e      	mov	r6, r7
 8008a86:	4632      	mov	r2, r6
 8008a88:	4641      	mov	r1, r8
 8008a8a:	6820      	ldr	r0, [r4, #0]
 8008a8c:	f000 f959 	bl	8008d42 <memmove>
 8008a90:	68a3      	ldr	r3, [r4, #8]
 8008a92:	2000      	movs	r0, #0
 8008a94:	1b9b      	subs	r3, r3, r6
 8008a96:	60a3      	str	r3, [r4, #8]
 8008a98:	6823      	ldr	r3, [r4, #0]
 8008a9a:	4433      	add	r3, r6
 8008a9c:	6023      	str	r3, [r4, #0]
 8008a9e:	e7db      	b.n	8008a58 <__ssputs_r+0x58>
 8008aa0:	462a      	mov	r2, r5
 8008aa2:	f000 f968 	bl	8008d76 <_realloc_r>
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d1e1      	bne.n	8008a70 <__ssputs_r+0x70>
 8008aac:	4650      	mov	r0, sl
 8008aae:	6921      	ldr	r1, [r4, #16]
 8008ab0:	f7fd fffc 	bl	8006aac <_free_r>
 8008ab4:	e7c7      	b.n	8008a46 <__ssputs_r+0x46>
	...

08008ab8 <_svfiprintf_r>:
 8008ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	4698      	mov	r8, r3
 8008abe:	898b      	ldrh	r3, [r1, #12]
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	061b      	lsls	r3, r3, #24
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	4614      	mov	r4, r2
 8008ac8:	b09d      	sub	sp, #116	; 0x74
 8008aca:	d50e      	bpl.n	8008aea <_svfiprintf_r+0x32>
 8008acc:	690b      	ldr	r3, [r1, #16]
 8008ace:	b963      	cbnz	r3, 8008aea <_svfiprintf_r+0x32>
 8008ad0:	2140      	movs	r1, #64	; 0x40
 8008ad2:	f7fe f853 	bl	8006b7c <_malloc_r>
 8008ad6:	6028      	str	r0, [r5, #0]
 8008ad8:	6128      	str	r0, [r5, #16]
 8008ada:	b920      	cbnz	r0, 8008ae6 <_svfiprintf_r+0x2e>
 8008adc:	230c      	movs	r3, #12
 8008ade:	603b      	str	r3, [r7, #0]
 8008ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ae4:	e0d1      	b.n	8008c8a <_svfiprintf_r+0x1d2>
 8008ae6:	2340      	movs	r3, #64	; 0x40
 8008ae8:	616b      	str	r3, [r5, #20]
 8008aea:	2300      	movs	r3, #0
 8008aec:	9309      	str	r3, [sp, #36]	; 0x24
 8008aee:	2320      	movs	r3, #32
 8008af0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008af4:	2330      	movs	r3, #48	; 0x30
 8008af6:	f04f 0901 	mov.w	r9, #1
 8008afa:	f8cd 800c 	str.w	r8, [sp, #12]
 8008afe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008ca4 <_svfiprintf_r+0x1ec>
 8008b02:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b06:	4623      	mov	r3, r4
 8008b08:	469a      	mov	sl, r3
 8008b0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b0e:	b10a      	cbz	r2, 8008b14 <_svfiprintf_r+0x5c>
 8008b10:	2a25      	cmp	r2, #37	; 0x25
 8008b12:	d1f9      	bne.n	8008b08 <_svfiprintf_r+0x50>
 8008b14:	ebba 0b04 	subs.w	fp, sl, r4
 8008b18:	d00b      	beq.n	8008b32 <_svfiprintf_r+0x7a>
 8008b1a:	465b      	mov	r3, fp
 8008b1c:	4622      	mov	r2, r4
 8008b1e:	4629      	mov	r1, r5
 8008b20:	4638      	mov	r0, r7
 8008b22:	f7ff ff6d 	bl	8008a00 <__ssputs_r>
 8008b26:	3001      	adds	r0, #1
 8008b28:	f000 80aa 	beq.w	8008c80 <_svfiprintf_r+0x1c8>
 8008b2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b2e:	445a      	add	r2, fp
 8008b30:	9209      	str	r2, [sp, #36]	; 0x24
 8008b32:	f89a 3000 	ldrb.w	r3, [sl]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	f000 80a2 	beq.w	8008c80 <_svfiprintf_r+0x1c8>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b46:	f10a 0a01 	add.w	sl, sl, #1
 8008b4a:	9304      	str	r3, [sp, #16]
 8008b4c:	9307      	str	r3, [sp, #28]
 8008b4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008b52:	931a      	str	r3, [sp, #104]	; 0x68
 8008b54:	4654      	mov	r4, sl
 8008b56:	2205      	movs	r2, #5
 8008b58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b5c:	4851      	ldr	r0, [pc, #324]	; (8008ca4 <_svfiprintf_r+0x1ec>)
 8008b5e:	f7ff fb91 	bl	8008284 <memchr>
 8008b62:	9a04      	ldr	r2, [sp, #16]
 8008b64:	b9d8      	cbnz	r0, 8008b9e <_svfiprintf_r+0xe6>
 8008b66:	06d0      	lsls	r0, r2, #27
 8008b68:	bf44      	itt	mi
 8008b6a:	2320      	movmi	r3, #32
 8008b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b70:	0711      	lsls	r1, r2, #28
 8008b72:	bf44      	itt	mi
 8008b74:	232b      	movmi	r3, #43	; 0x2b
 8008b76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008b7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008b7e:	2b2a      	cmp	r3, #42	; 0x2a
 8008b80:	d015      	beq.n	8008bae <_svfiprintf_r+0xf6>
 8008b82:	4654      	mov	r4, sl
 8008b84:	2000      	movs	r0, #0
 8008b86:	f04f 0c0a 	mov.w	ip, #10
 8008b8a:	9a07      	ldr	r2, [sp, #28]
 8008b8c:	4621      	mov	r1, r4
 8008b8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b92:	3b30      	subs	r3, #48	; 0x30
 8008b94:	2b09      	cmp	r3, #9
 8008b96:	d94e      	bls.n	8008c36 <_svfiprintf_r+0x17e>
 8008b98:	b1b0      	cbz	r0, 8008bc8 <_svfiprintf_r+0x110>
 8008b9a:	9207      	str	r2, [sp, #28]
 8008b9c:	e014      	b.n	8008bc8 <_svfiprintf_r+0x110>
 8008b9e:	eba0 0308 	sub.w	r3, r0, r8
 8008ba2:	fa09 f303 	lsl.w	r3, r9, r3
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	46a2      	mov	sl, r4
 8008baa:	9304      	str	r3, [sp, #16]
 8008bac:	e7d2      	b.n	8008b54 <_svfiprintf_r+0x9c>
 8008bae:	9b03      	ldr	r3, [sp, #12]
 8008bb0:	1d19      	adds	r1, r3, #4
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	9103      	str	r1, [sp, #12]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	bfbb      	ittet	lt
 8008bba:	425b      	neglt	r3, r3
 8008bbc:	f042 0202 	orrlt.w	r2, r2, #2
 8008bc0:	9307      	strge	r3, [sp, #28]
 8008bc2:	9307      	strlt	r3, [sp, #28]
 8008bc4:	bfb8      	it	lt
 8008bc6:	9204      	strlt	r2, [sp, #16]
 8008bc8:	7823      	ldrb	r3, [r4, #0]
 8008bca:	2b2e      	cmp	r3, #46	; 0x2e
 8008bcc:	d10c      	bne.n	8008be8 <_svfiprintf_r+0x130>
 8008bce:	7863      	ldrb	r3, [r4, #1]
 8008bd0:	2b2a      	cmp	r3, #42	; 0x2a
 8008bd2:	d135      	bne.n	8008c40 <_svfiprintf_r+0x188>
 8008bd4:	9b03      	ldr	r3, [sp, #12]
 8008bd6:	3402      	adds	r4, #2
 8008bd8:	1d1a      	adds	r2, r3, #4
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	9203      	str	r2, [sp, #12]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	bfb8      	it	lt
 8008be2:	f04f 33ff 	movlt.w	r3, #4294967295
 8008be6:	9305      	str	r3, [sp, #20]
 8008be8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008ca8 <_svfiprintf_r+0x1f0>
 8008bec:	2203      	movs	r2, #3
 8008bee:	4650      	mov	r0, sl
 8008bf0:	7821      	ldrb	r1, [r4, #0]
 8008bf2:	f7ff fb47 	bl	8008284 <memchr>
 8008bf6:	b140      	cbz	r0, 8008c0a <_svfiprintf_r+0x152>
 8008bf8:	2340      	movs	r3, #64	; 0x40
 8008bfa:	eba0 000a 	sub.w	r0, r0, sl
 8008bfe:	fa03 f000 	lsl.w	r0, r3, r0
 8008c02:	9b04      	ldr	r3, [sp, #16]
 8008c04:	3401      	adds	r4, #1
 8008c06:	4303      	orrs	r3, r0
 8008c08:	9304      	str	r3, [sp, #16]
 8008c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c0e:	2206      	movs	r2, #6
 8008c10:	4826      	ldr	r0, [pc, #152]	; (8008cac <_svfiprintf_r+0x1f4>)
 8008c12:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c16:	f7ff fb35 	bl	8008284 <memchr>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d038      	beq.n	8008c90 <_svfiprintf_r+0x1d8>
 8008c1e:	4b24      	ldr	r3, [pc, #144]	; (8008cb0 <_svfiprintf_r+0x1f8>)
 8008c20:	bb1b      	cbnz	r3, 8008c6a <_svfiprintf_r+0x1b2>
 8008c22:	9b03      	ldr	r3, [sp, #12]
 8008c24:	3307      	adds	r3, #7
 8008c26:	f023 0307 	bic.w	r3, r3, #7
 8008c2a:	3308      	adds	r3, #8
 8008c2c:	9303      	str	r3, [sp, #12]
 8008c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c30:	4433      	add	r3, r6
 8008c32:	9309      	str	r3, [sp, #36]	; 0x24
 8008c34:	e767      	b.n	8008b06 <_svfiprintf_r+0x4e>
 8008c36:	460c      	mov	r4, r1
 8008c38:	2001      	movs	r0, #1
 8008c3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c3e:	e7a5      	b.n	8008b8c <_svfiprintf_r+0xd4>
 8008c40:	2300      	movs	r3, #0
 8008c42:	f04f 0c0a 	mov.w	ip, #10
 8008c46:	4619      	mov	r1, r3
 8008c48:	3401      	adds	r4, #1
 8008c4a:	9305      	str	r3, [sp, #20]
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c52:	3a30      	subs	r2, #48	; 0x30
 8008c54:	2a09      	cmp	r2, #9
 8008c56:	d903      	bls.n	8008c60 <_svfiprintf_r+0x1a8>
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d0c5      	beq.n	8008be8 <_svfiprintf_r+0x130>
 8008c5c:	9105      	str	r1, [sp, #20]
 8008c5e:	e7c3      	b.n	8008be8 <_svfiprintf_r+0x130>
 8008c60:	4604      	mov	r4, r0
 8008c62:	2301      	movs	r3, #1
 8008c64:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c68:	e7f0      	b.n	8008c4c <_svfiprintf_r+0x194>
 8008c6a:	ab03      	add	r3, sp, #12
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	462a      	mov	r2, r5
 8008c70:	4638      	mov	r0, r7
 8008c72:	4b10      	ldr	r3, [pc, #64]	; (8008cb4 <_svfiprintf_r+0x1fc>)
 8008c74:	a904      	add	r1, sp, #16
 8008c76:	f7fe f893 	bl	8006da0 <_printf_float>
 8008c7a:	1c42      	adds	r2, r0, #1
 8008c7c:	4606      	mov	r6, r0
 8008c7e:	d1d6      	bne.n	8008c2e <_svfiprintf_r+0x176>
 8008c80:	89ab      	ldrh	r3, [r5, #12]
 8008c82:	065b      	lsls	r3, r3, #25
 8008c84:	f53f af2c 	bmi.w	8008ae0 <_svfiprintf_r+0x28>
 8008c88:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008c8a:	b01d      	add	sp, #116	; 0x74
 8008c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c90:	ab03      	add	r3, sp, #12
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	462a      	mov	r2, r5
 8008c96:	4638      	mov	r0, r7
 8008c98:	4b06      	ldr	r3, [pc, #24]	; (8008cb4 <_svfiprintf_r+0x1fc>)
 8008c9a:	a904      	add	r1, sp, #16
 8008c9c:	f7fe fb1c 	bl	80072d8 <_printf_i>
 8008ca0:	e7eb      	b.n	8008c7a <_svfiprintf_r+0x1c2>
 8008ca2:	bf00      	nop
 8008ca4:	0800a26c 	.word	0x0800a26c
 8008ca8:	0800a272 	.word	0x0800a272
 8008cac:	0800a276 	.word	0x0800a276
 8008cb0:	08006da1 	.word	0x08006da1
 8008cb4:	08008a01 	.word	0x08008a01

08008cb8 <__assert_func>:
 8008cb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008cba:	4614      	mov	r4, r2
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	4b09      	ldr	r3, [pc, #36]	; (8008ce4 <__assert_func+0x2c>)
 8008cc0:	4605      	mov	r5, r0
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	68d8      	ldr	r0, [r3, #12]
 8008cc6:	b14c      	cbz	r4, 8008cdc <__assert_func+0x24>
 8008cc8:	4b07      	ldr	r3, [pc, #28]	; (8008ce8 <__assert_func+0x30>)
 8008cca:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008cce:	9100      	str	r1, [sp, #0]
 8008cd0:	462b      	mov	r3, r5
 8008cd2:	4906      	ldr	r1, [pc, #24]	; (8008cec <__assert_func+0x34>)
 8008cd4:	f000 f80e 	bl	8008cf4 <fiprintf>
 8008cd8:	f000 faa2 	bl	8009220 <abort>
 8008cdc:	4b04      	ldr	r3, [pc, #16]	; (8008cf0 <__assert_func+0x38>)
 8008cde:	461c      	mov	r4, r3
 8008ce0:	e7f3      	b.n	8008cca <__assert_func+0x12>
 8008ce2:	bf00      	nop
 8008ce4:	20000040 	.word	0x20000040
 8008ce8:	0800a27d 	.word	0x0800a27d
 8008cec:	0800a28a 	.word	0x0800a28a
 8008cf0:	0800a2b8 	.word	0x0800a2b8

08008cf4 <fiprintf>:
 8008cf4:	b40e      	push	{r1, r2, r3}
 8008cf6:	b503      	push	{r0, r1, lr}
 8008cf8:	4601      	mov	r1, r0
 8008cfa:	ab03      	add	r3, sp, #12
 8008cfc:	4805      	ldr	r0, [pc, #20]	; (8008d14 <fiprintf+0x20>)
 8008cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d02:	6800      	ldr	r0, [r0, #0]
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	f000 f88d 	bl	8008e24 <_vfiprintf_r>
 8008d0a:	b002      	add	sp, #8
 8008d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d10:	b003      	add	sp, #12
 8008d12:	4770      	bx	lr
 8008d14:	20000040 	.word	0x20000040

08008d18 <__retarget_lock_init_recursive>:
 8008d18:	4770      	bx	lr

08008d1a <__retarget_lock_acquire_recursive>:
 8008d1a:	4770      	bx	lr

08008d1c <__retarget_lock_release_recursive>:
 8008d1c:	4770      	bx	lr

08008d1e <__ascii_mbtowc>:
 8008d1e:	b082      	sub	sp, #8
 8008d20:	b901      	cbnz	r1, 8008d24 <__ascii_mbtowc+0x6>
 8008d22:	a901      	add	r1, sp, #4
 8008d24:	b142      	cbz	r2, 8008d38 <__ascii_mbtowc+0x1a>
 8008d26:	b14b      	cbz	r3, 8008d3c <__ascii_mbtowc+0x1e>
 8008d28:	7813      	ldrb	r3, [r2, #0]
 8008d2a:	600b      	str	r3, [r1, #0]
 8008d2c:	7812      	ldrb	r2, [r2, #0]
 8008d2e:	1e10      	subs	r0, r2, #0
 8008d30:	bf18      	it	ne
 8008d32:	2001      	movne	r0, #1
 8008d34:	b002      	add	sp, #8
 8008d36:	4770      	bx	lr
 8008d38:	4610      	mov	r0, r2
 8008d3a:	e7fb      	b.n	8008d34 <__ascii_mbtowc+0x16>
 8008d3c:	f06f 0001 	mvn.w	r0, #1
 8008d40:	e7f8      	b.n	8008d34 <__ascii_mbtowc+0x16>

08008d42 <memmove>:
 8008d42:	4288      	cmp	r0, r1
 8008d44:	b510      	push	{r4, lr}
 8008d46:	eb01 0402 	add.w	r4, r1, r2
 8008d4a:	d902      	bls.n	8008d52 <memmove+0x10>
 8008d4c:	4284      	cmp	r4, r0
 8008d4e:	4623      	mov	r3, r4
 8008d50:	d807      	bhi.n	8008d62 <memmove+0x20>
 8008d52:	1e43      	subs	r3, r0, #1
 8008d54:	42a1      	cmp	r1, r4
 8008d56:	d008      	beq.n	8008d6a <memmove+0x28>
 8008d58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d5c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d60:	e7f8      	b.n	8008d54 <memmove+0x12>
 8008d62:	4601      	mov	r1, r0
 8008d64:	4402      	add	r2, r0
 8008d66:	428a      	cmp	r2, r1
 8008d68:	d100      	bne.n	8008d6c <memmove+0x2a>
 8008d6a:	bd10      	pop	{r4, pc}
 8008d6c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d70:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d74:	e7f7      	b.n	8008d66 <memmove+0x24>

08008d76 <_realloc_r>:
 8008d76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d7a:	4680      	mov	r8, r0
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	460e      	mov	r6, r1
 8008d80:	b921      	cbnz	r1, 8008d8c <_realloc_r+0x16>
 8008d82:	4611      	mov	r1, r2
 8008d84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008d88:	f7fd bef8 	b.w	8006b7c <_malloc_r>
 8008d8c:	b92a      	cbnz	r2, 8008d9a <_realloc_r+0x24>
 8008d8e:	f7fd fe8d 	bl	8006aac <_free_r>
 8008d92:	4625      	mov	r5, r4
 8008d94:	4628      	mov	r0, r5
 8008d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d9a:	f000 fc61 	bl	8009660 <_malloc_usable_size_r>
 8008d9e:	4284      	cmp	r4, r0
 8008da0:	4607      	mov	r7, r0
 8008da2:	d802      	bhi.n	8008daa <_realloc_r+0x34>
 8008da4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008da8:	d812      	bhi.n	8008dd0 <_realloc_r+0x5a>
 8008daa:	4621      	mov	r1, r4
 8008dac:	4640      	mov	r0, r8
 8008dae:	f7fd fee5 	bl	8006b7c <_malloc_r>
 8008db2:	4605      	mov	r5, r0
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d0ed      	beq.n	8008d94 <_realloc_r+0x1e>
 8008db8:	42bc      	cmp	r4, r7
 8008dba:	4622      	mov	r2, r4
 8008dbc:	4631      	mov	r1, r6
 8008dbe:	bf28      	it	cs
 8008dc0:	463a      	movcs	r2, r7
 8008dc2:	f7ff fa6d 	bl	80082a0 <memcpy>
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4640      	mov	r0, r8
 8008dca:	f7fd fe6f 	bl	8006aac <_free_r>
 8008dce:	e7e1      	b.n	8008d94 <_realloc_r+0x1e>
 8008dd0:	4635      	mov	r5, r6
 8008dd2:	e7df      	b.n	8008d94 <_realloc_r+0x1e>

08008dd4 <__sfputc_r>:
 8008dd4:	6893      	ldr	r3, [r2, #8]
 8008dd6:	b410      	push	{r4}
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	6093      	str	r3, [r2, #8]
 8008dde:	da07      	bge.n	8008df0 <__sfputc_r+0x1c>
 8008de0:	6994      	ldr	r4, [r2, #24]
 8008de2:	42a3      	cmp	r3, r4
 8008de4:	db01      	blt.n	8008dea <__sfputc_r+0x16>
 8008de6:	290a      	cmp	r1, #10
 8008de8:	d102      	bne.n	8008df0 <__sfputc_r+0x1c>
 8008dea:	bc10      	pop	{r4}
 8008dec:	f000 b94a 	b.w	8009084 <__swbuf_r>
 8008df0:	6813      	ldr	r3, [r2, #0]
 8008df2:	1c58      	adds	r0, r3, #1
 8008df4:	6010      	str	r0, [r2, #0]
 8008df6:	7019      	strb	r1, [r3, #0]
 8008df8:	4608      	mov	r0, r1
 8008dfa:	bc10      	pop	{r4}
 8008dfc:	4770      	bx	lr

08008dfe <__sfputs_r>:
 8008dfe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e00:	4606      	mov	r6, r0
 8008e02:	460f      	mov	r7, r1
 8008e04:	4614      	mov	r4, r2
 8008e06:	18d5      	adds	r5, r2, r3
 8008e08:	42ac      	cmp	r4, r5
 8008e0a:	d101      	bne.n	8008e10 <__sfputs_r+0x12>
 8008e0c:	2000      	movs	r0, #0
 8008e0e:	e007      	b.n	8008e20 <__sfputs_r+0x22>
 8008e10:	463a      	mov	r2, r7
 8008e12:	4630      	mov	r0, r6
 8008e14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e18:	f7ff ffdc 	bl	8008dd4 <__sfputc_r>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d1f3      	bne.n	8008e08 <__sfputs_r+0xa>
 8008e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e24 <_vfiprintf_r>:
 8008e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e28:	460d      	mov	r5, r1
 8008e2a:	4614      	mov	r4, r2
 8008e2c:	4698      	mov	r8, r3
 8008e2e:	4606      	mov	r6, r0
 8008e30:	b09d      	sub	sp, #116	; 0x74
 8008e32:	b118      	cbz	r0, 8008e3c <_vfiprintf_r+0x18>
 8008e34:	6983      	ldr	r3, [r0, #24]
 8008e36:	b90b      	cbnz	r3, 8008e3c <_vfiprintf_r+0x18>
 8008e38:	f000 fb10 	bl	800945c <__sinit>
 8008e3c:	4b89      	ldr	r3, [pc, #548]	; (8009064 <_vfiprintf_r+0x240>)
 8008e3e:	429d      	cmp	r5, r3
 8008e40:	d11b      	bne.n	8008e7a <_vfiprintf_r+0x56>
 8008e42:	6875      	ldr	r5, [r6, #4]
 8008e44:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e46:	07d9      	lsls	r1, r3, #31
 8008e48:	d405      	bmi.n	8008e56 <_vfiprintf_r+0x32>
 8008e4a:	89ab      	ldrh	r3, [r5, #12]
 8008e4c:	059a      	lsls	r2, r3, #22
 8008e4e:	d402      	bmi.n	8008e56 <_vfiprintf_r+0x32>
 8008e50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e52:	f7ff ff62 	bl	8008d1a <__retarget_lock_acquire_recursive>
 8008e56:	89ab      	ldrh	r3, [r5, #12]
 8008e58:	071b      	lsls	r3, r3, #28
 8008e5a:	d501      	bpl.n	8008e60 <_vfiprintf_r+0x3c>
 8008e5c:	692b      	ldr	r3, [r5, #16]
 8008e5e:	b9eb      	cbnz	r3, 8008e9c <_vfiprintf_r+0x78>
 8008e60:	4629      	mov	r1, r5
 8008e62:	4630      	mov	r0, r6
 8008e64:	f000 f96e 	bl	8009144 <__swsetup_r>
 8008e68:	b1c0      	cbz	r0, 8008e9c <_vfiprintf_r+0x78>
 8008e6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e6c:	07dc      	lsls	r4, r3, #31
 8008e6e:	d50e      	bpl.n	8008e8e <_vfiprintf_r+0x6a>
 8008e70:	f04f 30ff 	mov.w	r0, #4294967295
 8008e74:	b01d      	add	sp, #116	; 0x74
 8008e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e7a:	4b7b      	ldr	r3, [pc, #492]	; (8009068 <_vfiprintf_r+0x244>)
 8008e7c:	429d      	cmp	r5, r3
 8008e7e:	d101      	bne.n	8008e84 <_vfiprintf_r+0x60>
 8008e80:	68b5      	ldr	r5, [r6, #8]
 8008e82:	e7df      	b.n	8008e44 <_vfiprintf_r+0x20>
 8008e84:	4b79      	ldr	r3, [pc, #484]	; (800906c <_vfiprintf_r+0x248>)
 8008e86:	429d      	cmp	r5, r3
 8008e88:	bf08      	it	eq
 8008e8a:	68f5      	ldreq	r5, [r6, #12]
 8008e8c:	e7da      	b.n	8008e44 <_vfiprintf_r+0x20>
 8008e8e:	89ab      	ldrh	r3, [r5, #12]
 8008e90:	0598      	lsls	r0, r3, #22
 8008e92:	d4ed      	bmi.n	8008e70 <_vfiprintf_r+0x4c>
 8008e94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e96:	f7ff ff41 	bl	8008d1c <__retarget_lock_release_recursive>
 8008e9a:	e7e9      	b.n	8008e70 <_vfiprintf_r+0x4c>
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008ea0:	2320      	movs	r3, #32
 8008ea2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008ea6:	2330      	movs	r3, #48	; 0x30
 8008ea8:	f04f 0901 	mov.w	r9, #1
 8008eac:	f8cd 800c 	str.w	r8, [sp, #12]
 8008eb0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009070 <_vfiprintf_r+0x24c>
 8008eb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008eb8:	4623      	mov	r3, r4
 8008eba:	469a      	mov	sl, r3
 8008ebc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec0:	b10a      	cbz	r2, 8008ec6 <_vfiprintf_r+0xa2>
 8008ec2:	2a25      	cmp	r2, #37	; 0x25
 8008ec4:	d1f9      	bne.n	8008eba <_vfiprintf_r+0x96>
 8008ec6:	ebba 0b04 	subs.w	fp, sl, r4
 8008eca:	d00b      	beq.n	8008ee4 <_vfiprintf_r+0xc0>
 8008ecc:	465b      	mov	r3, fp
 8008ece:	4622      	mov	r2, r4
 8008ed0:	4629      	mov	r1, r5
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7ff ff93 	bl	8008dfe <__sfputs_r>
 8008ed8:	3001      	adds	r0, #1
 8008eda:	f000 80aa 	beq.w	8009032 <_vfiprintf_r+0x20e>
 8008ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ee0:	445a      	add	r2, fp
 8008ee2:	9209      	str	r2, [sp, #36]	; 0x24
 8008ee4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f000 80a2 	beq.w	8009032 <_vfiprintf_r+0x20e>
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ef8:	f10a 0a01 	add.w	sl, sl, #1
 8008efc:	9304      	str	r3, [sp, #16]
 8008efe:	9307      	str	r3, [sp, #28]
 8008f00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f04:	931a      	str	r3, [sp, #104]	; 0x68
 8008f06:	4654      	mov	r4, sl
 8008f08:	2205      	movs	r2, #5
 8008f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f0e:	4858      	ldr	r0, [pc, #352]	; (8009070 <_vfiprintf_r+0x24c>)
 8008f10:	f7ff f9b8 	bl	8008284 <memchr>
 8008f14:	9a04      	ldr	r2, [sp, #16]
 8008f16:	b9d8      	cbnz	r0, 8008f50 <_vfiprintf_r+0x12c>
 8008f18:	06d1      	lsls	r1, r2, #27
 8008f1a:	bf44      	itt	mi
 8008f1c:	2320      	movmi	r3, #32
 8008f1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f22:	0713      	lsls	r3, r2, #28
 8008f24:	bf44      	itt	mi
 8008f26:	232b      	movmi	r3, #43	; 0x2b
 8008f28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f2c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f30:	2b2a      	cmp	r3, #42	; 0x2a
 8008f32:	d015      	beq.n	8008f60 <_vfiprintf_r+0x13c>
 8008f34:	4654      	mov	r4, sl
 8008f36:	2000      	movs	r0, #0
 8008f38:	f04f 0c0a 	mov.w	ip, #10
 8008f3c:	9a07      	ldr	r2, [sp, #28]
 8008f3e:	4621      	mov	r1, r4
 8008f40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f44:	3b30      	subs	r3, #48	; 0x30
 8008f46:	2b09      	cmp	r3, #9
 8008f48:	d94e      	bls.n	8008fe8 <_vfiprintf_r+0x1c4>
 8008f4a:	b1b0      	cbz	r0, 8008f7a <_vfiprintf_r+0x156>
 8008f4c:	9207      	str	r2, [sp, #28]
 8008f4e:	e014      	b.n	8008f7a <_vfiprintf_r+0x156>
 8008f50:	eba0 0308 	sub.w	r3, r0, r8
 8008f54:	fa09 f303 	lsl.w	r3, r9, r3
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	46a2      	mov	sl, r4
 8008f5c:	9304      	str	r3, [sp, #16]
 8008f5e:	e7d2      	b.n	8008f06 <_vfiprintf_r+0xe2>
 8008f60:	9b03      	ldr	r3, [sp, #12]
 8008f62:	1d19      	adds	r1, r3, #4
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	9103      	str	r1, [sp, #12]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	bfbb      	ittet	lt
 8008f6c:	425b      	neglt	r3, r3
 8008f6e:	f042 0202 	orrlt.w	r2, r2, #2
 8008f72:	9307      	strge	r3, [sp, #28]
 8008f74:	9307      	strlt	r3, [sp, #28]
 8008f76:	bfb8      	it	lt
 8008f78:	9204      	strlt	r2, [sp, #16]
 8008f7a:	7823      	ldrb	r3, [r4, #0]
 8008f7c:	2b2e      	cmp	r3, #46	; 0x2e
 8008f7e:	d10c      	bne.n	8008f9a <_vfiprintf_r+0x176>
 8008f80:	7863      	ldrb	r3, [r4, #1]
 8008f82:	2b2a      	cmp	r3, #42	; 0x2a
 8008f84:	d135      	bne.n	8008ff2 <_vfiprintf_r+0x1ce>
 8008f86:	9b03      	ldr	r3, [sp, #12]
 8008f88:	3402      	adds	r4, #2
 8008f8a:	1d1a      	adds	r2, r3, #4
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	9203      	str	r2, [sp, #12]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	bfb8      	it	lt
 8008f94:	f04f 33ff 	movlt.w	r3, #4294967295
 8008f98:	9305      	str	r3, [sp, #20]
 8008f9a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009074 <_vfiprintf_r+0x250>
 8008f9e:	2203      	movs	r2, #3
 8008fa0:	4650      	mov	r0, sl
 8008fa2:	7821      	ldrb	r1, [r4, #0]
 8008fa4:	f7ff f96e 	bl	8008284 <memchr>
 8008fa8:	b140      	cbz	r0, 8008fbc <_vfiprintf_r+0x198>
 8008faa:	2340      	movs	r3, #64	; 0x40
 8008fac:	eba0 000a 	sub.w	r0, r0, sl
 8008fb0:	fa03 f000 	lsl.w	r0, r3, r0
 8008fb4:	9b04      	ldr	r3, [sp, #16]
 8008fb6:	3401      	adds	r4, #1
 8008fb8:	4303      	orrs	r3, r0
 8008fba:	9304      	str	r3, [sp, #16]
 8008fbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fc0:	2206      	movs	r2, #6
 8008fc2:	482d      	ldr	r0, [pc, #180]	; (8009078 <_vfiprintf_r+0x254>)
 8008fc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fc8:	f7ff f95c 	bl	8008284 <memchr>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d03f      	beq.n	8009050 <_vfiprintf_r+0x22c>
 8008fd0:	4b2a      	ldr	r3, [pc, #168]	; (800907c <_vfiprintf_r+0x258>)
 8008fd2:	bb1b      	cbnz	r3, 800901c <_vfiprintf_r+0x1f8>
 8008fd4:	9b03      	ldr	r3, [sp, #12]
 8008fd6:	3307      	adds	r3, #7
 8008fd8:	f023 0307 	bic.w	r3, r3, #7
 8008fdc:	3308      	adds	r3, #8
 8008fde:	9303      	str	r3, [sp, #12]
 8008fe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe2:	443b      	add	r3, r7
 8008fe4:	9309      	str	r3, [sp, #36]	; 0x24
 8008fe6:	e767      	b.n	8008eb8 <_vfiprintf_r+0x94>
 8008fe8:	460c      	mov	r4, r1
 8008fea:	2001      	movs	r0, #1
 8008fec:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ff0:	e7a5      	b.n	8008f3e <_vfiprintf_r+0x11a>
 8008ff2:	2300      	movs	r3, #0
 8008ff4:	f04f 0c0a 	mov.w	ip, #10
 8008ff8:	4619      	mov	r1, r3
 8008ffa:	3401      	adds	r4, #1
 8008ffc:	9305      	str	r3, [sp, #20]
 8008ffe:	4620      	mov	r0, r4
 8009000:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009004:	3a30      	subs	r2, #48	; 0x30
 8009006:	2a09      	cmp	r2, #9
 8009008:	d903      	bls.n	8009012 <_vfiprintf_r+0x1ee>
 800900a:	2b00      	cmp	r3, #0
 800900c:	d0c5      	beq.n	8008f9a <_vfiprintf_r+0x176>
 800900e:	9105      	str	r1, [sp, #20]
 8009010:	e7c3      	b.n	8008f9a <_vfiprintf_r+0x176>
 8009012:	4604      	mov	r4, r0
 8009014:	2301      	movs	r3, #1
 8009016:	fb0c 2101 	mla	r1, ip, r1, r2
 800901a:	e7f0      	b.n	8008ffe <_vfiprintf_r+0x1da>
 800901c:	ab03      	add	r3, sp, #12
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	462a      	mov	r2, r5
 8009022:	4630      	mov	r0, r6
 8009024:	4b16      	ldr	r3, [pc, #88]	; (8009080 <_vfiprintf_r+0x25c>)
 8009026:	a904      	add	r1, sp, #16
 8009028:	f7fd feba 	bl	8006da0 <_printf_float>
 800902c:	4607      	mov	r7, r0
 800902e:	1c78      	adds	r0, r7, #1
 8009030:	d1d6      	bne.n	8008fe0 <_vfiprintf_r+0x1bc>
 8009032:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009034:	07d9      	lsls	r1, r3, #31
 8009036:	d405      	bmi.n	8009044 <_vfiprintf_r+0x220>
 8009038:	89ab      	ldrh	r3, [r5, #12]
 800903a:	059a      	lsls	r2, r3, #22
 800903c:	d402      	bmi.n	8009044 <_vfiprintf_r+0x220>
 800903e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009040:	f7ff fe6c 	bl	8008d1c <__retarget_lock_release_recursive>
 8009044:	89ab      	ldrh	r3, [r5, #12]
 8009046:	065b      	lsls	r3, r3, #25
 8009048:	f53f af12 	bmi.w	8008e70 <_vfiprintf_r+0x4c>
 800904c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800904e:	e711      	b.n	8008e74 <_vfiprintf_r+0x50>
 8009050:	ab03      	add	r3, sp, #12
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	462a      	mov	r2, r5
 8009056:	4630      	mov	r0, r6
 8009058:	4b09      	ldr	r3, [pc, #36]	; (8009080 <_vfiprintf_r+0x25c>)
 800905a:	a904      	add	r1, sp, #16
 800905c:	f7fe f93c 	bl	80072d8 <_printf_i>
 8009060:	e7e4      	b.n	800902c <_vfiprintf_r+0x208>
 8009062:	bf00      	nop
 8009064:	0800a3e4 	.word	0x0800a3e4
 8009068:	0800a404 	.word	0x0800a404
 800906c:	0800a3c4 	.word	0x0800a3c4
 8009070:	0800a26c 	.word	0x0800a26c
 8009074:	0800a272 	.word	0x0800a272
 8009078:	0800a276 	.word	0x0800a276
 800907c:	08006da1 	.word	0x08006da1
 8009080:	08008dff 	.word	0x08008dff

08009084 <__swbuf_r>:
 8009084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009086:	460e      	mov	r6, r1
 8009088:	4614      	mov	r4, r2
 800908a:	4605      	mov	r5, r0
 800908c:	b118      	cbz	r0, 8009096 <__swbuf_r+0x12>
 800908e:	6983      	ldr	r3, [r0, #24]
 8009090:	b90b      	cbnz	r3, 8009096 <__swbuf_r+0x12>
 8009092:	f000 f9e3 	bl	800945c <__sinit>
 8009096:	4b21      	ldr	r3, [pc, #132]	; (800911c <__swbuf_r+0x98>)
 8009098:	429c      	cmp	r4, r3
 800909a:	d12b      	bne.n	80090f4 <__swbuf_r+0x70>
 800909c:	686c      	ldr	r4, [r5, #4]
 800909e:	69a3      	ldr	r3, [r4, #24]
 80090a0:	60a3      	str	r3, [r4, #8]
 80090a2:	89a3      	ldrh	r3, [r4, #12]
 80090a4:	071a      	lsls	r2, r3, #28
 80090a6:	d52f      	bpl.n	8009108 <__swbuf_r+0x84>
 80090a8:	6923      	ldr	r3, [r4, #16]
 80090aa:	b36b      	cbz	r3, 8009108 <__swbuf_r+0x84>
 80090ac:	6923      	ldr	r3, [r4, #16]
 80090ae:	6820      	ldr	r0, [r4, #0]
 80090b0:	b2f6      	uxtb	r6, r6
 80090b2:	1ac0      	subs	r0, r0, r3
 80090b4:	6963      	ldr	r3, [r4, #20]
 80090b6:	4637      	mov	r7, r6
 80090b8:	4283      	cmp	r3, r0
 80090ba:	dc04      	bgt.n	80090c6 <__swbuf_r+0x42>
 80090bc:	4621      	mov	r1, r4
 80090be:	4628      	mov	r0, r5
 80090c0:	f000 f938 	bl	8009334 <_fflush_r>
 80090c4:	bb30      	cbnz	r0, 8009114 <__swbuf_r+0x90>
 80090c6:	68a3      	ldr	r3, [r4, #8]
 80090c8:	3001      	adds	r0, #1
 80090ca:	3b01      	subs	r3, #1
 80090cc:	60a3      	str	r3, [r4, #8]
 80090ce:	6823      	ldr	r3, [r4, #0]
 80090d0:	1c5a      	adds	r2, r3, #1
 80090d2:	6022      	str	r2, [r4, #0]
 80090d4:	701e      	strb	r6, [r3, #0]
 80090d6:	6963      	ldr	r3, [r4, #20]
 80090d8:	4283      	cmp	r3, r0
 80090da:	d004      	beq.n	80090e6 <__swbuf_r+0x62>
 80090dc:	89a3      	ldrh	r3, [r4, #12]
 80090de:	07db      	lsls	r3, r3, #31
 80090e0:	d506      	bpl.n	80090f0 <__swbuf_r+0x6c>
 80090e2:	2e0a      	cmp	r6, #10
 80090e4:	d104      	bne.n	80090f0 <__swbuf_r+0x6c>
 80090e6:	4621      	mov	r1, r4
 80090e8:	4628      	mov	r0, r5
 80090ea:	f000 f923 	bl	8009334 <_fflush_r>
 80090ee:	b988      	cbnz	r0, 8009114 <__swbuf_r+0x90>
 80090f0:	4638      	mov	r0, r7
 80090f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090f4:	4b0a      	ldr	r3, [pc, #40]	; (8009120 <__swbuf_r+0x9c>)
 80090f6:	429c      	cmp	r4, r3
 80090f8:	d101      	bne.n	80090fe <__swbuf_r+0x7a>
 80090fa:	68ac      	ldr	r4, [r5, #8]
 80090fc:	e7cf      	b.n	800909e <__swbuf_r+0x1a>
 80090fe:	4b09      	ldr	r3, [pc, #36]	; (8009124 <__swbuf_r+0xa0>)
 8009100:	429c      	cmp	r4, r3
 8009102:	bf08      	it	eq
 8009104:	68ec      	ldreq	r4, [r5, #12]
 8009106:	e7ca      	b.n	800909e <__swbuf_r+0x1a>
 8009108:	4621      	mov	r1, r4
 800910a:	4628      	mov	r0, r5
 800910c:	f000 f81a 	bl	8009144 <__swsetup_r>
 8009110:	2800      	cmp	r0, #0
 8009112:	d0cb      	beq.n	80090ac <__swbuf_r+0x28>
 8009114:	f04f 37ff 	mov.w	r7, #4294967295
 8009118:	e7ea      	b.n	80090f0 <__swbuf_r+0x6c>
 800911a:	bf00      	nop
 800911c:	0800a3e4 	.word	0x0800a3e4
 8009120:	0800a404 	.word	0x0800a404
 8009124:	0800a3c4 	.word	0x0800a3c4

08009128 <__ascii_wctomb>:
 8009128:	4603      	mov	r3, r0
 800912a:	4608      	mov	r0, r1
 800912c:	b141      	cbz	r1, 8009140 <__ascii_wctomb+0x18>
 800912e:	2aff      	cmp	r2, #255	; 0xff
 8009130:	d904      	bls.n	800913c <__ascii_wctomb+0x14>
 8009132:	228a      	movs	r2, #138	; 0x8a
 8009134:	f04f 30ff 	mov.w	r0, #4294967295
 8009138:	601a      	str	r2, [r3, #0]
 800913a:	4770      	bx	lr
 800913c:	2001      	movs	r0, #1
 800913e:	700a      	strb	r2, [r1, #0]
 8009140:	4770      	bx	lr
	...

08009144 <__swsetup_r>:
 8009144:	4b32      	ldr	r3, [pc, #200]	; (8009210 <__swsetup_r+0xcc>)
 8009146:	b570      	push	{r4, r5, r6, lr}
 8009148:	681d      	ldr	r5, [r3, #0]
 800914a:	4606      	mov	r6, r0
 800914c:	460c      	mov	r4, r1
 800914e:	b125      	cbz	r5, 800915a <__swsetup_r+0x16>
 8009150:	69ab      	ldr	r3, [r5, #24]
 8009152:	b913      	cbnz	r3, 800915a <__swsetup_r+0x16>
 8009154:	4628      	mov	r0, r5
 8009156:	f000 f981 	bl	800945c <__sinit>
 800915a:	4b2e      	ldr	r3, [pc, #184]	; (8009214 <__swsetup_r+0xd0>)
 800915c:	429c      	cmp	r4, r3
 800915e:	d10f      	bne.n	8009180 <__swsetup_r+0x3c>
 8009160:	686c      	ldr	r4, [r5, #4]
 8009162:	89a3      	ldrh	r3, [r4, #12]
 8009164:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009168:	0719      	lsls	r1, r3, #28
 800916a:	d42c      	bmi.n	80091c6 <__swsetup_r+0x82>
 800916c:	06dd      	lsls	r5, r3, #27
 800916e:	d411      	bmi.n	8009194 <__swsetup_r+0x50>
 8009170:	2309      	movs	r3, #9
 8009172:	6033      	str	r3, [r6, #0]
 8009174:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009178:	f04f 30ff 	mov.w	r0, #4294967295
 800917c:	81a3      	strh	r3, [r4, #12]
 800917e:	e03e      	b.n	80091fe <__swsetup_r+0xba>
 8009180:	4b25      	ldr	r3, [pc, #148]	; (8009218 <__swsetup_r+0xd4>)
 8009182:	429c      	cmp	r4, r3
 8009184:	d101      	bne.n	800918a <__swsetup_r+0x46>
 8009186:	68ac      	ldr	r4, [r5, #8]
 8009188:	e7eb      	b.n	8009162 <__swsetup_r+0x1e>
 800918a:	4b24      	ldr	r3, [pc, #144]	; (800921c <__swsetup_r+0xd8>)
 800918c:	429c      	cmp	r4, r3
 800918e:	bf08      	it	eq
 8009190:	68ec      	ldreq	r4, [r5, #12]
 8009192:	e7e6      	b.n	8009162 <__swsetup_r+0x1e>
 8009194:	0758      	lsls	r0, r3, #29
 8009196:	d512      	bpl.n	80091be <__swsetup_r+0x7a>
 8009198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800919a:	b141      	cbz	r1, 80091ae <__swsetup_r+0x6a>
 800919c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091a0:	4299      	cmp	r1, r3
 80091a2:	d002      	beq.n	80091aa <__swsetup_r+0x66>
 80091a4:	4630      	mov	r0, r6
 80091a6:	f7fd fc81 	bl	8006aac <_free_r>
 80091aa:	2300      	movs	r3, #0
 80091ac:	6363      	str	r3, [r4, #52]	; 0x34
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80091b4:	81a3      	strh	r3, [r4, #12]
 80091b6:	2300      	movs	r3, #0
 80091b8:	6063      	str	r3, [r4, #4]
 80091ba:	6923      	ldr	r3, [r4, #16]
 80091bc:	6023      	str	r3, [r4, #0]
 80091be:	89a3      	ldrh	r3, [r4, #12]
 80091c0:	f043 0308 	orr.w	r3, r3, #8
 80091c4:	81a3      	strh	r3, [r4, #12]
 80091c6:	6923      	ldr	r3, [r4, #16]
 80091c8:	b94b      	cbnz	r3, 80091de <__swsetup_r+0x9a>
 80091ca:	89a3      	ldrh	r3, [r4, #12]
 80091cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80091d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091d4:	d003      	beq.n	80091de <__swsetup_r+0x9a>
 80091d6:	4621      	mov	r1, r4
 80091d8:	4630      	mov	r0, r6
 80091da:	f000 fa01 	bl	80095e0 <__smakebuf_r>
 80091de:	89a0      	ldrh	r0, [r4, #12]
 80091e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80091e4:	f010 0301 	ands.w	r3, r0, #1
 80091e8:	d00a      	beq.n	8009200 <__swsetup_r+0xbc>
 80091ea:	2300      	movs	r3, #0
 80091ec:	60a3      	str	r3, [r4, #8]
 80091ee:	6963      	ldr	r3, [r4, #20]
 80091f0:	425b      	negs	r3, r3
 80091f2:	61a3      	str	r3, [r4, #24]
 80091f4:	6923      	ldr	r3, [r4, #16]
 80091f6:	b943      	cbnz	r3, 800920a <__swsetup_r+0xc6>
 80091f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80091fc:	d1ba      	bne.n	8009174 <__swsetup_r+0x30>
 80091fe:	bd70      	pop	{r4, r5, r6, pc}
 8009200:	0781      	lsls	r1, r0, #30
 8009202:	bf58      	it	pl
 8009204:	6963      	ldrpl	r3, [r4, #20]
 8009206:	60a3      	str	r3, [r4, #8]
 8009208:	e7f4      	b.n	80091f4 <__swsetup_r+0xb0>
 800920a:	2000      	movs	r0, #0
 800920c:	e7f7      	b.n	80091fe <__swsetup_r+0xba>
 800920e:	bf00      	nop
 8009210:	20000040 	.word	0x20000040
 8009214:	0800a3e4 	.word	0x0800a3e4
 8009218:	0800a404 	.word	0x0800a404
 800921c:	0800a3c4 	.word	0x0800a3c4

08009220 <abort>:
 8009220:	2006      	movs	r0, #6
 8009222:	b508      	push	{r3, lr}
 8009224:	f000 fa4c 	bl	80096c0 <raise>
 8009228:	2001      	movs	r0, #1
 800922a:	f7f9 fdca 	bl	8002dc2 <_exit>
	...

08009230 <__sflush_r>:
 8009230:	898a      	ldrh	r2, [r1, #12]
 8009232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009234:	4605      	mov	r5, r0
 8009236:	0710      	lsls	r0, r2, #28
 8009238:	460c      	mov	r4, r1
 800923a:	d457      	bmi.n	80092ec <__sflush_r+0xbc>
 800923c:	684b      	ldr	r3, [r1, #4]
 800923e:	2b00      	cmp	r3, #0
 8009240:	dc04      	bgt.n	800924c <__sflush_r+0x1c>
 8009242:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009244:	2b00      	cmp	r3, #0
 8009246:	dc01      	bgt.n	800924c <__sflush_r+0x1c>
 8009248:	2000      	movs	r0, #0
 800924a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800924c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800924e:	2e00      	cmp	r6, #0
 8009250:	d0fa      	beq.n	8009248 <__sflush_r+0x18>
 8009252:	2300      	movs	r3, #0
 8009254:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009258:	682f      	ldr	r7, [r5, #0]
 800925a:	602b      	str	r3, [r5, #0]
 800925c:	d032      	beq.n	80092c4 <__sflush_r+0x94>
 800925e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	075a      	lsls	r2, r3, #29
 8009264:	d505      	bpl.n	8009272 <__sflush_r+0x42>
 8009266:	6863      	ldr	r3, [r4, #4]
 8009268:	1ac0      	subs	r0, r0, r3
 800926a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800926c:	b10b      	cbz	r3, 8009272 <__sflush_r+0x42>
 800926e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009270:	1ac0      	subs	r0, r0, r3
 8009272:	2300      	movs	r3, #0
 8009274:	4602      	mov	r2, r0
 8009276:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009278:	4628      	mov	r0, r5
 800927a:	6a21      	ldr	r1, [r4, #32]
 800927c:	47b0      	blx	r6
 800927e:	1c43      	adds	r3, r0, #1
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	d106      	bne.n	8009292 <__sflush_r+0x62>
 8009284:	6829      	ldr	r1, [r5, #0]
 8009286:	291d      	cmp	r1, #29
 8009288:	d82c      	bhi.n	80092e4 <__sflush_r+0xb4>
 800928a:	4a29      	ldr	r2, [pc, #164]	; (8009330 <__sflush_r+0x100>)
 800928c:	40ca      	lsrs	r2, r1
 800928e:	07d6      	lsls	r6, r2, #31
 8009290:	d528      	bpl.n	80092e4 <__sflush_r+0xb4>
 8009292:	2200      	movs	r2, #0
 8009294:	6062      	str	r2, [r4, #4]
 8009296:	6922      	ldr	r2, [r4, #16]
 8009298:	04d9      	lsls	r1, r3, #19
 800929a:	6022      	str	r2, [r4, #0]
 800929c:	d504      	bpl.n	80092a8 <__sflush_r+0x78>
 800929e:	1c42      	adds	r2, r0, #1
 80092a0:	d101      	bne.n	80092a6 <__sflush_r+0x76>
 80092a2:	682b      	ldr	r3, [r5, #0]
 80092a4:	b903      	cbnz	r3, 80092a8 <__sflush_r+0x78>
 80092a6:	6560      	str	r0, [r4, #84]	; 0x54
 80092a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80092aa:	602f      	str	r7, [r5, #0]
 80092ac:	2900      	cmp	r1, #0
 80092ae:	d0cb      	beq.n	8009248 <__sflush_r+0x18>
 80092b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80092b4:	4299      	cmp	r1, r3
 80092b6:	d002      	beq.n	80092be <__sflush_r+0x8e>
 80092b8:	4628      	mov	r0, r5
 80092ba:	f7fd fbf7 	bl	8006aac <_free_r>
 80092be:	2000      	movs	r0, #0
 80092c0:	6360      	str	r0, [r4, #52]	; 0x34
 80092c2:	e7c2      	b.n	800924a <__sflush_r+0x1a>
 80092c4:	6a21      	ldr	r1, [r4, #32]
 80092c6:	2301      	movs	r3, #1
 80092c8:	4628      	mov	r0, r5
 80092ca:	47b0      	blx	r6
 80092cc:	1c41      	adds	r1, r0, #1
 80092ce:	d1c7      	bne.n	8009260 <__sflush_r+0x30>
 80092d0:	682b      	ldr	r3, [r5, #0]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d0c4      	beq.n	8009260 <__sflush_r+0x30>
 80092d6:	2b1d      	cmp	r3, #29
 80092d8:	d001      	beq.n	80092de <__sflush_r+0xae>
 80092da:	2b16      	cmp	r3, #22
 80092dc:	d101      	bne.n	80092e2 <__sflush_r+0xb2>
 80092de:	602f      	str	r7, [r5, #0]
 80092e0:	e7b2      	b.n	8009248 <__sflush_r+0x18>
 80092e2:	89a3      	ldrh	r3, [r4, #12]
 80092e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092e8:	81a3      	strh	r3, [r4, #12]
 80092ea:	e7ae      	b.n	800924a <__sflush_r+0x1a>
 80092ec:	690f      	ldr	r7, [r1, #16]
 80092ee:	2f00      	cmp	r7, #0
 80092f0:	d0aa      	beq.n	8009248 <__sflush_r+0x18>
 80092f2:	0793      	lsls	r3, r2, #30
 80092f4:	bf18      	it	ne
 80092f6:	2300      	movne	r3, #0
 80092f8:	680e      	ldr	r6, [r1, #0]
 80092fa:	bf08      	it	eq
 80092fc:	694b      	ldreq	r3, [r1, #20]
 80092fe:	1bf6      	subs	r6, r6, r7
 8009300:	600f      	str	r7, [r1, #0]
 8009302:	608b      	str	r3, [r1, #8]
 8009304:	2e00      	cmp	r6, #0
 8009306:	dd9f      	ble.n	8009248 <__sflush_r+0x18>
 8009308:	4633      	mov	r3, r6
 800930a:	463a      	mov	r2, r7
 800930c:	4628      	mov	r0, r5
 800930e:	6a21      	ldr	r1, [r4, #32]
 8009310:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009314:	47e0      	blx	ip
 8009316:	2800      	cmp	r0, #0
 8009318:	dc06      	bgt.n	8009328 <__sflush_r+0xf8>
 800931a:	89a3      	ldrh	r3, [r4, #12]
 800931c:	f04f 30ff 	mov.w	r0, #4294967295
 8009320:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009324:	81a3      	strh	r3, [r4, #12]
 8009326:	e790      	b.n	800924a <__sflush_r+0x1a>
 8009328:	4407      	add	r7, r0
 800932a:	1a36      	subs	r6, r6, r0
 800932c:	e7ea      	b.n	8009304 <__sflush_r+0xd4>
 800932e:	bf00      	nop
 8009330:	20400001 	.word	0x20400001

08009334 <_fflush_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	690b      	ldr	r3, [r1, #16]
 8009338:	4605      	mov	r5, r0
 800933a:	460c      	mov	r4, r1
 800933c:	b913      	cbnz	r3, 8009344 <_fflush_r+0x10>
 800933e:	2500      	movs	r5, #0
 8009340:	4628      	mov	r0, r5
 8009342:	bd38      	pop	{r3, r4, r5, pc}
 8009344:	b118      	cbz	r0, 800934e <_fflush_r+0x1a>
 8009346:	6983      	ldr	r3, [r0, #24]
 8009348:	b90b      	cbnz	r3, 800934e <_fflush_r+0x1a>
 800934a:	f000 f887 	bl	800945c <__sinit>
 800934e:	4b14      	ldr	r3, [pc, #80]	; (80093a0 <_fflush_r+0x6c>)
 8009350:	429c      	cmp	r4, r3
 8009352:	d11b      	bne.n	800938c <_fflush_r+0x58>
 8009354:	686c      	ldr	r4, [r5, #4]
 8009356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d0ef      	beq.n	800933e <_fflush_r+0xa>
 800935e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009360:	07d0      	lsls	r0, r2, #31
 8009362:	d404      	bmi.n	800936e <_fflush_r+0x3a>
 8009364:	0599      	lsls	r1, r3, #22
 8009366:	d402      	bmi.n	800936e <_fflush_r+0x3a>
 8009368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800936a:	f7ff fcd6 	bl	8008d1a <__retarget_lock_acquire_recursive>
 800936e:	4628      	mov	r0, r5
 8009370:	4621      	mov	r1, r4
 8009372:	f7ff ff5d 	bl	8009230 <__sflush_r>
 8009376:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009378:	4605      	mov	r5, r0
 800937a:	07da      	lsls	r2, r3, #31
 800937c:	d4e0      	bmi.n	8009340 <_fflush_r+0xc>
 800937e:	89a3      	ldrh	r3, [r4, #12]
 8009380:	059b      	lsls	r3, r3, #22
 8009382:	d4dd      	bmi.n	8009340 <_fflush_r+0xc>
 8009384:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009386:	f7ff fcc9 	bl	8008d1c <__retarget_lock_release_recursive>
 800938a:	e7d9      	b.n	8009340 <_fflush_r+0xc>
 800938c:	4b05      	ldr	r3, [pc, #20]	; (80093a4 <_fflush_r+0x70>)
 800938e:	429c      	cmp	r4, r3
 8009390:	d101      	bne.n	8009396 <_fflush_r+0x62>
 8009392:	68ac      	ldr	r4, [r5, #8]
 8009394:	e7df      	b.n	8009356 <_fflush_r+0x22>
 8009396:	4b04      	ldr	r3, [pc, #16]	; (80093a8 <_fflush_r+0x74>)
 8009398:	429c      	cmp	r4, r3
 800939a:	bf08      	it	eq
 800939c:	68ec      	ldreq	r4, [r5, #12]
 800939e:	e7da      	b.n	8009356 <_fflush_r+0x22>
 80093a0:	0800a3e4 	.word	0x0800a3e4
 80093a4:	0800a404 	.word	0x0800a404
 80093a8:	0800a3c4 	.word	0x0800a3c4

080093ac <std>:
 80093ac:	2300      	movs	r3, #0
 80093ae:	b510      	push	{r4, lr}
 80093b0:	4604      	mov	r4, r0
 80093b2:	e9c0 3300 	strd	r3, r3, [r0]
 80093b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093ba:	6083      	str	r3, [r0, #8]
 80093bc:	8181      	strh	r1, [r0, #12]
 80093be:	6643      	str	r3, [r0, #100]	; 0x64
 80093c0:	81c2      	strh	r2, [r0, #14]
 80093c2:	6183      	str	r3, [r0, #24]
 80093c4:	4619      	mov	r1, r3
 80093c6:	2208      	movs	r2, #8
 80093c8:	305c      	adds	r0, #92	; 0x5c
 80093ca:	f7fd fb67 	bl	8006a9c <memset>
 80093ce:	4b05      	ldr	r3, [pc, #20]	; (80093e4 <std+0x38>)
 80093d0:	6224      	str	r4, [r4, #32]
 80093d2:	6263      	str	r3, [r4, #36]	; 0x24
 80093d4:	4b04      	ldr	r3, [pc, #16]	; (80093e8 <std+0x3c>)
 80093d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80093d8:	4b04      	ldr	r3, [pc, #16]	; (80093ec <std+0x40>)
 80093da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80093dc:	4b04      	ldr	r3, [pc, #16]	; (80093f0 <std+0x44>)
 80093de:	6323      	str	r3, [r4, #48]	; 0x30
 80093e0:	bd10      	pop	{r4, pc}
 80093e2:	bf00      	nop
 80093e4:	080096f9 	.word	0x080096f9
 80093e8:	0800971b 	.word	0x0800971b
 80093ec:	08009753 	.word	0x08009753
 80093f0:	08009777 	.word	0x08009777

080093f4 <_cleanup_r>:
 80093f4:	4901      	ldr	r1, [pc, #4]	; (80093fc <_cleanup_r+0x8>)
 80093f6:	f000 b8af 	b.w	8009558 <_fwalk_reent>
 80093fa:	bf00      	nop
 80093fc:	08009335 	.word	0x08009335

08009400 <__sfmoreglue>:
 8009400:	2268      	movs	r2, #104	; 0x68
 8009402:	b570      	push	{r4, r5, r6, lr}
 8009404:	1e4d      	subs	r5, r1, #1
 8009406:	4355      	muls	r5, r2
 8009408:	460e      	mov	r6, r1
 800940a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800940e:	f7fd fbb5 	bl	8006b7c <_malloc_r>
 8009412:	4604      	mov	r4, r0
 8009414:	b140      	cbz	r0, 8009428 <__sfmoreglue+0x28>
 8009416:	2100      	movs	r1, #0
 8009418:	e9c0 1600 	strd	r1, r6, [r0]
 800941c:	300c      	adds	r0, #12
 800941e:	60a0      	str	r0, [r4, #8]
 8009420:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009424:	f7fd fb3a 	bl	8006a9c <memset>
 8009428:	4620      	mov	r0, r4
 800942a:	bd70      	pop	{r4, r5, r6, pc}

0800942c <__sfp_lock_acquire>:
 800942c:	4801      	ldr	r0, [pc, #4]	; (8009434 <__sfp_lock_acquire+0x8>)
 800942e:	f7ff bc74 	b.w	8008d1a <__retarget_lock_acquire_recursive>
 8009432:	bf00      	nop
 8009434:	2000031d 	.word	0x2000031d

08009438 <__sfp_lock_release>:
 8009438:	4801      	ldr	r0, [pc, #4]	; (8009440 <__sfp_lock_release+0x8>)
 800943a:	f7ff bc6f 	b.w	8008d1c <__retarget_lock_release_recursive>
 800943e:	bf00      	nop
 8009440:	2000031d 	.word	0x2000031d

08009444 <__sinit_lock_acquire>:
 8009444:	4801      	ldr	r0, [pc, #4]	; (800944c <__sinit_lock_acquire+0x8>)
 8009446:	f7ff bc68 	b.w	8008d1a <__retarget_lock_acquire_recursive>
 800944a:	bf00      	nop
 800944c:	2000031e 	.word	0x2000031e

08009450 <__sinit_lock_release>:
 8009450:	4801      	ldr	r0, [pc, #4]	; (8009458 <__sinit_lock_release+0x8>)
 8009452:	f7ff bc63 	b.w	8008d1c <__retarget_lock_release_recursive>
 8009456:	bf00      	nop
 8009458:	2000031e 	.word	0x2000031e

0800945c <__sinit>:
 800945c:	b510      	push	{r4, lr}
 800945e:	4604      	mov	r4, r0
 8009460:	f7ff fff0 	bl	8009444 <__sinit_lock_acquire>
 8009464:	69a3      	ldr	r3, [r4, #24]
 8009466:	b11b      	cbz	r3, 8009470 <__sinit+0x14>
 8009468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800946c:	f7ff bff0 	b.w	8009450 <__sinit_lock_release>
 8009470:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009474:	6523      	str	r3, [r4, #80]	; 0x50
 8009476:	4b13      	ldr	r3, [pc, #76]	; (80094c4 <__sinit+0x68>)
 8009478:	4a13      	ldr	r2, [pc, #76]	; (80094c8 <__sinit+0x6c>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	62a2      	str	r2, [r4, #40]	; 0x28
 800947e:	42a3      	cmp	r3, r4
 8009480:	bf08      	it	eq
 8009482:	2301      	moveq	r3, #1
 8009484:	4620      	mov	r0, r4
 8009486:	bf08      	it	eq
 8009488:	61a3      	streq	r3, [r4, #24]
 800948a:	f000 f81f 	bl	80094cc <__sfp>
 800948e:	6060      	str	r0, [r4, #4]
 8009490:	4620      	mov	r0, r4
 8009492:	f000 f81b 	bl	80094cc <__sfp>
 8009496:	60a0      	str	r0, [r4, #8]
 8009498:	4620      	mov	r0, r4
 800949a:	f000 f817 	bl	80094cc <__sfp>
 800949e:	2200      	movs	r2, #0
 80094a0:	2104      	movs	r1, #4
 80094a2:	60e0      	str	r0, [r4, #12]
 80094a4:	6860      	ldr	r0, [r4, #4]
 80094a6:	f7ff ff81 	bl	80093ac <std>
 80094aa:	2201      	movs	r2, #1
 80094ac:	2109      	movs	r1, #9
 80094ae:	68a0      	ldr	r0, [r4, #8]
 80094b0:	f7ff ff7c 	bl	80093ac <std>
 80094b4:	2202      	movs	r2, #2
 80094b6:	2112      	movs	r1, #18
 80094b8:	68e0      	ldr	r0, [r4, #12]
 80094ba:	f7ff ff77 	bl	80093ac <std>
 80094be:	2301      	movs	r3, #1
 80094c0:	61a3      	str	r3, [r4, #24]
 80094c2:	e7d1      	b.n	8009468 <__sinit+0xc>
 80094c4:	0800a04c 	.word	0x0800a04c
 80094c8:	080093f5 	.word	0x080093f5

080094cc <__sfp>:
 80094cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094ce:	4607      	mov	r7, r0
 80094d0:	f7ff ffac 	bl	800942c <__sfp_lock_acquire>
 80094d4:	4b1e      	ldr	r3, [pc, #120]	; (8009550 <__sfp+0x84>)
 80094d6:	681e      	ldr	r6, [r3, #0]
 80094d8:	69b3      	ldr	r3, [r6, #24]
 80094da:	b913      	cbnz	r3, 80094e2 <__sfp+0x16>
 80094dc:	4630      	mov	r0, r6
 80094de:	f7ff ffbd 	bl	800945c <__sinit>
 80094e2:	3648      	adds	r6, #72	; 0x48
 80094e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80094e8:	3b01      	subs	r3, #1
 80094ea:	d503      	bpl.n	80094f4 <__sfp+0x28>
 80094ec:	6833      	ldr	r3, [r6, #0]
 80094ee:	b30b      	cbz	r3, 8009534 <__sfp+0x68>
 80094f0:	6836      	ldr	r6, [r6, #0]
 80094f2:	e7f7      	b.n	80094e4 <__sfp+0x18>
 80094f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80094f8:	b9d5      	cbnz	r5, 8009530 <__sfp+0x64>
 80094fa:	4b16      	ldr	r3, [pc, #88]	; (8009554 <__sfp+0x88>)
 80094fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009500:	60e3      	str	r3, [r4, #12]
 8009502:	6665      	str	r5, [r4, #100]	; 0x64
 8009504:	f7ff fc08 	bl	8008d18 <__retarget_lock_init_recursive>
 8009508:	f7ff ff96 	bl	8009438 <__sfp_lock_release>
 800950c:	2208      	movs	r2, #8
 800950e:	4629      	mov	r1, r5
 8009510:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009514:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009518:	6025      	str	r5, [r4, #0]
 800951a:	61a5      	str	r5, [r4, #24]
 800951c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009520:	f7fd fabc 	bl	8006a9c <memset>
 8009524:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009528:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800952c:	4620      	mov	r0, r4
 800952e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009530:	3468      	adds	r4, #104	; 0x68
 8009532:	e7d9      	b.n	80094e8 <__sfp+0x1c>
 8009534:	2104      	movs	r1, #4
 8009536:	4638      	mov	r0, r7
 8009538:	f7ff ff62 	bl	8009400 <__sfmoreglue>
 800953c:	4604      	mov	r4, r0
 800953e:	6030      	str	r0, [r6, #0]
 8009540:	2800      	cmp	r0, #0
 8009542:	d1d5      	bne.n	80094f0 <__sfp+0x24>
 8009544:	f7ff ff78 	bl	8009438 <__sfp_lock_release>
 8009548:	230c      	movs	r3, #12
 800954a:	603b      	str	r3, [r7, #0]
 800954c:	e7ee      	b.n	800952c <__sfp+0x60>
 800954e:	bf00      	nop
 8009550:	0800a04c 	.word	0x0800a04c
 8009554:	ffff0001 	.word	0xffff0001

08009558 <_fwalk_reent>:
 8009558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800955c:	4606      	mov	r6, r0
 800955e:	4688      	mov	r8, r1
 8009560:	2700      	movs	r7, #0
 8009562:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009566:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800956a:	f1b9 0901 	subs.w	r9, r9, #1
 800956e:	d505      	bpl.n	800957c <_fwalk_reent+0x24>
 8009570:	6824      	ldr	r4, [r4, #0]
 8009572:	2c00      	cmp	r4, #0
 8009574:	d1f7      	bne.n	8009566 <_fwalk_reent+0xe>
 8009576:	4638      	mov	r0, r7
 8009578:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800957c:	89ab      	ldrh	r3, [r5, #12]
 800957e:	2b01      	cmp	r3, #1
 8009580:	d907      	bls.n	8009592 <_fwalk_reent+0x3a>
 8009582:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009586:	3301      	adds	r3, #1
 8009588:	d003      	beq.n	8009592 <_fwalk_reent+0x3a>
 800958a:	4629      	mov	r1, r5
 800958c:	4630      	mov	r0, r6
 800958e:	47c0      	blx	r8
 8009590:	4307      	orrs	r7, r0
 8009592:	3568      	adds	r5, #104	; 0x68
 8009594:	e7e9      	b.n	800956a <_fwalk_reent+0x12>

08009596 <__swhatbuf_r>:
 8009596:	b570      	push	{r4, r5, r6, lr}
 8009598:	460e      	mov	r6, r1
 800959a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800959e:	4614      	mov	r4, r2
 80095a0:	2900      	cmp	r1, #0
 80095a2:	461d      	mov	r5, r3
 80095a4:	b096      	sub	sp, #88	; 0x58
 80095a6:	da08      	bge.n	80095ba <__swhatbuf_r+0x24>
 80095a8:	2200      	movs	r2, #0
 80095aa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80095ae:	602a      	str	r2, [r5, #0]
 80095b0:	061a      	lsls	r2, r3, #24
 80095b2:	d410      	bmi.n	80095d6 <__swhatbuf_r+0x40>
 80095b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095b8:	e00e      	b.n	80095d8 <__swhatbuf_r+0x42>
 80095ba:	466a      	mov	r2, sp
 80095bc:	f000 f902 	bl	80097c4 <_fstat_r>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	dbf1      	blt.n	80095a8 <__swhatbuf_r+0x12>
 80095c4:	9a01      	ldr	r2, [sp, #4]
 80095c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80095ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80095ce:	425a      	negs	r2, r3
 80095d0:	415a      	adcs	r2, r3
 80095d2:	602a      	str	r2, [r5, #0]
 80095d4:	e7ee      	b.n	80095b4 <__swhatbuf_r+0x1e>
 80095d6:	2340      	movs	r3, #64	; 0x40
 80095d8:	2000      	movs	r0, #0
 80095da:	6023      	str	r3, [r4, #0]
 80095dc:	b016      	add	sp, #88	; 0x58
 80095de:	bd70      	pop	{r4, r5, r6, pc}

080095e0 <__smakebuf_r>:
 80095e0:	898b      	ldrh	r3, [r1, #12]
 80095e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80095e4:	079d      	lsls	r5, r3, #30
 80095e6:	4606      	mov	r6, r0
 80095e8:	460c      	mov	r4, r1
 80095ea:	d507      	bpl.n	80095fc <__smakebuf_r+0x1c>
 80095ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80095f0:	6023      	str	r3, [r4, #0]
 80095f2:	6123      	str	r3, [r4, #16]
 80095f4:	2301      	movs	r3, #1
 80095f6:	6163      	str	r3, [r4, #20]
 80095f8:	b002      	add	sp, #8
 80095fa:	bd70      	pop	{r4, r5, r6, pc}
 80095fc:	466a      	mov	r2, sp
 80095fe:	ab01      	add	r3, sp, #4
 8009600:	f7ff ffc9 	bl	8009596 <__swhatbuf_r>
 8009604:	9900      	ldr	r1, [sp, #0]
 8009606:	4605      	mov	r5, r0
 8009608:	4630      	mov	r0, r6
 800960a:	f7fd fab7 	bl	8006b7c <_malloc_r>
 800960e:	b948      	cbnz	r0, 8009624 <__smakebuf_r+0x44>
 8009610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009614:	059a      	lsls	r2, r3, #22
 8009616:	d4ef      	bmi.n	80095f8 <__smakebuf_r+0x18>
 8009618:	f023 0303 	bic.w	r3, r3, #3
 800961c:	f043 0302 	orr.w	r3, r3, #2
 8009620:	81a3      	strh	r3, [r4, #12]
 8009622:	e7e3      	b.n	80095ec <__smakebuf_r+0xc>
 8009624:	4b0d      	ldr	r3, [pc, #52]	; (800965c <__smakebuf_r+0x7c>)
 8009626:	62b3      	str	r3, [r6, #40]	; 0x28
 8009628:	89a3      	ldrh	r3, [r4, #12]
 800962a:	6020      	str	r0, [r4, #0]
 800962c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009630:	81a3      	strh	r3, [r4, #12]
 8009632:	9b00      	ldr	r3, [sp, #0]
 8009634:	6120      	str	r0, [r4, #16]
 8009636:	6163      	str	r3, [r4, #20]
 8009638:	9b01      	ldr	r3, [sp, #4]
 800963a:	b15b      	cbz	r3, 8009654 <__smakebuf_r+0x74>
 800963c:	4630      	mov	r0, r6
 800963e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009642:	f000 f8d1 	bl	80097e8 <_isatty_r>
 8009646:	b128      	cbz	r0, 8009654 <__smakebuf_r+0x74>
 8009648:	89a3      	ldrh	r3, [r4, #12]
 800964a:	f023 0303 	bic.w	r3, r3, #3
 800964e:	f043 0301 	orr.w	r3, r3, #1
 8009652:	81a3      	strh	r3, [r4, #12]
 8009654:	89a0      	ldrh	r0, [r4, #12]
 8009656:	4305      	orrs	r5, r0
 8009658:	81a5      	strh	r5, [r4, #12]
 800965a:	e7cd      	b.n	80095f8 <__smakebuf_r+0x18>
 800965c:	080093f5 	.word	0x080093f5

08009660 <_malloc_usable_size_r>:
 8009660:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009664:	1f18      	subs	r0, r3, #4
 8009666:	2b00      	cmp	r3, #0
 8009668:	bfbc      	itt	lt
 800966a:	580b      	ldrlt	r3, [r1, r0]
 800966c:	18c0      	addlt	r0, r0, r3
 800966e:	4770      	bx	lr

08009670 <_raise_r>:
 8009670:	291f      	cmp	r1, #31
 8009672:	b538      	push	{r3, r4, r5, lr}
 8009674:	4604      	mov	r4, r0
 8009676:	460d      	mov	r5, r1
 8009678:	d904      	bls.n	8009684 <_raise_r+0x14>
 800967a:	2316      	movs	r3, #22
 800967c:	6003      	str	r3, [r0, #0]
 800967e:	f04f 30ff 	mov.w	r0, #4294967295
 8009682:	bd38      	pop	{r3, r4, r5, pc}
 8009684:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009686:	b112      	cbz	r2, 800968e <_raise_r+0x1e>
 8009688:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800968c:	b94b      	cbnz	r3, 80096a2 <_raise_r+0x32>
 800968e:	4620      	mov	r0, r4
 8009690:	f000 f830 	bl	80096f4 <_getpid_r>
 8009694:	462a      	mov	r2, r5
 8009696:	4601      	mov	r1, r0
 8009698:	4620      	mov	r0, r4
 800969a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800969e:	f000 b817 	b.w	80096d0 <_kill_r>
 80096a2:	2b01      	cmp	r3, #1
 80096a4:	d00a      	beq.n	80096bc <_raise_r+0x4c>
 80096a6:	1c59      	adds	r1, r3, #1
 80096a8:	d103      	bne.n	80096b2 <_raise_r+0x42>
 80096aa:	2316      	movs	r3, #22
 80096ac:	6003      	str	r3, [r0, #0]
 80096ae:	2001      	movs	r0, #1
 80096b0:	e7e7      	b.n	8009682 <_raise_r+0x12>
 80096b2:	2400      	movs	r4, #0
 80096b4:	4628      	mov	r0, r5
 80096b6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80096ba:	4798      	blx	r3
 80096bc:	2000      	movs	r0, #0
 80096be:	e7e0      	b.n	8009682 <_raise_r+0x12>

080096c0 <raise>:
 80096c0:	4b02      	ldr	r3, [pc, #8]	; (80096cc <raise+0xc>)
 80096c2:	4601      	mov	r1, r0
 80096c4:	6818      	ldr	r0, [r3, #0]
 80096c6:	f7ff bfd3 	b.w	8009670 <_raise_r>
 80096ca:	bf00      	nop
 80096cc:	20000040 	.word	0x20000040

080096d0 <_kill_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	2300      	movs	r3, #0
 80096d4:	4d06      	ldr	r5, [pc, #24]	; (80096f0 <_kill_r+0x20>)
 80096d6:	4604      	mov	r4, r0
 80096d8:	4608      	mov	r0, r1
 80096da:	4611      	mov	r1, r2
 80096dc:	602b      	str	r3, [r5, #0]
 80096de:	f7f9 fb60 	bl	8002da2 <_kill>
 80096e2:	1c43      	adds	r3, r0, #1
 80096e4:	d102      	bne.n	80096ec <_kill_r+0x1c>
 80096e6:	682b      	ldr	r3, [r5, #0]
 80096e8:	b103      	cbz	r3, 80096ec <_kill_r+0x1c>
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	bd38      	pop	{r3, r4, r5, pc}
 80096ee:	bf00      	nop
 80096f0:	20000318 	.word	0x20000318

080096f4 <_getpid_r>:
 80096f4:	f7f9 bb4e 	b.w	8002d94 <_getpid>

080096f8 <__sread>:
 80096f8:	b510      	push	{r4, lr}
 80096fa:	460c      	mov	r4, r1
 80096fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009700:	f000 f894 	bl	800982c <_read_r>
 8009704:	2800      	cmp	r0, #0
 8009706:	bfab      	itete	ge
 8009708:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800970a:	89a3      	ldrhlt	r3, [r4, #12]
 800970c:	181b      	addge	r3, r3, r0
 800970e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009712:	bfac      	ite	ge
 8009714:	6563      	strge	r3, [r4, #84]	; 0x54
 8009716:	81a3      	strhlt	r3, [r4, #12]
 8009718:	bd10      	pop	{r4, pc}

0800971a <__swrite>:
 800971a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800971e:	461f      	mov	r7, r3
 8009720:	898b      	ldrh	r3, [r1, #12]
 8009722:	4605      	mov	r5, r0
 8009724:	05db      	lsls	r3, r3, #23
 8009726:	460c      	mov	r4, r1
 8009728:	4616      	mov	r6, r2
 800972a:	d505      	bpl.n	8009738 <__swrite+0x1e>
 800972c:	2302      	movs	r3, #2
 800972e:	2200      	movs	r2, #0
 8009730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009734:	f000 f868 	bl	8009808 <_lseek_r>
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	4632      	mov	r2, r6
 800973c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009740:	81a3      	strh	r3, [r4, #12]
 8009742:	4628      	mov	r0, r5
 8009744:	463b      	mov	r3, r7
 8009746:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800974a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800974e:	f000 b817 	b.w	8009780 <_write_r>

08009752 <__sseek>:
 8009752:	b510      	push	{r4, lr}
 8009754:	460c      	mov	r4, r1
 8009756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800975a:	f000 f855 	bl	8009808 <_lseek_r>
 800975e:	1c43      	adds	r3, r0, #1
 8009760:	89a3      	ldrh	r3, [r4, #12]
 8009762:	bf15      	itete	ne
 8009764:	6560      	strne	r0, [r4, #84]	; 0x54
 8009766:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800976a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800976e:	81a3      	strheq	r3, [r4, #12]
 8009770:	bf18      	it	ne
 8009772:	81a3      	strhne	r3, [r4, #12]
 8009774:	bd10      	pop	{r4, pc}

08009776 <__sclose>:
 8009776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800977a:	f000 b813 	b.w	80097a4 <_close_r>
	...

08009780 <_write_r>:
 8009780:	b538      	push	{r3, r4, r5, lr}
 8009782:	4604      	mov	r4, r0
 8009784:	4608      	mov	r0, r1
 8009786:	4611      	mov	r1, r2
 8009788:	2200      	movs	r2, #0
 800978a:	4d05      	ldr	r5, [pc, #20]	; (80097a0 <_write_r+0x20>)
 800978c:	602a      	str	r2, [r5, #0]
 800978e:	461a      	mov	r2, r3
 8009790:	f7f9 fb3e 	bl	8002e10 <_write>
 8009794:	1c43      	adds	r3, r0, #1
 8009796:	d102      	bne.n	800979e <_write_r+0x1e>
 8009798:	682b      	ldr	r3, [r5, #0]
 800979a:	b103      	cbz	r3, 800979e <_write_r+0x1e>
 800979c:	6023      	str	r3, [r4, #0]
 800979e:	bd38      	pop	{r3, r4, r5, pc}
 80097a0:	20000318 	.word	0x20000318

080097a4 <_close_r>:
 80097a4:	b538      	push	{r3, r4, r5, lr}
 80097a6:	2300      	movs	r3, #0
 80097a8:	4d05      	ldr	r5, [pc, #20]	; (80097c0 <_close_r+0x1c>)
 80097aa:	4604      	mov	r4, r0
 80097ac:	4608      	mov	r0, r1
 80097ae:	602b      	str	r3, [r5, #0]
 80097b0:	f7f9 fb4a 	bl	8002e48 <_close>
 80097b4:	1c43      	adds	r3, r0, #1
 80097b6:	d102      	bne.n	80097be <_close_r+0x1a>
 80097b8:	682b      	ldr	r3, [r5, #0]
 80097ba:	b103      	cbz	r3, 80097be <_close_r+0x1a>
 80097bc:	6023      	str	r3, [r4, #0]
 80097be:	bd38      	pop	{r3, r4, r5, pc}
 80097c0:	20000318 	.word	0x20000318

080097c4 <_fstat_r>:
 80097c4:	b538      	push	{r3, r4, r5, lr}
 80097c6:	2300      	movs	r3, #0
 80097c8:	4d06      	ldr	r5, [pc, #24]	; (80097e4 <_fstat_r+0x20>)
 80097ca:	4604      	mov	r4, r0
 80097cc:	4608      	mov	r0, r1
 80097ce:	4611      	mov	r1, r2
 80097d0:	602b      	str	r3, [r5, #0]
 80097d2:	f7f9 fb44 	bl	8002e5e <_fstat>
 80097d6:	1c43      	adds	r3, r0, #1
 80097d8:	d102      	bne.n	80097e0 <_fstat_r+0x1c>
 80097da:	682b      	ldr	r3, [r5, #0]
 80097dc:	b103      	cbz	r3, 80097e0 <_fstat_r+0x1c>
 80097de:	6023      	str	r3, [r4, #0]
 80097e0:	bd38      	pop	{r3, r4, r5, pc}
 80097e2:	bf00      	nop
 80097e4:	20000318 	.word	0x20000318

080097e8 <_isatty_r>:
 80097e8:	b538      	push	{r3, r4, r5, lr}
 80097ea:	2300      	movs	r3, #0
 80097ec:	4d05      	ldr	r5, [pc, #20]	; (8009804 <_isatty_r+0x1c>)
 80097ee:	4604      	mov	r4, r0
 80097f0:	4608      	mov	r0, r1
 80097f2:	602b      	str	r3, [r5, #0]
 80097f4:	f7f9 fb42 	bl	8002e7c <_isatty>
 80097f8:	1c43      	adds	r3, r0, #1
 80097fa:	d102      	bne.n	8009802 <_isatty_r+0x1a>
 80097fc:	682b      	ldr	r3, [r5, #0]
 80097fe:	b103      	cbz	r3, 8009802 <_isatty_r+0x1a>
 8009800:	6023      	str	r3, [r4, #0]
 8009802:	bd38      	pop	{r3, r4, r5, pc}
 8009804:	20000318 	.word	0x20000318

08009808 <_lseek_r>:
 8009808:	b538      	push	{r3, r4, r5, lr}
 800980a:	4604      	mov	r4, r0
 800980c:	4608      	mov	r0, r1
 800980e:	4611      	mov	r1, r2
 8009810:	2200      	movs	r2, #0
 8009812:	4d05      	ldr	r5, [pc, #20]	; (8009828 <_lseek_r+0x20>)
 8009814:	602a      	str	r2, [r5, #0]
 8009816:	461a      	mov	r2, r3
 8009818:	f7f9 fb3a 	bl	8002e90 <_lseek>
 800981c:	1c43      	adds	r3, r0, #1
 800981e:	d102      	bne.n	8009826 <_lseek_r+0x1e>
 8009820:	682b      	ldr	r3, [r5, #0]
 8009822:	b103      	cbz	r3, 8009826 <_lseek_r+0x1e>
 8009824:	6023      	str	r3, [r4, #0]
 8009826:	bd38      	pop	{r3, r4, r5, pc}
 8009828:	20000318 	.word	0x20000318

0800982c <_read_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	4604      	mov	r4, r0
 8009830:	4608      	mov	r0, r1
 8009832:	4611      	mov	r1, r2
 8009834:	2200      	movs	r2, #0
 8009836:	4d05      	ldr	r5, [pc, #20]	; (800984c <_read_r+0x20>)
 8009838:	602a      	str	r2, [r5, #0]
 800983a:	461a      	mov	r2, r3
 800983c:	f7f9 facb 	bl	8002dd6 <_read>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d102      	bne.n	800984a <_read_r+0x1e>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	b103      	cbz	r3, 800984a <_read_r+0x1e>
 8009848:	6023      	str	r3, [r4, #0]
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	20000318 	.word	0x20000318

08009850 <_init>:
 8009850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009852:	bf00      	nop
 8009854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009856:	bc08      	pop	{r3}
 8009858:	469e      	mov	lr, r3
 800985a:	4770      	bx	lr

0800985c <_fini>:
 800985c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800985e:	bf00      	nop
 8009860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009862:	bc08      	pop	{r3}
 8009864:	469e      	mov	lr, r3
 8009866:	4770      	bx	lr
