
lcdagain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  0800e660  0800e660  0000f660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eae8  0800eae8  000101f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800eae8  0800eae8  0000fae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eaf0  0800eaf0  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eaf0  0800eaf0  0000faf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eaf4  0800eaf4  0000faf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800eaf8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f8  2**0
                  CONTENTS
 10 .bss          00000a7c  200001f8  200001f8  000101f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c74  20000c74  000101f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a093  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f22  00000000  00000000  0002a2bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  0002e1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001119  00000000  00000000  0002f818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c2a  00000000  00000000  00030931  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c220  00000000  00000000  0005755b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1167  00000000  00000000  0007377b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001548e2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072e8  00000000  00000000  00154928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0015bc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e644 	.word	0x0800e644

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800e644 	.word	0x0800e644

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <delay_us>:

#define DHT_PORT GPIOB
#define DHT_PIN  GPIO_PIN_5

void delay_us(uint16_t time)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <delay_us+0x30>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < time);
 8000f86:	bf00      	nop
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <delay_us+0x30>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d3f9      	bcc.n	8000f88 <delay_us+0x14>
}
 8000f94:	bf00      	nop
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200002b4 	.word	0x200002b4

08000fa8 <DHT22_Read>:

uint8_t DHT22_Read(DHT22_Data *data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	711a      	strb	r2, [r3, #4]
    uint32_t i, j = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Set pin as output
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000fce:	2320      	movs	r3, #32
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4855      	ldr	r0, [pc, #340]	@ (8001134 <DHT22_Read+0x18c>)
 8000fde:	f001 fea5 	bl	8002d2c <HAL_GPIO_Init>

    // Start signal
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	4853      	ldr	r0, [pc, #332]	@ (8001134 <DHT22_Read+0x18c>)
 8000fe8:	f002 f854 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_Delay(2);  // > 1ms
 8000fec:	2002      	movs	r0, #2
 8000fee:	f001 f99b 	bl	8002328 <HAL_Delay>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2120      	movs	r1, #32
 8000ff6:	484f      	ldr	r0, [pc, #316]	@ (8001134 <DHT22_Read+0x18c>)
 8000ff8:	f002 f84c 	bl	8003094 <HAL_GPIO_WritePin>

    delay_us(30);
 8000ffc:	201e      	movs	r0, #30
 8000ffe:	f7ff ffb9 	bl	8000f74 <delay_us>

    // Switch to input
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	4849      	ldr	r0, [pc, #292]	@ (8001134 <DHT22_Read+0x18c>)
 800100e:	f001 fe8d 	bl	8002d2c <HAL_GPIO_Init>

    delay_us(40);
 8001012:	2028      	movs	r0, #40	@ 0x28
 8001014:	f7ff ffae 	bl	8000f74 <delay_us>
    if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001018:	2120      	movs	r1, #32
 800101a:	4846      	ldr	r0, [pc, #280]	@ (8001134 <DHT22_Read+0x18c>)
 800101c:	f002 f822 	bl	8003064 <HAL_GPIO_ReadPin>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <DHT22_Read+0x82>
 8001026:	2301      	movs	r3, #1
 8001028:	e07f      	b.n	800112a <DHT22_Read+0x182>
    delay_us(80);
 800102a:	2050      	movs	r0, #80	@ 0x50
 800102c:	f7ff ffa2 	bl	8000f74 <delay_us>
    if (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001030:	2120      	movs	r1, #32
 8001032:	4840      	ldr	r0, [pc, #256]	@ (8001134 <DHT22_Read+0x18c>)
 8001034:	f002 f816 	bl	8003064 <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <DHT22_Read+0x9a>
 800103e:	2301      	movs	r3, #1
 8001040:	e073      	b.n	800112a <DHT22_Read+0x182>

    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001042:	bf00      	nop
 8001044:	2120      	movs	r1, #32
 8001046:	483b      	ldr	r0, [pc, #236]	@ (8001134 <DHT22_Read+0x18c>)
 8001048:	f002 f80c 	bl	8003064 <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f8      	bne.n	8001044 <DHT22_Read+0x9c>

    // Read 40 bits
    for (i = 0; i < 40; i++)
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001056:	e036      	b.n	80010c6 <DHT22_Read+0x11e>
    {
        while (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001058:	bf00      	nop
 800105a:	2120      	movs	r1, #32
 800105c:	4835      	ldr	r0, [pc, #212]	@ (8001134 <DHT22_Read+0x18c>)
 800105e:	f002 f801 	bl	8003064 <HAL_GPIO_ReadPin>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f8      	beq.n	800105a <DHT22_Read+0xb2>
        delay_us(40);
 8001068:	2028      	movs	r0, #40	@ 0x28
 800106a:	f7ff ff83 	bl	8000f74 <delay_us>

        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN))
 800106e:	2120      	movs	r1, #32
 8001070:	4830      	ldr	r0, [pc, #192]	@ (8001134 <DHT22_Read+0x18c>)
 8001072:	f001 fff7 	bl	8003064 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d016      	beq.n	80010aa <DHT22_Read+0x102>
            bits[j/8] |= (1 << (7 - (j % 8)));
 800107c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800107e:	08db      	lsrs	r3, r3, #3
 8001080:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001084:	443a      	add	r2, r7
 8001086:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800108a:	b251      	sxtb	r1, r2
 800108c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800108e:	43d2      	mvns	r2, r2
 8001090:	f002 0207 	and.w	r2, r2, #7
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	b252      	sxtb	r2, r2
 800109c:	430a      	orrs	r2, r1
 800109e:	b252      	sxtb	r2, r2
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	3330      	adds	r3, #48	@ 0x30
 80010a4:	443b      	add	r3, r7
 80010a6:	f803 2c10 	strb.w	r2, [r3, #-16]

        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 80010aa:	bf00      	nop
 80010ac:	2120      	movs	r1, #32
 80010ae:	4821      	ldr	r0, [pc, #132]	@ (8001134 <DHT22_Read+0x18c>)
 80010b0:	f001 ffd8 	bl	8003064 <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f8      	bne.n	80010ac <DHT22_Read+0x104>
        j++;
 80010ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010bc:	3301      	adds	r3, #1
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < 40; i++)
 80010c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c2:	3301      	adds	r3, #1
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c8:	2b27      	cmp	r3, #39	@ 0x27
 80010ca:	d9c5      	bls.n	8001058 <DHT22_Read+0xb0>
    }

    data->Humidity = (bits[0] << 8 | bits[1]) / 10.0;
 80010cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010d0:	021b      	lsls	r3, r3, #8
 80010d2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80010d6:	4313      	orrs	r3, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fa23 	bl	8000524 <__aeabi_i2d>
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <DHT22_Read+0x190>)
 80010e4:	f7ff fbb2 	bl	800084c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f7ff fd5a 	bl	8000ba8 <__aeabi_d2f>
 80010f4:	4602      	mov	r2, r0
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) / 10.0;
 80010fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001104:	4313      	orrs	r3, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa0c 	bl	8000524 <__aeabi_i2d>
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <DHT22_Read+0x190>)
 8001112:	f7ff fb9b 	bl	800084c <__aeabi_ddiv>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff fd43 	bl	8000ba8 <__aeabi_d2f>
 8001122:	4602      	mov	r2, r0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	601a      	str	r2, [r3, #0]

    return 0; // OK
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3730      	adds	r7, #48	@ 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020400 	.word	0x40020400
 8001138:	40240000 	.word	0x40240000

0800113c <LCD_EnablePulse>:
#include "lcd.h"
#include "stm32f4xx_hal.h"
#include <stdio.h>


static void LCD_EnablePulse() {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_SET);
 8001140:	2201      	movs	r2, #1
 8001142:	2102      	movs	r1, #2
 8001144:	4807      	ldr	r0, [pc, #28]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001146:	f001 ffa5 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800114a:	2001      	movs	r0, #1
 800114c:	f001 f8ec 	bl	8002328 <HAL_Delay>
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2102      	movs	r1, #2
 8001154:	4803      	ldr	r0, [pc, #12]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001156:	f001 ff9d 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f001 f8e4 	bl	8002328 <HAL_Delay>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020400 	.word	0x40020400

08001168 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_Port, D4_Pin, (data >> 0) & 0x01);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	b2db      	uxtb	r3, r3
 800117a:	461a      	mov	r2, r3
 800117c:	2104      	movs	r1, #4
 800117e:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001180:	f001 ff88 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_Port, D5_Pin, (data >> 1) & 0x01);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	085b      	lsrs	r3, r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001196:	480f      	ldr	r0, [pc, #60]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001198:	f001 ff7c 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_Port, D6_Pin, (data >> 2) & 0x01);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ae:	4809      	ldr	r0, [pc, #36]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011b0:	f001 ff70 	bl	8003094 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_Port, D7_Pin, (data >> 3) & 0x01);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011c8:	f001 ff64 	bl	8003094 <HAL_GPIO_WritePin>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40020400 	.word	0x40020400

080011d8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2101      	movs	r1, #1
 80011e6:	480d      	ldr	r0, [pc, #52]	@ (800121c <LCD_SendCommand+0x44>)
 80011e8:	f001 ff54 	bl	8003094 <HAL_GPIO_WritePin>

    LCD_Send4Bits(cmd >> 4);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ffb8 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80011f8:	f7ff ffa0 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(cmd & 0x0F);
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffaf 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800120a:	f7ff ff97 	bl	800113c <LCD_EnablePulse>

    HAL_Delay(2);
 800120e:	2002      	movs	r0, #2
 8001210:	f001 f88a 	bl	8002328 <HAL_Delay>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40020400 	.word	0x40020400

08001220 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2101      	movs	r1, #1
 800122e:	480c      	ldr	r0, [pc, #48]	@ (8001260 <LCD_SendData+0x40>)
 8001230:	f001 ff30 	bl	8003094 <HAL_GPIO_WritePin>

    LCD_Send4Bits(data >> 4);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff94 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001240:	f7ff ff7c 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(data & 0x0F);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff8b 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001252:	f7ff ff73 	bl	800113c <LCD_EnablePulse>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020400 	.word	0x40020400

08001264 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800126c:	e006      	b.n	800127c <LCD_SendString+0x18>
        LCD_SendData(*str++);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffd2 	bl	8001220 <LCD_SendData>
    while (*str) {
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f4      	bne.n	800126e <LCD_SendString+0xa>
    }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <LCD_Init>:

void LCD_Init() {
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001292:	2032      	movs	r0, #50	@ 0x32
 8001294:	f001 f848 	bl	8002328 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8001298:	2003      	movs	r0, #3
 800129a:	f7ff ff65 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800129e:	f7ff ff4d 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(5);
 80012a2:	2005      	movs	r0, #5
 80012a4:	f001 f840 	bl	8002328 <HAL_Delay>

    LCD_Send4Bits(0x03);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f7ff ff5d 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012ae:	f7ff ff45 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(1);
 80012b2:	2001      	movs	r0, #1
 80012b4:	f001 f838 	bl	8002328 <HAL_Delay>

    LCD_Send4Bits(0x02); // 4-bit mode
 80012b8:	2002      	movs	r0, #2
 80012ba:	f7ff ff55 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012be:	f7ff ff3d 	bl	800113c <LCD_EnablePulse>

    LCD_SendCommand(0x28); // 4-bit, 2-line, 5x8 dots
 80012c2:	2028      	movs	r0, #40	@ 0x28
 80012c4:	f7ff ff88 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off
 80012c8:	200c      	movs	r0, #12
 80012ca:	f7ff ff85 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Shift cursor right
 80012ce:	2006      	movs	r0, #6
 80012d0:	f7ff ff82 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff ff7f 	bl	80011d8 <LCD_SendCommand>
    HAL_Delay(2);
 80012da:	2002      	movs	r0, #2
 80012dc:	f001 f824 	bl	8002328 <HAL_Delay>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <LCD_SetCursor>:
    LCD_SendString(".");
    LCD_SendInt(dec_part);
}

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	460a      	mov	r2, r1
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	4613      	mov	r3, r2
 80012f2:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 80012f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <LCD_SetCursor+0x50>)
 80012f6:	60fb      	str	r3, [r7, #12]

    if (row > 3) row = 3;     // limit for 20x4
 80012f8:	79fb      	ldrb	r3, [r7, #7]
 80012fa:	2b03      	cmp	r3, #3
 80012fc:	d901      	bls.n	8001302 <LCD_SetCursor+0x1e>
 80012fe:	2303      	movs	r3, #3
 8001300:	71fb      	strb	r3, [r7, #7]
    if (col > 19) col = 19;   // limit for 20 characters
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	2b13      	cmp	r3, #19
 8001306:	d901      	bls.n	800130c <LCD_SetCursor+0x28>
 8001308:	2313      	movs	r3, #19
 800130a:	71bb      	strb	r3, [r7, #6]

    LCD_SendCommand(0x80 | (col + row_offsets[row]));
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	3310      	adds	r3, #16
 8001310:	443b      	add	r3, r7
 8001312:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8001316:	79bb      	ldrb	r3, [r7, #6]
 8001318:	4413      	add	r3, r2
 800131a:	b2db      	uxtb	r3, r3
 800131c:	b25b      	sxtb	r3, r3
 800131e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001322:	b25b      	sxtb	r3, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff ff56 	bl	80011d8 <LCD_SendCommand>
}
 800132c:	bf00      	nop
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	54144000 	.word	0x54144000

08001338 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800133c:	b0d2      	sub	sp, #328	@ 0x148
 800133e:	af0e      	add	r7, sp, #56	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001340:	f000 ff80 	bl	8002244 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001344:	f000 fa80 	bl	8001848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001348:	f000 fbe6 	bl	8001b18 <MX_GPIO_Init>
  MX_SPI1_Init();
 800134c:	f000 fb38 	bl	80019c0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001350:	f008 fe2c 	bl	8009fac <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8001354:	f000 fae2 	bl	800191c <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001358:	f000 fbb4 	bl	8001ac4 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800135c:	f000 fb66 	bl	8001a2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001360:	48cb      	ldr	r0, [pc, #812]	@ (8001690 <main+0x358>)
 8001362:	f004 fd31 	bl	8005dc8 <HAL_TIM_Base_Start>

  LCD_Init();
 8001366:	f7ff ff92 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 800136a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800136e:	f000 ffdb 	bl	8002328 <HAL_Delay>
  LCD_SendCommand(0x01);
 8001372:	2001      	movs	r0, #1
 8001374:	f7ff ff30 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Initializing");
 8001378:	48c6      	ldr	r0, [pc, #792]	@ (8001694 <main+0x35c>)
 800137a:	f7ff ff73 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 800137e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001382:	f000 ffd1 	bl	8002328 <HAL_Delay>

  // Start ADC
  HAL_ADC_Start(&hadc1);
 8001386:	48c4      	ldr	r0, [pc, #784]	@ (8001698 <main+0x360>)
 8001388:	f001 f836 	bl	80023f8 <HAL_ADC_Start>

  LCD_SendCommand(0x01);
 800138c:	2001      	movs	r0, #1
 800138e:	f7ff ff23 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Ready");
 8001392:	48c2      	ldr	r0, [pc, #776]	@ (800169c <main+0x364>)
 8001394:	f7ff ff66 	bl	8001264 <LCD_SendString>
  HAL_Delay(1000);
 8001398:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800139c:	f000 ffc4 	bl	8002328 <HAL_Delay>

  // ---- Initialize LCD ----
  LCD_Init();
 80013a0:	f7ff ff75 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 80013a4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80013a8:	f000 ffbe 	bl	8002328 <HAL_Delay>


  LCD_SendCommand(0x01);
 80013ac:	2001      	movs	r0, #1
 80013ae:	f7ff ff13 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("Sending start...");
 80013b2:	48bb      	ldr	r0, [pc, #748]	@ (80016a0 <main+0x368>)
 80013b4:	f7ff ff56 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 80013b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013bc:	f000 ffb4 	bl	8002328 <HAL_Delay>
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 80013c0:	2200      	movs	r2, #0
 80013c2:	2120      	movs	r1, #32
 80013c4:	48b7      	ldr	r0, [pc, #732]	@ (80016a4 <main+0x36c>)
 80013c6:	f001 fe65 	bl	8003094 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  MX_USB_HOST_Process();
 80013ca:	f008 fe15 	bl	8009ff8 <MX_USB_HOST_Process>

	      // --------- LDR ---------
	      ldr_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 80013ce:	2101      	movs	r1, #1
 80013d0:	48b5      	ldr	r0, [pc, #724]	@ (80016a8 <main+0x370>)
 80013d2:	f001 fe47 	bl	8003064 <HAL_GPIO_ReadPin>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	4bb4      	ldr	r3, [pc, #720]	@ (80016ac <main+0x374>)
 80013dc:	701a      	strb	r2, [r3, #0]
	      int L = (ldr_state == GPIO_PIN_RESET) ? 1 : 0;
 80013de:	4bb3      	ldr	r3, [pc, #716]	@ (80016ac <main+0x374>)
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	bf0c      	ite	eq
 80013e6:	2301      	moveq	r3, #1
 80013e8:	2300      	movne	r3, #0
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	      char *ldr_text = (L == 1) ? "BRIGHT" : "DARK";
 80013f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d101      	bne.n	80013fc <main+0xc4>
 80013f8:	4bad      	ldr	r3, [pc, #692]	@ (80016b0 <main+0x378>)
 80013fa:	e000      	b.n	80013fe <main+0xc6>
 80013fc:	4bad      	ldr	r3, [pc, #692]	@ (80016b4 <main+0x37c>)
 80013fe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	      // --------- MQ-2 ADC ---------
	      HAL_ADC_Start(&hadc1);
 8001402:	48a5      	ldr	r0, [pc, #660]	@ (8001698 <main+0x360>)
 8001404:	f000 fff8 	bl	80023f8 <HAL_ADC_Start>
	      HAL_ADC_PollForConversion(&hadc1, 100);
 8001408:	2164      	movs	r1, #100	@ 0x64
 800140a:	48a3      	ldr	r0, [pc, #652]	@ (8001698 <main+0x360>)
 800140c:	f001 f8c6 	bl	800259c <HAL_ADC_PollForConversion>
	      mq_raw = HAL_ADC_GetValue(&hadc1);
 8001410:	48a1      	ldr	r0, [pc, #644]	@ (8001698 <main+0x360>)
 8001412:	f001 f94e 	bl	80026b2 <HAL_ADC_GetValue>
 8001416:	4603      	mov	r3, r0
 8001418:	4aa7      	ldr	r2, [pc, #668]	@ (80016b8 <main+0x380>)
 800141a:	6013      	str	r3, [r2, #0]

	      mq_voltage = (mq_raw * 3.3f) / 4095.0f;
 800141c:	4ba6      	ldr	r3, [pc, #664]	@ (80016b8 <main+0x380>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001428:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 80016bc <main+0x384>
 800142c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001430:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 80016c0 <main+0x388>
 8001434:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001438:	4ba2      	ldr	r3, [pc, #648]	@ (80016c4 <main+0x38c>)
 800143a:	edc3 7a00 	vstr	s15, [r3]
	      Rs = (3.3f - mq_voltage) / (mq_voltage + 1e-6f);
 800143e:	4ba1      	ldr	r3, [pc, #644]	@ (80016c4 <main+0x38c>)
 8001440:	edd3 7a00 	vldr	s15, [r3]
 8001444:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80016bc <main+0x384>
 8001448:	ee77 6a67 	vsub.f32	s13, s14, s15
 800144c:	4b9d      	ldr	r3, [pc, #628]	@ (80016c4 <main+0x38c>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 80016c8 <main+0x390>
 8001456:	ee37 7a87 	vadd.f32	s14, s15, s14
 800145a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800145e:	4b9b      	ldr	r3, [pc, #620]	@ (80016cc <main+0x394>)
 8001460:	edc3 7a00 	vstr	s15, [r3]
	      ratio = Rs / Ro;
 8001464:	4b99      	ldr	r3, [pc, #612]	@ (80016cc <main+0x394>)
 8001466:	edd3 6a00 	vldr	s13, [r3]
 800146a:	4b99      	ldr	r3, [pc, #612]	@ (80016d0 <main+0x398>)
 800146c:	ed93 7a00 	vldr	s14, [r3]
 8001470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001474:	4b97      	ldr	r3, [pc, #604]	@ (80016d4 <main+0x39c>)
 8001476:	edc3 7a00 	vstr	s15, [r3]

	      float ppm_lpg   = pow(10, ((log10(ratio) - (-0.47)) / (-0.36)));
 800147a:	4b96      	ldr	r3, [pc, #600]	@ (80016d4 <main+0x39c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff f862 	bl	8000548 <__aeabi_f2d>
 8001484:	4602      	mov	r2, r0
 8001486:	460b      	mov	r3, r1
 8001488:	ec43 2b10 	vmov	d0, r2, r3
 800148c:	f00b fef0 	bl	800d270 <log10>
 8001490:	ec51 0b10 	vmov	r0, r1, d0
 8001494:	a370      	add	r3, pc, #448	@ (adr r3, 8001658 <main+0x320>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	f7fe fef7 	bl	800028c <__adddf3>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	a36e      	add	r3, pc, #440	@ (adr r3, 8001660 <main+0x328>)
 80014a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ac:	f7ff f9ce 	bl	800084c <__aeabi_ddiv>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	ec43 2b17 	vmov	d7, r2, r3
 80014b8:	eeb0 1a47 	vmov.f32	s2, s14
 80014bc:	eef0 1a67 	vmov.f32	s3, s15
 80014c0:	ed9f 0b69 	vldr	d0, [pc, #420]	@ 8001668 <main+0x330>
 80014c4:	f00b ff12 	bl	800d2ec <pow>
 80014c8:	ec53 2b10 	vmov	r2, r3, d0
 80014cc:	4610      	mov	r0, r2
 80014ce:	4619      	mov	r1, r3
 80014d0:	f7ff fb6a 	bl	8000ba8 <__aeabi_d2f>
 80014d4:	4603      	mov	r3, r0
 80014d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	      float ppm_smoke = pow(10, ((log10(ratio) - (-0.42)) / (-0.48)));
 80014da:	4b7e      	ldr	r3, [pc, #504]	@ (80016d4 <main+0x39c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f832 	bl	8000548 <__aeabi_f2d>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	ec43 2b10 	vmov	d0, r2, r3
 80014ec:	f00b fec0 	bl	800d270 <log10>
 80014f0:	ec51 0b10 	vmov	r0, r1, d0
 80014f4:	a35e      	add	r3, pc, #376	@ (adr r3, 8001670 <main+0x338>)
 80014f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014fa:	f7fe fec7 	bl	800028c <__adddf3>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4610      	mov	r0, r2
 8001504:	4619      	mov	r1, r3
 8001506:	a35c      	add	r3, pc, #368	@ (adr r3, 8001678 <main+0x340>)
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	f7ff f99e 	bl	800084c <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	ec43 2b17 	vmov	d7, r2, r3
 8001518:	eeb0 1a47 	vmov.f32	s2, s14
 800151c:	eef0 1a67 	vmov.f32	s3, s15
 8001520:	ed9f 0b51 	vldr	d0, [pc, #324]	@ 8001668 <main+0x330>
 8001524:	f00b fee2 	bl	800d2ec <pow>
 8001528:	ec53 2b10 	vmov	r2, r3, d0
 800152c:	4610      	mov	r0, r2
 800152e:	4619      	mov	r1, r3
 8001530:	f7ff fb3a 	bl	8000ba8 <__aeabi_d2f>
 8001534:	4603      	mov	r3, r0
 8001536:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
	      float ppm_co    = pow(10, ((log10(ratio) - (-0.37)) / (-0.33)));
 800153a:	4b66      	ldr	r3, [pc, #408]	@ (80016d4 <main+0x39c>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f802 	bl	8000548 <__aeabi_f2d>
 8001544:	4602      	mov	r2, r0
 8001546:	460b      	mov	r3, r1
 8001548:	ec43 2b10 	vmov	d0, r2, r3
 800154c:	f00b fe90 	bl	800d270 <log10>
 8001550:	ec51 0b10 	vmov	r0, r1, d0
 8001554:	a34a      	add	r3, pc, #296	@ (adr r3, 8001680 <main+0x348>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	f7fe fe97 	bl	800028c <__adddf3>
 800155e:	4602      	mov	r2, r0
 8001560:	460b      	mov	r3, r1
 8001562:	4610      	mov	r0, r2
 8001564:	4619      	mov	r1, r3
 8001566:	a348      	add	r3, pc, #288	@ (adr r3, 8001688 <main+0x350>)
 8001568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156c:	f7ff f96e 	bl	800084c <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	ec43 2b17 	vmov	d7, r2, r3
 8001578:	eeb0 1a47 	vmov.f32	s2, s14
 800157c:	eef0 1a67 	vmov.f32	s3, s15
 8001580:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 8001668 <main+0x330>
 8001584:	f00b feb2 	bl	800d2ec <pow>
 8001588:	ec53 2b10 	vmov	r2, r3, d0
 800158c:	4610      	mov	r0, r2
 800158e:	4619      	mov	r1, r3
 8001590:	f7ff fb0a 	bl	8000ba8 <__aeabi_d2f>
 8001594:	4603      	mov	r3, r0
 8001596:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

	      // --------- DHT22 every 2 sec ---------
	      if (HAL_GetTick() - dht_last_ms >= 2100)
 800159a:	f000 feb9 	bl	8002310 <HAL_GetTick>
 800159e:	4602      	mov	r2, r0
 80015a0:	4b4d      	ldr	r3, [pc, #308]	@ (80016d8 <main+0x3a0>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	f640 0233 	movw	r2, #2099	@ 0x833
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d907      	bls.n	80015be <main+0x286>
	      {
	          DHT22_Read(&dht);
 80015ae:	484b      	ldr	r0, [pc, #300]	@ (80016dc <main+0x3a4>)
 80015b0:	f7ff fcfa 	bl	8000fa8 <DHT22_Read>
	          dht_last_ms = HAL_GetTick();
 80015b4:	f000 feac 	bl	8002310 <HAL_GetTick>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4a47      	ldr	r2, [pc, #284]	@ (80016d8 <main+0x3a0>)
 80015bc:	6013      	str	r3, [r2, #0]
	      }

	      // --------- BUZZER THRESHOLDS ---------
	      int alarm = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	      if (dht.Temperature > 35.0) alarm = 1;
 80015c4:	4b45      	ldr	r3, [pc, #276]	@ (80016dc <main+0x3a4>)
 80015c6:	edd3 7a00 	vldr	s15, [r3]
 80015ca:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80016e0 <main+0x3a8>
 80015ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d6:	dd02      	ble.n	80015de <main+0x2a6>
 80015d8:	2301      	movs	r3, #1
 80015da:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	      if (dht.Humidity > 70.) alarm = 1;
 80015de:	4b3f      	ldr	r3, [pc, #252]	@ (80016dc <main+0x3a4>)
 80015e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80015e4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80016e4 <main+0x3ac>
 80015e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	dd02      	ble.n	80015f8 <main+0x2c0>
 80015f2:	2301      	movs	r3, #1
 80015f4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	      if (ppm_lpg   > 200.0)     alarm = 1;
 80015f8:	edd7 7a40 	vldr	s15, [r7, #256]	@ 0x100
 80015fc:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80016e8 <main+0x3b0>
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	dd02      	ble.n	8001610 <main+0x2d8>
 800160a:	2301      	movs	r3, #1
 800160c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	      if (ppm_smoke > 300.0)     alarm = 1;
 8001610:	edd7 7a3f 	vldr	s15, [r7, #252]	@ 0xfc
 8001614:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80016ec <main+0x3b4>
 8001618:	eef4 7ac7 	vcmpe.f32	s15, s14
 800161c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001620:	dd02      	ble.n	8001628 <main+0x2f0>
 8001622:	2301      	movs	r3, #1
 8001624:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	      if (ppm_co    > 50.0)      alarm = 1;
 8001628:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 800162c:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80016f0 <main+0x3b8>
 8001630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001638:	dd02      	ble.n	8001640 <main+0x308>
 800163a:	2301      	movs	r3, #1
 800163c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	      if (alarm)
 8001640:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001644:	2b00      	cmp	r3, #0
 8001646:	d055      	beq.n	80016f4 <main+0x3bc>
	          HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 8001648:	2201      	movs	r2, #1
 800164a:	2120      	movs	r1, #32
 800164c:	4815      	ldr	r0, [pc, #84]	@ (80016a4 <main+0x36c>)
 800164e:	f001 fd21 	bl	8003094 <HAL_GPIO_WritePin>
 8001652:	e054      	b.n	80016fe <main+0x3c6>
 8001654:	f3af 8000 	nop.w
 8001658:	e147ae14 	.word	0xe147ae14
 800165c:	3fde147a 	.word	0x3fde147a
 8001660:	70a3d70a 	.word	0x70a3d70a
 8001664:	bfd70a3d 	.word	0xbfd70a3d
 8001668:	00000000 	.word	0x00000000
 800166c:	40240000 	.word	0x40240000
 8001670:	ae147ae1 	.word	0xae147ae1
 8001674:	3fdae147 	.word	0x3fdae147
 8001678:	eb851eb8 	.word	0xeb851eb8
 800167c:	bfdeb851 	.word	0xbfdeb851
 8001680:	7ae147ae 	.word	0x7ae147ae
 8001684:	3fd7ae14 	.word	0x3fd7ae14
 8001688:	51eb851f 	.word	0x51eb851f
 800168c:	bfd51eb8 	.word	0xbfd51eb8
 8001690:	200002b4 	.word	0x200002b4
 8001694:	0800e660 	.word	0x0800e660
 8001698:	20000214 	.word	0x20000214
 800169c:	0800e674 	.word	0x0800e674
 80016a0:	0800e680 	.word	0x0800e680
 80016a4:	40020800 	.word	0x40020800
 80016a8:	40020000 	.word	0x40020000
 80016ac:	20000360 	.word	0x20000360
 80016b0:	0800e694 	.word	0x0800e694
 80016b4:	0800e69c 	.word	0x0800e69c
 80016b8:	20000350 	.word	0x20000350
 80016bc:	40533333 	.word	0x40533333
 80016c0:	457ff000 	.word	0x457ff000
 80016c4:	20000354 	.word	0x20000354
 80016c8:	358637bd 	.word	0x358637bd
 80016cc:	20000358 	.word	0x20000358
 80016d0:	20000000 	.word	0x20000000
 80016d4:	2000035c 	.word	0x2000035c
 80016d8:	2000034c 	.word	0x2000034c
 80016dc:	20000344 	.word	0x20000344
 80016e0:	420c0000 	.word	0x420c0000
 80016e4:	428c0000 	.word	0x428c0000
 80016e8:	43480000 	.word	0x43480000
 80016ec:	43960000 	.word	0x43960000
 80016f0:	42480000 	.word	0x42480000
	      else
	          HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 80016f4:	2200      	movs	r2, #0
 80016f6:	2120      	movs	r1, #32
 80016f8:	484d      	ldr	r0, [pc, #308]	@ (8001830 <main+0x4f8>)
 80016fa:	f001 fccb 	bl	8003094 <HAL_GPIO_WritePin>

	      // --------- LCD: ALL VALUES ON ONE SCREEN ---------
	      LCD_SendCommand(0x01);
 80016fe:	2001      	movs	r0, #1
 8001700:	f7ff fd6a 	bl	80011d8 <LCD_SendCommand>
	      HAL_Delay(5);
 8001704:	2005      	movs	r0, #5
 8001706:	f000 fe0f 	bl	8002328 <HAL_Delay>

	      char line1[17];
	      snprintf(line1, sizeof(line1), "T:%2.0f H:%2.0f L:%c",
	               dht.Temperature, dht.Humidity, (L ? 'B' : 'D'));
 800170a:	4b4a      	ldr	r3, [pc, #296]	@ (8001834 <main+0x4fc>)
 800170c:	681b      	ldr	r3, [r3, #0]
	      snprintf(line1, sizeof(line1), "T:%2.0f H:%2.0f L:%c",
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe ff1a 	bl	8000548 <__aeabi_f2d>
 8001714:	4604      	mov	r4, r0
 8001716:	460d      	mov	r5, r1
	               dht.Temperature, dht.Humidity, (L ? 'B' : 'D'));
 8001718:	4b46      	ldr	r3, [pc, #280]	@ (8001834 <main+0x4fc>)
 800171a:	685b      	ldr	r3, [r3, #4]
	      snprintf(line1, sizeof(line1), "T:%2.0f H:%2.0f L:%c",
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff13 	bl	8000548 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	f8d7 1108 	ldr.w	r1, [r7, #264]	@ 0x108
 800172a:	2900      	cmp	r1, #0
 800172c:	d001      	beq.n	8001732 <main+0x3fa>
 800172e:	2142      	movs	r1, #66	@ 0x42
 8001730:	e000      	b.n	8001734 <main+0x3fc>
 8001732:	2144      	movs	r1, #68	@ 0x44
 8001734:	f107 00e4 	add.w	r0, r7, #228	@ 0xe4
 8001738:	9104      	str	r1, [sp, #16]
 800173a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800173e:	e9cd 4500 	strd	r4, r5, [sp]
 8001742:	4a3d      	ldr	r2, [pc, #244]	@ (8001838 <main+0x500>)
 8001744:	2111      	movs	r1, #17
 8001746:	f009 fcff 	bl	800b148 <sniprintf>
	      LCD_SetCursor(0,0);
 800174a:	2100      	movs	r1, #0
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff fdc9 	bl	80012e4 <LCD_SetCursor>
	      LCD_SendString(line1);
 8001752:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fd84 	bl	8001264 <LCD_SendString>

	      char line2[17];
	      snprintf(line2, sizeof(line2), "LPG:%3.0f CO:%3.0f", ppm_lpg, ppm_co);
 800175c:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001760:	f7fe fef2 	bl	8000548 <__aeabi_f2d>
 8001764:	4604      	mov	r4, r0
 8001766:	460d      	mov	r5, r1
 8001768:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800176c:	f7fe feec 	bl	8000548 <__aeabi_f2d>
 8001770:	4602      	mov	r2, r0
 8001772:	460b      	mov	r3, r1
 8001774:	f107 00d0 	add.w	r0, r7, #208	@ 0xd0
 8001778:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800177c:	e9cd 4500 	strd	r4, r5, [sp]
 8001780:	4a2e      	ldr	r2, [pc, #184]	@ (800183c <main+0x504>)
 8001782:	2111      	movs	r1, #17
 8001784:	f009 fce0 	bl	800b148 <sniprintf>
	      LCD_SetCursor(1,0);
 8001788:	2100      	movs	r1, #0
 800178a:	2001      	movs	r0, #1
 800178c:	f7ff fdaa 	bl	80012e4 <LCD_SetCursor>
	      LCD_SendString(line2);
 8001790:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff fd65 	bl	8001264 <LCD_SendString>

	      // --------- Bluetooth ---------
	      char bt_msg[200];
	      snprintf(bt_msg, sizeof(bt_msg),
	               "TEMP=%.1f,HUM=%.1f,LDR=%s,LPG=%.0f,SMOKE=%.0f,CO=%.0f,ALARM=%d\r\n",
	               dht.Temperature, dht.Humidity, ldr_text,
 800179a:	4b26      	ldr	r3, [pc, #152]	@ (8001834 <main+0x4fc>)
 800179c:	681b      	ldr	r3, [r3, #0]
	      snprintf(bt_msg, sizeof(bt_msg),
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fed2 	bl	8000548 <__aeabi_f2d>
 80017a4:	4604      	mov	r4, r0
 80017a6:	460d      	mov	r5, r1
	               dht.Temperature, dht.Humidity, ldr_text,
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <main+0x4fc>)
 80017aa:	685b      	ldr	r3, [r3, #4]
	      snprintf(bt_msg, sizeof(bt_msg),
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fecb 	bl	8000548 <__aeabi_f2d>
 80017b2:	4680      	mov	r8, r0
 80017b4:	4689      	mov	r9, r1
 80017b6:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 80017ba:	f7fe fec5 	bl	8000548 <__aeabi_f2d>
 80017be:	4682      	mov	sl, r0
 80017c0:	468b      	mov	fp, r1
 80017c2:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 80017c6:	f7fe febf 	bl	8000548 <__aeabi_f2d>
 80017ca:	e9c7 0100 	strd	r0, r1, [r7]
 80017ce:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 80017d2:	f7fe feb9 	bl	8000548 <__aeabi_f2d>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	f107 0008 	add.w	r0, r7, #8
 80017de:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 80017e2:	910c      	str	r1, [sp, #48]	@ 0x30
 80017e4:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 80017e8:	ed97 7b00 	vldr	d7, [r7]
 80017ec:	ed8d 7b08 	vstr	d7, [sp, #32]
 80017f0:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80017f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80017f8:	9304      	str	r3, [sp, #16]
 80017fa:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017fe:	e9cd 4500 	strd	r4, r5, [sp]
 8001802:	4a0f      	ldr	r2, [pc, #60]	@ (8001840 <main+0x508>)
 8001804:	21c8      	movs	r1, #200	@ 0xc8
 8001806:	f009 fc9f 	bl	800b148 <sniprintf>
	               ppm_lpg, ppm_smoke, ppm_co, alarm);

	      HAL_UART_Transmit(&huart3, (uint8_t*)bt_msg, strlen(bt_msg), 100);
 800180a:	f107 0308 	add.w	r3, r7, #8
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fd2e 	bl	8000270 <strlen>
 8001814:	4603      	mov	r3, r0
 8001816:	b29a      	uxth	r2, r3
 8001818:	f107 0108 	add.w	r1, r7, #8
 800181c:	2364      	movs	r3, #100	@ 0x64
 800181e:	4809      	ldr	r0, [pc, #36]	@ (8001844 <main+0x50c>)
 8001820:	f004 fe0e 	bl	8006440 <HAL_UART_Transmit>

	      HAL_Delay(500);
 8001824:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001828:	f000 fd7e 	bl	8002328 <HAL_Delay>
  {
 800182c:	e5cd      	b.n	80013ca <main+0x92>
 800182e:	bf00      	nop
 8001830:	40020800 	.word	0x40020800
 8001834:	20000344 	.word	0x20000344
 8001838:	0800e6a4 	.word	0x0800e6a4
 800183c:	0800e6bc 	.word	0x0800e6bc
 8001840:	0800e6d0 	.word	0x0800e6d0
 8001844:	200002fc 	.word	0x200002fc

08001848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b094      	sub	sp, #80	@ 0x50
 800184c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800184e:	f107 0320 	add.w	r3, r7, #32
 8001852:	2230      	movs	r2, #48	@ 0x30
 8001854:	2100      	movs	r1, #0
 8001856:	4618      	mov	r0, r3
 8001858:	f009 fcef 	bl	800b23a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800185c:	f107 030c 	add.w	r3, r7, #12
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
 800186a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800186c:	2300      	movs	r3, #0
 800186e:	60bb      	str	r3, [r7, #8]
 8001870:	4b28      	ldr	r3, [pc, #160]	@ (8001914 <SystemClock_Config+0xcc>)
 8001872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001874:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <SystemClock_Config+0xcc>)
 8001876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800187a:	6413      	str	r3, [r2, #64]	@ 0x40
 800187c:	4b25      	ldr	r3, [pc, #148]	@ (8001914 <SystemClock_Config+0xcc>)
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001888:	2300      	movs	r3, #0
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	4b22      	ldr	r3, [pc, #136]	@ (8001918 <SystemClock_Config+0xd0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a21      	ldr	r2, [pc, #132]	@ (8001918 <SystemClock_Config+0xd0>)
 8001892:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001896:	6013      	str	r3, [r2, #0]
 8001898:	4b1f      	ldr	r3, [pc, #124]	@ (8001918 <SystemClock_Config+0xd0>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018a0:	607b      	str	r3, [r7, #4]
 80018a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018a4:	2301      	movs	r3, #1
 80018a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ae:	2302      	movs	r3, #2
 80018b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018b8:	2308      	movs	r3, #8
 80018ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80018c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018c2:	2302      	movs	r3, #2
 80018c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80018c6:	2307      	movs	r3, #7
 80018c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018ca:	f107 0320 	add.w	r3, r7, #32
 80018ce:	4618      	mov	r0, r3
 80018d0:	f003 fd0a 	bl	80052e8 <HAL_RCC_OscConfig>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80018da:	f000 fa55 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018de:	230f      	movs	r3, #15
 80018e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e2:	2302      	movs	r3, #2
 80018e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	2105      	movs	r1, #5
 80018fc:	4618      	mov	r0, r3
 80018fe:	f003 ff6b 	bl	80057d8 <HAL_RCC_ClockConfig>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001908:	f000 fa3e 	bl	8001d88 <Error_Handler>
  }
}
 800190c:	bf00      	nop
 800190e:	3750      	adds	r7, #80	@ 0x50
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	40023800 	.word	0x40023800
 8001918:	40007000 	.word	0x40007000

0800191c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b084      	sub	sp, #16
 8001920:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001922:	463b      	mov	r3, r7
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]
 8001928:	605a      	str	r2, [r3, #4]
 800192a:	609a      	str	r2, [r3, #8]
 800192c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800192e:	4b21      	ldr	r3, [pc, #132]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001930:	4a21      	ldr	r2, [pc, #132]	@ (80019b8 <MX_ADC1_Init+0x9c>)
 8001932:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001934:	4b1f      	ldr	r3, [pc, #124]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001936:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800193a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800193c:	4b1d      	ldr	r3, [pc, #116]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001942:	4b1c      	ldr	r3, [pc, #112]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001944:	2200      	movs	r2, #0
 8001946:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001948:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800194a:	2200      	movs	r2, #0
 800194c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800194e:	4b19      	ldr	r3, [pc, #100]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001950:	2200      	movs	r2, #0
 8001952:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001956:	4b17      	ldr	r3, [pc, #92]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001958:	2200      	movs	r2, #0
 800195a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800195c:	4b15      	ldr	r3, [pc, #84]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800195e:	4a17      	ldr	r2, [pc, #92]	@ (80019bc <MX_ADC1_Init+0xa0>)
 8001960:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001962:	4b14      	ldr	r3, [pc, #80]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800196a:	2201      	movs	r2, #1
 800196c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800196e:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001970:	2200      	movs	r2, #0
 8001972:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001976:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <MX_ADC1_Init+0x98>)
 8001978:	2201      	movs	r2, #1
 800197a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800197c:	480d      	ldr	r0, [pc, #52]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800197e:	f000 fcf7 	bl	8002370 <HAL_ADC_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001988:	f000 f9fe 	bl	8001d88 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800198c:	2301      	movs	r3, #1
 800198e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001990:	2301      	movs	r3, #1
 8001992:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001994:	2300      	movs	r3, #0
 8001996:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001998:	463b      	mov	r3, r7
 800199a:	4619      	mov	r1, r3
 800199c:	4805      	ldr	r0, [pc, #20]	@ (80019b4 <MX_ADC1_Init+0x98>)
 800199e:	f000 fe95 	bl	80026cc <HAL_ADC_ConfigChannel>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80019a8:	f000 f9ee 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20000214 	.word	0x20000214
 80019b8:	40012000 	.word	0x40012000
 80019bc:	0f000001 	.word	0x0f000001

080019c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80019c4:	4b17      	ldr	r3, [pc, #92]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019c6:	4a18      	ldr	r2, [pc, #96]	@ (8001a28 <MX_SPI1_Init+0x68>)
 80019c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80019ca:	4b16      	ldr	r3, [pc, #88]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80019d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019d2:	4b14      	ldr	r3, [pc, #80]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <MX_SPI1_Init+0x64>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a0c:	220a      	movs	r2, #10
 8001a0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <MX_SPI1_Init+0x64>)
 8001a12:	f004 f901 	bl	8005c18 <HAL_SPI_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a1c:	f000 f9b4 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	2000025c 	.word	0x2000025c
 8001a28:	40013000 	.word	0x40013000

08001a2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b086      	sub	sp, #24
 8001a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a32:	f107 0308 	add.w	r3, r7, #8
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a40:	463b      	mov	r3, r7
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a48:	4b1d      	ldr	r3, [pc, #116]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001a50:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a52:	2253      	movs	r2, #83	@ 0x53
 8001a54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a5c:	4b18      	ldr	r3, [pc, #96]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a64:	4b16      	ldr	r3, [pc, #88]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a70:	4813      	ldr	r0, [pc, #76]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a72:	f004 f95a 	bl	8005d2a <HAL_TIM_Base_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a7c:	f000 f984 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a86:	f107 0308 	add.w	r3, r7, #8
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	480c      	ldr	r0, [pc, #48]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001a8e:	f004 fa03 	bl	8005e98 <HAL_TIM_ConfigClockSource>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a98:	f000 f976 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4805      	ldr	r0, [pc, #20]	@ (8001ac0 <MX_TIM2_Init+0x94>)
 8001aaa:	f004 fbfd 	bl	80062a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d001      	beq.n	8001ab8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ab4:	f000 f968 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ab8:	bf00      	nop
 8001aba:	3718      	adds	r7, #24
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	200002b4 	.word	0x200002b4

08001ac4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	@ (8001b14 <MX_USART3_UART_Init+0x50>)
 8001acc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001ace:	4b10      	ldr	r3, [pc, #64]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001ad0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001ad4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001aea:	220c      	movs	r2, #12
 8001aec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aee:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af4:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	@ (8001b10 <MX_USART3_UART_Init+0x4c>)
 8001afc:	f004 fc50 	bl	80063a0 <HAL_UART_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b06:	f000 f93f 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200002fc 	.word	0x200002fc
 8001b14:	40004800 	.word	0x40004800

08001b18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08c      	sub	sp, #48	@ 0x30
 8001b1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
 8001b28:	609a      	str	r2, [r3, #8]
 8001b2a:	60da      	str	r2, [r3, #12]
 8001b2c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	61bb      	str	r3, [r7, #24]
 8001b32:	4b8f      	ldr	r3, [pc, #572]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a8e      	ldr	r2, [pc, #568]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b38:	f043 0310 	orr.w	r3, r3, #16
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b8c      	ldr	r3, [pc, #560]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0310 	and.w	r3, r3, #16
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	617b      	str	r3, [r7, #20]
 8001b4e:	4b88      	ldr	r3, [pc, #544]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a87      	ldr	r2, [pc, #540]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b54:	f043 0304 	orr.w	r3, r3, #4
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b85      	ldr	r3, [pc, #532]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	617b      	str	r3, [r7, #20]
 8001b64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	4b81      	ldr	r3, [pc, #516]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	4a80      	ldr	r2, [pc, #512]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b76:	4b7e      	ldr	r3, [pc, #504]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b7a      	ldr	r3, [pc, #488]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8a:	4a79      	ldr	r2, [pc, #484]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b92:	4b77      	ldr	r3, [pc, #476]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b96:	f003 0301 	and.w	r3, r3, #1
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	4b73      	ldr	r3, [pc, #460]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	4a72      	ldr	r2, [pc, #456]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001ba8:	f043 0302 	orr.w	r3, r3, #2
 8001bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bae:	4b70      	ldr	r3, [pc, #448]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
 8001bbe:	4b6c      	ldr	r3, [pc, #432]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	4a6b      	ldr	r2, [pc, #428]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001bc4:	f043 0308 	orr.w	r3, r3, #8
 8001bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bca:	4b69      	ldr	r3, [pc, #420]	@ (8001d70 <MX_GPIO_Init+0x258>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bce:	f003 0308 	and.w	r3, r3, #8
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2108      	movs	r1, #8
 8001bda:	4866      	ldr	r0, [pc, #408]	@ (8001d74 <MX_GPIO_Init+0x25c>)
 8001bdc:	f001 fa5a 	bl	8003094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	2101      	movs	r1, #1
 8001be4:	4864      	ldr	r0, [pc, #400]	@ (8001d78 <MX_GPIO_Init+0x260>)
 8001be6:	f001 fa55 	bl	8003094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001bea:	2200      	movs	r2, #0
 8001bec:	2120      	movs	r1, #32
 8001bee:	4862      	ldr	r0, [pc, #392]	@ (8001d78 <MX_GPIO_Init+0x260>)
 8001bf0:	f001 fa50 	bl	8003094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f245 4127 	movw	r1, #21543	@ 0x5427
 8001bfa:	4860      	ldr	r0, [pc, #384]	@ (8001d7c <MX_GPIO_Init+0x264>)
 8001bfc:	f001 fa4a 	bl	8003094 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c00:	2200      	movs	r2, #0
 8001c02:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001c06:	485e      	ldr	r0, [pc, #376]	@ (8001d80 <MX_GPIO_Init+0x268>)
 8001c08:	f001 fa44 	bl	8003094 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001c0c:	2308      	movs	r3, #8
 8001c0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c10:	2301      	movs	r3, #1
 8001c12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	4619      	mov	r1, r3
 8001c22:	4854      	ldr	r0, [pc, #336]	@ (8001d74 <MX_GPIO_Init+0x25c>)
 8001c24:	f001 f882 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PC5 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_5;
 8001c28:	2321      	movs	r3, #33	@ 0x21
 8001c2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	484e      	ldr	r0, [pc, #312]	@ (8001d78 <MX_GPIO_Init+0x260>)
 8001c40:	f001 f874 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001c44:	2308      	movs	r3, #8
 8001c46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c48:	2302      	movs	r3, #2
 8001c4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c54:	2305      	movs	r3, #5
 8001c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4846      	ldr	r0, [pc, #280]	@ (8001d78 <MX_GPIO_Init+0x260>)
 8001c60:	f001 f864 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c64:	2301      	movs	r3, #1
 8001c66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	4619      	mov	r1, r3
 8001c76:	4843      	ldr	r0, [pc, #268]	@ (8001d84 <MX_GPIO_Init+0x26c>)
 8001c78:	f001 f858 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001c7c:	2310      	movs	r3, #16
 8001c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c8c:	2306      	movs	r3, #6
 8001c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	4619      	mov	r1, r3
 8001c96:	483b      	ldr	r0, [pc, #236]	@ (8001d84 <MX_GPIO_Init+0x26c>)
 8001c98:	f001 f848 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB14 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001c9c:	f245 4327 	movw	r3, #21543	@ 0x5427
 8001ca0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4831      	ldr	r0, [pc, #196]	@ (8001d7c <MX_GPIO_Init+0x264>)
 8001cb6:	f001 f839 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001cba:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001cbe:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ccc:	f107 031c 	add.w	r3, r7, #28
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	482b      	ldr	r0, [pc, #172]	@ (8001d80 <MX_GPIO_Init+0x268>)
 8001cd4:	f001 f82a 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SD_Pin;
 8001cd8:	f44f 5384 	mov.w	r3, #4224	@ 0x1080
 8001cdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001cea:	2306      	movs	r3, #6
 8001cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4820      	ldr	r0, [pc, #128]	@ (8001d78 <MX_GPIO_Init+0x260>)
 8001cf6:	f001 f819 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001cfa:	2320      	movs	r3, #32
 8001cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001d06:	f107 031c 	add.w	r3, r7, #28
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	481c      	ldr	r0, [pc, #112]	@ (8001d80 <MX_GPIO_Init+0x268>)
 8001d0e:	f001 f80d 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8001d12:	2340      	movs	r3, #64	@ 0x40
 8001d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d16:	2312      	movs	r3, #18
 8001d18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d22:	2304      	movs	r3, #4
 8001d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 8001d26:	f107 031c 	add.w	r3, r7, #28
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4813      	ldr	r0, [pc, #76]	@ (8001d7c <MX_GPIO_Init+0x264>)
 8001d2e:	f000 fffd 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	480d      	ldr	r0, [pc, #52]	@ (8001d7c <MX_GPIO_Init+0x264>)
 8001d48:	f000 fff0 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d50:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001d54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	f107 031c 	add.w	r3, r7, #28
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4804      	ldr	r0, [pc, #16]	@ (8001d74 <MX_GPIO_Init+0x25c>)
 8001d62:	f000 ffe3 	bl	8002d2c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d66:	bf00      	nop
 8001d68:	3730      	adds	r7, #48	@ 0x30
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40021000 	.word	0x40021000
 8001d78:	40020800 	.word	0x40020800
 8001d7c:	40020400 	.word	0x40020400
 8001d80:	40020c00 	.word	0x40020c00
 8001d84:	40020000 	.word	0x40020000

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <Error_Handler+0x8>

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da2:	4a0f      	ldr	r2, [pc, #60]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001da4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001daa:	4b0d      	ldr	r3, [pc, #52]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4b09      	ldr	r3, [pc, #36]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	4a08      	ldr	r2, [pc, #32]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	4b06      	ldr	r3, [pc, #24]	@ (8001de0 <HAL_MspInit+0x4c>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001dd2:	2007      	movs	r0, #7
 8001dd4:	f000 ff68 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800

08001de4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08a      	sub	sp, #40	@ 0x28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a17      	ldr	r2, [pc, #92]	@ (8001e60 <HAL_ADC_MspInit+0x7c>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d127      	bne.n	8001e56 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	4a15      	ldr	r2, [pc, #84]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e16:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	4b0f      	ldr	r3, [pc, #60]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e32:	4b0c      	ldr	r3, [pc, #48]	@ (8001e64 <HAL_ADC_MspInit+0x80>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f003 0301 	and.w	r3, r3, #1
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e42:	2303      	movs	r3, #3
 8001e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	f107 0314 	add.w	r3, r7, #20
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4805      	ldr	r0, [pc, #20]	@ (8001e68 <HAL_ADC_MspInit+0x84>)
 8001e52:	f000 ff6b 	bl	8002d2c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001e56:	bf00      	nop
 8001e58:	3728      	adds	r7, #40	@ 0x28
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40012000 	.word	0x40012000
 8001e64:	40023800 	.word	0x40023800
 8001e68:	40020000 	.word	0x40020000

08001e6c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b08a      	sub	sp, #40	@ 0x28
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e74:	f107 0314 	add.w	r3, r7, #20
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a19      	ldr	r2, [pc, #100]	@ (8001ef0 <HAL_SPI_MspInit+0x84>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d12b      	bne.n	8001ee6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	4b18      	ldr	r3, [pc, #96]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e96:	4a17      	ldr	r2, [pc, #92]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001e98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e9e:	4b15      	ldr	r3, [pc, #84]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea6:	613b      	str	r3, [r7, #16]
 8001ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	60fb      	str	r3, [r7, #12]
 8001eae:	4b11      	ldr	r3, [pc, #68]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eba:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <HAL_SPI_MspInit+0x88>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ebe:	f003 0301 	and.w	r3, r3, #1
 8001ec2:	60fb      	str	r3, [r7, #12]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001ec6:	23e0      	movs	r3, #224	@ 0xe0
 8001ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eca:	2302      	movs	r3, #2
 8001ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ed6:	2305      	movs	r3, #5
 8001ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eda:	f107 0314 	add.w	r3, r7, #20
 8001ede:	4619      	mov	r1, r3
 8001ee0:	4805      	ldr	r0, [pc, #20]	@ (8001ef8 <HAL_SPI_MspInit+0x8c>)
 8001ee2:	f000 ff23 	bl	8002d2c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001ee6:	bf00      	nop
 8001ee8:	3728      	adds	r7, #40	@ 0x28
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	40013000 	.word	0x40013000
 8001ef4:	40023800 	.word	0x40023800
 8001ef8:	40020000 	.word	0x40020000

08001efc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f0c:	d10d      	bne.n	8001f2a <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <HAL_TIM_Base_MspInit+0x3c>)
 8001f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f16:	4a08      	ldr	r2, [pc, #32]	@ (8001f38 <HAL_TIM_Base_MspInit+0x3c>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <HAL_TIM_Base_MspInit+0x3c>)
 8001f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f2a:	bf00      	nop
 8001f2c:	3714      	adds	r7, #20
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800

08001f3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08a      	sub	sp, #40	@ 0x28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a19      	ldr	r2, [pc, #100]	@ (8001fc0 <HAL_UART_MspInit+0x84>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d12c      	bne.n	8001fb8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f5e:	2300      	movs	r3, #0
 8001f60:	613b      	str	r3, [r7, #16]
 8001f62:	4b18      	ldr	r3, [pc, #96]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	4a17      	ldr	r2, [pc, #92]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f6e:	4b15      	ldr	r3, [pc, #84]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f72:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f76:	613b      	str	r3, [r7, #16]
 8001f78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	4a10      	ldr	r2, [pc, #64]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f84:	f043 0304 	orr.w	r3, r3, #4
 8001f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fc4 <HAL_UART_MspInit+0x88>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	f003 0304 	and.w	r3, r3, #4
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f96:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fa8:	2307      	movs	r3, #7
 8001faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4805      	ldr	r0, [pc, #20]	@ (8001fc8 <HAL_UART_MspInit+0x8c>)
 8001fb4:	f000 feba 	bl	8002d2c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001fb8:	bf00      	nop
 8001fba:	3728      	adds	r7, #40	@ 0x28
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40004800 	.word	0x40004800
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020800 	.word	0x40020800

08001fcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fd0:	bf00      	nop
 8001fd2:	e7fd      	b.n	8001fd0 <NMI_Handler+0x4>

08001fd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd8:	bf00      	nop
 8001fda:	e7fd      	b.n	8001fd8 <HardFault_Handler+0x4>

08001fdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe0:	bf00      	nop
 8001fe2:	e7fd      	b.n	8001fe0 <MemManage_Handler+0x4>

08001fe4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe8:	bf00      	nop
 8001fea:	e7fd      	b.n	8001fe8 <BusFault_Handler+0x4>

08001fec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <UsageFault_Handler+0x4>

08001ff4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff8:	bf00      	nop
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002006:	bf00      	nop
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002022:	f000 f961 	bl	80022e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002030:	4802      	ldr	r0, [pc, #8]	@ (800203c <OTG_FS_IRQHandler+0x10>)
 8002032:	f001 fb05 	bl	8003640 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	20000748 	.word	0x20000748

08002040 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  return 1;
 8002044:	2301      	movs	r3, #1
}
 8002046:	4618      	mov	r0, r3
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <_kill>:

int _kill(int pid, int sig)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800205a:	f009 f951 	bl	800b300 <__errno>
 800205e:	4603      	mov	r3, r0
 8002060:	2216      	movs	r2, #22
 8002062:	601a      	str	r2, [r3, #0]
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <_exit>:

void _exit (int status)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002078:	f04f 31ff 	mov.w	r1, #4294967295
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ffe7 	bl	8002050 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002082:	bf00      	nop
 8002084:	e7fd      	b.n	8002082 <_exit+0x12>

08002086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002086:	b580      	push	{r7, lr}
 8002088:	b086      	sub	sp, #24
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	e00a      	b.n	80020ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002098:	f3af 8000 	nop.w
 800209c:	4601      	mov	r1, r0
 800209e:	68bb      	ldr	r3, [r7, #8]
 80020a0:	1c5a      	adds	r2, r3, #1
 80020a2:	60ba      	str	r2, [r7, #8]
 80020a4:	b2ca      	uxtb	r2, r1
 80020a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	3301      	adds	r3, #1
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	697a      	ldr	r2, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	dbf0      	blt.n	8002098 <_read+0x12>
  }

  return len;
 80020b6:	687b      	ldr	r3, [r7, #4]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	60f8      	str	r0, [r7, #12]
 80020c8:	60b9      	str	r1, [r7, #8]
 80020ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
 80020d0:	e009      	b.n	80020e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	1c5a      	adds	r2, r3, #1
 80020d6:	60ba      	str	r2, [r7, #8]
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	4618      	mov	r0, r3
 80020dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf1      	blt.n	80020d2 <_write+0x12>
  }
  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_close>:

int _close(int file)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <_isatty>:

int _isatty(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002138:	2301      	movs	r3, #1
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3714      	adds	r7, #20
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b086      	sub	sp, #24
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002168:	4a14      	ldr	r2, [pc, #80]	@ (80021bc <_sbrk+0x5c>)
 800216a:	4b15      	ldr	r3, [pc, #84]	@ (80021c0 <_sbrk+0x60>)
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002174:	4b13      	ldr	r3, [pc, #76]	@ (80021c4 <_sbrk+0x64>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <_sbrk+0x64>)
 800217e:	4a12      	ldr	r2, [pc, #72]	@ (80021c8 <_sbrk+0x68>)
 8002180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <_sbrk+0x64>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4413      	add	r3, r2
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	429a      	cmp	r2, r3
 800218e:	d207      	bcs.n	80021a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002190:	f009 f8b6 	bl	800b300 <__errno>
 8002194:	4603      	mov	r3, r0
 8002196:	220c      	movs	r2, #12
 8002198:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800219a:	f04f 33ff 	mov.w	r3, #4294967295
 800219e:	e009      	b.n	80021b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a0:	4b08      	ldr	r3, [pc, #32]	@ (80021c4 <_sbrk+0x64>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a6:	4b07      	ldr	r3, [pc, #28]	@ (80021c4 <_sbrk+0x64>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	4a05      	ldr	r2, [pc, #20]	@ (80021c4 <_sbrk+0x64>)
 80021b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021b2:	68fb      	ldr	r3, [r7, #12]
}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3718      	adds	r7, #24
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20020000 	.word	0x20020000
 80021c0:	00000400 	.word	0x00000400
 80021c4:	20000364 	.word	0x20000364
 80021c8:	20000c78 	.word	0x20000c78

080021cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <SystemInit+0x20>)
 80021d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d6:	4a05      	ldr	r2, [pc, #20]	@ (80021ec <SystemInit+0x20>)
 80021d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80021f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002228 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80021f4:	f7ff ffea 	bl	80021cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021f8:	480c      	ldr	r0, [pc, #48]	@ (800222c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021fa:	490d      	ldr	r1, [pc, #52]	@ (8002230 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021fc:	4a0d      	ldr	r2, [pc, #52]	@ (8002234 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002200:	e002      	b.n	8002208 <LoopCopyDataInit>

08002202 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002202:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002204:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002206:	3304      	adds	r3, #4

08002208 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002208:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800220a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800220c:	d3f9      	bcc.n	8002202 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800220e:	4a0a      	ldr	r2, [pc, #40]	@ (8002238 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002210:	4c0a      	ldr	r4, [pc, #40]	@ (800223c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002212:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002214:	e001      	b.n	800221a <LoopFillZerobss>

08002216 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002216:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002218:	3204      	adds	r2, #4

0800221a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800221a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800221c:	d3fb      	bcc.n	8002216 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800221e:	f009 f875 	bl	800b30c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002222:	f7ff f889 	bl	8001338 <main>
  bx  lr    
 8002226:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002228:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800222c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002230:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002234:	0800eaf8 	.word	0x0800eaf8
  ldr r2, =_sbss
 8002238:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 800223c:	20000c74 	.word	0x20000c74

08002240 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002240:	e7fe      	b.n	8002240 <ADC_IRQHandler>
	...

08002244 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002248:	4b0e      	ldr	r3, [pc, #56]	@ (8002284 <HAL_Init+0x40>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a0d      	ldr	r2, [pc, #52]	@ (8002284 <HAL_Init+0x40>)
 800224e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002252:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002254:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <HAL_Init+0x40>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a0a      	ldr	r2, [pc, #40]	@ (8002284 <HAL_Init+0x40>)
 800225a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800225e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <HAL_Init+0x40>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a07      	ldr	r2, [pc, #28]	@ (8002284 <HAL_Init+0x40>)
 8002266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800226a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800226c:	2003      	movs	r0, #3
 800226e:	f000 fd1b 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002272:	2000      	movs	r0, #0
 8002274:	f000 f808 	bl	8002288 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002278:	f7ff fd8c 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40023c00 	.word	0x40023c00

08002288 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b082      	sub	sp, #8
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002290:	4b12      	ldr	r3, [pc, #72]	@ (80022dc <HAL_InitTick+0x54>)
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	4b12      	ldr	r3, [pc, #72]	@ (80022e0 <HAL_InitTick+0x58>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800229e:	fbb3 f3f1 	udiv	r3, r3, r1
 80022a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 fd33 	bl	8002d12 <HAL_SYSTICK_Config>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d001      	beq.n	80022b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e00e      	b.n	80022d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b0f      	cmp	r3, #15
 80022ba:	d80a      	bhi.n	80022d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022bc:	2200      	movs	r2, #0
 80022be:	6879      	ldr	r1, [r7, #4]
 80022c0:	f04f 30ff 	mov.w	r0, #4294967295
 80022c4:	f000 fcfb 	bl	8002cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022c8:	4a06      	ldr	r2, [pc, #24]	@ (80022e4 <HAL_InitTick+0x5c>)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e000      	b.n	80022d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	20000004 	.word	0x20000004
 80022e0:	2000000c 	.word	0x2000000c
 80022e4:	20000008 	.word	0x20000008

080022e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022ec:	4b06      	ldr	r3, [pc, #24]	@ (8002308 <HAL_IncTick+0x20>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	461a      	mov	r2, r3
 80022f2:	4b06      	ldr	r3, [pc, #24]	@ (800230c <HAL_IncTick+0x24>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4413      	add	r3, r2
 80022f8:	4a04      	ldr	r2, [pc, #16]	@ (800230c <HAL_IncTick+0x24>)
 80022fa:	6013      	str	r3, [r2, #0]
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	2000000c 	.word	0x2000000c
 800230c:	20000368 	.word	0x20000368

08002310 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  return uwTick;
 8002314:	4b03      	ldr	r3, [pc, #12]	@ (8002324 <HAL_GetTick+0x14>)
 8002316:	681b      	ldr	r3, [r3, #0]
}
 8002318:	4618      	mov	r0, r3
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	20000368 	.word	0x20000368

08002328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002330:	f7ff ffee 	bl	8002310 <HAL_GetTick>
 8002334:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002340:	d005      	beq.n	800234e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002342:	4b0a      	ldr	r3, [pc, #40]	@ (800236c <HAL_Delay+0x44>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	461a      	mov	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	4413      	add	r3, r2
 800234c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800234e:	bf00      	nop
 8002350:	f7ff ffde 	bl	8002310 <HAL_GetTick>
 8002354:	4602      	mov	r2, r0
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	429a      	cmp	r2, r3
 800235e:	d8f7      	bhi.n	8002350 <HAL_Delay+0x28>
  {
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	3710      	adds	r7, #16
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	2000000c 	.word	0x2000000c

08002370 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d101      	bne.n	8002386 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002382:	2301      	movs	r3, #1
 8002384:	e033      	b.n	80023ee <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238a:	2b00      	cmp	r3, #0
 800238c:	d109      	bne.n	80023a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f7ff fd28 	bl	8001de4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2200      	movs	r2, #0
 8002398:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d118      	bne.n	80023e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80023b6:	f023 0302 	bic.w	r3, r3, #2
 80023ba:	f043 0202 	orr.w	r2, r3, #2
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 faa4 	bl	8002910 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d2:	f023 0303 	bic.w	r3, r3, #3
 80023d6:	f043 0201 	orr.w	r2, r3, #1
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	641a      	str	r2, [r3, #64]	@ 0x40
 80023de:	e001      	b.n	80023e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2200      	movs	r2, #0
 80023e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002400:	2300      	movs	r3, #0
 8002402:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_ADC_Start+0x1a>
 800240e:	2302      	movs	r3, #2
 8002410:	e0b2      	b.n	8002578 <HAL_ADC_Start+0x180>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	689b      	ldr	r3, [r3, #8]
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	2b01      	cmp	r3, #1
 8002426:	d018      	beq.n	800245a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689a      	ldr	r2, [r3, #8]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0201 	orr.w	r2, r2, #1
 8002436:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002438:	4b52      	ldr	r3, [pc, #328]	@ (8002584 <HAL_ADC_Start+0x18c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a52      	ldr	r2, [pc, #328]	@ (8002588 <HAL_ADC_Start+0x190>)
 800243e:	fba2 2303 	umull	r2, r3, r2, r3
 8002442:	0c9a      	lsrs	r2, r3, #18
 8002444:	4613      	mov	r3, r2
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	4413      	add	r3, r2
 800244a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800244c:	e002      	b.n	8002454 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	3b01      	subs	r3, #1
 8002452:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f9      	bne.n	800244e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b01      	cmp	r3, #1
 8002466:	d17a      	bne.n	800255e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002470:	f023 0301 	bic.w	r3, r3, #1
 8002474:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002486:	2b00      	cmp	r3, #0
 8002488:	d007      	beq.n	800249a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002492:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024a6:	d106      	bne.n	80024b6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ac:	f023 0206 	bic.w	r2, r3, #6
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	645a      	str	r2, [r3, #68]	@ 0x44
 80024b4:	e002      	b.n	80024bc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80024c4:	4b31      	ldr	r3, [pc, #196]	@ (800258c <HAL_ADC_Start+0x194>)
 80024c6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80024d0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 031f 	and.w	r3, r3, #31
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d12a      	bne.n	8002534 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002590 <HAL_ADC_Start+0x198>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d015      	beq.n	8002514 <HAL_ADC_Start+0x11c>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a29      	ldr	r2, [pc, #164]	@ (8002594 <HAL_ADC_Start+0x19c>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d105      	bne.n	80024fe <HAL_ADC_Start+0x106>
 80024f2:	4b26      	ldr	r3, [pc, #152]	@ (800258c <HAL_ADC_Start+0x194>)
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f003 031f 	and.w	r3, r3, #31
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a25      	ldr	r2, [pc, #148]	@ (8002598 <HAL_ADC_Start+0x1a0>)
 8002504:	4293      	cmp	r3, r2
 8002506:	d136      	bne.n	8002576 <HAL_ADC_Start+0x17e>
 8002508:	4b20      	ldr	r3, [pc, #128]	@ (800258c <HAL_ADC_Start+0x194>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0310 	and.w	r3, r3, #16
 8002510:	2b00      	cmp	r3, #0
 8002512:	d130      	bne.n	8002576 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d129      	bne.n	8002576 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002530:	609a      	str	r2, [r3, #8]
 8002532:	e020      	b.n	8002576 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a15      	ldr	r2, [pc, #84]	@ (8002590 <HAL_ADC_Start+0x198>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d11b      	bne.n	8002576 <HAL_ADC_Start+0x17e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d114      	bne.n	8002576 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689a      	ldr	r2, [r3, #8]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	e00b      	b.n	8002576 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002562:	f043 0210 	orr.w	r2, r3, #16
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800256e:	f043 0201 	orr.w	r2, r3, #1
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	20000004 	.word	0x20000004
 8002588:	431bde83 	.word	0x431bde83
 800258c:	40012300 	.word	0x40012300
 8002590:	40012000 	.word	0x40012000
 8002594:	40012100 	.word	0x40012100
 8002598:	40012200 	.word	0x40012200

0800259c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b084      	sub	sp, #16
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80025a6:	2300      	movs	r3, #0
 80025a8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025b8:	d113      	bne.n	80025e2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80025c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025c8:	d10b      	bne.n	80025e2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f043 0220 	orr.w	r2, r3, #32
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e063      	b.n	80026aa <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80025e2:	f7ff fe95 	bl	8002310 <HAL_GetTick>
 80025e6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025e8:	e021      	b.n	800262e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f0:	d01d      	beq.n	800262e <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d007      	beq.n	8002608 <HAL_ADC_PollForConversion+0x6c>
 80025f8:	f7ff fe8a 	bl	8002310 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	429a      	cmp	r2, r3
 8002606:	d212      	bcs.n	800262e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0302 	and.w	r3, r3, #2
 8002612:	2b02      	cmp	r3, #2
 8002614:	d00b      	beq.n	800262e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	f043 0204 	orr.w	r2, r3, #4
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e03d      	b.n	80026aa <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b02      	cmp	r3, #2
 800263a:	d1d6      	bne.n	80025ea <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0212 	mvn.w	r2, #18
 8002644:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d123      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002664:	2b00      	cmp	r3, #0
 8002666:	d11f      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002672:	2b00      	cmp	r3, #0
 8002674:	d006      	beq.n	8002684 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002680:	2b00      	cmp	r3, #0
 8002682:	d111      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002688:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002698:	2b00      	cmp	r3, #0
 800269a:	d105      	bne.n	80026a8 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	f043 0201 	orr.w	r2, r3, #1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80026b2:	b480      	push	{r7}
 80026b4:	b083      	sub	sp, #12
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
 80026d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026d6:	2300      	movs	r3, #0
 80026d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d101      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x1c>
 80026e4:	2302      	movs	r3, #2
 80026e6:	e105      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x228>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2b09      	cmp	r3, #9
 80026f6:	d925      	bls.n	8002744 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68d9      	ldr	r1, [r3, #12]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	b29b      	uxth	r3, r3
 8002704:	461a      	mov	r2, r3
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	3b1e      	subs	r3, #30
 800270e:	2207      	movs	r2, #7
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	43da      	mvns	r2, r3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	400a      	ands	r2, r1
 800271c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	68d9      	ldr	r1, [r3, #12]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	b29b      	uxth	r3, r3
 800272e:	4618      	mov	r0, r3
 8002730:	4603      	mov	r3, r0
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	4403      	add	r3, r0
 8002736:	3b1e      	subs	r3, #30
 8002738:	409a      	lsls	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	e022      	b.n	800278a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6919      	ldr	r1, [r3, #16]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	461a      	mov	r2, r3
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	2207      	movs	r2, #7
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	43da      	mvns	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	400a      	ands	r2, r1
 8002766:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6919      	ldr	r1, [r3, #16]
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	b29b      	uxth	r3, r3
 8002778:	4618      	mov	r0, r3
 800277a:	4603      	mov	r3, r0
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4403      	add	r3, r0
 8002780:	409a      	lsls	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	430a      	orrs	r2, r1
 8002788:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	2b06      	cmp	r3, #6
 8002790:	d824      	bhi.n	80027dc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685a      	ldr	r2, [r3, #4]
 800279c:	4613      	mov	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	3b05      	subs	r3, #5
 80027a4:	221f      	movs	r2, #31
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43da      	mvns	r2, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	400a      	ands	r2, r1
 80027b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	b29b      	uxth	r3, r3
 80027c0:	4618      	mov	r0, r3
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	3b05      	subs	r3, #5
 80027ce:	fa00 f203 	lsl.w	r2, r0, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	430a      	orrs	r2, r1
 80027d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80027da:	e04c      	b.n	8002876 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	2b0c      	cmp	r3, #12
 80027e2:	d824      	bhi.n	800282e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	4613      	mov	r3, r2
 80027f0:	009b      	lsls	r3, r3, #2
 80027f2:	4413      	add	r3, r2
 80027f4:	3b23      	subs	r3, #35	@ 0x23
 80027f6:	221f      	movs	r2, #31
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	43da      	mvns	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	400a      	ands	r2, r1
 8002804:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	b29b      	uxth	r3, r3
 8002812:	4618      	mov	r0, r3
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3b23      	subs	r3, #35	@ 0x23
 8002820:	fa00 f203 	lsl.w	r2, r0, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	430a      	orrs	r2, r1
 800282a:	631a      	str	r2, [r3, #48]	@ 0x30
 800282c:	e023      	b.n	8002876 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	3b41      	subs	r3, #65	@ 0x41
 8002840:	221f      	movs	r2, #31
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	400a      	ands	r2, r1
 800284e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	b29b      	uxth	r3, r3
 800285c:	4618      	mov	r0, r3
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685a      	ldr	r2, [r3, #4]
 8002862:	4613      	mov	r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	4413      	add	r3, r2
 8002868:	3b41      	subs	r3, #65	@ 0x41
 800286a:	fa00 f203 	lsl.w	r2, r0, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002876:	4b22      	ldr	r3, [pc, #136]	@ (8002900 <HAL_ADC_ConfigChannel+0x234>)
 8002878:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a21      	ldr	r2, [pc, #132]	@ (8002904 <HAL_ADC_ConfigChannel+0x238>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d109      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1cc>
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2b12      	cmp	r3, #18
 800288a:	d105      	bne.n	8002898 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a19      	ldr	r2, [pc, #100]	@ (8002904 <HAL_ADC_ConfigChannel+0x238>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d123      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	2b10      	cmp	r3, #16
 80028a8:	d003      	beq.n	80028b2 <HAL_ADC_ConfigChannel+0x1e6>
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b11      	cmp	r3, #17
 80028b0:	d11b      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2b10      	cmp	r3, #16
 80028c4:	d111      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028c6:	4b10      	ldr	r3, [pc, #64]	@ (8002908 <HAL_ADC_ConfigChannel+0x23c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a10      	ldr	r2, [pc, #64]	@ (800290c <HAL_ADC_ConfigChannel+0x240>)
 80028cc:	fba2 2303 	umull	r2, r3, r2, r3
 80028d0:	0c9a      	lsrs	r2, r3, #18
 80028d2:	4613      	mov	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	005b      	lsls	r3, r3, #1
 80028da:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028dc:	e002      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	3b01      	subs	r3, #1
 80028e2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d1f9      	bne.n	80028de <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	40012300 	.word	0x40012300
 8002904:	40012000 	.word	0x40012000
 8002908:	20000004 	.word	0x20000004
 800290c:	431bde83 	.word	0x431bde83

08002910 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002918:	4b79      	ldr	r3, [pc, #484]	@ (8002b00 <ADC_Init+0x1f0>)
 800291a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	431a      	orrs	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002944:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6859      	ldr	r1, [r3, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002968:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800298a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6899      	ldr	r1, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029a2:	4a58      	ldr	r2, [pc, #352]	@ (8002b04 <ADC_Init+0x1f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d022      	beq.n	80029ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	e00f      	b.n	8002a0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002a0c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0202 	bic.w	r2, r2, #2
 8002a1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6899      	ldr	r1, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7e1b      	ldrb	r3, [r3, #24]
 8002a28:	005a      	lsls	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01b      	beq.n	8002a74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a4a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002a5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a66:	3b01      	subs	r3, #1
 8002a68:	035a      	lsls	r2, r3, #13
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	e007      	b.n	8002a84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a82:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	051a      	lsls	r2, r3, #20
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002ab8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ac6:	025a      	lsls	r2, r3, #9
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6899      	ldr	r1, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	029a      	lsls	r2, r3, #10
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	609a      	str	r2, [r3, #8]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	40012300 	.word	0x40012300
 8002b04:	0f000001 	.word	0x0f000001

08002b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b24:	4013      	ands	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b3a:	4a04      	ldr	r2, [pc, #16]	@ (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	60d3      	str	r3, [r2, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b54:	4b04      	ldr	r3, [pc, #16]	@ (8002b68 <__NVIC_GetPriorityGrouping+0x18>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 0307 	and.w	r3, r3, #7
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	db0b      	blt.n	8002b96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 021f 	and.w	r2, r3, #31
 8002b84:	4907      	ldr	r1, [pc, #28]	@ (8002ba4 <__NVIC_EnableIRQ+0x38>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	e000e100 	.word	0xe000e100

08002ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	6039      	str	r1, [r7, #0]
 8002bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	db0a      	blt.n	8002bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	490c      	ldr	r1, [pc, #48]	@ (8002bf4 <__NVIC_SetPriority+0x4c>)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	0112      	lsls	r2, r2, #4
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	440b      	add	r3, r1
 8002bcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd0:	e00a      	b.n	8002be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4908      	ldr	r1, [pc, #32]	@ (8002bf8 <__NVIC_SetPriority+0x50>)
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	3b04      	subs	r3, #4
 8002be0:	0112      	lsls	r2, r2, #4
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	440b      	add	r3, r1
 8002be6:	761a      	strb	r2, [r3, #24]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e100 	.word	0xe000e100
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	@ 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f1c3 0307 	rsb	r3, r3, #7
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	bf28      	it	cs
 8002c1a:	2304      	movcs	r3, #4
 8002c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2b06      	cmp	r3, #6
 8002c24:	d902      	bls.n	8002c2c <NVIC_EncodePriority+0x30>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3b03      	subs	r3, #3
 8002c2a:	e000      	b.n	8002c2e <NVIC_EncodePriority+0x32>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c30:	f04f 32ff 	mov.w	r2, #4294967295
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	401a      	ands	r2, r3
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c44:	f04f 31ff 	mov.w	r1, #4294967295
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4e:	43d9      	mvns	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	4313      	orrs	r3, r2
         );
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	@ 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c74:	d301      	bcc.n	8002c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00f      	b.n	8002c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c82:	210f      	movs	r1, #15
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f7ff ff8e 	bl	8002ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c92:	4b04      	ldr	r3, [pc, #16]	@ (8002ca4 <SysTick_Config+0x40>)
 8002c94:	2207      	movs	r2, #7
 8002c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	e000e010 	.word	0xe000e010

08002ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ff29 	bl	8002b08 <__NVIC_SetPriorityGrouping>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd0:	f7ff ff3e 	bl	8002b50 <__NVIC_GetPriorityGrouping>
 8002cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	6978      	ldr	r0, [r7, #20]
 8002cdc:	f7ff ff8e 	bl	8002bfc <NVIC_EncodePriority>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff5d 	bl	8002ba8 <__NVIC_SetPriority>
}
 8002cee:	bf00      	nop
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff ff31 	bl	8002b6c <__NVIC_EnableIRQ>
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ffa2 	bl	8002c64 <SysTick_Config>
 8002d20:	4603      	mov	r3, r0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b089      	sub	sp, #36	@ 0x24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	61fb      	str	r3, [r7, #28]
 8002d46:	e16b      	b.n	8003020 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d48:	2201      	movs	r2, #1
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	697a      	ldr	r2, [r7, #20]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	429a      	cmp	r2, r3
 8002d62:	f040 815a 	bne.w	800301a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f003 0303 	and.w	r3, r3, #3
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d005      	beq.n	8002d7e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d130      	bne.n	8002de0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	2203      	movs	r2, #3
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43db      	mvns	r3, r3
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	4013      	ands	r3, r2
 8002d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	68da      	ldr	r2, [r3, #12]
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	005b      	lsls	r3, r3, #1
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002db4:	2201      	movs	r2, #1
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69ba      	ldr	r2, [r7, #24]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 0201 	and.w	r2, r3, #1
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 0303 	and.w	r3, r3, #3
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	d017      	beq.n	8002e1c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2203      	movs	r2, #3
 8002df8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4013      	ands	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f003 0303 	and.w	r3, r3, #3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d123      	bne.n	8002e70 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	08da      	lsrs	r2, r3, #3
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3208      	adds	r2, #8
 8002e30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e34:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	220f      	movs	r2, #15
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	691a      	ldr	r2, [r3, #16]
 8002e50:	69fb      	ldr	r3, [r7, #28]
 8002e52:	f003 0307 	and.w	r3, r3, #7
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	08da      	lsrs	r2, r3, #3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3208      	adds	r2, #8
 8002e6a:	69b9      	ldr	r1, [r7, #24]
 8002e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f003 0203 	and.w	r2, r3, #3
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 80b4 	beq.w	800301a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60fb      	str	r3, [r7, #12]
 8002eb6:	4b60      	ldr	r3, [pc, #384]	@ (8003038 <HAL_GPIO_Init+0x30c>)
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eba:	4a5f      	ldr	r2, [pc, #380]	@ (8003038 <HAL_GPIO_Init+0x30c>)
 8002ebc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ec0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8003038 <HAL_GPIO_Init+0x30c>)
 8002ec4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ece:	4a5b      	ldr	r2, [pc, #364]	@ (800303c <HAL_GPIO_Init+0x310>)
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	089b      	lsrs	r3, r3, #2
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f003 0303 	and.w	r3, r3, #3
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	220f      	movs	r2, #15
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43db      	mvns	r3, r3
 8002eec:	69ba      	ldr	r2, [r7, #24]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a52      	ldr	r2, [pc, #328]	@ (8003040 <HAL_GPIO_Init+0x314>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d02b      	beq.n	8002f52 <HAL_GPIO_Init+0x226>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a51      	ldr	r2, [pc, #324]	@ (8003044 <HAL_GPIO_Init+0x318>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d025      	beq.n	8002f4e <HAL_GPIO_Init+0x222>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a50      	ldr	r2, [pc, #320]	@ (8003048 <HAL_GPIO_Init+0x31c>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d01f      	beq.n	8002f4a <HAL_GPIO_Init+0x21e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a4f      	ldr	r2, [pc, #316]	@ (800304c <HAL_GPIO_Init+0x320>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d019      	beq.n	8002f46 <HAL_GPIO_Init+0x21a>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a4e      	ldr	r2, [pc, #312]	@ (8003050 <HAL_GPIO_Init+0x324>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d013      	beq.n	8002f42 <HAL_GPIO_Init+0x216>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a4d      	ldr	r2, [pc, #308]	@ (8003054 <HAL_GPIO_Init+0x328>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00d      	beq.n	8002f3e <HAL_GPIO_Init+0x212>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a4c      	ldr	r2, [pc, #304]	@ (8003058 <HAL_GPIO_Init+0x32c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d007      	beq.n	8002f3a <HAL_GPIO_Init+0x20e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a4b      	ldr	r2, [pc, #300]	@ (800305c <HAL_GPIO_Init+0x330>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d101      	bne.n	8002f36 <HAL_GPIO_Init+0x20a>
 8002f32:	2307      	movs	r3, #7
 8002f34:	e00e      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f36:	2308      	movs	r3, #8
 8002f38:	e00c      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f3a:	2306      	movs	r3, #6
 8002f3c:	e00a      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f3e:	2305      	movs	r3, #5
 8002f40:	e008      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f42:	2304      	movs	r3, #4
 8002f44:	e006      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f46:	2303      	movs	r3, #3
 8002f48:	e004      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e002      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <HAL_GPIO_Init+0x228>
 8002f52:	2300      	movs	r3, #0
 8002f54:	69fa      	ldr	r2, [r7, #28]
 8002f56:	f002 0203 	and.w	r2, r2, #3
 8002f5a:	0092      	lsls	r2, r2, #2
 8002f5c:	4093      	lsls	r3, r2
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f64:	4935      	ldr	r1, [pc, #212]	@ (800303c <HAL_GPIO_Init+0x310>)
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	089b      	lsrs	r3, r3, #2
 8002f6a:	3302      	adds	r3, #2
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f72:	4b3b      	ldr	r3, [pc, #236]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	43db      	mvns	r3, r3
 8002f7c:	69ba      	ldr	r2, [r7, #24]
 8002f7e:	4013      	ands	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f8e:	69ba      	ldr	r2, [r7, #24]
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f96:	4a32      	ldr	r2, [pc, #200]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f9c:	4b30      	ldr	r3, [pc, #192]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	43db      	mvns	r3, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4013      	ands	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d003      	beq.n	8002fc0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002fb8:	69ba      	ldr	r2, [r7, #24]
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fc0:	4a27      	ldr	r2, [pc, #156]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fc6:	4b26      	ldr	r3, [pc, #152]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	693b      	ldr	r3, [r7, #16]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fea:	4a1d      	ldr	r2, [pc, #116]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003014:	4a12      	ldr	r2, [pc, #72]	@ (8003060 <HAL_GPIO_Init+0x334>)
 8003016:	69bb      	ldr	r3, [r7, #24]
 8003018:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	3301      	adds	r3, #1
 800301e:	61fb      	str	r3, [r7, #28]
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	2b0f      	cmp	r3, #15
 8003024:	f67f ae90 	bls.w	8002d48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003028:	bf00      	nop
 800302a:	bf00      	nop
 800302c:	3724      	adds	r7, #36	@ 0x24
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40023800 	.word	0x40023800
 800303c:	40013800 	.word	0x40013800
 8003040:	40020000 	.word	0x40020000
 8003044:	40020400 	.word	0x40020400
 8003048:	40020800 	.word	0x40020800
 800304c:	40020c00 	.word	0x40020c00
 8003050:	40021000 	.word	0x40021000
 8003054:	40021400 	.word	0x40021400
 8003058:	40021800 	.word	0x40021800
 800305c:	40021c00 	.word	0x40021c00
 8003060:	40013c00 	.word	0x40013c00

08003064 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003064:	b480      	push	{r7}
 8003066:	b085      	sub	sp, #20
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	460b      	mov	r3, r1
 800306e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	691a      	ldr	r2, [r3, #16]
 8003074:	887b      	ldrh	r3, [r7, #2]
 8003076:	4013      	ands	r3, r2
 8003078:	2b00      	cmp	r3, #0
 800307a:	d002      	beq.n	8003082 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800307c:	2301      	movs	r3, #1
 800307e:	73fb      	strb	r3, [r7, #15]
 8003080:	e001      	b.n	8003086 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003082:	2300      	movs	r3, #0
 8003084:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003086:	7bfb      	ldrb	r3, [r7, #15]
}
 8003088:	4618      	mov	r0, r3
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003094:	b480      	push	{r7}
 8003096:	b083      	sub	sp, #12
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	460b      	mov	r3, r1
 800309e:	807b      	strh	r3, [r7, #2]
 80030a0:	4613      	mov	r3, r2
 80030a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030a4:	787b      	ldrb	r3, [r7, #1]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030aa:	887a      	ldrh	r2, [r7, #2]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030b0:	e003      	b.n	80030ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030b2:	887b      	ldrh	r3, [r7, #2]
 80030b4:	041a      	lsls	r2, r3, #16
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	619a      	str	r2, [r3, #24]
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr

080030c6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	b086      	sub	sp, #24
 80030ca:	af02      	add	r7, sp, #8
 80030cc:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d101      	bne.n	80030d8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e059      	b.n	800318c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d106      	bne.n	80030f8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f006 ffb8 	bl	800a068 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2203      	movs	r2, #3
 80030fc:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003106:	d102      	bne.n	800310e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f003 fdc5 	bl	8006ca2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6818      	ldr	r0, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	7c1a      	ldrb	r2, [r3, #16]
 8003120:	f88d 2000 	strb.w	r2, [sp]
 8003124:	3304      	adds	r3, #4
 8003126:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003128:	f003 fd46 	bl	8006bb8 <USB_CoreInit>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d005      	beq.n	800313e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2202      	movs	r2, #2
 8003136:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e026      	b.n	800318c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2101      	movs	r1, #1
 8003144:	4618      	mov	r0, r3
 8003146:	f003 fdbd 	bl	8006cc4 <USB_SetCurrentMode>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d005      	beq.n	800315c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2202      	movs	r2, #2
 8003154:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e017      	b.n	800318c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6818      	ldr	r0, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7c1a      	ldrb	r2, [r3, #16]
 8003164:	f88d 2000 	strb.w	r2, [sp]
 8003168:	3304      	adds	r3, #4
 800316a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800316c:	f003 ff66 	bl	800703c <USB_HostInit>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d005      	beq.n	8003182 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2202      	movs	r2, #2
 800317a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800317e:	2301      	movs	r3, #1
 8003180:	e004      	b.n	800318c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2201      	movs	r2, #1
 8003186:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8003194:	b590      	push	{r4, r7, lr}
 8003196:	b08b      	sub	sp, #44	@ 0x2c
 8003198:	af04      	add	r7, sp, #16
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	4608      	mov	r0, r1
 800319e:	4611      	mov	r1, r2
 80031a0:	461a      	mov	r2, r3
 80031a2:	4603      	mov	r3, r0
 80031a4:	70fb      	strb	r3, [r7, #3]
 80031a6:	460b      	mov	r3, r1
 80031a8:	70bb      	strb	r3, [r7, #2]
 80031aa:	4613      	mov	r3, r2
 80031ac:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80031ae:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80031b0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d101      	bne.n	80031c0 <HAL_HCD_HC_Init+0x2c>
 80031bc:	2302      	movs	r3, #2
 80031be:	e09d      	b.n	80032fc <HAL_HCD_HC_Init+0x168>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80031c8:	78fa      	ldrb	r2, [r7, #3]
 80031ca:	6879      	ldr	r1, [r7, #4]
 80031cc:	4613      	mov	r3, r2
 80031ce:	011b      	lsls	r3, r3, #4
 80031d0:	1a9b      	subs	r3, r3, r2
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	440b      	add	r3, r1
 80031d6:	3319      	adds	r3, #25
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80031dc:	78fa      	ldrb	r2, [r7, #3]
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	3314      	adds	r3, #20
 80031ec:	787a      	ldrb	r2, [r7, #1]
 80031ee:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80031f0:	78fa      	ldrb	r2, [r7, #3]
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	1a9b      	subs	r3, r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	3315      	adds	r3, #21
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003204:	78fa      	ldrb	r2, [r7, #3]
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	4613      	mov	r3, r2
 800320a:	011b      	lsls	r3, r3, #4
 800320c:	1a9b      	subs	r3, r3, r2
 800320e:	009b      	lsls	r3, r3, #2
 8003210:	440b      	add	r3, r1
 8003212:	3326      	adds	r3, #38	@ 0x26
 8003214:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003218:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	78bb      	ldrb	r3, [r7, #2]
 800321e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003222:	b2d8      	uxtb	r0, r3
 8003224:	6879      	ldr	r1, [r7, #4]
 8003226:	4613      	mov	r3, r2
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	1a9b      	subs	r3, r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	440b      	add	r3, r1
 8003230:	3316      	adds	r3, #22
 8003232:	4602      	mov	r2, r0
 8003234:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	4619      	mov	r1, r3
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f000 fba4 	bl	8003988 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003240:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003244:	2b00      	cmp	r3, #0
 8003246:	da0a      	bge.n	800325e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003248:	78fa      	ldrb	r2, [r7, #3]
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	011b      	lsls	r3, r3, #4
 8003250:	1a9b      	subs	r3, r3, r2
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	440b      	add	r3, r1
 8003256:	3317      	adds	r3, #23
 8003258:	2201      	movs	r2, #1
 800325a:	701a      	strb	r2, [r3, #0]
 800325c:	e009      	b.n	8003272 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800325e:	78fa      	ldrb	r2, [r7, #3]
 8003260:	6879      	ldr	r1, [r7, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	011b      	lsls	r3, r3, #4
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	3317      	adds	r3, #23
 800326e:	2200      	movs	r2, #0
 8003270:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f004 f844 	bl	8007304 <USB_GetHostSpeed>
 800327c:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800327e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003282:	2b01      	cmp	r3, #1
 8003284:	d10b      	bne.n	800329e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003286:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_HCD_HC_Init+0x10a>
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d104      	bne.n	800329e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	2bbc      	cmp	r3, #188	@ 0xbc
 8003298:	d901      	bls.n	800329e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800329a:	23bc      	movs	r3, #188	@ 0xbc
 800329c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800329e:	78fa      	ldrb	r2, [r7, #3]
 80032a0:	6879      	ldr	r1, [r7, #4]
 80032a2:	4613      	mov	r3, r2
 80032a4:	011b      	lsls	r3, r3, #4
 80032a6:	1a9b      	subs	r3, r3, r2
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	440b      	add	r3, r1
 80032ac:	3318      	adds	r3, #24
 80032ae:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80032b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	b298      	uxth	r0, r3
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	011b      	lsls	r3, r3, #4
 80032c0:	1a9b      	subs	r3, r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	3328      	adds	r3, #40	@ 0x28
 80032c8:	4602      	mov	r2, r0
 80032ca:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6818      	ldr	r0, [r3, #0]
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	b29b      	uxth	r3, r3
 80032d4:	787c      	ldrb	r4, [r7, #1]
 80032d6:	78ba      	ldrb	r2, [r7, #2]
 80032d8:	78f9      	ldrb	r1, [r7, #3]
 80032da:	9302      	str	r3, [sp, #8]
 80032dc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80032e0:	9301      	str	r3, [sp, #4]
 80032e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	4623      	mov	r3, r4
 80032ea:	f004 f833 	bl	8007354 <USB_HC_Init>
 80032ee:	4603      	mov	r3, r0
 80032f0:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80032fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	371c      	adds	r7, #28
 8003300:	46bd      	mov	sp, r7
 8003302:	bd90      	pop	{r4, r7, pc}

08003304 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b082      	sub	sp, #8
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
 800330c:	4608      	mov	r0, r1
 800330e:	4611      	mov	r1, r2
 8003310:	461a      	mov	r2, r3
 8003312:	4603      	mov	r3, r0
 8003314:	70fb      	strb	r3, [r7, #3]
 8003316:	460b      	mov	r3, r1
 8003318:	70bb      	strb	r3, [r7, #2]
 800331a:	4613      	mov	r3, r2
 800331c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800331e:	78fa      	ldrb	r2, [r7, #3]
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	1a9b      	subs	r3, r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3317      	adds	r3, #23
 800332e:	78ba      	ldrb	r2, [r7, #2]
 8003330:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	3326      	adds	r3, #38	@ 0x26
 8003342:	787a      	ldrb	r2, [r7, #1]
 8003344:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8003346:	7c3b      	ldrb	r3, [r7, #16]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d114      	bne.n	8003376 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800334c:	78fa      	ldrb	r2, [r7, #3]
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	4613      	mov	r3, r2
 8003352:	011b      	lsls	r3, r3, #4
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	332a      	adds	r3, #42	@ 0x2a
 800335c:	2203      	movs	r2, #3
 800335e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	1a9b      	subs	r3, r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	3319      	adds	r3, #25
 8003370:	7f3a      	ldrb	r2, [r7, #28]
 8003372:	701a      	strb	r2, [r3, #0]
 8003374:	e009      	b.n	800338a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	332a      	adds	r3, #42	@ 0x2a
 8003386:	2202      	movs	r2, #2
 8003388:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800338a:	787b      	ldrb	r3, [r7, #1]
 800338c:	2b03      	cmp	r3, #3
 800338e:	f200 8102 	bhi.w	8003596 <HAL_HCD_HC_SubmitRequest+0x292>
 8003392:	a201      	add	r2, pc, #4	@ (adr r2, 8003398 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003398:	080033a9 	.word	0x080033a9
 800339c:	08003581 	.word	0x08003581
 80033a0:	0800346d 	.word	0x0800346d
 80033a4:	080034f7 	.word	0x080034f7
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80033a8:	7c3b      	ldrb	r3, [r7, #16]
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	f040 80f5 	bne.w	800359a <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80033b0:	78bb      	ldrb	r3, [r7, #2]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d12d      	bne.n	8003412 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80033b6:	8b3b      	ldrh	r3, [r7, #24]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d109      	bne.n	80033d0 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	6879      	ldr	r1, [r7, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	011b      	lsls	r3, r3, #4
 80033c4:	1a9b      	subs	r3, r3, r2
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	333d      	adds	r3, #61	@ 0x3d
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80033d0:	78fa      	ldrb	r2, [r7, #3]
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	4613      	mov	r3, r2
 80033d6:	011b      	lsls	r3, r3, #4
 80033d8:	1a9b      	subs	r3, r3, r2
 80033da:	009b      	lsls	r3, r3, #2
 80033dc:	440b      	add	r3, r1
 80033de:	333d      	adds	r3, #61	@ 0x3d
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d10a      	bne.n	80033fc <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033e6:	78fa      	ldrb	r2, [r7, #3]
 80033e8:	6879      	ldr	r1, [r7, #4]
 80033ea:	4613      	mov	r3, r2
 80033ec:	011b      	lsls	r3, r3, #4
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	440b      	add	r3, r1
 80033f4:	332a      	adds	r3, #42	@ 0x2a
 80033f6:	2200      	movs	r2, #0
 80033f8:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80033fa:	e0ce      	b.n	800359a <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033fc:	78fa      	ldrb	r2, [r7, #3]
 80033fe:	6879      	ldr	r1, [r7, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	011b      	lsls	r3, r3, #4
 8003404:	1a9b      	subs	r3, r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	440b      	add	r3, r1
 800340a:	332a      	adds	r3, #42	@ 0x2a
 800340c:	2202      	movs	r2, #2
 800340e:	701a      	strb	r2, [r3, #0]
      break;
 8003410:	e0c3      	b.n	800359a <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003412:	78fa      	ldrb	r2, [r7, #3]
 8003414:	6879      	ldr	r1, [r7, #4]
 8003416:	4613      	mov	r3, r2
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	1a9b      	subs	r3, r3, r2
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	440b      	add	r3, r1
 8003420:	331a      	adds	r3, #26
 8003422:	781b      	ldrb	r3, [r3, #0]
 8003424:	2b01      	cmp	r3, #1
 8003426:	f040 80b8 	bne.w	800359a <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	333c      	adds	r3, #60	@ 0x3c
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10a      	bne.n	8003456 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003440:	78fa      	ldrb	r2, [r7, #3]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	4613      	mov	r3, r2
 8003446:	011b      	lsls	r3, r3, #4
 8003448:	1a9b      	subs	r3, r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	440b      	add	r3, r1
 800344e:	332a      	adds	r3, #42	@ 0x2a
 8003450:	2200      	movs	r2, #0
 8003452:	701a      	strb	r2, [r3, #0]
      break;
 8003454:	e0a1      	b.n	800359a <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003456:	78fa      	ldrb	r2, [r7, #3]
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	4613      	mov	r3, r2
 800345c:	011b      	lsls	r3, r3, #4
 800345e:	1a9b      	subs	r3, r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	332a      	adds	r3, #42	@ 0x2a
 8003466:	2202      	movs	r2, #2
 8003468:	701a      	strb	r2, [r3, #0]
      break;
 800346a:	e096      	b.n	800359a <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 800346c:	78bb      	ldrb	r3, [r7, #2]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d120      	bne.n	80034b4 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003472:	78fa      	ldrb	r2, [r7, #3]
 8003474:	6879      	ldr	r1, [r7, #4]
 8003476:	4613      	mov	r3, r2
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	1a9b      	subs	r3, r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	333d      	adds	r3, #61	@ 0x3d
 8003482:	781b      	ldrb	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10a      	bne.n	800349e <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003488:	78fa      	ldrb	r2, [r7, #3]
 800348a:	6879      	ldr	r1, [r7, #4]
 800348c:	4613      	mov	r3, r2
 800348e:	011b      	lsls	r3, r3, #4
 8003490:	1a9b      	subs	r3, r3, r2
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	440b      	add	r3, r1
 8003496:	332a      	adds	r3, #42	@ 0x2a
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 800349c:	e07e      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	332a      	adds	r3, #42	@ 0x2a
 80034ae:	2202      	movs	r2, #2
 80034b0:	701a      	strb	r2, [r3, #0]
      break;
 80034b2:	e073      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80034b4:	78fa      	ldrb	r2, [r7, #3]
 80034b6:	6879      	ldr	r1, [r7, #4]
 80034b8:	4613      	mov	r3, r2
 80034ba:	011b      	lsls	r3, r3, #4
 80034bc:	1a9b      	subs	r3, r3, r2
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	440b      	add	r3, r1
 80034c2:	333c      	adds	r3, #60	@ 0x3c
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10a      	bne.n	80034e0 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	1a9b      	subs	r3, r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	332a      	adds	r3, #42	@ 0x2a
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
      break;
 80034de:	e05d      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80034e0:	78fa      	ldrb	r2, [r7, #3]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	011b      	lsls	r3, r3, #4
 80034e8:	1a9b      	subs	r3, r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	332a      	adds	r3, #42	@ 0x2a
 80034f0:	2202      	movs	r2, #2
 80034f2:	701a      	strb	r2, [r3, #0]
      break;
 80034f4:	e052      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80034f6:	78bb      	ldrb	r3, [r7, #2]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d120      	bne.n	800353e <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	1a9b      	subs	r3, r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	333d      	adds	r3, #61	@ 0x3d
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003512:	78fa      	ldrb	r2, [r7, #3]
 8003514:	6879      	ldr	r1, [r7, #4]
 8003516:	4613      	mov	r3, r2
 8003518:	011b      	lsls	r3, r3, #4
 800351a:	1a9b      	subs	r3, r3, r2
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	440b      	add	r3, r1
 8003520:	332a      	adds	r3, #42	@ 0x2a
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003526:	e039      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	4613      	mov	r3, r2
 800352e:	011b      	lsls	r3, r3, #4
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	332a      	adds	r3, #42	@ 0x2a
 8003538:	2202      	movs	r2, #2
 800353a:	701a      	strb	r2, [r3, #0]
      break;
 800353c:	e02e      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800353e:	78fa      	ldrb	r2, [r7, #3]
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	4613      	mov	r3, r2
 8003544:	011b      	lsls	r3, r3, #4
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	440b      	add	r3, r1
 800354c:	333c      	adds	r3, #60	@ 0x3c
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d10a      	bne.n	800356a <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003554:	78fa      	ldrb	r2, [r7, #3]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	011b      	lsls	r3, r3, #4
 800355c:	1a9b      	subs	r3, r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	332a      	adds	r3, #42	@ 0x2a
 8003564:	2200      	movs	r2, #0
 8003566:	701a      	strb	r2, [r3, #0]
      break;
 8003568:	e018      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	332a      	adds	r3, #42	@ 0x2a
 800357a:	2202      	movs	r2, #2
 800357c:	701a      	strb	r2, [r3, #0]
      break;
 800357e:	e00d      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	332a      	adds	r3, #42	@ 0x2a
 8003590:	2200      	movs	r2, #0
 8003592:	701a      	strb	r2, [r3, #0]
      break;
 8003594:	e002      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003596:	bf00      	nop
 8003598:	e000      	b.n	800359c <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800359a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800359c:	78fa      	ldrb	r2, [r7, #3]
 800359e:	6879      	ldr	r1, [r7, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	1a9b      	subs	r3, r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	440b      	add	r3, r1
 80035aa:	332c      	adds	r3, #44	@ 0x2c
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80035b0:	78fa      	ldrb	r2, [r7, #3]
 80035b2:	8b39      	ldrh	r1, [r7, #24]
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	011b      	lsls	r3, r3, #4
 80035ba:	1a9b      	subs	r3, r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4403      	add	r3, r0
 80035c0:	3334      	adds	r3, #52	@ 0x34
 80035c2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80035c4:	78fa      	ldrb	r2, [r7, #3]
 80035c6:	6879      	ldr	r1, [r7, #4]
 80035c8:	4613      	mov	r3, r2
 80035ca:	011b      	lsls	r3, r3, #4
 80035cc:	1a9b      	subs	r3, r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	440b      	add	r3, r1
 80035d2:	334c      	adds	r3, #76	@ 0x4c
 80035d4:	2200      	movs	r2, #0
 80035d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	1a9b      	subs	r3, r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	3338      	adds	r3, #56	@ 0x38
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80035ec:	78fa      	ldrb	r2, [r7, #3]
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	1a9b      	subs	r3, r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	3315      	adds	r3, #21
 80035fc:	78fa      	ldrb	r2, [r7, #3]
 80035fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003600:	78fa      	ldrb	r2, [r7, #3]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	1a9b      	subs	r3, r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	334d      	adds	r3, #77	@ 0x4d
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6818      	ldr	r0, [r3, #0]
 8003618:	78fa      	ldrb	r2, [r7, #3]
 800361a:	4613      	mov	r3, r2
 800361c:	011b      	lsls	r3, r3, #4
 800361e:	1a9b      	subs	r3, r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	3310      	adds	r3, #16
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	4413      	add	r3, r2
 8003628:	1d19      	adds	r1, r3, #4
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	799b      	ldrb	r3, [r3, #6]
 800362e:	461a      	mov	r2, r3
 8003630:	f003 ffbc 	bl	80075ac <USB_HC_StartXfer>
 8003634:	4603      	mov	r3, r0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3708      	adds	r7, #8
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop

08003640 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f003 fcaa 	bl	8006fb0 <USB_GetMode>
 800365c:	4603      	mov	r3, r0
 800365e:	2b01      	cmp	r3, #1
 8003660:	f040 80fb 	bne.w	800385a <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f003 fc6d 	bl	8006f48 <USB_ReadInterrupts>
 800366e:	4603      	mov	r3, r0
 8003670:	2b00      	cmp	r3, #0
 8003672:	f000 80f1 	beq.w	8003858 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f003 fc64 	bl	8006f48 <USB_ReadInterrupts>
 8003680:	4603      	mov	r3, r0
 8003682:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003686:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800368a:	d104      	bne.n	8003696 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003694:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4618      	mov	r0, r3
 800369c:	f003 fc54 	bl	8006f48 <USB_ReadInterrupts>
 80036a0:	4603      	mov	r3, r0
 80036a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036aa:	d104      	bne.n	80036b6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80036b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f003 fc44 	bl	8006f48 <USB_ReadInterrupts>
 80036c0:	4603      	mov	r3, r0
 80036c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80036c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036ca:	d104      	bne.n	80036d6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80036d4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4618      	mov	r0, r3
 80036dc:	f003 fc34 	bl	8006f48 <USB_ReadInterrupts>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d103      	bne.n	80036f2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2202      	movs	r2, #2
 80036f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f003 fc26 	bl	8006f48 <USB_ReadInterrupts>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003702:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003706:	d120      	bne.n	800374a <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003710:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d113      	bne.n	800374a <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003722:	2110      	movs	r1, #16
 8003724:	6938      	ldr	r0, [r7, #16]
 8003726:	f003 fb19 	bl	8006d5c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800372a:	6938      	ldr	r0, [r7, #16]
 800372c:	f003 fb48 	bl	8006dc0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	7a5b      	ldrb	r3, [r3, #9]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d105      	bne.n	8003744 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	4618      	mov	r0, r3
 8003740:	f003 fd40 	bl	80071c4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003744:	6878      	ldr	r0, [r7, #4]
 8003746:	f006 fd0d 	bl	800a164 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f003 fbfa 	bl	8006f48 <USB_ReadInterrupts>
 8003754:	4603      	mov	r3, r0
 8003756:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800375a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800375e:	d102      	bne.n	8003766 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	f001 fd4d 	bl	8005200 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f003 fbec 	bl	8006f48 <USB_ReadInterrupts>
 8003770:	4603      	mov	r3, r0
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b08      	cmp	r3, #8
 8003778:	d106      	bne.n	8003788 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f006 fcd6 	bl	800a12c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	2208      	movs	r2, #8
 8003786:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f003 fbdb 	bl	8006f48 <USB_ReadInterrupts>
 8003792:	4603      	mov	r3, r0
 8003794:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003798:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800379c:	d139      	bne.n	8003812 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f004 f97c 	bl	8007aa0 <USB_HC_ReadInterrupt>
 80037a8:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80037aa:	2300      	movs	r3, #0
 80037ac:	617b      	str	r3, [r7, #20]
 80037ae:	e025      	b.n	80037fc <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	f003 030f 	and.w	r3, r3, #15
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	fa22 f303 	lsr.w	r3, r2, r3
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d018      	beq.n	80037f6 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	015a      	lsls	r2, r3, #5
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	4413      	add	r3, r2
 80037cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037da:	d106      	bne.n	80037ea <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	4619      	mov	r1, r3
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f905 	bl	80039f2 <HCD_HC_IN_IRQHandler>
 80037e8:	e005      	b.n	80037f6 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80037ea:	697b      	ldr	r3, [r7, #20]
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	4619      	mov	r1, r3
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 ff67 	bl	80046c4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	3301      	adds	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	795b      	ldrb	r3, [r3, #5]
 8003800:	461a      	mov	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	4293      	cmp	r3, r2
 8003806:	d3d3      	bcc.n	80037b0 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003810:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f003 fb96 	bl	8006f48 <USB_ReadInterrupts>
 800381c:	4603      	mov	r3, r0
 800381e:	f003 0310 	and.w	r3, r3, #16
 8003822:	2b10      	cmp	r3, #16
 8003824:	d101      	bne.n	800382a <HAL_HCD_IRQHandler+0x1ea>
 8003826:	2301      	movs	r3, #1
 8003828:	e000      	b.n	800382c <HAL_HCD_IRQHandler+0x1ec>
 800382a:	2300      	movs	r3, #0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d014      	beq.n	800385a <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699a      	ldr	r2, [r3, #24]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f022 0210 	bic.w	r2, r2, #16
 800383e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f001 fbfe 	bl	8005042 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699a      	ldr	r2, [r3, #24]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f042 0210 	orr.w	r2, r2, #16
 8003854:	619a      	str	r2, [r3, #24]
 8003856:	e000      	b.n	800385a <HAL_HCD_IRQHandler+0x21a>
      return;
 8003858:	bf00      	nop
    }
  }
}
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_HCD_Start+0x16>
 8003872:	2302      	movs	r3, #2
 8003874:	e013      	b.n	800389e <HAL_HCD_Start+0x3e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2101      	movs	r1, #1
 8003884:	4618      	mov	r0, r3
 8003886:	f003 fd04 	bl	8007292 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f003 f9f6 	bl	8006c80 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80038a6:	b580      	push	{r7, lr}
 80038a8:	b082      	sub	sp, #8
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d101      	bne.n	80038bc <HAL_HCD_Stop+0x16>
 80038b8:	2302      	movs	r3, #2
 80038ba:	e00d      	b.n	80038d8 <HAL_HCD_Stop+0x32>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f004 fa57 	bl	8007d7c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2200      	movs	r2, #0
 80038d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3708      	adds	r7, #8
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}

080038e0 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4618      	mov	r0, r3
 80038ee:	f003 fca6 	bl	800723e <USB_ResetPort>
 80038f2:	4603      	mov	r3, r0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3708      	adds	r7, #8
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003908:	78fa      	ldrb	r2, [r7, #3]
 800390a:	6879      	ldr	r1, [r7, #4]
 800390c:	4613      	mov	r3, r2
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	1a9b      	subs	r3, r3, r2
 8003912:	009b      	lsls	r3, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	334c      	adds	r3, #76	@ 0x4c
 8003918:	781b      	ldrb	r3, [r3, #0]
}
 800391a:	4618      	mov	r0, r3
 800391c:	370c      	adds	r7, #12
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr

08003926 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003926:	b480      	push	{r7}
 8003928:	b083      	sub	sp, #12
 800392a:	af00      	add	r7, sp, #0
 800392c:	6078      	str	r0, [r7, #4]
 800392e:	460b      	mov	r3, r1
 8003930:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003932:	78fa      	ldrb	r2, [r7, #3]
 8003934:	6879      	ldr	r1, [r7, #4]
 8003936:	4613      	mov	r3, r2
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	1a9b      	subs	r3, r3, r2
 800393c:	009b      	lsls	r3, r3, #2
 800393e:	440b      	add	r3, r1
 8003940:	3338      	adds	r3, #56	@ 0x38
 8003942:	681b      	ldr	r3, [r3, #0]
}
 8003944:	4618      	mov	r0, r3
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4618      	mov	r0, r3
 800395e:	f003 fce8 	bl	8007332 <USB_GetCurrentFrame>
 8003962:	4603      	mov	r3, r0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f003 fcc3 	bl	8007304 <USB_GetHostSpeed>
 800397e:	4603      	mov	r3, r0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003988:	b480      	push	{r7}
 800398a:	b083      	sub	sp, #12
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	460b      	mov	r3, r1
 8003992:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003994:	78fa      	ldrb	r2, [r7, #3]
 8003996:	6879      	ldr	r1, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	1a9b      	subs	r3, r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	440b      	add	r3, r1
 80039a2:	331a      	adds	r3, #26
 80039a4:	2200      	movs	r2, #0
 80039a6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80039a8:	78fa      	ldrb	r2, [r7, #3]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	1a9b      	subs	r3, r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	331b      	adds	r3, #27
 80039b8:	2200      	movs	r2, #0
 80039ba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80039bc:	78fa      	ldrb	r2, [r7, #3]
 80039be:	6879      	ldr	r1, [r7, #4]
 80039c0:	4613      	mov	r3, r2
 80039c2:	011b      	lsls	r3, r3, #4
 80039c4:	1a9b      	subs	r3, r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	440b      	add	r3, r1
 80039ca:	3325      	adds	r3, #37	@ 0x25
 80039cc:	2200      	movs	r2, #0
 80039ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80039d0:	78fa      	ldrb	r2, [r7, #3]
 80039d2:	6879      	ldr	r1, [r7, #4]
 80039d4:	4613      	mov	r3, r2
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	440b      	add	r3, r1
 80039de:	3324      	adds	r3, #36	@ 0x24
 80039e0:	2200      	movs	r2, #0
 80039e2:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80039f2:	b580      	push	{r7, lr}
 80039f4:	b086      	sub	sp, #24
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	460b      	mov	r3, r1
 80039fc:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	78fa      	ldrb	r2, [r7, #3]
 8003a0e:	4611      	mov	r1, r2
 8003a10:	4618      	mov	r0, r3
 8003a12:	f003 faac 	bl	8006f6e <USB_ReadChInterrupts>
 8003a16:	4603      	mov	r3, r0
 8003a18:	f003 0304 	and.w	r3, r3, #4
 8003a1c:	2b04      	cmp	r3, #4
 8003a1e:	d11a      	bne.n	8003a56 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003a20:	78fb      	ldrb	r3, [r7, #3]
 8003a22:	015a      	lsls	r2, r3, #5
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4413      	add	r3, r2
 8003a28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	2304      	movs	r3, #4
 8003a30:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	011b      	lsls	r3, r3, #4
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	009b      	lsls	r3, r3, #2
 8003a3e:	440b      	add	r3, r1
 8003a40:	334d      	adds	r3, #77	@ 0x4d
 8003a42:	2207      	movs	r2, #7
 8003a44:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	78fa      	ldrb	r2, [r7, #3]
 8003a4c:	4611      	mov	r1, r2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f004 f837 	bl	8007ac2 <USB_HC_Halt>
 8003a54:	e09e      	b.n	8003b94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	78fa      	ldrb	r2, [r7, #3]
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f003 fa85 	bl	8006f6e <USB_ReadChInterrupts>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a6a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a6e:	d11b      	bne.n	8003aa8 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003a70:	78fb      	ldrb	r3, [r7, #3]
 8003a72:	015a      	lsls	r2, r3, #5
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	4413      	add	r3, r2
 8003a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a82:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	334d      	adds	r3, #77	@ 0x4d
 8003a94:	2208      	movs	r2, #8
 8003a96:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f004 f80e 	bl	8007ac2 <USB_HC_Halt>
 8003aa6:	e075      	b.n	8003b94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	4611      	mov	r1, r2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f003 fa5c 	bl	8006f6e <USB_ReadChInterrupts>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d11a      	bne.n	8003af6 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003acc:	461a      	mov	r2, r3
 8003ace:	2308      	movs	r3, #8
 8003ad0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003ad2:	78fa      	ldrb	r2, [r7, #3]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	1a9b      	subs	r3, r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	440b      	add	r3, r1
 8003ae0:	334d      	adds	r3, #77	@ 0x4d
 8003ae2:	2206      	movs	r2, #6
 8003ae4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	78fa      	ldrb	r2, [r7, #3]
 8003aec:	4611      	mov	r1, r2
 8003aee:	4618      	mov	r0, r3
 8003af0:	f003 ffe7 	bl	8007ac2 <USB_HC_Halt>
 8003af4:	e04e      	b.n	8003b94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	78fa      	ldrb	r2, [r7, #3]
 8003afc:	4611      	mov	r1, r2
 8003afe:	4618      	mov	r0, r3
 8003b00:	f003 fa35 	bl	8006f6e <USB_ReadChInterrupts>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b0e:	d11b      	bne.n	8003b48 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003b10:	78fb      	ldrb	r3, [r7, #3]
 8003b12:	015a      	lsls	r2, r3, #5
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4413      	add	r3, r2
 8003b18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b22:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003b24:	78fa      	ldrb	r2, [r7, #3]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	1a9b      	subs	r3, r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	334d      	adds	r3, #77	@ 0x4d
 8003b34:	2209      	movs	r2, #9
 8003b36:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	4611      	mov	r1, r2
 8003b40:	4618      	mov	r0, r3
 8003b42:	f003 ffbe 	bl	8007ac2 <USB_HC_Halt>
 8003b46:	e025      	b.n	8003b94 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	78fa      	ldrb	r2, [r7, #3]
 8003b4e:	4611      	mov	r1, r2
 8003b50:	4618      	mov	r0, r3
 8003b52:	f003 fa0c 	bl	8006f6e <USB_ReadChInterrupts>
 8003b56:	4603      	mov	r3, r0
 8003b58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b5c:	2b80      	cmp	r3, #128	@ 0x80
 8003b5e:	d119      	bne.n	8003b94 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003b60:	78fb      	ldrb	r3, [r7, #3]
 8003b62:	015a      	lsls	r2, r3, #5
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	4413      	add	r3, r2
 8003b68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	2380      	movs	r3, #128	@ 0x80
 8003b70:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b72:	78fa      	ldrb	r2, [r7, #3]
 8003b74:	6879      	ldr	r1, [r7, #4]
 8003b76:	4613      	mov	r3, r2
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	1a9b      	subs	r3, r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	440b      	add	r3, r1
 8003b80:	334d      	adds	r3, #77	@ 0x4d
 8003b82:	2207      	movs	r2, #7
 8003b84:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	78fa      	ldrb	r2, [r7, #3]
 8003b8c:	4611      	mov	r1, r2
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f003 ff97 	bl	8007ac2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	78fa      	ldrb	r2, [r7, #3]
 8003b9a:	4611      	mov	r1, r2
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	f003 f9e6 	bl	8006f6e <USB_ReadChInterrupts>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bac:	d112      	bne.n	8003bd4 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	78fa      	ldrb	r2, [r7, #3]
 8003bb4:	4611      	mov	r1, r2
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f003 ff83 	bl	8007ac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003bbc:	78fb      	ldrb	r3, [r7, #3]
 8003bbe:	015a      	lsls	r2, r3, #5
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	4413      	add	r3, r2
 8003bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bc8:	461a      	mov	r2, r3
 8003bca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003bce:	6093      	str	r3, [r2, #8]
 8003bd0:	f000 bd75 	b.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	78fa      	ldrb	r2, [r7, #3]
 8003bda:	4611      	mov	r1, r2
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f003 f9c6 	bl	8006f6e <USB_ReadChInterrupts>
 8003be2:	4603      	mov	r3, r0
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	f040 8128 	bne.w	8003e3e <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003bee:	78fb      	ldrb	r3, [r7, #3]
 8003bf0:	015a      	lsls	r2, r3, #5
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	2320      	movs	r3, #32
 8003bfe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	331b      	adds	r3, #27
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d119      	bne.n	8003c4a <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003c16:	78fa      	ldrb	r2, [r7, #3]
 8003c18:	6879      	ldr	r1, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	011b      	lsls	r3, r3, #4
 8003c1e:	1a9b      	subs	r3, r3, r2
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	440b      	add	r3, r1
 8003c24:	331b      	adds	r3, #27
 8003c26:	2200      	movs	r2, #0
 8003c28:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003c2a:	78fb      	ldrb	r3, [r7, #3]
 8003c2c:	015a      	lsls	r2, r3, #5
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	4413      	add	r3, r2
 8003c32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	78fa      	ldrb	r2, [r7, #3]
 8003c3a:	0151      	lsls	r1, r2, #5
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	440a      	add	r2, r1
 8003c40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c48:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	799b      	ldrb	r3, [r3, #6]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d01b      	beq.n	8003c8a <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003c52:	78fa      	ldrb	r2, [r7, #3]
 8003c54:	6879      	ldr	r1, [r7, #4]
 8003c56:	4613      	mov	r3, r2
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	1a9b      	subs	r3, r3, r2
 8003c5c:	009b      	lsls	r3, r3, #2
 8003c5e:	440b      	add	r3, r1
 8003c60:	3330      	adds	r3, #48	@ 0x30
 8003c62:	6819      	ldr	r1, [r3, #0]
 8003c64:	78fb      	ldrb	r3, [r7, #3]
 8003c66:	015a      	lsls	r2, r3, #5
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c76:	78fa      	ldrb	r2, [r7, #3]
 8003c78:	1ac9      	subs	r1, r1, r3
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	011b      	lsls	r3, r3, #4
 8003c80:	1a9b      	subs	r3, r3, r2
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	4403      	add	r3, r0
 8003c86:	3338      	adds	r3, #56	@ 0x38
 8003c88:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003c8a:	78fa      	ldrb	r2, [r7, #3]
 8003c8c:	6879      	ldr	r1, [r7, #4]
 8003c8e:	4613      	mov	r3, r2
 8003c90:	011b      	lsls	r3, r3, #4
 8003c92:	1a9b      	subs	r3, r3, r2
 8003c94:	009b      	lsls	r3, r3, #2
 8003c96:	440b      	add	r3, r1
 8003c98:	334d      	adds	r3, #77	@ 0x4d
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	3344      	adds	r3, #68	@ 0x44
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003cb2:	78fb      	ldrb	r3, [r7, #3]
 8003cb4:	015a      	lsls	r2, r3, #5
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	4413      	add	r3, r2
 8003cba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cbe:	461a      	mov	r2, r3
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	3326      	adds	r3, #38	@ 0x26
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d00a      	beq.n	8003cf0 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003cda:	78fa      	ldrb	r2, [r7, #3]
 8003cdc:	6879      	ldr	r1, [r7, #4]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	011b      	lsls	r3, r3, #4
 8003ce2:	1a9b      	subs	r3, r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	440b      	add	r3, r1
 8003ce8:	3326      	adds	r3, #38	@ 0x26
 8003cea:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d110      	bne.n	8003d12 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	78fa      	ldrb	r2, [r7, #3]
 8003cf6:	4611      	mov	r1, r2
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f003 fee2 	bl	8007ac2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003cfe:	78fb      	ldrb	r3, [r7, #3]
 8003d00:	015a      	lsls	r2, r3, #5
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4413      	add	r3, r2
 8003d06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	2310      	movs	r3, #16
 8003d0e:	6093      	str	r3, [r2, #8]
 8003d10:	e03d      	b.n	8003d8e <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003d12:	78fa      	ldrb	r2, [r7, #3]
 8003d14:	6879      	ldr	r1, [r7, #4]
 8003d16:	4613      	mov	r3, r2
 8003d18:	011b      	lsls	r3, r3, #4
 8003d1a:	1a9b      	subs	r3, r3, r2
 8003d1c:	009b      	lsls	r3, r3, #2
 8003d1e:	440b      	add	r3, r1
 8003d20:	3326      	adds	r3, #38	@ 0x26
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	2b03      	cmp	r3, #3
 8003d26:	d00a      	beq.n	8003d3e <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003d28:	78fa      	ldrb	r2, [r7, #3]
 8003d2a:	6879      	ldr	r1, [r7, #4]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	1a9b      	subs	r3, r3, r2
 8003d32:	009b      	lsls	r3, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	3326      	adds	r3, #38	@ 0x26
 8003d38:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d127      	bne.n	8003d8e <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003d3e:	78fb      	ldrb	r3, [r7, #3]
 8003d40:	015a      	lsls	r2, r3, #5
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	4413      	add	r3, r2
 8003d46:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	78fa      	ldrb	r2, [r7, #3]
 8003d4e:	0151      	lsls	r1, r2, #5
 8003d50:	693a      	ldr	r2, [r7, #16]
 8003d52:	440a      	add	r2, r1
 8003d54:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003d5c:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003d5e:	78fa      	ldrb	r2, [r7, #3]
 8003d60:	6879      	ldr	r1, [r7, #4]
 8003d62:	4613      	mov	r3, r2
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	1a9b      	subs	r3, r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	440b      	add	r3, r1
 8003d6c:	334c      	adds	r3, #76	@ 0x4c
 8003d6e:	2201      	movs	r2, #1
 8003d70:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d72:	78fa      	ldrb	r2, [r7, #3]
 8003d74:	6879      	ldr	r1, [r7, #4]
 8003d76:	4613      	mov	r3, r2
 8003d78:	011b      	lsls	r3, r3, #4
 8003d7a:	1a9b      	subs	r3, r3, r2
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	440b      	add	r3, r1
 8003d80:	334c      	adds	r3, #76	@ 0x4c
 8003d82:	781a      	ldrb	r2, [r3, #0]
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	4619      	mov	r1, r3
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f006 f9f9 	bl	800a180 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	799b      	ldrb	r3, [r3, #6]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d13b      	bne.n	8003e0e <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003d96:	78fa      	ldrb	r2, [r7, #3]
 8003d98:	6879      	ldr	r1, [r7, #4]
 8003d9a:	4613      	mov	r3, r2
 8003d9c:	011b      	lsls	r3, r3, #4
 8003d9e:	1a9b      	subs	r3, r3, r2
 8003da0:	009b      	lsls	r3, r3, #2
 8003da2:	440b      	add	r3, r1
 8003da4:	3338      	adds	r3, #56	@ 0x38
 8003da6:	6819      	ldr	r1, [r3, #0]
 8003da8:	78fa      	ldrb	r2, [r7, #3]
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	011b      	lsls	r3, r3, #4
 8003db0:	1a9b      	subs	r3, r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	4403      	add	r3, r0
 8003db6:	3328      	adds	r3, #40	@ 0x28
 8003db8:	881b      	ldrh	r3, [r3, #0]
 8003dba:	440b      	add	r3, r1
 8003dbc:	1e59      	subs	r1, r3, #1
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	4403      	add	r3, r0
 8003dcc:	3328      	adds	r3, #40	@ 0x28
 8003dce:	881b      	ldrh	r3, [r3, #0]
 8003dd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	f000 8470 	beq.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003dde:	78fa      	ldrb	r2, [r7, #3]
 8003de0:	6879      	ldr	r1, [r7, #4]
 8003de2:	4613      	mov	r3, r2
 8003de4:	011b      	lsls	r3, r3, #4
 8003de6:	1a9b      	subs	r3, r3, r2
 8003de8:	009b      	lsls	r3, r3, #2
 8003dea:	440b      	add	r3, r1
 8003dec:	333c      	adds	r3, #60	@ 0x3c
 8003dee:	781b      	ldrb	r3, [r3, #0]
 8003df0:	78fa      	ldrb	r2, [r7, #3]
 8003df2:	f083 0301 	eor.w	r3, r3, #1
 8003df6:	b2d8      	uxtb	r0, r3
 8003df8:	6879      	ldr	r1, [r7, #4]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	011b      	lsls	r3, r3, #4
 8003dfe:	1a9b      	subs	r3, r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	440b      	add	r3, r1
 8003e04:	333c      	adds	r3, #60	@ 0x3c
 8003e06:	4602      	mov	r2, r0
 8003e08:	701a      	strb	r2, [r3, #0]
 8003e0a:	f000 bc58 	b.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003e0e:	78fa      	ldrb	r2, [r7, #3]
 8003e10:	6879      	ldr	r1, [r7, #4]
 8003e12:	4613      	mov	r3, r2
 8003e14:	011b      	lsls	r3, r3, #4
 8003e16:	1a9b      	subs	r3, r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	333c      	adds	r3, #60	@ 0x3c
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	f083 0301 	eor.w	r3, r3, #1
 8003e26:	b2d8      	uxtb	r0, r3
 8003e28:	6879      	ldr	r1, [r7, #4]
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	1a9b      	subs	r3, r3, r2
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	440b      	add	r3, r1
 8003e34:	333c      	adds	r3, #60	@ 0x3c
 8003e36:	4602      	mov	r2, r0
 8003e38:	701a      	strb	r2, [r3, #0]
 8003e3a:	f000 bc40 	b.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	78fa      	ldrb	r2, [r7, #3]
 8003e44:	4611      	mov	r1, r2
 8003e46:	4618      	mov	r0, r3
 8003e48:	f003 f891 	bl	8006f6e <USB_ReadChInterrupts>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f003 0320 	and.w	r3, r3, #32
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	d131      	bne.n	8003eba <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003e56:	78fb      	ldrb	r3, [r7, #3]
 8003e58:	015a      	lsls	r2, r3, #5
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	4413      	add	r3, r2
 8003e5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e62:	461a      	mov	r2, r3
 8003e64:	2320      	movs	r3, #32
 8003e66:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	6879      	ldr	r1, [r7, #4]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	011b      	lsls	r3, r3, #4
 8003e70:	1a9b      	subs	r3, r3, r2
 8003e72:	009b      	lsls	r3, r3, #2
 8003e74:	440b      	add	r3, r1
 8003e76:	331a      	adds	r3, #26
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	f040 841f 	bne.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003e80:	78fa      	ldrb	r2, [r7, #3]
 8003e82:	6879      	ldr	r1, [r7, #4]
 8003e84:	4613      	mov	r3, r2
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	1a9b      	subs	r3, r3, r2
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	331b      	adds	r3, #27
 8003e90:	2201      	movs	r2, #1
 8003e92:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	334d      	adds	r3, #77	@ 0x4d
 8003ea4:	2203      	movs	r2, #3
 8003ea6:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	78fa      	ldrb	r2, [r7, #3]
 8003eae:	4611      	mov	r1, r2
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f003 fe06 	bl	8007ac2 <USB_HC_Halt>
 8003eb6:	f000 bc02 	b.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	4611      	mov	r1, r2
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f003 f853 	bl	8006f6e <USB_ReadChInterrupts>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b02      	cmp	r3, #2
 8003ed0:	f040 8305 	bne.w	80044de <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003ed4:	78fb      	ldrb	r3, [r7, #3]
 8003ed6:	015a      	lsls	r2, r3, #5
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	2302      	movs	r3, #2
 8003ee4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003ee6:	78fa      	ldrb	r2, [r7, #3]
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	011b      	lsls	r3, r3, #4
 8003eee:	1a9b      	subs	r3, r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	440b      	add	r3, r1
 8003ef4:	334d      	adds	r3, #77	@ 0x4d
 8003ef6:	781b      	ldrb	r3, [r3, #0]
 8003ef8:	2b01      	cmp	r3, #1
 8003efa:	d114      	bne.n	8003f26 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003efc:	78fa      	ldrb	r2, [r7, #3]
 8003efe:	6879      	ldr	r1, [r7, #4]
 8003f00:	4613      	mov	r3, r2
 8003f02:	011b      	lsls	r3, r3, #4
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	334d      	adds	r3, #77	@ 0x4d
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003f10:	78fa      	ldrb	r2, [r7, #3]
 8003f12:	6879      	ldr	r1, [r7, #4]
 8003f14:	4613      	mov	r3, r2
 8003f16:	011b      	lsls	r3, r3, #4
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	440b      	add	r3, r1
 8003f1e:	334c      	adds	r3, #76	@ 0x4c
 8003f20:	2201      	movs	r2, #1
 8003f22:	701a      	strb	r2, [r3, #0]
 8003f24:	e2cc      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	334d      	adds	r3, #77	@ 0x4d
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d114      	bne.n	8003f66 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	334d      	adds	r3, #77	@ 0x4d
 8003f4c:	2202      	movs	r2, #2
 8003f4e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003f50:	78fa      	ldrb	r2, [r7, #3]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	334c      	adds	r3, #76	@ 0x4c
 8003f60:	2205      	movs	r2, #5
 8003f62:	701a      	strb	r2, [r3, #0]
 8003f64:	e2ac      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f66:	78fa      	ldrb	r2, [r7, #3]
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	334d      	adds	r3, #77	@ 0x4d
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	2b07      	cmp	r3, #7
 8003f7a:	d00b      	beq.n	8003f94 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	6879      	ldr	r1, [r7, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	011b      	lsls	r3, r3, #4
 8003f84:	1a9b      	subs	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	440b      	add	r3, r1
 8003f8a:	334d      	adds	r3, #77	@ 0x4d
 8003f8c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f8e:	2b09      	cmp	r3, #9
 8003f90:	f040 80a6 	bne.w	80040e0 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	334d      	adds	r3, #77	@ 0x4d
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	011b      	lsls	r3, r3, #4
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	3344      	adds	r3, #68	@ 0x44
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	1c59      	adds	r1, r3, #1
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	4403      	add	r3, r0
 8003fc8:	3344      	adds	r3, #68	@ 0x44
 8003fca:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003fcc:	78fa      	ldrb	r2, [r7, #3]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	011b      	lsls	r3, r3, #4
 8003fd4:	1a9b      	subs	r3, r3, r2
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	440b      	add	r3, r1
 8003fda:	3344      	adds	r3, #68	@ 0x44
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d943      	bls.n	800406a <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003fe2:	78fa      	ldrb	r2, [r7, #3]
 8003fe4:	6879      	ldr	r1, [r7, #4]
 8003fe6:	4613      	mov	r3, r2
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	1a9b      	subs	r3, r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	3344      	adds	r3, #68	@ 0x44
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	331a      	adds	r3, #26
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d123      	bne.n	8004054 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 800400c:	78fa      	ldrb	r2, [r7, #3]
 800400e:	6879      	ldr	r1, [r7, #4]
 8004010:	4613      	mov	r3, r2
 8004012:	011b      	lsls	r3, r3, #4
 8004014:	1a9b      	subs	r3, r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	440b      	add	r3, r1
 800401a:	331b      	adds	r3, #27
 800401c:	2200      	movs	r2, #0
 800401e:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8004020:	78fa      	ldrb	r2, [r7, #3]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4613      	mov	r3, r2
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	440b      	add	r3, r1
 800402e:	331c      	adds	r3, #28
 8004030:	2200      	movs	r2, #0
 8004032:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004034:	78fb      	ldrb	r3, [r7, #3]
 8004036:	015a      	lsls	r2, r3, #5
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4413      	add	r3, r2
 800403c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	78fa      	ldrb	r2, [r7, #3]
 8004044:	0151      	lsls	r1, r2, #5
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	440a      	add	r2, r1
 800404a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800404e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004052:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004054:	78fa      	ldrb	r2, [r7, #3]
 8004056:	6879      	ldr	r1, [r7, #4]
 8004058:	4613      	mov	r3, r2
 800405a:	011b      	lsls	r3, r3, #4
 800405c:	1a9b      	subs	r3, r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	440b      	add	r3, r1
 8004062:	334c      	adds	r3, #76	@ 0x4c
 8004064:	2204      	movs	r2, #4
 8004066:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004068:	e229      	b.n	80044be <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800406a:	78fa      	ldrb	r2, [r7, #3]
 800406c:	6879      	ldr	r1, [r7, #4]
 800406e:	4613      	mov	r3, r2
 8004070:	011b      	lsls	r3, r3, #4
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	440b      	add	r3, r1
 8004078:	334c      	adds	r3, #76	@ 0x4c
 800407a:	2202      	movs	r2, #2
 800407c:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800407e:	78fa      	ldrb	r2, [r7, #3]
 8004080:	6879      	ldr	r1, [r7, #4]
 8004082:	4613      	mov	r3, r2
 8004084:	011b      	lsls	r3, r3, #4
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	440b      	add	r3, r1
 800408c:	3326      	adds	r3, #38	@ 0x26
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d00b      	beq.n	80040ac <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	3326      	adds	r3, #38	@ 0x26
 80040a4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	f040 8209 	bne.w	80044be <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80040ac:	78fb      	ldrb	r3, [r7, #3]
 80040ae:	015a      	lsls	r2, r3, #5
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	4413      	add	r3, r2
 80040b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80040c2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80040ca:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80040cc:	78fb      	ldrb	r3, [r7, #3]
 80040ce:	015a      	lsls	r2, r3, #5
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	4413      	add	r3, r2
 80040d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040d8:	461a      	mov	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80040de:	e1ee      	b.n	80044be <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	334d      	adds	r3, #77	@ 0x4d
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	2b05      	cmp	r3, #5
 80040f4:	f040 80c8 	bne.w	8004288 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	4613      	mov	r3, r2
 80040fe:	011b      	lsls	r3, r3, #4
 8004100:	1a9b      	subs	r3, r3, r2
 8004102:	009b      	lsls	r3, r3, #2
 8004104:	440b      	add	r3, r1
 8004106:	334d      	adds	r3, #77	@ 0x4d
 8004108:	2202      	movs	r2, #2
 800410a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	1a9b      	subs	r3, r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	331b      	adds	r3, #27
 800411c:	781b      	ldrb	r3, [r3, #0]
 800411e:	2b01      	cmp	r3, #1
 8004120:	f040 81ce 	bne.w	80044c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	6879      	ldr	r1, [r7, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	1a9b      	subs	r3, r3, r2
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	440b      	add	r3, r1
 8004132:	3326      	adds	r3, #38	@ 0x26
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b03      	cmp	r3, #3
 8004138:	d16b      	bne.n	8004212 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800413a:	78fa      	ldrb	r2, [r7, #3]
 800413c:	6879      	ldr	r1, [r7, #4]
 800413e:	4613      	mov	r3, r2
 8004140:	011b      	lsls	r3, r3, #4
 8004142:	1a9b      	subs	r3, r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	440b      	add	r3, r1
 8004148:	3348      	adds	r3, #72	@ 0x48
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	1c59      	adds	r1, r3, #1
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	4613      	mov	r3, r2
 8004152:	011b      	lsls	r3, r3, #4
 8004154:	1a9b      	subs	r3, r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4403      	add	r3, r0
 800415a:	3348      	adds	r3, #72	@ 0x48
 800415c:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 800415e:	78fa      	ldrb	r2, [r7, #3]
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	4613      	mov	r3, r2
 8004164:	011b      	lsls	r3, r3, #4
 8004166:	1a9b      	subs	r3, r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	440b      	add	r3, r1
 800416c:	3348      	adds	r3, #72	@ 0x48
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2b02      	cmp	r3, #2
 8004172:	d943      	bls.n	80041fc <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004174:	78fa      	ldrb	r2, [r7, #3]
 8004176:	6879      	ldr	r1, [r7, #4]
 8004178:	4613      	mov	r3, r2
 800417a:	011b      	lsls	r3, r3, #4
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	3348      	adds	r3, #72	@ 0x48
 8004184:	2200      	movs	r2, #0
 8004186:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004188:	78fa      	ldrb	r2, [r7, #3]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4613      	mov	r3, r2
 800418e:	011b      	lsls	r3, r3, #4
 8004190:	1a9b      	subs	r3, r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	331b      	adds	r3, #27
 8004198:	2200      	movs	r2, #0
 800419a:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 800419c:	78fa      	ldrb	r2, [r7, #3]
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	4613      	mov	r3, r2
 80041a2:	011b      	lsls	r3, r3, #4
 80041a4:	1a9b      	subs	r3, r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	3344      	adds	r3, #68	@ 0x44
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d809      	bhi.n	80041c6 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80041b2:	78fa      	ldrb	r2, [r7, #3]
 80041b4:	6879      	ldr	r1, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	011b      	lsls	r3, r3, #4
 80041ba:	1a9b      	subs	r3, r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	440b      	add	r3, r1
 80041c0:	331c      	adds	r3, #28
 80041c2:	2201      	movs	r2, #1
 80041c4:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80041c6:	78fb      	ldrb	r3, [r7, #3]
 80041c8:	015a      	lsls	r2, r3, #5
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	4413      	add	r3, r2
 80041ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	78fa      	ldrb	r2, [r7, #3]
 80041d6:	0151      	lsls	r1, r2, #5
 80041d8:	693a      	ldr	r2, [r7, #16]
 80041da:	440a      	add	r2, r1
 80041dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80041e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041e4:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80041e6:	78fa      	ldrb	r2, [r7, #3]
 80041e8:	6879      	ldr	r1, [r7, #4]
 80041ea:	4613      	mov	r3, r2
 80041ec:	011b      	lsls	r3, r3, #4
 80041ee:	1a9b      	subs	r3, r3, r2
 80041f0:	009b      	lsls	r3, r3, #2
 80041f2:	440b      	add	r3, r1
 80041f4:	334c      	adds	r3, #76	@ 0x4c
 80041f6:	2204      	movs	r2, #4
 80041f8:	701a      	strb	r2, [r3, #0]
 80041fa:	e014      	b.n	8004226 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041fc:	78fa      	ldrb	r2, [r7, #3]
 80041fe:	6879      	ldr	r1, [r7, #4]
 8004200:	4613      	mov	r3, r2
 8004202:	011b      	lsls	r3, r3, #4
 8004204:	1a9b      	subs	r3, r3, r2
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	440b      	add	r3, r1
 800420a:	334c      	adds	r3, #76	@ 0x4c
 800420c:	2202      	movs	r2, #2
 800420e:	701a      	strb	r2, [r3, #0]
 8004210:	e009      	b.n	8004226 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004212:	78fa      	ldrb	r2, [r7, #3]
 8004214:	6879      	ldr	r1, [r7, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	1a9b      	subs	r3, r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	440b      	add	r3, r1
 8004220:	334c      	adds	r3, #76	@ 0x4c
 8004222:	2202      	movs	r2, #2
 8004224:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004226:	78fa      	ldrb	r2, [r7, #3]
 8004228:	6879      	ldr	r1, [r7, #4]
 800422a:	4613      	mov	r3, r2
 800422c:	011b      	lsls	r3, r3, #4
 800422e:	1a9b      	subs	r3, r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	440b      	add	r3, r1
 8004234:	3326      	adds	r3, #38	@ 0x26
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d00b      	beq.n	8004254 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800423c:	78fa      	ldrb	r2, [r7, #3]
 800423e:	6879      	ldr	r1, [r7, #4]
 8004240:	4613      	mov	r3, r2
 8004242:	011b      	lsls	r3, r3, #4
 8004244:	1a9b      	subs	r3, r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	440b      	add	r3, r1
 800424a:	3326      	adds	r3, #38	@ 0x26
 800424c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800424e:	2b02      	cmp	r3, #2
 8004250:	f040 8136 	bne.w	80044c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004254:	78fb      	ldrb	r3, [r7, #3]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	4413      	add	r3, r2
 800425c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800426a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004272:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004274:	78fb      	ldrb	r3, [r7, #3]
 8004276:	015a      	lsls	r2, r3, #5
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004280:	461a      	mov	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6013      	str	r3, [r2, #0]
 8004286:	e11b      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	334d      	adds	r3, #77	@ 0x4d
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b03      	cmp	r3, #3
 800429c:	f040 8081 	bne.w	80043a2 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042a0:	78fa      	ldrb	r2, [r7, #3]
 80042a2:	6879      	ldr	r1, [r7, #4]
 80042a4:	4613      	mov	r3, r2
 80042a6:	011b      	lsls	r3, r3, #4
 80042a8:	1a9b      	subs	r3, r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	334d      	adds	r3, #77	@ 0x4d
 80042b0:	2202      	movs	r2, #2
 80042b2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	6879      	ldr	r1, [r7, #4]
 80042b8:	4613      	mov	r3, r2
 80042ba:	011b      	lsls	r3, r3, #4
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	009b      	lsls	r3, r3, #2
 80042c0:	440b      	add	r3, r1
 80042c2:	331b      	adds	r3, #27
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	f040 80fa 	bne.w	80044c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042cc:	78fa      	ldrb	r2, [r7, #3]
 80042ce:	6879      	ldr	r1, [r7, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	1a9b      	subs	r3, r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	334c      	adds	r3, #76	@ 0x4c
 80042dc:	2202      	movs	r2, #2
 80042de:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80042e0:	78fb      	ldrb	r3, [r7, #3]
 80042e2:	015a      	lsls	r2, r3, #5
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	4413      	add	r3, r2
 80042e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	0151      	lsls	r1, r2, #5
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	440a      	add	r2, r1
 80042f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042fe:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	015a      	lsls	r2, r3, #5
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	4413      	add	r3, r2
 8004308:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	78fa      	ldrb	r2, [r7, #3]
 8004310:	0151      	lsls	r1, r2, #5
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	440a      	add	r2, r1
 8004316:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800431a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800431e:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004320:	78fb      	ldrb	r3, [r7, #3]
 8004322:	015a      	lsls	r2, r3, #5
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	4413      	add	r3, r2
 8004328:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	78fa      	ldrb	r2, [r7, #3]
 8004330:	0151      	lsls	r1, r2, #5
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	440a      	add	r2, r1
 8004336:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800433a:	f023 0320 	bic.w	r3, r3, #32
 800433e:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004340:	78fa      	ldrb	r2, [r7, #3]
 8004342:	6879      	ldr	r1, [r7, #4]
 8004344:	4613      	mov	r3, r2
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	1a9b      	subs	r3, r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	3326      	adds	r3, #38	@ 0x26
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00b      	beq.n	800436e <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004356:	78fa      	ldrb	r2, [r7, #3]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4613      	mov	r3, r2
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3326      	adds	r3, #38	@ 0x26
 8004366:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004368:	2b02      	cmp	r3, #2
 800436a:	f040 80a9 	bne.w	80044c0 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800436e:	78fb      	ldrb	r3, [r7, #3]
 8004370:	015a      	lsls	r2, r3, #5
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	4413      	add	r3, r2
 8004376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004384:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800438c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800438e:	78fb      	ldrb	r3, [r7, #3]
 8004390:	015a      	lsls	r2, r3, #5
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	4413      	add	r3, r2
 8004396:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800439a:	461a      	mov	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6013      	str	r3, [r2, #0]
 80043a0:	e08e      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80043a2:	78fa      	ldrb	r2, [r7, #3]
 80043a4:	6879      	ldr	r1, [r7, #4]
 80043a6:	4613      	mov	r3, r2
 80043a8:	011b      	lsls	r3, r3, #4
 80043aa:	1a9b      	subs	r3, r3, r2
 80043ac:	009b      	lsls	r3, r3, #2
 80043ae:	440b      	add	r3, r1
 80043b0:	334d      	adds	r3, #77	@ 0x4d
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d143      	bne.n	8004440 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043b8:	78fa      	ldrb	r2, [r7, #3]
 80043ba:	6879      	ldr	r1, [r7, #4]
 80043bc:	4613      	mov	r3, r2
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	334d      	adds	r3, #77	@ 0x4d
 80043c8:	2202      	movs	r2, #2
 80043ca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80043cc:	78fa      	ldrb	r2, [r7, #3]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	4613      	mov	r3, r2
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	1a9b      	subs	r3, r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	334c      	adds	r3, #76	@ 0x4c
 80043dc:	2202      	movs	r2, #2
 80043de:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043e0:	78fa      	ldrb	r2, [r7, #3]
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	4613      	mov	r3, r2
 80043e6:	011b      	lsls	r3, r3, #4
 80043e8:	1a9b      	subs	r3, r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3326      	adds	r3, #38	@ 0x26
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80043f6:	78fa      	ldrb	r2, [r7, #3]
 80043f8:	6879      	ldr	r1, [r7, #4]
 80043fa:	4613      	mov	r3, r2
 80043fc:	011b      	lsls	r3, r3, #4
 80043fe:	1a9b      	subs	r3, r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	440b      	add	r3, r1
 8004404:	3326      	adds	r3, #38	@ 0x26
 8004406:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004408:	2b02      	cmp	r3, #2
 800440a:	d159      	bne.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	4413      	add	r3, r2
 8004414:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004422:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800442a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800442c:	78fb      	ldrb	r3, [r7, #3]
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	4413      	add	r3, r2
 8004434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004438:	461a      	mov	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	e03f      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004440:	78fa      	ldrb	r2, [r7, #3]
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	4613      	mov	r3, r2
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	1a9b      	subs	r3, r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	334d      	adds	r3, #77	@ 0x4d
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b08      	cmp	r3, #8
 8004454:	d126      	bne.n	80044a4 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004456:	78fa      	ldrb	r2, [r7, #3]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	011b      	lsls	r3, r3, #4
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	440b      	add	r3, r1
 8004464:	334d      	adds	r3, #77	@ 0x4d
 8004466:	2202      	movs	r2, #2
 8004468:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800446a:	78fa      	ldrb	r2, [r7, #3]
 800446c:	6879      	ldr	r1, [r7, #4]
 800446e:	4613      	mov	r3, r2
 8004470:	011b      	lsls	r3, r3, #4
 8004472:	1a9b      	subs	r3, r3, r2
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	440b      	add	r3, r1
 8004478:	3344      	adds	r3, #68	@ 0x44
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	1c59      	adds	r1, r3, #1
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4613      	mov	r3, r2
 8004482:	011b      	lsls	r3, r3, #4
 8004484:	1a9b      	subs	r3, r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4403      	add	r3, r0
 800448a:	3344      	adds	r3, #68	@ 0x44
 800448c:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	6879      	ldr	r1, [r7, #4]
 8004492:	4613      	mov	r3, r2
 8004494:	011b      	lsls	r3, r3, #4
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	334c      	adds	r3, #76	@ 0x4c
 800449e:	2204      	movs	r2, #4
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e00d      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80044a4:	78fa      	ldrb	r2, [r7, #3]
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	4613      	mov	r3, r2
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	440b      	add	r3, r1
 80044b2:	334d      	adds	r3, #77	@ 0x4d
 80044b4:	781b      	ldrb	r3, [r3, #0]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	f000 8100 	beq.w	80046bc <HCD_HC_IN_IRQHandler+0xcca>
 80044bc:	e000      	b.n	80044c0 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80044be:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80044c0:	78fa      	ldrb	r2, [r7, #3]
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	011b      	lsls	r3, r3, #4
 80044c8:	1a9b      	subs	r3, r3, r2
 80044ca:	009b      	lsls	r3, r3, #2
 80044cc:	440b      	add	r3, r1
 80044ce:	334c      	adds	r3, #76	@ 0x4c
 80044d0:	781a      	ldrb	r2, [r3, #0]
 80044d2:	78fb      	ldrb	r3, [r7, #3]
 80044d4:	4619      	mov	r1, r3
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f005 fe52 	bl	800a180 <HAL_HCD_HC_NotifyURBChange_Callback>
 80044dc:	e0ef      	b.n	80046be <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	4611      	mov	r1, r2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f002 fd41 	bl	8006f6e <USB_ReadChInterrupts>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f2:	2b40      	cmp	r3, #64	@ 0x40
 80044f4:	d12f      	bne.n	8004556 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80044f6:	78fb      	ldrb	r3, [r7, #3]
 80044f8:	015a      	lsls	r2, r3, #5
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	4413      	add	r3, r2
 80044fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004502:	461a      	mov	r2, r3
 8004504:	2340      	movs	r3, #64	@ 0x40
 8004506:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004508:	78fa      	ldrb	r2, [r7, #3]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	334d      	adds	r3, #77	@ 0x4d
 8004518:	2205      	movs	r2, #5
 800451a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	331a      	adds	r3, #26
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d109      	bne.n	8004546 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004532:	78fa      	ldrb	r2, [r7, #3]
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	1a9b      	subs	r3, r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	3344      	adds	r3, #68	@ 0x44
 8004542:	2200      	movs	r2, #0
 8004544:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	78fa      	ldrb	r2, [r7, #3]
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f003 fab7 	bl	8007ac2 <USB_HC_Halt>
 8004554:	e0b3      	b.n	80046be <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	78fa      	ldrb	r2, [r7, #3]
 800455c:	4611      	mov	r1, r2
 800455e:	4618      	mov	r0, r3
 8004560:	f002 fd05 	bl	8006f6e <USB_ReadChInterrupts>
 8004564:	4603      	mov	r3, r0
 8004566:	f003 0310 	and.w	r3, r3, #16
 800456a:	2b10      	cmp	r3, #16
 800456c:	f040 80a7 	bne.w	80046be <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004570:	78fa      	ldrb	r2, [r7, #3]
 8004572:	6879      	ldr	r1, [r7, #4]
 8004574:	4613      	mov	r3, r2
 8004576:	011b      	lsls	r3, r3, #4
 8004578:	1a9b      	subs	r3, r3, r2
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	440b      	add	r3, r1
 800457e:	3326      	adds	r3, #38	@ 0x26
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b03      	cmp	r3, #3
 8004584:	d11b      	bne.n	80045be <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004586:	78fa      	ldrb	r2, [r7, #3]
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	4613      	mov	r3, r2
 800458c:	011b      	lsls	r3, r3, #4
 800458e:	1a9b      	subs	r3, r3, r2
 8004590:	009b      	lsls	r3, r3, #2
 8004592:	440b      	add	r3, r1
 8004594:	3344      	adds	r3, #68	@ 0x44
 8004596:	2200      	movs	r2, #0
 8004598:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	334d      	adds	r3, #77	@ 0x4d
 80045aa:	2204      	movs	r2, #4
 80045ac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	78fa      	ldrb	r2, [r7, #3]
 80045b4:	4611      	mov	r1, r2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f003 fa83 	bl	8007ac2 <USB_HC_Halt>
 80045bc:	e03f      	b.n	800463e <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	3326      	adds	r3, #38	@ 0x26
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00a      	beq.n	80045ea <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80045d4:	78fa      	ldrb	r2, [r7, #3]
 80045d6:	6879      	ldr	r1, [r7, #4]
 80045d8:	4613      	mov	r3, r2
 80045da:	011b      	lsls	r3, r3, #4
 80045dc:	1a9b      	subs	r3, r3, r2
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	440b      	add	r3, r1
 80045e2:	3326      	adds	r3, #38	@ 0x26
 80045e4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d129      	bne.n	800463e <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80045ea:	78fa      	ldrb	r2, [r7, #3]
 80045ec:	6879      	ldr	r1, [r7, #4]
 80045ee:	4613      	mov	r3, r2
 80045f0:	011b      	lsls	r3, r3, #4
 80045f2:	1a9b      	subs	r3, r3, r2
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	440b      	add	r3, r1
 80045f8:	3344      	adds	r3, #68	@ 0x44
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	799b      	ldrb	r3, [r3, #6]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00a      	beq.n	800461c <HCD_HC_IN_IRQHandler+0xc2a>
 8004606:	78fa      	ldrb	r2, [r7, #3]
 8004608:	6879      	ldr	r1, [r7, #4]
 800460a:	4613      	mov	r3, r2
 800460c:	011b      	lsls	r3, r3, #4
 800460e:	1a9b      	subs	r3, r3, r2
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	440b      	add	r3, r1
 8004614:	331b      	adds	r3, #27
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d110      	bne.n	800463e <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	6879      	ldr	r1, [r7, #4]
 8004620:	4613      	mov	r3, r2
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	334d      	adds	r3, #77	@ 0x4d
 800462c:	2204      	movs	r2, #4
 800462e:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	78fa      	ldrb	r2, [r7, #3]
 8004636:	4611      	mov	r1, r2
 8004638:	4618      	mov	r0, r3
 800463a:	f003 fa42 	bl	8007ac2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	331b      	adds	r3, #27
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d129      	bne.n	80046a8 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	331b      	adds	r3, #27
 8004664:	2200      	movs	r2, #0
 8004666:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	0151      	lsls	r1, r2, #5
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	440a      	add	r2, r1
 800467e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004682:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004686:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	4413      	add	r3, r2
 8004690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	78fa      	ldrb	r2, [r7, #3]
 8004698:	0151      	lsls	r1, r2, #5
 800469a:	693a      	ldr	r2, [r7, #16]
 800469c:	440a      	add	r2, r1
 800469e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046a2:	f043 0320 	orr.w	r3, r3, #32
 80046a6:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80046a8:	78fb      	ldrb	r3, [r7, #3]
 80046aa:	015a      	lsls	r2, r3, #5
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	4413      	add	r3, r2
 80046b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046b4:	461a      	mov	r2, r3
 80046b6:	2310      	movs	r3, #16
 80046b8:	6093      	str	r3, [r2, #8]
 80046ba:	e000      	b.n	80046be <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80046bc:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80046be:	3718      	adds	r7, #24
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	460b      	mov	r3, r1
 80046ce:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	78fa      	ldrb	r2, [r7, #3]
 80046e0:	4611      	mov	r1, r2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f002 fc43 	bl	8006f6e <USB_ReadChInterrupts>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f003 0304 	and.w	r3, r3, #4
 80046ee:	2b04      	cmp	r3, #4
 80046f0:	d11b      	bne.n	800472a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80046f2:	78fb      	ldrb	r3, [r7, #3]
 80046f4:	015a      	lsls	r2, r3, #5
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	4413      	add	r3, r2
 80046fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046fe:	461a      	mov	r2, r3
 8004700:	2304      	movs	r3, #4
 8004702:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004704:	78fa      	ldrb	r2, [r7, #3]
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	4613      	mov	r3, r2
 800470a:	011b      	lsls	r3, r3, #4
 800470c:	1a9b      	subs	r3, r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	334d      	adds	r3, #77	@ 0x4d
 8004714:	2207      	movs	r2, #7
 8004716:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	78fa      	ldrb	r2, [r7, #3]
 800471e:	4611      	mov	r1, r2
 8004720:	4618      	mov	r0, r3
 8004722:	f003 f9ce 	bl	8007ac2 <USB_HC_Halt>
 8004726:	f000 bc89 	b.w	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	4611      	mov	r1, r2
 8004732:	4618      	mov	r0, r3
 8004734:	f002 fc1b 	bl	8006f6e <USB_ReadChInterrupts>
 8004738:	4603      	mov	r3, r0
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b20      	cmp	r3, #32
 8004740:	f040 8082 	bne.w	8004848 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004744:	78fb      	ldrb	r3, [r7, #3]
 8004746:	015a      	lsls	r2, r3, #5
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	4413      	add	r3, r2
 800474c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004750:	461a      	mov	r2, r3
 8004752:	2320      	movs	r3, #32
 8004754:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	3319      	adds	r3, #25
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d124      	bne.n	80047b6 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 800476c:	78fa      	ldrb	r2, [r7, #3]
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	1a9b      	subs	r3, r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	3319      	adds	r3, #25
 800477c:	2200      	movs	r2, #0
 800477e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004780:	78fa      	ldrb	r2, [r7, #3]
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	334c      	adds	r3, #76	@ 0x4c
 8004790:	2202      	movs	r2, #2
 8004792:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	334d      	adds	r3, #77	@ 0x4d
 80047a4:	2203      	movs	r2, #3
 80047a6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	4611      	mov	r1, r2
 80047b0:	4618      	mov	r0, r3
 80047b2:	f003 f986 	bl	8007ac2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80047b6:	78fa      	ldrb	r2, [r7, #3]
 80047b8:	6879      	ldr	r1, [r7, #4]
 80047ba:	4613      	mov	r3, r2
 80047bc:	011b      	lsls	r3, r3, #4
 80047be:	1a9b      	subs	r3, r3, r2
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	440b      	add	r3, r1
 80047c4:	331a      	adds	r3, #26
 80047c6:	781b      	ldrb	r3, [r3, #0]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	f040 8437 	bne.w	800503c <HCD_HC_OUT_IRQHandler+0x978>
 80047ce:	78fa      	ldrb	r2, [r7, #3]
 80047d0:	6879      	ldr	r1, [r7, #4]
 80047d2:	4613      	mov	r3, r2
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	1a9b      	subs	r3, r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	331b      	adds	r3, #27
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f040 842b 	bne.w	800503c <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80047e6:	78fa      	ldrb	r2, [r7, #3]
 80047e8:	6879      	ldr	r1, [r7, #4]
 80047ea:	4613      	mov	r3, r2
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	1a9b      	subs	r3, r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	440b      	add	r3, r1
 80047f4:	3326      	adds	r3, #38	@ 0x26
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d009      	beq.n	8004810 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80047fc:	78fa      	ldrb	r2, [r7, #3]
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	4613      	mov	r3, r2
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	331b      	adds	r3, #27
 800480c:	2201      	movs	r2, #1
 800480e:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	334d      	adds	r3, #77	@ 0x4d
 8004820:	2203      	movs	r2, #3
 8004822:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	78fa      	ldrb	r2, [r7, #3]
 800482a:	4611      	mov	r1, r2
 800482c:	4618      	mov	r0, r3
 800482e:	f003 f948 	bl	8007ac2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	6879      	ldr	r1, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	011b      	lsls	r3, r3, #4
 800483a:	1a9b      	subs	r3, r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	440b      	add	r3, r1
 8004840:	3344      	adds	r3, #68	@ 0x44
 8004842:	2200      	movs	r2, #0
 8004844:	601a      	str	r2, [r3, #0]
 8004846:	e3f9      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	4611      	mov	r1, r2
 8004850:	4618      	mov	r0, r3
 8004852:	f002 fb8c 	bl	8006f6e <USB_ReadChInterrupts>
 8004856:	4603      	mov	r3, r0
 8004858:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800485c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004860:	d111      	bne.n	8004886 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004862:	78fb      	ldrb	r3, [r7, #3]
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4413      	add	r3, r2
 800486a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800486e:	461a      	mov	r2, r3
 8004870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004874:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	78fa      	ldrb	r2, [r7, #3]
 800487c:	4611      	mov	r1, r2
 800487e:	4618      	mov	r0, r3
 8004880:	f003 f91f 	bl	8007ac2 <USB_HC_Halt>
 8004884:	e3da      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	78fa      	ldrb	r2, [r7, #3]
 800488c:	4611      	mov	r1, r2
 800488e:	4618      	mov	r0, r3
 8004890:	f002 fb6d 	bl	8006f6e <USB_ReadChInterrupts>
 8004894:	4603      	mov	r3, r0
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b01      	cmp	r3, #1
 800489c:	d168      	bne.n	8004970 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	3344      	adds	r3, #68	@ 0x44
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	78fa      	ldrb	r2, [r7, #3]
 80048b8:	4611      	mov	r1, r2
 80048ba:	4618      	mov	r0, r3
 80048bc:	f002 fb57 	bl	8006f6e <USB_ReadChInterrupts>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c6:	2b40      	cmp	r3, #64	@ 0x40
 80048c8:	d112      	bne.n	80048f0 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80048ca:	78fa      	ldrb	r2, [r7, #3]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	1a9b      	subs	r3, r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	3319      	adds	r3, #25
 80048da:	2201      	movs	r2, #1
 80048dc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80048de:	78fb      	ldrb	r3, [r7, #3]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048ea:	461a      	mov	r2, r3
 80048ec:	2340      	movs	r3, #64	@ 0x40
 80048ee:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80048f0:	78fa      	ldrb	r2, [r7, #3]
 80048f2:	6879      	ldr	r1, [r7, #4]
 80048f4:	4613      	mov	r3, r2
 80048f6:	011b      	lsls	r3, r3, #4
 80048f8:	1a9b      	subs	r3, r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	440b      	add	r3, r1
 80048fe:	331b      	adds	r3, #27
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d019      	beq.n	800493a <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004906:	78fa      	ldrb	r2, [r7, #3]
 8004908:	6879      	ldr	r1, [r7, #4]
 800490a:	4613      	mov	r3, r2
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	1a9b      	subs	r3, r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	440b      	add	r3, r1
 8004914:	331b      	adds	r3, #27
 8004916:	2200      	movs	r2, #0
 8004918:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800491a:	78fb      	ldrb	r3, [r7, #3]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4413      	add	r3, r2
 8004922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004926:	685b      	ldr	r3, [r3, #4]
 8004928:	78fa      	ldrb	r2, [r7, #3]
 800492a:	0151      	lsls	r1, r2, #5
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	440a      	add	r2, r1
 8004930:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004938:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800493a:	78fb      	ldrb	r3, [r7, #3]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	4413      	add	r3, r2
 8004942:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004946:	461a      	mov	r2, r3
 8004948:	2301      	movs	r3, #1
 800494a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 800494c:	78fa      	ldrb	r2, [r7, #3]
 800494e:	6879      	ldr	r1, [r7, #4]
 8004950:	4613      	mov	r3, r2
 8004952:	011b      	lsls	r3, r3, #4
 8004954:	1a9b      	subs	r3, r3, r2
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	440b      	add	r3, r1
 800495a:	334d      	adds	r3, #77	@ 0x4d
 800495c:	2201      	movs	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	78fa      	ldrb	r2, [r7, #3]
 8004966:	4611      	mov	r1, r2
 8004968:	4618      	mov	r0, r3
 800496a:	f003 f8aa 	bl	8007ac2 <USB_HC_Halt>
 800496e:	e365      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	78fa      	ldrb	r2, [r7, #3]
 8004976:	4611      	mov	r1, r2
 8004978:	4618      	mov	r0, r3
 800497a:	f002 faf8 	bl	8006f6e <USB_ReadChInterrupts>
 800497e:	4603      	mov	r3, r0
 8004980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004984:	2b40      	cmp	r3, #64	@ 0x40
 8004986:	d139      	bne.n	80049fc <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004988:	78fa      	ldrb	r2, [r7, #3]
 800498a:	6879      	ldr	r1, [r7, #4]
 800498c:	4613      	mov	r3, r2
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	1a9b      	subs	r3, r3, r2
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	440b      	add	r3, r1
 8004996:	334d      	adds	r3, #77	@ 0x4d
 8004998:	2205      	movs	r2, #5
 800499a:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 800499c:	78fa      	ldrb	r2, [r7, #3]
 800499e:	6879      	ldr	r1, [r7, #4]
 80049a0:	4613      	mov	r3, r2
 80049a2:	011b      	lsls	r3, r3, #4
 80049a4:	1a9b      	subs	r3, r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	440b      	add	r3, r1
 80049aa:	331a      	adds	r3, #26
 80049ac:	781b      	ldrb	r3, [r3, #0]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d109      	bne.n	80049c6 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80049b2:	78fa      	ldrb	r2, [r7, #3]
 80049b4:	6879      	ldr	r1, [r7, #4]
 80049b6:	4613      	mov	r3, r2
 80049b8:	011b      	lsls	r3, r3, #4
 80049ba:	1a9b      	subs	r3, r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	440b      	add	r3, r1
 80049c0:	3319      	adds	r3, #25
 80049c2:	2201      	movs	r2, #1
 80049c4:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80049c6:	78fa      	ldrb	r2, [r7, #3]
 80049c8:	6879      	ldr	r1, [r7, #4]
 80049ca:	4613      	mov	r3, r2
 80049cc:	011b      	lsls	r3, r3, #4
 80049ce:	1a9b      	subs	r3, r3, r2
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	440b      	add	r3, r1
 80049d4:	3344      	adds	r3, #68	@ 0x44
 80049d6:	2200      	movs	r2, #0
 80049d8:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	78fa      	ldrb	r2, [r7, #3]
 80049e0:	4611      	mov	r1, r2
 80049e2:	4618      	mov	r0, r3
 80049e4:	f003 f86d 	bl	8007ac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80049e8:	78fb      	ldrb	r3, [r7, #3]
 80049ea:	015a      	lsls	r2, r3, #5
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	4413      	add	r3, r2
 80049f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049f4:	461a      	mov	r2, r3
 80049f6:	2340      	movs	r3, #64	@ 0x40
 80049f8:	6093      	str	r3, [r2, #8]
 80049fa:	e31f      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	78fa      	ldrb	r2, [r7, #3]
 8004a02:	4611      	mov	r1, r2
 8004a04:	4618      	mov	r0, r3
 8004a06:	f002 fab2 	bl	8006f6e <USB_ReadChInterrupts>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f003 0308 	and.w	r3, r3, #8
 8004a10:	2b08      	cmp	r3, #8
 8004a12:	d11a      	bne.n	8004a4a <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004a14:	78fb      	ldrb	r3, [r7, #3]
 8004a16:	015a      	lsls	r2, r3, #5
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	4413      	add	r3, r2
 8004a1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a20:	461a      	mov	r2, r3
 8004a22:	2308      	movs	r3, #8
 8004a24:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8004a26:	78fa      	ldrb	r2, [r7, #3]
 8004a28:	6879      	ldr	r1, [r7, #4]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	011b      	lsls	r3, r3, #4
 8004a2e:	1a9b      	subs	r3, r3, r2
 8004a30:	009b      	lsls	r3, r3, #2
 8004a32:	440b      	add	r3, r1
 8004a34:	334d      	adds	r3, #77	@ 0x4d
 8004a36:	2206      	movs	r2, #6
 8004a38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	78fa      	ldrb	r2, [r7, #3]
 8004a40:	4611      	mov	r1, r2
 8004a42:	4618      	mov	r0, r3
 8004a44:	f003 f83d 	bl	8007ac2 <USB_HC_Halt>
 8004a48:	e2f8      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	4611      	mov	r1, r2
 8004a52:	4618      	mov	r0, r3
 8004a54:	f002 fa8b 	bl	8006f6e <USB_ReadChInterrupts>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	f003 0310 	and.w	r3, r3, #16
 8004a5e:	2b10      	cmp	r3, #16
 8004a60:	d144      	bne.n	8004aec <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004a62:	78fa      	ldrb	r2, [r7, #3]
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	4613      	mov	r3, r2
 8004a68:	011b      	lsls	r3, r3, #4
 8004a6a:	1a9b      	subs	r3, r3, r2
 8004a6c:	009b      	lsls	r3, r3, #2
 8004a6e:	440b      	add	r3, r1
 8004a70:	3344      	adds	r3, #68	@ 0x44
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004a76:	78fa      	ldrb	r2, [r7, #3]
 8004a78:	6879      	ldr	r1, [r7, #4]
 8004a7a:	4613      	mov	r3, r2
 8004a7c:	011b      	lsls	r3, r3, #4
 8004a7e:	1a9b      	subs	r3, r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	440b      	add	r3, r1
 8004a84:	334d      	adds	r3, #77	@ 0x4d
 8004a86:	2204      	movs	r2, #4
 8004a88:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004a8a:	78fa      	ldrb	r2, [r7, #3]
 8004a8c:	6879      	ldr	r1, [r7, #4]
 8004a8e:	4613      	mov	r3, r2
 8004a90:	011b      	lsls	r3, r3, #4
 8004a92:	1a9b      	subs	r3, r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	440b      	add	r3, r1
 8004a98:	3319      	adds	r3, #25
 8004a9a:	781b      	ldrb	r3, [r3, #0]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d114      	bne.n	8004aca <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004aa0:	78fa      	ldrb	r2, [r7, #3]
 8004aa2:	6879      	ldr	r1, [r7, #4]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	1a9b      	subs	r3, r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	3318      	adds	r3, #24
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d109      	bne.n	8004aca <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004ab6:	78fa      	ldrb	r2, [r7, #3]
 8004ab8:	6879      	ldr	r1, [r7, #4]
 8004aba:	4613      	mov	r3, r2
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	440b      	add	r3, r1
 8004ac4:	3319      	adds	r3, #25
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	78fa      	ldrb	r2, [r7, #3]
 8004ad0:	4611      	mov	r1, r2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f002 fff5 	bl	8007ac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	015a      	lsls	r2, r3, #5
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	4413      	add	r3, r2
 8004ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	2310      	movs	r3, #16
 8004ae8:	6093      	str	r3, [r2, #8]
 8004aea:	e2a7      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	78fa      	ldrb	r2, [r7, #3]
 8004af2:	4611      	mov	r1, r2
 8004af4:	4618      	mov	r0, r3
 8004af6:	f002 fa3a 	bl	8006f6e <USB_ReadChInterrupts>
 8004afa:	4603      	mov	r3, r0
 8004afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b00:	2b80      	cmp	r3, #128	@ 0x80
 8004b02:	f040 8083 	bne.w	8004c0c <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	799b      	ldrb	r3, [r3, #6]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d111      	bne.n	8004b32 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004b0e:	78fa      	ldrb	r2, [r7, #3]
 8004b10:	6879      	ldr	r1, [r7, #4]
 8004b12:	4613      	mov	r3, r2
 8004b14:	011b      	lsls	r3, r3, #4
 8004b16:	1a9b      	subs	r3, r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	440b      	add	r3, r1
 8004b1c:	334d      	adds	r3, #77	@ 0x4d
 8004b1e:	2207      	movs	r2, #7
 8004b20:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	78fa      	ldrb	r2, [r7, #3]
 8004b28:	4611      	mov	r1, r2
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f002 ffc9 	bl	8007ac2 <USB_HC_Halt>
 8004b30:	e062      	b.n	8004bf8 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004b32:	78fa      	ldrb	r2, [r7, #3]
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	4613      	mov	r3, r2
 8004b38:	011b      	lsls	r3, r3, #4
 8004b3a:	1a9b      	subs	r3, r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	3344      	adds	r3, #68	@ 0x44
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	1c59      	adds	r1, r3, #1
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	4613      	mov	r3, r2
 8004b4a:	011b      	lsls	r3, r3, #4
 8004b4c:	1a9b      	subs	r3, r3, r2
 8004b4e:	009b      	lsls	r3, r3, #2
 8004b50:	4403      	add	r3, r0
 8004b52:	3344      	adds	r3, #68	@ 0x44
 8004b54:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b56:	78fa      	ldrb	r2, [r7, #3]
 8004b58:	6879      	ldr	r1, [r7, #4]
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	011b      	lsls	r3, r3, #4
 8004b5e:	1a9b      	subs	r3, r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	440b      	add	r3, r1
 8004b64:	3344      	adds	r3, #68	@ 0x44
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b02      	cmp	r3, #2
 8004b6a:	d922      	bls.n	8004bb2 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004b6c:	78fa      	ldrb	r2, [r7, #3]
 8004b6e:	6879      	ldr	r1, [r7, #4]
 8004b70:	4613      	mov	r3, r2
 8004b72:	011b      	lsls	r3, r3, #4
 8004b74:	1a9b      	subs	r3, r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	440b      	add	r3, r1
 8004b7a:	3344      	adds	r3, #68	@ 0x44
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b80:	78fa      	ldrb	r2, [r7, #3]
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	4613      	mov	r3, r2
 8004b86:	011b      	lsls	r3, r3, #4
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	334c      	adds	r3, #76	@ 0x4c
 8004b90:	2204      	movs	r2, #4
 8004b92:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b94:	78fa      	ldrb	r2, [r7, #3]
 8004b96:	6879      	ldr	r1, [r7, #4]
 8004b98:	4613      	mov	r3, r2
 8004b9a:	011b      	lsls	r3, r3, #4
 8004b9c:	1a9b      	subs	r3, r3, r2
 8004b9e:	009b      	lsls	r3, r3, #2
 8004ba0:	440b      	add	r3, r1
 8004ba2:	334c      	adds	r3, #76	@ 0x4c
 8004ba4:	781a      	ldrb	r2, [r3, #0]
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	4619      	mov	r1, r3
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f005 fae8 	bl	800a180 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004bb0:	e022      	b.n	8004bf8 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004bb2:	78fa      	ldrb	r2, [r7, #3]
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	4613      	mov	r3, r2
 8004bb8:	011b      	lsls	r3, r3, #4
 8004bba:	1a9b      	subs	r3, r3, r2
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	440b      	add	r3, r1
 8004bc0:	334c      	adds	r3, #76	@ 0x4c
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	015a      	lsls	r2, r3, #5
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	4413      	add	r3, r2
 8004bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004bdc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004be4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004be6:	78fb      	ldrb	r3, [r7, #3]
 8004be8:	015a      	lsls	r2, r3, #5
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	4413      	add	r3, r2
 8004bee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004bf8:	78fb      	ldrb	r3, [r7, #3]
 8004bfa:	015a      	lsls	r2, r3, #5
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4413      	add	r3, r2
 8004c00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c04:	461a      	mov	r2, r3
 8004c06:	2380      	movs	r3, #128	@ 0x80
 8004c08:	6093      	str	r3, [r2, #8]
 8004c0a:	e217      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	78fa      	ldrb	r2, [r7, #3]
 8004c12:	4611      	mov	r1, r2
 8004c14:	4618      	mov	r0, r3
 8004c16:	f002 f9aa 	bl	8006f6e <USB_ReadChInterrupts>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c24:	d11b      	bne.n	8004c5e <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004c26:	78fa      	ldrb	r2, [r7, #3]
 8004c28:	6879      	ldr	r1, [r7, #4]
 8004c2a:	4613      	mov	r3, r2
 8004c2c:	011b      	lsls	r3, r3, #4
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	334d      	adds	r3, #77	@ 0x4d
 8004c36:	2209      	movs	r2, #9
 8004c38:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	78fa      	ldrb	r2, [r7, #3]
 8004c40:	4611      	mov	r1, r2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f002 ff3d 	bl	8007ac2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004c48:	78fb      	ldrb	r3, [r7, #3]
 8004c4a:	015a      	lsls	r2, r3, #5
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	4413      	add	r3, r2
 8004c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c54:	461a      	mov	r2, r3
 8004c56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c5a:	6093      	str	r3, [r2, #8]
 8004c5c:	e1ee      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	78fa      	ldrb	r2, [r7, #3]
 8004c64:	4611      	mov	r1, r2
 8004c66:	4618      	mov	r0, r3
 8004c68:	f002 f981 	bl	8006f6e <USB_ReadChInterrupts>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	f040 81df 	bne.w	8005036 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004c78:	78fb      	ldrb	r3, [r7, #3]
 8004c7a:	015a      	lsls	r2, r3, #5
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	4413      	add	r3, r2
 8004c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c84:	461a      	mov	r2, r3
 8004c86:	2302      	movs	r3, #2
 8004c88:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004c8a:	78fa      	ldrb	r2, [r7, #3]
 8004c8c:	6879      	ldr	r1, [r7, #4]
 8004c8e:	4613      	mov	r3, r2
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	1a9b      	subs	r3, r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	440b      	add	r3, r1
 8004c98:	334d      	adds	r3, #77	@ 0x4d
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	f040 8093 	bne.w	8004dc8 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ca2:	78fa      	ldrb	r2, [r7, #3]
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	011b      	lsls	r3, r3, #4
 8004caa:	1a9b      	subs	r3, r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	334d      	adds	r3, #77	@ 0x4d
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004cb6:	78fa      	ldrb	r2, [r7, #3]
 8004cb8:	6879      	ldr	r1, [r7, #4]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	440b      	add	r3, r1
 8004cc4:	334c      	adds	r3, #76	@ 0x4c
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004cca:	78fa      	ldrb	r2, [r7, #3]
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	4613      	mov	r3, r2
 8004cd0:	011b      	lsls	r3, r3, #4
 8004cd2:	1a9b      	subs	r3, r3, r2
 8004cd4:	009b      	lsls	r3, r3, #2
 8004cd6:	440b      	add	r3, r1
 8004cd8:	3326      	adds	r3, #38	@ 0x26
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d00b      	beq.n	8004cf8 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004ce0:	78fa      	ldrb	r2, [r7, #3]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	1a9b      	subs	r3, r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	3326      	adds	r3, #38	@ 0x26
 8004cf0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004cf2:	2b03      	cmp	r3, #3
 8004cf4:	f040 8190 	bne.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	799b      	ldrb	r3, [r3, #6]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d115      	bne.n	8004d2c <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004d00:	78fa      	ldrb	r2, [r7, #3]
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	4613      	mov	r3, r2
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	333d      	adds	r3, #61	@ 0x3d
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	78fa      	ldrb	r2, [r7, #3]
 8004d14:	f083 0301 	eor.w	r3, r3, #1
 8004d18:	b2d8      	uxtb	r0, r3
 8004d1a:	6879      	ldr	r1, [r7, #4]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	011b      	lsls	r3, r3, #4
 8004d20:	1a9b      	subs	r3, r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	440b      	add	r3, r1
 8004d26:	333d      	adds	r3, #61	@ 0x3d
 8004d28:	4602      	mov	r2, r0
 8004d2a:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	799b      	ldrb	r3, [r3, #6]
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	f040 8171 	bne.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
 8004d36:	78fa      	ldrb	r2, [r7, #3]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	011b      	lsls	r3, r3, #4
 8004d3e:	1a9b      	subs	r3, r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	440b      	add	r3, r1
 8004d44:	3334      	adds	r3, #52	@ 0x34
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 8165 	beq.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004d4e:	78fa      	ldrb	r2, [r7, #3]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	1a9b      	subs	r3, r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	3334      	adds	r3, #52	@ 0x34
 8004d5e:	6819      	ldr	r1, [r3, #0]
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4403      	add	r3, r0
 8004d6e:	3328      	adds	r3, #40	@ 0x28
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	440b      	add	r3, r1
 8004d74:	1e59      	subs	r1, r3, #1
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	1a9b      	subs	r3, r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4403      	add	r3, r0
 8004d84:	3328      	adds	r3, #40	@ 0x28
 8004d86:	881b      	ldrh	r3, [r3, #0]
 8004d88:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d8c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 813f 	beq.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004d9a:	78fa      	ldrb	r2, [r7, #3]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	333d      	adds	r3, #61	@ 0x3d
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	78fa      	ldrb	r2, [r7, #3]
 8004dae:	f083 0301 	eor.w	r3, r3, #1
 8004db2:	b2d8      	uxtb	r0, r3
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	011b      	lsls	r3, r3, #4
 8004dba:	1a9b      	subs	r3, r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	440b      	add	r3, r1
 8004dc0:	333d      	adds	r3, #61	@ 0x3d
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	701a      	strb	r2, [r3, #0]
 8004dc6:	e127      	b.n	8005018 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004dc8:	78fa      	ldrb	r2, [r7, #3]
 8004dca:	6879      	ldr	r1, [r7, #4]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	011b      	lsls	r3, r3, #4
 8004dd0:	1a9b      	subs	r3, r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	334d      	adds	r3, #77	@ 0x4d
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	2b03      	cmp	r3, #3
 8004ddc:	d120      	bne.n	8004e20 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004dde:	78fa      	ldrb	r2, [r7, #3]
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	4613      	mov	r3, r2
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	440b      	add	r3, r1
 8004dec:	334d      	adds	r3, #77	@ 0x4d
 8004dee:	2202      	movs	r2, #2
 8004df0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004df2:	78fa      	ldrb	r2, [r7, #3]
 8004df4:	6879      	ldr	r1, [r7, #4]
 8004df6:	4613      	mov	r3, r2
 8004df8:	011b      	lsls	r3, r3, #4
 8004dfa:	1a9b      	subs	r3, r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	440b      	add	r3, r1
 8004e00:	331b      	adds	r3, #27
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	f040 8107 	bne.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e0a:	78fa      	ldrb	r2, [r7, #3]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	011b      	lsls	r3, r3, #4
 8004e12:	1a9b      	subs	r3, r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	440b      	add	r3, r1
 8004e18:	334c      	adds	r3, #76	@ 0x4c
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	701a      	strb	r2, [r3, #0]
 8004e1e:	e0fb      	b.n	8005018 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004e20:	78fa      	ldrb	r2, [r7, #3]
 8004e22:	6879      	ldr	r1, [r7, #4]
 8004e24:	4613      	mov	r3, r2
 8004e26:	011b      	lsls	r3, r3, #4
 8004e28:	1a9b      	subs	r3, r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	440b      	add	r3, r1
 8004e2e:	334d      	adds	r3, #77	@ 0x4d
 8004e30:	781b      	ldrb	r3, [r3, #0]
 8004e32:	2b04      	cmp	r3, #4
 8004e34:	d13a      	bne.n	8004eac <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e36:	78fa      	ldrb	r2, [r7, #3]
 8004e38:	6879      	ldr	r1, [r7, #4]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	011b      	lsls	r3, r3, #4
 8004e3e:	1a9b      	subs	r3, r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	440b      	add	r3, r1
 8004e44:	334d      	adds	r3, #77	@ 0x4d
 8004e46:	2202      	movs	r2, #2
 8004e48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e4a:	78fa      	ldrb	r2, [r7, #3]
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	1a9b      	subs	r3, r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	440b      	add	r3, r1
 8004e58:	334c      	adds	r3, #76	@ 0x4c
 8004e5a:	2202      	movs	r2, #2
 8004e5c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004e5e:	78fa      	ldrb	r2, [r7, #3]
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	4613      	mov	r3, r2
 8004e64:	011b      	lsls	r3, r3, #4
 8004e66:	1a9b      	subs	r3, r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	440b      	add	r3, r1
 8004e6c:	331b      	adds	r3, #27
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	f040 80d1 	bne.w	8005018 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004e76:	78fa      	ldrb	r2, [r7, #3]
 8004e78:	6879      	ldr	r1, [r7, #4]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	011b      	lsls	r3, r3, #4
 8004e7e:	1a9b      	subs	r3, r3, r2
 8004e80:	009b      	lsls	r3, r3, #2
 8004e82:	440b      	add	r3, r1
 8004e84:	331b      	adds	r3, #27
 8004e86:	2200      	movs	r2, #0
 8004e88:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	015a      	lsls	r2, r3, #5
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	4413      	add	r3, r2
 8004e92:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	0151      	lsls	r1, r2, #5
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	440a      	add	r2, r1
 8004ea0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ea4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ea8:	6053      	str	r3, [r2, #4]
 8004eaa:	e0b5      	b.n	8005018 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004eac:	78fa      	ldrb	r2, [r7, #3]
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	011b      	lsls	r3, r3, #4
 8004eb4:	1a9b      	subs	r3, r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	440b      	add	r3, r1
 8004eba:	334d      	adds	r3, #77	@ 0x4d
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d114      	bne.n	8004eec <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ec2:	78fa      	ldrb	r2, [r7, #3]
 8004ec4:	6879      	ldr	r1, [r7, #4]
 8004ec6:	4613      	mov	r3, r2
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	440b      	add	r3, r1
 8004ed0:	334d      	adds	r3, #77	@ 0x4d
 8004ed2:	2202      	movs	r2, #2
 8004ed4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004ed6:	78fa      	ldrb	r2, [r7, #3]
 8004ed8:	6879      	ldr	r1, [r7, #4]
 8004eda:	4613      	mov	r3, r2
 8004edc:	011b      	lsls	r3, r3, #4
 8004ede:	1a9b      	subs	r3, r3, r2
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	440b      	add	r3, r1
 8004ee4:	334c      	adds	r3, #76	@ 0x4c
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	701a      	strb	r2, [r3, #0]
 8004eea:	e095      	b.n	8005018 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004eec:	78fa      	ldrb	r2, [r7, #3]
 8004eee:	6879      	ldr	r1, [r7, #4]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	011b      	lsls	r3, r3, #4
 8004ef4:	1a9b      	subs	r3, r3, r2
 8004ef6:	009b      	lsls	r3, r3, #2
 8004ef8:	440b      	add	r3, r1
 8004efa:	334d      	adds	r3, #77	@ 0x4d
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	2b06      	cmp	r3, #6
 8004f00:	d114      	bne.n	8004f2c <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	6879      	ldr	r1, [r7, #4]
 8004f06:	4613      	mov	r3, r2
 8004f08:	011b      	lsls	r3, r3, #4
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	440b      	add	r3, r1
 8004f10:	334d      	adds	r3, #77	@ 0x4d
 8004f12:	2202      	movs	r2, #2
 8004f14:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004f16:	78fa      	ldrb	r2, [r7, #3]
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	1a9b      	subs	r3, r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	440b      	add	r3, r1
 8004f24:	334c      	adds	r3, #76	@ 0x4c
 8004f26:	2205      	movs	r2, #5
 8004f28:	701a      	strb	r2, [r3, #0]
 8004f2a:	e075      	b.n	8005018 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004f2c:	78fa      	ldrb	r2, [r7, #3]
 8004f2e:	6879      	ldr	r1, [r7, #4]
 8004f30:	4613      	mov	r3, r2
 8004f32:	011b      	lsls	r3, r3, #4
 8004f34:	1a9b      	subs	r3, r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	440b      	add	r3, r1
 8004f3a:	334d      	adds	r3, #77	@ 0x4d
 8004f3c:	781b      	ldrb	r3, [r3, #0]
 8004f3e:	2b07      	cmp	r3, #7
 8004f40:	d00a      	beq.n	8004f58 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004f42:	78fa      	ldrb	r2, [r7, #3]
 8004f44:	6879      	ldr	r1, [r7, #4]
 8004f46:	4613      	mov	r3, r2
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	334d      	adds	r3, #77	@ 0x4d
 8004f52:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004f54:	2b09      	cmp	r3, #9
 8004f56:	d170      	bne.n	800503a <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004f58:	78fa      	ldrb	r2, [r7, #3]
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	011b      	lsls	r3, r3, #4
 8004f60:	1a9b      	subs	r3, r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	334d      	adds	r3, #77	@ 0x4d
 8004f68:	2202      	movs	r2, #2
 8004f6a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004f6c:	78fa      	ldrb	r2, [r7, #3]
 8004f6e:	6879      	ldr	r1, [r7, #4]
 8004f70:	4613      	mov	r3, r2
 8004f72:	011b      	lsls	r3, r3, #4
 8004f74:	1a9b      	subs	r3, r3, r2
 8004f76:	009b      	lsls	r3, r3, #2
 8004f78:	440b      	add	r3, r1
 8004f7a:	3344      	adds	r3, #68	@ 0x44
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	1c59      	adds	r1, r3, #1
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	4613      	mov	r3, r2
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	1a9b      	subs	r3, r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4403      	add	r3, r0
 8004f8c:	3344      	adds	r3, #68	@ 0x44
 8004f8e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f90:	78fa      	ldrb	r2, [r7, #3]
 8004f92:	6879      	ldr	r1, [r7, #4]
 8004f94:	4613      	mov	r3, r2
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	1a9b      	subs	r3, r3, r2
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	440b      	add	r3, r1
 8004f9e:	3344      	adds	r3, #68	@ 0x44
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	2b02      	cmp	r3, #2
 8004fa4:	d914      	bls.n	8004fd0 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004fa6:	78fa      	ldrb	r2, [r7, #3]
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	4613      	mov	r3, r2
 8004fac:	011b      	lsls	r3, r3, #4
 8004fae:	1a9b      	subs	r3, r3, r2
 8004fb0:	009b      	lsls	r3, r3, #2
 8004fb2:	440b      	add	r3, r1
 8004fb4:	3344      	adds	r3, #68	@ 0x44
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004fba:	78fa      	ldrb	r2, [r7, #3]
 8004fbc:	6879      	ldr	r1, [r7, #4]
 8004fbe:	4613      	mov	r3, r2
 8004fc0:	011b      	lsls	r3, r3, #4
 8004fc2:	1a9b      	subs	r3, r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	440b      	add	r3, r1
 8004fc8:	334c      	adds	r3, #76	@ 0x4c
 8004fca:	2204      	movs	r2, #4
 8004fcc:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004fce:	e022      	b.n	8005016 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004fd0:	78fa      	ldrb	r2, [r7, #3]
 8004fd2:	6879      	ldr	r1, [r7, #4]
 8004fd4:	4613      	mov	r3, r2
 8004fd6:	011b      	lsls	r3, r3, #4
 8004fd8:	1a9b      	subs	r3, r3, r2
 8004fda:	009b      	lsls	r3, r3, #2
 8004fdc:	440b      	add	r3, r1
 8004fde:	334c      	adds	r3, #76	@ 0x4c
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004fe4:	78fb      	ldrb	r3, [r7, #3]
 8004fe6:	015a      	lsls	r2, r3, #5
 8004fe8:	693b      	ldr	r3, [r7, #16]
 8004fea:	4413      	add	r3, r2
 8004fec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004ffa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005002:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8005004:	78fb      	ldrb	r3, [r7, #3]
 8005006:	015a      	lsls	r2, r3, #5
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	4413      	add	r3, r2
 800500c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005010:	461a      	mov	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005016:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8005018:	78fa      	ldrb	r2, [r7, #3]
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	4613      	mov	r3, r2
 800501e:	011b      	lsls	r3, r3, #4
 8005020:	1a9b      	subs	r3, r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	440b      	add	r3, r1
 8005026:	334c      	adds	r3, #76	@ 0x4c
 8005028:	781a      	ldrb	r2, [r3, #0]
 800502a:	78fb      	ldrb	r3, [r7, #3]
 800502c:	4619      	mov	r1, r3
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f005 f8a6 	bl	800a180 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005034:	e002      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8005036:	bf00      	nop
 8005038:	e000      	b.n	800503c <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800503a:	bf00      	nop
  }
}
 800503c:	3718      	adds	r7, #24
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b08a      	sub	sp, #40	@ 0x28
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005052:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	f003 030f 	and.w	r3, r3, #15
 8005062:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	0c5b      	lsrs	r3, r3, #17
 8005068:	f003 030f 	and.w	r3, r3, #15
 800506c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	091b      	lsrs	r3, r3, #4
 8005072:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005076:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d004      	beq.n	8005088 <HCD_RXQLVL_IRQHandler+0x46>
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	2b05      	cmp	r3, #5
 8005082:	f000 80b6 	beq.w	80051f2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005086:	e0b7      	b.n	80051f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	2b00      	cmp	r3, #0
 800508c:	f000 80b3 	beq.w	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005090:	6879      	ldr	r1, [r7, #4]
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	4613      	mov	r3, r2
 8005096:	011b      	lsls	r3, r3, #4
 8005098:	1a9b      	subs	r3, r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	440b      	add	r3, r1
 800509e:	332c      	adds	r3, #44	@ 0x2c
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 80a7 	beq.w	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	69ba      	ldr	r2, [r7, #24]
 80050ac:	4613      	mov	r3, r2
 80050ae:	011b      	lsls	r3, r3, #4
 80050b0:	1a9b      	subs	r3, r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	440b      	add	r3, r1
 80050b6:	3338      	adds	r3, #56	@ 0x38
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	693b      	ldr	r3, [r7, #16]
 80050bc:	18d1      	adds	r1, r2, r3
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	4613      	mov	r3, r2
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	1a9b      	subs	r3, r3, r2
 80050c8:	009b      	lsls	r3, r3, #2
 80050ca:	4403      	add	r3, r0
 80050cc:	3334      	adds	r3, #52	@ 0x34
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4299      	cmp	r1, r3
 80050d2:	f200 8083 	bhi.w	80051dc <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	6879      	ldr	r1, [r7, #4]
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4613      	mov	r3, r2
 80050e0:	011b      	lsls	r3, r3, #4
 80050e2:	1a9b      	subs	r3, r3, r2
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	440b      	add	r3, r1
 80050e8:	332c      	adds	r3, #44	@ 0x2c
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	b292      	uxth	r2, r2
 80050f0:	4619      	mov	r1, r3
 80050f2:	f001 fed1 	bl	8006e98 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80050f6:	6879      	ldr	r1, [r7, #4]
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	4613      	mov	r3, r2
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	1a9b      	subs	r3, r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	440b      	add	r3, r1
 8005104:	332c      	adds	r3, #44	@ 0x2c
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	18d1      	adds	r1, r2, r3
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	4613      	mov	r3, r2
 8005112:	011b      	lsls	r3, r3, #4
 8005114:	1a9b      	subs	r3, r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4403      	add	r3, r0
 800511a:	332c      	adds	r3, #44	@ 0x2c
 800511c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800511e:	6879      	ldr	r1, [r7, #4]
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	4613      	mov	r3, r2
 8005124:	011b      	lsls	r3, r3, #4
 8005126:	1a9b      	subs	r3, r3, r2
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	440b      	add	r3, r1
 800512c:	3338      	adds	r3, #56	@ 0x38
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	18d1      	adds	r1, r2, r3
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	69ba      	ldr	r2, [r7, #24]
 8005138:	4613      	mov	r3, r2
 800513a:	011b      	lsls	r3, r3, #4
 800513c:	1a9b      	subs	r3, r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4403      	add	r3, r0
 8005142:	3338      	adds	r3, #56	@ 0x38
 8005144:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	4413      	add	r3, r2
 800514e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	0cdb      	lsrs	r3, r3, #19
 8005156:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800515a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800515c:	6879      	ldr	r1, [r7, #4]
 800515e:	69ba      	ldr	r2, [r7, #24]
 8005160:	4613      	mov	r3, r2
 8005162:	011b      	lsls	r3, r3, #4
 8005164:	1a9b      	subs	r3, r3, r2
 8005166:	009b      	lsls	r3, r3, #2
 8005168:	440b      	add	r3, r1
 800516a:	3328      	adds	r3, #40	@ 0x28
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	4293      	cmp	r3, r2
 8005174:	d13f      	bne.n	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d03c      	beq.n	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	6a3b      	ldr	r3, [r7, #32]
 8005182:	4413      	add	r3, r2
 8005184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005192:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800519a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	015a      	lsls	r2, r3, #5
 80051a0:	6a3b      	ldr	r3, [r7, #32]
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051a8:	461a      	mov	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80051ae:	6879      	ldr	r1, [r7, #4]
 80051b0:	69ba      	ldr	r2, [r7, #24]
 80051b2:	4613      	mov	r3, r2
 80051b4:	011b      	lsls	r3, r3, #4
 80051b6:	1a9b      	subs	r3, r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	440b      	add	r3, r1
 80051bc:	333c      	adds	r3, #60	@ 0x3c
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	f083 0301 	eor.w	r3, r3, #1
 80051c4:	b2d8      	uxtb	r0, r3
 80051c6:	6879      	ldr	r1, [r7, #4]
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	4613      	mov	r3, r2
 80051cc:	011b      	lsls	r3, r3, #4
 80051ce:	1a9b      	subs	r3, r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	440b      	add	r3, r1
 80051d4:	333c      	adds	r3, #60	@ 0x3c
 80051d6:	4602      	mov	r2, r0
 80051d8:	701a      	strb	r2, [r3, #0]
      break;
 80051da:	e00c      	b.n	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80051dc:	6879      	ldr	r1, [r7, #4]
 80051de:	69ba      	ldr	r2, [r7, #24]
 80051e0:	4613      	mov	r3, r2
 80051e2:	011b      	lsls	r3, r3, #4
 80051e4:	1a9b      	subs	r3, r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	334c      	adds	r3, #76	@ 0x4c
 80051ec:	2204      	movs	r2, #4
 80051ee:	701a      	strb	r2, [r3, #0]
      break;
 80051f0:	e001      	b.n	80051f6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80051f2:	bf00      	nop
 80051f4:	e000      	b.n	80051f8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80051f6:	bf00      	nop
  }
}
 80051f8:	bf00      	nop
 80051fa:	3728      	adds	r7, #40	@ 0x28
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}

08005200 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b086      	sub	sp, #24
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800522c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b02      	cmp	r3, #2
 8005236:	d10b      	bne.n	8005250 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f003 0301 	and.w	r3, r3, #1
 800523e:	2b01      	cmp	r3, #1
 8005240:	d102      	bne.n	8005248 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f004 ff80 	bl	800a148 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	f043 0302 	orr.w	r3, r3, #2
 800524e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	2b08      	cmp	r3, #8
 8005258:	d132      	bne.n	80052c0 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f043 0308 	orr.w	r3, r3, #8
 8005260:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b04      	cmp	r3, #4
 800526a:	d126      	bne.n	80052ba <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	7a5b      	ldrb	r3, [r3, #9]
 8005270:	2b02      	cmp	r3, #2
 8005272:	d113      	bne.n	800529c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800527a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800527e:	d106      	bne.n	800528e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2102      	movs	r1, #2
 8005286:	4618      	mov	r0, r3
 8005288:	f001 ff9c 	bl	80071c4 <USB_InitFSLSPClkSel>
 800528c:	e011      	b.n	80052b2 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2101      	movs	r1, #1
 8005294:	4618      	mov	r0, r3
 8005296:	f001 ff95 	bl	80071c4 <USB_InitFSLSPClkSel>
 800529a:	e00a      	b.n	80052b2 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	79db      	ldrb	r3, [r3, #7]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d106      	bne.n	80052b2 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80052aa:	461a      	mov	r2, r3
 80052ac:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80052b0:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f004 ff72 	bl	800a19c <HAL_HCD_PortEnabled_Callback>
 80052b8:	e002      	b.n	80052c0 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f004 ff7c 	bl	800a1b8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f003 0320 	and.w	r3, r3, #32
 80052c6:	2b20      	cmp	r3, #32
 80052c8:	d103      	bne.n	80052d2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	f043 0320 	orr.w	r3, r3, #32
 80052d0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80052d8:	461a      	mov	r2, r3
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	6013      	str	r3, [r2, #0]
}
 80052de:	bf00      	nop
 80052e0:	3718      	adds	r7, #24
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e267      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d075      	beq.n	80053f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005306:	4b88      	ldr	r3, [pc, #544]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 030c 	and.w	r3, r3, #12
 800530e:	2b04      	cmp	r3, #4
 8005310:	d00c      	beq.n	800532c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005312:	4b85      	ldr	r3, [pc, #532]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800531a:	2b08      	cmp	r3, #8
 800531c:	d112      	bne.n	8005344 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800531e:	4b82      	ldr	r3, [pc, #520]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005326:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800532a:	d10b      	bne.n	8005344 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800532c:	4b7e      	ldr	r3, [pc, #504]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d05b      	beq.n	80053f0 <HAL_RCC_OscConfig+0x108>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d157      	bne.n	80053f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e242      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800534c:	d106      	bne.n	800535c <HAL_RCC_OscConfig+0x74>
 800534e:	4b76      	ldr	r3, [pc, #472]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a75      	ldr	r2, [pc, #468]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005354:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	e01d      	b.n	8005398 <HAL_RCC_OscConfig+0xb0>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005364:	d10c      	bne.n	8005380 <HAL_RCC_OscConfig+0x98>
 8005366:	4b70      	ldr	r3, [pc, #448]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a6f      	ldr	r2, [pc, #444]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800536c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	4b6d      	ldr	r3, [pc, #436]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a6c      	ldr	r2, [pc, #432]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005378:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	e00b      	b.n	8005398 <HAL_RCC_OscConfig+0xb0>
 8005380:	4b69      	ldr	r3, [pc, #420]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a68      	ldr	r2, [pc, #416]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	4b66      	ldr	r3, [pc, #408]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a65      	ldr	r2, [pc, #404]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005392:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d013      	beq.n	80053c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a0:	f7fc ffb6 	bl	8002310 <HAL_GetTick>
 80053a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053a8:	f7fc ffb2 	bl	8002310 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b64      	cmp	r3, #100	@ 0x64
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e207      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ba:	4b5b      	ldr	r3, [pc, #364]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0f0      	beq.n	80053a8 <HAL_RCC_OscConfig+0xc0>
 80053c6:	e014      	b.n	80053f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c8:	f7fc ffa2 	bl	8002310 <HAL_GetTick>
 80053cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053d0:	f7fc ff9e 	bl	8002310 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b64      	cmp	r3, #100	@ 0x64
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e1f3      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053e2:	4b51      	ldr	r3, [pc, #324]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1f0      	bne.n	80053d0 <HAL_RCC_OscConfig+0xe8>
 80053ee:	e000      	b.n	80053f2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d063      	beq.n	80054c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80053fe:	4b4a      	ldr	r3, [pc, #296]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 030c 	and.w	r3, r3, #12
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00b      	beq.n	8005422 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800540a:	4b47      	ldr	r3, [pc, #284]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005412:	2b08      	cmp	r3, #8
 8005414:	d11c      	bne.n	8005450 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005416:	4b44      	ldr	r3, [pc, #272]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d116      	bne.n	8005450 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005422:	4b41      	ldr	r3, [pc, #260]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <HAL_RCC_OscConfig+0x152>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d001      	beq.n	800543a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e1c7      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800543a:	4b3b      	ldr	r3, [pc, #236]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	4937      	ldr	r1, [pc, #220]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800544a:	4313      	orrs	r3, r2
 800544c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800544e:	e03a      	b.n	80054c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d020      	beq.n	800549a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005458:	4b34      	ldr	r3, [pc, #208]	@ (800552c <HAL_RCC_OscConfig+0x244>)
 800545a:	2201      	movs	r2, #1
 800545c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545e:	f7fc ff57 	bl	8002310 <HAL_GetTick>
 8005462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005466:	f7fc ff53 	bl	8002310 <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e1a8      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005478:	4b2b      	ldr	r3, [pc, #172]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f0      	beq.n	8005466 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005484:	4b28      	ldr	r3, [pc, #160]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4925      	ldr	r1, [pc, #148]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 8005494:	4313      	orrs	r3, r2
 8005496:	600b      	str	r3, [r1, #0]
 8005498:	e015      	b.n	80054c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800549a:	4b24      	ldr	r3, [pc, #144]	@ (800552c <HAL_RCC_OscConfig+0x244>)
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a0:	f7fc ff36 	bl	8002310 <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054a8:	f7fc ff32 	bl	8002310 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e187      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ba:	4b1b      	ldr	r3, [pc, #108]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1f0      	bne.n	80054a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d036      	beq.n	8005540 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d016      	beq.n	8005508 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054da:	4b15      	ldr	r3, [pc, #84]	@ (8005530 <HAL_RCC_OscConfig+0x248>)
 80054dc:	2201      	movs	r2, #1
 80054de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e0:	f7fc ff16 	bl	8002310 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e8:	f7fc ff12 	bl	8002310 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e167      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054fa:	4b0b      	ldr	r3, [pc, #44]	@ (8005528 <HAL_RCC_OscConfig+0x240>)
 80054fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0f0      	beq.n	80054e8 <HAL_RCC_OscConfig+0x200>
 8005506:	e01b      	b.n	8005540 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005508:	4b09      	ldr	r3, [pc, #36]	@ (8005530 <HAL_RCC_OscConfig+0x248>)
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800550e:	f7fc feff 	bl	8002310 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005514:	e00e      	b.n	8005534 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005516:	f7fc fefb 	bl	8002310 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d907      	bls.n	8005534 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e150      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
 8005528:	40023800 	.word	0x40023800
 800552c:	42470000 	.word	0x42470000
 8005530:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005534:	4b88      	ldr	r3, [pc, #544]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005538:	f003 0302 	and.w	r3, r3, #2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1ea      	bne.n	8005516 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 8097 	beq.w	800567c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800554e:	2300      	movs	r3, #0
 8005550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005552:	4b81      	ldr	r3, [pc, #516]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10f      	bne.n	800557e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	4b7d      	ldr	r3, [pc, #500]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005566:	4a7c      	ldr	r2, [pc, #496]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800556c:	6413      	str	r3, [r2, #64]	@ 0x40
 800556e:	4b7a      	ldr	r3, [pc, #488]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005576:	60bb      	str	r3, [r7, #8]
 8005578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800557a:	2301      	movs	r3, #1
 800557c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557e:	4b77      	ldr	r3, [pc, #476]	@ (800575c <HAL_RCC_OscConfig+0x474>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d118      	bne.n	80055bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800558a:	4b74      	ldr	r3, [pc, #464]	@ (800575c <HAL_RCC_OscConfig+0x474>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a73      	ldr	r2, [pc, #460]	@ (800575c <HAL_RCC_OscConfig+0x474>)
 8005590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005596:	f7fc febb 	bl	8002310 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559c:	e008      	b.n	80055b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559e:	f7fc feb7 	bl	8002310 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e10c      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b0:	4b6a      	ldr	r3, [pc, #424]	@ (800575c <HAL_RCC_OscConfig+0x474>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f0      	beq.n	800559e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d106      	bne.n	80055d2 <HAL_RCC_OscConfig+0x2ea>
 80055c4:	4b64      	ldr	r3, [pc, #400]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055c8:	4a63      	ldr	r2, [pc, #396]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055ca:	f043 0301 	orr.w	r3, r3, #1
 80055ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80055d0:	e01c      	b.n	800560c <HAL_RCC_OscConfig+0x324>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	2b05      	cmp	r3, #5
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCC_OscConfig+0x30c>
 80055da:	4b5f      	ldr	r3, [pc, #380]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055de:	4a5e      	ldr	r2, [pc, #376]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055e0:	f043 0304 	orr.w	r3, r3, #4
 80055e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e6:	4b5c      	ldr	r3, [pc, #368]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ea:	4a5b      	ldr	r2, [pc, #364]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055ec:	f043 0301 	orr.w	r3, r3, #1
 80055f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80055f2:	e00b      	b.n	800560c <HAL_RCC_OscConfig+0x324>
 80055f4:	4b58      	ldr	r3, [pc, #352]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f8:	4a57      	ldr	r2, [pc, #348]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8005600:	4b55      	ldr	r3, [pc, #340]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005604:	4a54      	ldr	r2, [pc, #336]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005606:	f023 0304 	bic.w	r3, r3, #4
 800560a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d015      	beq.n	8005640 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005614:	f7fc fe7c 	bl	8002310 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561a:	e00a      	b.n	8005632 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561c:	f7fc fe78 	bl	8002310 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800562a:	4293      	cmp	r3, r2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e0cb      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005632:	4b49      	ldr	r3, [pc, #292]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005634:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0ee      	beq.n	800561c <HAL_RCC_OscConfig+0x334>
 800563e:	e014      	b.n	800566a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005640:	f7fc fe66 	bl	8002310 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005646:	e00a      	b.n	800565e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005648:	f7fc fe62 	bl	8002310 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005656:	4293      	cmp	r3, r2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e0b5      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565e:	4b3e      	ldr	r3, [pc, #248]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1ee      	bne.n	8005648 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800566a:	7dfb      	ldrb	r3, [r7, #23]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d105      	bne.n	800567c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005670:	4b39      	ldr	r3, [pc, #228]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005674:	4a38      	ldr	r2, [pc, #224]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005676:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800567a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 80a1 	beq.w	80057c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005686:	4b34      	ldr	r3, [pc, #208]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	2b08      	cmp	r3, #8
 8005690:	d05c      	beq.n	800574c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	2b02      	cmp	r3, #2
 8005698:	d141      	bne.n	800571e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569a:	4b31      	ldr	r3, [pc, #196]	@ (8005760 <HAL_RCC_OscConfig+0x478>)
 800569c:	2200      	movs	r2, #0
 800569e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7fc fe36 	bl	8002310 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a8:	f7fc fe32 	bl	8002310 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e087      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ba:	4b27      	ldr	r3, [pc, #156]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1f0      	bne.n	80056a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69da      	ldr	r2, [r3, #28]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	431a      	orrs	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056d4:	019b      	lsls	r3, r3, #6
 80056d6:	431a      	orrs	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056dc:	085b      	lsrs	r3, r3, #1
 80056de:	3b01      	subs	r3, #1
 80056e0:	041b      	lsls	r3, r3, #16
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e8:	061b      	lsls	r3, r3, #24
 80056ea:	491b      	ldr	r1, [pc, #108]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056f0:	4b1b      	ldr	r3, [pc, #108]	@ (8005760 <HAL_RCC_OscConfig+0x478>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f6:	f7fc fe0b 	bl	8002310 <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056fe:	f7fc fe07 	bl	8002310 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e05c      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005710:	4b11      	ldr	r3, [pc, #68]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f0      	beq.n	80056fe <HAL_RCC_OscConfig+0x416>
 800571c:	e054      	b.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800571e:	4b10      	ldr	r3, [pc, #64]	@ (8005760 <HAL_RCC_OscConfig+0x478>)
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005724:	f7fc fdf4 	bl	8002310 <HAL_GetTick>
 8005728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800572a:	e008      	b.n	800573e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800572c:	f7fc fdf0 	bl	8002310 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e045      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573e:	4b06      	ldr	r3, [pc, #24]	@ (8005758 <HAL_RCC_OscConfig+0x470>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1f0      	bne.n	800572c <HAL_RCC_OscConfig+0x444>
 800574a:	e03d      	b.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d107      	bne.n	8005764 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e038      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
 8005758:	40023800 	.word	0x40023800
 800575c:	40007000 	.word	0x40007000
 8005760:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005764:	4b1b      	ldr	r3, [pc, #108]	@ (80057d4 <HAL_RCC_OscConfig+0x4ec>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d028      	beq.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800577c:	429a      	cmp	r2, r3
 800577e:	d121      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578a:	429a      	cmp	r2, r3
 800578c:	d11a      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005794:	4013      	ands	r3, r2
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800579a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800579c:	4293      	cmp	r3, r2
 800579e:	d111      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057aa:	085b      	lsrs	r3, r3, #1
 80057ac:	3b01      	subs	r3, #1
 80057ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d107      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d001      	beq.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e000      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40023800 	.word	0x40023800

080057d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e0cc      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057ec:	4b68      	ldr	r3, [pc, #416]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0307 	and.w	r3, r3, #7
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d90c      	bls.n	8005814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057fa:	4b65      	ldr	r3, [pc, #404]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005802:	4b63      	ldr	r3, [pc, #396]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d001      	beq.n	8005814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e0b8      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d020      	beq.n	8005862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800582c:	4b59      	ldr	r3, [pc, #356]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	4a58      	ldr	r2, [pc, #352]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005832:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005836:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0308 	and.w	r3, r3, #8
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005844:	4b53      	ldr	r3, [pc, #332]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	4a52      	ldr	r2, [pc, #328]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800584a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800584e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005850:	4b50      	ldr	r3, [pc, #320]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	494d      	ldr	r1, [pc, #308]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800585e:	4313      	orrs	r3, r2
 8005860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d044      	beq.n	80058f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d107      	bne.n	8005886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005876:	4b47      	ldr	r3, [pc, #284]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d119      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e07f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d003      	beq.n	8005896 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005892:	2b03      	cmp	r3, #3
 8005894:	d107      	bne.n	80058a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005896:	4b3f      	ldr	r3, [pc, #252]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e06f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058a6:	4b3b      	ldr	r3, [pc, #236]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e067      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058b6:	4b37      	ldr	r3, [pc, #220]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f023 0203 	bic.w	r2, r3, #3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	4934      	ldr	r1, [pc, #208]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058c8:	f7fc fd22 	bl	8002310 <HAL_GetTick>
 80058cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ce:	e00a      	b.n	80058e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058d0:	f7fc fd1e 	bl	8002310 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058de:	4293      	cmp	r3, r2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e04f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e6:	4b2b      	ldr	r3, [pc, #172]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 020c 	and.w	r2, r3, #12
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d1eb      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058f8:	4b25      	ldr	r3, [pc, #148]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d20c      	bcs.n	8005920 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b22      	ldr	r3, [pc, #136]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800590e:	4b20      	ldr	r3, [pc, #128]	@ (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d001      	beq.n	8005920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e032      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d008      	beq.n	800593e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800592c:	4b19      	ldr	r3, [pc, #100]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4916      	ldr	r1, [pc, #88]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	4313      	orrs	r3, r2
 800593c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d009      	beq.n	800595e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800594a:	4b12      	ldr	r3, [pc, #72]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	490e      	ldr	r1, [pc, #56]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800595a:	4313      	orrs	r3, r2
 800595c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800595e:	f000 f821 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8005962:	4602      	mov	r2, r0
 8005964:	4b0b      	ldr	r3, [pc, #44]	@ (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	091b      	lsrs	r3, r3, #4
 800596a:	f003 030f 	and.w	r3, r3, #15
 800596e:	490a      	ldr	r1, [pc, #40]	@ (8005998 <HAL_RCC_ClockConfig+0x1c0>)
 8005970:	5ccb      	ldrb	r3, [r1, r3]
 8005972:	fa22 f303 	lsr.w	r3, r2, r3
 8005976:	4a09      	ldr	r2, [pc, #36]	@ (800599c <HAL_RCC_ClockConfig+0x1c4>)
 8005978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800597a:	4b09      	ldr	r3, [pc, #36]	@ (80059a0 <HAL_RCC_ClockConfig+0x1c8>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f7fc fc82 	bl	8002288 <HAL_InitTick>

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	40023c00 	.word	0x40023c00
 8005994:	40023800 	.word	0x40023800
 8005998:	0800e718 	.word	0x0800e718
 800599c:	20000004 	.word	0x20000004
 80059a0:	20000008 	.word	0x20000008

080059a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059a8:	b094      	sub	sp, #80	@ 0x50
 80059aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80059b0:	2300      	movs	r3, #0
 80059b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80059b8:	2300      	movs	r3, #0
 80059ba:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059bc:	4b79      	ldr	r3, [pc, #484]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 030c 	and.w	r3, r3, #12
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d00d      	beq.n	80059e4 <HAL_RCC_GetSysClockFreq+0x40>
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	f200 80e1 	bhi.w	8005b90 <HAL_RCC_GetSysClockFreq+0x1ec>
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_RCC_GetSysClockFreq+0x34>
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	d003      	beq.n	80059de <HAL_RCC_GetSysClockFreq+0x3a>
 80059d6:	e0db      	b.n	8005b90 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059d8:	4b73      	ldr	r3, [pc, #460]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x204>)
 80059da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059dc:	e0db      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059de:	4b73      	ldr	r3, [pc, #460]	@ (8005bac <HAL_RCC_GetSysClockFreq+0x208>)
 80059e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059e2:	e0d8      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059e4:	4b6f      	ldr	r3, [pc, #444]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80059ec:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059ee:	4b6d      	ldr	r3, [pc, #436]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d063      	beq.n	8005ac2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059fa:	4b6a      	ldr	r3, [pc, #424]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	099b      	lsrs	r3, r3, #6
 8005a00:	2200      	movs	r2, #0
 8005a02:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a04:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005a06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a0e:	2300      	movs	r3, #0
 8005a10:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a12:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005a16:	4622      	mov	r2, r4
 8005a18:	462b      	mov	r3, r5
 8005a1a:	f04f 0000 	mov.w	r0, #0
 8005a1e:	f04f 0100 	mov.w	r1, #0
 8005a22:	0159      	lsls	r1, r3, #5
 8005a24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a28:	0150      	lsls	r0, r2, #5
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	460b      	mov	r3, r1
 8005a2e:	4621      	mov	r1, r4
 8005a30:	1a51      	subs	r1, r2, r1
 8005a32:	6139      	str	r1, [r7, #16]
 8005a34:	4629      	mov	r1, r5
 8005a36:	eb63 0301 	sbc.w	r3, r3, r1
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	f04f 0300 	mov.w	r3, #0
 8005a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005a48:	4659      	mov	r1, fp
 8005a4a:	018b      	lsls	r3, r1, #6
 8005a4c:	4651      	mov	r1, sl
 8005a4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a52:	4651      	mov	r1, sl
 8005a54:	018a      	lsls	r2, r1, #6
 8005a56:	4651      	mov	r1, sl
 8005a58:	ebb2 0801 	subs.w	r8, r2, r1
 8005a5c:	4659      	mov	r1, fp
 8005a5e:	eb63 0901 	sbc.w	r9, r3, r1
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	f04f 0300 	mov.w	r3, #0
 8005a6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a76:	4690      	mov	r8, r2
 8005a78:	4699      	mov	r9, r3
 8005a7a:	4623      	mov	r3, r4
 8005a7c:	eb18 0303 	adds.w	r3, r8, r3
 8005a80:	60bb      	str	r3, [r7, #8]
 8005a82:	462b      	mov	r3, r5
 8005a84:	eb49 0303 	adc.w	r3, r9, r3
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	f04f 0200 	mov.w	r2, #0
 8005a8e:	f04f 0300 	mov.w	r3, #0
 8005a92:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a96:	4629      	mov	r1, r5
 8005a98:	024b      	lsls	r3, r1, #9
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	024a      	lsls	r2, r1, #9
 8005aa4:	4610      	mov	r0, r2
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005aaa:	2200      	movs	r2, #0
 8005aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005aae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005ab4:	f7fb f8c8 	bl	8000c48 <__aeabi_uldivmod>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4613      	mov	r3, r2
 8005abe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ac0:	e058      	b.n	8005b74 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ac2:	4b38      	ldr	r3, [pc, #224]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	099b      	lsrs	r3, r3, #6
 8005ac8:	2200      	movs	r2, #0
 8005aca:	4618      	mov	r0, r3
 8005acc:	4611      	mov	r1, r2
 8005ace:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005ad2:	623b      	str	r3, [r7, #32]
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ad8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005adc:	4642      	mov	r2, r8
 8005ade:	464b      	mov	r3, r9
 8005ae0:	f04f 0000 	mov.w	r0, #0
 8005ae4:	f04f 0100 	mov.w	r1, #0
 8005ae8:	0159      	lsls	r1, r3, #5
 8005aea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005aee:	0150      	lsls	r0, r2, #5
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4641      	mov	r1, r8
 8005af6:	ebb2 0a01 	subs.w	sl, r2, r1
 8005afa:	4649      	mov	r1, r9
 8005afc:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b00:	f04f 0200 	mov.w	r2, #0
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b0c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b10:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b14:	ebb2 040a 	subs.w	r4, r2, sl
 8005b18:	eb63 050b 	sbc.w	r5, r3, fp
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	f04f 0300 	mov.w	r3, #0
 8005b24:	00eb      	lsls	r3, r5, #3
 8005b26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b2a:	00e2      	lsls	r2, r4, #3
 8005b2c:	4614      	mov	r4, r2
 8005b2e:	461d      	mov	r5, r3
 8005b30:	4643      	mov	r3, r8
 8005b32:	18e3      	adds	r3, r4, r3
 8005b34:	603b      	str	r3, [r7, #0]
 8005b36:	464b      	mov	r3, r9
 8005b38:	eb45 0303 	adc.w	r3, r5, r3
 8005b3c:	607b      	str	r3, [r7, #4]
 8005b3e:	f04f 0200 	mov.w	r2, #0
 8005b42:	f04f 0300 	mov.w	r3, #0
 8005b46:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	028b      	lsls	r3, r1, #10
 8005b4e:	4621      	mov	r1, r4
 8005b50:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b54:	4621      	mov	r1, r4
 8005b56:	028a      	lsls	r2, r1, #10
 8005b58:	4610      	mov	r0, r2
 8005b5a:	4619      	mov	r1, r3
 8005b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b5e:	2200      	movs	r2, #0
 8005b60:	61bb      	str	r3, [r7, #24]
 8005b62:	61fa      	str	r2, [r7, #28]
 8005b64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b68:	f7fb f86e 	bl	8000c48 <__aeabi_uldivmod>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4613      	mov	r3, r2
 8005b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b74:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	0c1b      	lsrs	r3, r3, #16
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	3301      	adds	r3, #1
 8005b80:	005b      	lsls	r3, r3, #1
 8005b82:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005b84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b8e:	e002      	b.n	8005b96 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b90:	4b05      	ldr	r3, [pc, #20]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b92:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3750      	adds	r7, #80	@ 0x50
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ba2:	bf00      	nop
 8005ba4:	40023800 	.word	0x40023800
 8005ba8:	00f42400 	.word	0x00f42400
 8005bac:	007a1200 	.word	0x007a1200

08005bb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bb4:	4b03      	ldr	r3, [pc, #12]	@ (8005bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	20000004 	.word	0x20000004

08005bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005bcc:	f7ff fff0 	bl	8005bb0 <HAL_RCC_GetHCLKFreq>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	4b05      	ldr	r3, [pc, #20]	@ (8005be8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	0a9b      	lsrs	r3, r3, #10
 8005bd8:	f003 0307 	and.w	r3, r3, #7
 8005bdc:	4903      	ldr	r1, [pc, #12]	@ (8005bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bde:	5ccb      	ldrb	r3, [r1, r3]
 8005be0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	40023800 	.word	0x40023800
 8005bec:	0800e728 	.word	0x0800e728

08005bf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005bf4:	f7ff ffdc 	bl	8005bb0 <HAL_RCC_GetHCLKFreq>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	4b05      	ldr	r3, [pc, #20]	@ (8005c10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	0b5b      	lsrs	r3, r3, #13
 8005c00:	f003 0307 	and.w	r3, r3, #7
 8005c04:	4903      	ldr	r1, [pc, #12]	@ (8005c14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c06:	5ccb      	ldrb	r3, [r1, r3]
 8005c08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	bd80      	pop	{r7, pc}
 8005c10:	40023800 	.word	0x40023800
 8005c14:	0800e728 	.word	0x0800e728

08005c18 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b082      	sub	sp, #8
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d101      	bne.n	8005c2a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c26:	2301      	movs	r3, #1
 8005c28:	e07b      	b.n	8005d22 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d108      	bne.n	8005c44 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c3a:	d009      	beq.n	8005c50 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	61da      	str	r2, [r3, #28]
 8005c42:	e005      	b.n	8005c50 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005c5c:	b2db      	uxtb	r3, r3
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d106      	bne.n	8005c70 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f7fc f8fe 	bl	8001e6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c86:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c98:	431a      	orrs	r2, r3
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005ca2:	431a      	orrs	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	691b      	ldr	r3, [r3, #16]
 8005ca8:	f003 0302 	and.w	r3, r3, #2
 8005cac:	431a      	orrs	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cca:	431a      	orrs	r2, r3
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cd4:	ea42 0103 	orr.w	r1, r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cdc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	430a      	orrs	r2, r1
 8005ce6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	699b      	ldr	r3, [r3, #24]
 8005cec:	0c1b      	lsrs	r3, r3, #16
 8005cee:	f003 0104 	and.w	r1, r3, #4
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cf6:	f003 0210 	and.w	r2, r3, #16
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	430a      	orrs	r2, r1
 8005d00:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	69da      	ldr	r2, [r3, #28]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d10:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d20:	2300      	movs	r3, #0
}
 8005d22:	4618      	mov	r0, r3
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d101      	bne.n	8005d3c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e041      	b.n	8005dc0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d106      	bne.n	8005d56 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f7fc f8d3 	bl	8001efc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2202      	movs	r2, #2
 8005d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	3304      	adds	r3, #4
 8005d66:	4619      	mov	r1, r3
 8005d68:	4610      	mov	r0, r2
 8005d6a:	f000 f95d 	bl	8006028 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2201      	movs	r2, #1
 8005d8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2201      	movs	r2, #1
 8005d92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2201      	movs	r2, #1
 8005d9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005dbe:	2300      	movs	r3, #0
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3708      	adds	r7, #8
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}

08005dc8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d001      	beq.n	8005de0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e046      	b.n	8005e6e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a23      	ldr	r2, [pc, #140]	@ (8005e7c <HAL_TIM_Base_Start+0xb4>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d022      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dfa:	d01d      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a1f      	ldr	r2, [pc, #124]	@ (8005e80 <HAL_TIM_Base_Start+0xb8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d018      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a1e      	ldr	r2, [pc, #120]	@ (8005e84 <HAL_TIM_Base_Start+0xbc>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d013      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	4a1c      	ldr	r2, [pc, #112]	@ (8005e88 <HAL_TIM_Base_Start+0xc0>)
 8005e16:	4293      	cmp	r3, r2
 8005e18:	d00e      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4a1b      	ldr	r2, [pc, #108]	@ (8005e8c <HAL_TIM_Base_Start+0xc4>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d009      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4a19      	ldr	r2, [pc, #100]	@ (8005e90 <HAL_TIM_Base_Start+0xc8>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d004      	beq.n	8005e38 <HAL_TIM_Base_Start+0x70>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4a18      	ldr	r2, [pc, #96]	@ (8005e94 <HAL_TIM_Base_Start+0xcc>)
 8005e34:	4293      	cmp	r3, r2
 8005e36:	d111      	bne.n	8005e5c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	f003 0307 	and.w	r3, r3, #7
 8005e42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	2b06      	cmp	r3, #6
 8005e48:	d010      	beq.n	8005e6c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f042 0201 	orr.w	r2, r2, #1
 8005e58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e5a:	e007      	b.n	8005e6c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0201 	orr.w	r2, r2, #1
 8005e6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e6c:	2300      	movs	r3, #0
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	40010000 	.word	0x40010000
 8005e80:	40000400 	.word	0x40000400
 8005e84:	40000800 	.word	0x40000800
 8005e88:	40000c00 	.word	0x40000c00
 8005e8c:	40010400 	.word	0x40010400
 8005e90:	40014000 	.word	0x40014000
 8005e94:	40001800 	.word	0x40001800

08005e98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d101      	bne.n	8005eb4 <HAL_TIM_ConfigClockSource+0x1c>
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	e0b4      	b.n	800601e <HAL_TIM_ConfigClockSource+0x186>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ed2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005eda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eec:	d03e      	beq.n	8005f6c <HAL_TIM_ConfigClockSource+0xd4>
 8005eee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef2:	f200 8087 	bhi.w	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005efa:	f000 8086 	beq.w	800600a <HAL_TIM_ConfigClockSource+0x172>
 8005efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f02:	d87f      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f04:	2b70      	cmp	r3, #112	@ 0x70
 8005f06:	d01a      	beq.n	8005f3e <HAL_TIM_ConfigClockSource+0xa6>
 8005f08:	2b70      	cmp	r3, #112	@ 0x70
 8005f0a:	d87b      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f0c:	2b60      	cmp	r3, #96	@ 0x60
 8005f0e:	d050      	beq.n	8005fb2 <HAL_TIM_ConfigClockSource+0x11a>
 8005f10:	2b60      	cmp	r3, #96	@ 0x60
 8005f12:	d877      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f14:	2b50      	cmp	r3, #80	@ 0x50
 8005f16:	d03c      	beq.n	8005f92 <HAL_TIM_ConfigClockSource+0xfa>
 8005f18:	2b50      	cmp	r3, #80	@ 0x50
 8005f1a:	d873      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f1c:	2b40      	cmp	r3, #64	@ 0x40
 8005f1e:	d058      	beq.n	8005fd2 <HAL_TIM_ConfigClockSource+0x13a>
 8005f20:	2b40      	cmp	r3, #64	@ 0x40
 8005f22:	d86f      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f24:	2b30      	cmp	r3, #48	@ 0x30
 8005f26:	d064      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f28:	2b30      	cmp	r3, #48	@ 0x30
 8005f2a:	d86b      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f2c:	2b20      	cmp	r3, #32
 8005f2e:	d060      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f30:	2b20      	cmp	r3, #32
 8005f32:	d867      	bhi.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d05c      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f38:	2b10      	cmp	r3, #16
 8005f3a:	d05a      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x15a>
 8005f3c:	e062      	b.n	8006004 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f4e:	f000 f98b 	bl	8006268 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f5a:	68bb      	ldr	r3, [r7, #8]
 8005f5c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	68ba      	ldr	r2, [r7, #8]
 8005f68:	609a      	str	r2, [r3, #8]
      break;
 8005f6a:	e04f      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f7c:	f000 f974 	bl	8006268 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f8e:	609a      	str	r2, [r3, #8]
      break;
 8005f90:	e03c      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	f000 f8e8 	bl	8006174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2150      	movs	r1, #80	@ 0x50
 8005faa:	4618      	mov	r0, r3
 8005fac:	f000 f941 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005fb0:	e02c      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	f000 f907 	bl	80061d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2160      	movs	r1, #96	@ 0x60
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 f931 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005fd0:	e01c      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f000 f8c8 	bl	8006174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2140      	movs	r1, #64	@ 0x40
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 f921 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005ff0:	e00c      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4619      	mov	r1, r3
 8005ffc:	4610      	mov	r0, r2
 8005ffe:	f000 f918 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8006002:	e003      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	73fb      	strb	r3, [r7, #15]
      break;
 8006008:	e000      	b.n	800600c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800600a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800601c:	7bfb      	ldrb	r3, [r7, #15]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
	...

08006028 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006028:	b480      	push	{r7}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
 8006030:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a43      	ldr	r2, [pc, #268]	@ (8006148 <TIM_Base_SetConfig+0x120>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d013      	beq.n	8006068 <TIM_Base_SetConfig+0x40>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006046:	d00f      	beq.n	8006068 <TIM_Base_SetConfig+0x40>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a40      	ldr	r2, [pc, #256]	@ (800614c <TIM_Base_SetConfig+0x124>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d00b      	beq.n	8006068 <TIM_Base_SetConfig+0x40>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a3f      	ldr	r2, [pc, #252]	@ (8006150 <TIM_Base_SetConfig+0x128>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d007      	beq.n	8006068 <TIM_Base_SetConfig+0x40>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a3e      	ldr	r2, [pc, #248]	@ (8006154 <TIM_Base_SetConfig+0x12c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d003      	beq.n	8006068 <TIM_Base_SetConfig+0x40>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a3d      	ldr	r2, [pc, #244]	@ (8006158 <TIM_Base_SetConfig+0x130>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d108      	bne.n	800607a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800606e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a32      	ldr	r2, [pc, #200]	@ (8006148 <TIM_Base_SetConfig+0x120>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d02b      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006088:	d027      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a2f      	ldr	r2, [pc, #188]	@ (800614c <TIM_Base_SetConfig+0x124>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d023      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a2e      	ldr	r2, [pc, #184]	@ (8006150 <TIM_Base_SetConfig+0x128>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d01f      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a2d      	ldr	r2, [pc, #180]	@ (8006154 <TIM_Base_SetConfig+0x12c>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d01b      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a2c      	ldr	r2, [pc, #176]	@ (8006158 <TIM_Base_SetConfig+0x130>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d017      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a2b      	ldr	r2, [pc, #172]	@ (800615c <TIM_Base_SetConfig+0x134>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d013      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a2a      	ldr	r2, [pc, #168]	@ (8006160 <TIM_Base_SetConfig+0x138>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00f      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a29      	ldr	r2, [pc, #164]	@ (8006164 <TIM_Base_SetConfig+0x13c>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d00b      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a28      	ldr	r2, [pc, #160]	@ (8006168 <TIM_Base_SetConfig+0x140>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d007      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a27      	ldr	r2, [pc, #156]	@ (800616c <TIM_Base_SetConfig+0x144>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d003      	beq.n	80060da <TIM_Base_SetConfig+0xb2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4a26      	ldr	r2, [pc, #152]	@ (8006170 <TIM_Base_SetConfig+0x148>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d108      	bne.n	80060ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	68db      	ldr	r3, [r3, #12]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a0e      	ldr	r2, [pc, #56]	@ (8006148 <TIM_Base_SetConfig+0x120>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d003      	beq.n	800611a <TIM_Base_SetConfig+0xf2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a10      	ldr	r2, [pc, #64]	@ (8006158 <TIM_Base_SetConfig+0x130>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d103      	bne.n	8006122 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	691a      	ldr	r2, [r3, #16]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f043 0204 	orr.w	r2, r3, #4
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2201      	movs	r2, #1
 8006132:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	601a      	str	r2, [r3, #0]
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40010000 	.word	0x40010000
 800614c:	40000400 	.word	0x40000400
 8006150:	40000800 	.word	0x40000800
 8006154:	40000c00 	.word	0x40000c00
 8006158:	40010400 	.word	0x40010400
 800615c:	40014000 	.word	0x40014000
 8006160:	40014400 	.word	0x40014400
 8006164:	40014800 	.word	0x40014800
 8006168:	40001800 	.word	0x40001800
 800616c:	40001c00 	.word	0x40001c00
 8006170:	40002000 	.word	0x40002000

08006174 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1b      	ldr	r3, [r3, #32]
 800618a:	f023 0201 	bic.w	r2, r3, #1
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800619e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	011b      	lsls	r3, r3, #4
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f023 030a 	bic.w	r3, r3, #10
 80061b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b087      	sub	sp, #28
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	f023 0210 	bic.w	r2, r3, #16
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	031b      	lsls	r3, r3, #12
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	4313      	orrs	r3, r2
 8006206:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800620e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	011b      	lsls	r3, r3, #4
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	621a      	str	r2, [r3, #32]
}
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006248:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	f043 0307 	orr.w	r3, r3, #7
 8006254:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	609a      	str	r2, [r3, #8]
}
 800625c:	bf00      	nop
 800625e:	3714      	adds	r7, #20
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006282:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	021a      	lsls	r2, r3, #8
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	431a      	orrs	r2, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	609a      	str	r2, [r3, #8]
}
 800629c:	bf00      	nop
 800629e:	371c      	adds	r7, #28
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d101      	bne.n	80062c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062bc:	2302      	movs	r3, #2
 80062be:	e05a      	b.n	8006376 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a21      	ldr	r2, [pc, #132]	@ (8006384 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d022      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630c:	d01d      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a1d      	ldr	r2, [pc, #116]	@ (8006388 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d018      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a1b      	ldr	r2, [pc, #108]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d013      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a1a      	ldr	r2, [pc, #104]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d00e      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a18      	ldr	r2, [pc, #96]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d009      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a17      	ldr	r2, [pc, #92]	@ (8006398 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d004      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a15      	ldr	r2, [pc, #84]	@ (800639c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d10c      	bne.n	8006364 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006350:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	4313      	orrs	r3, r2
 800635a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68ba      	ldr	r2, [r7, #8]
 8006362:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	40010000 	.word	0x40010000
 8006388:	40000400 	.word	0x40000400
 800638c:	40000800 	.word	0x40000800
 8006390:	40000c00 	.word	0x40000c00
 8006394:	40010400 	.word	0x40010400
 8006398:	40014000 	.word	0x40014000
 800639c:	40001800 	.word	0x40001800

080063a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e042      	b.n	8006438 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fb fdb8 	bl	8001f3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2224      	movs	r2, #36	@ 0x24
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 f973 	bl	80066d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695a      	ldr	r2, [r3, #20]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006408:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006418:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b08a      	sub	sp, #40	@ 0x28
 8006444:	af02      	add	r7, sp, #8
 8006446:	60f8      	str	r0, [r7, #12]
 8006448:	60b9      	str	r1, [r7, #8]
 800644a:	603b      	str	r3, [r7, #0]
 800644c:	4613      	mov	r3, r2
 800644e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006450:	2300      	movs	r3, #0
 8006452:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800645a:	b2db      	uxtb	r3, r3
 800645c:	2b20      	cmp	r3, #32
 800645e:	d175      	bne.n	800654c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_UART_Transmit+0x2c>
 8006466:	88fb      	ldrh	r3, [r7, #6]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d101      	bne.n	8006470 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e06e      	b.n	800654e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2221      	movs	r2, #33	@ 0x21
 800647a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800647e:	f7fb ff47 	bl	8002310 <HAL_GetTick>
 8006482:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	88fa      	ldrh	r2, [r7, #6]
 8006488:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	88fa      	ldrh	r2, [r7, #6]
 800648e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006498:	d108      	bne.n	80064ac <HAL_UART_Transmit+0x6c>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	691b      	ldr	r3, [r3, #16]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d104      	bne.n	80064ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064a2:	2300      	movs	r3, #0
 80064a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	61bb      	str	r3, [r7, #24]
 80064aa:	e003      	b.n	80064b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064b4:	e02e      	b.n	8006514 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	2200      	movs	r2, #0
 80064be:	2180      	movs	r1, #128	@ 0x80
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 f848 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e03a      	b.n	800654e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d10b      	bne.n	80064f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	461a      	mov	r2, r3
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064ec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	3302      	adds	r3, #2
 80064f2:	61bb      	str	r3, [r7, #24]
 80064f4:	e007      	b.n	8006506 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	781a      	ldrb	r2, [r3, #0]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	3301      	adds	r3, #1
 8006504:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800650a:	b29b      	uxth	r3, r3
 800650c:	3b01      	subs	r3, #1
 800650e:	b29a      	uxth	r2, r3
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006518:	b29b      	uxth	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1cb      	bne.n	80064b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	9300      	str	r3, [sp, #0]
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	2200      	movs	r2, #0
 8006526:	2140      	movs	r1, #64	@ 0x40
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f000 f814 	bl	8006556 <UART_WaitOnFlagUntilTimeout>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d005      	beq.n	8006540 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e006      	b.n	800654e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2220      	movs	r2, #32
 8006544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006548:	2300      	movs	r3, #0
 800654a:	e000      	b.n	800654e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800654c:	2302      	movs	r3, #2
  }
}
 800654e:	4618      	mov	r0, r3
 8006550:	3720      	adds	r7, #32
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b086      	sub	sp, #24
 800655a:	af00      	add	r7, sp, #0
 800655c:	60f8      	str	r0, [r7, #12]
 800655e:	60b9      	str	r1, [r7, #8]
 8006560:	603b      	str	r3, [r7, #0]
 8006562:	4613      	mov	r3, r2
 8006564:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006566:	e03b      	b.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656e:	d037      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006570:	f7fb fece 	bl	8002310 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	6a3a      	ldr	r2, [r7, #32]
 800657c:	429a      	cmp	r2, r3
 800657e:	d302      	bcc.n	8006586 <UART_WaitOnFlagUntilTimeout+0x30>
 8006580:	6a3b      	ldr	r3, [r7, #32]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006586:	2303      	movs	r3, #3
 8006588:	e03a      	b.n	8006600 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	f003 0304 	and.w	r3, r3, #4
 8006594:	2b00      	cmp	r3, #0
 8006596:	d023      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	2b80      	cmp	r3, #128	@ 0x80
 800659c:	d020      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800659e:	68bb      	ldr	r3, [r7, #8]
 80065a0:	2b40      	cmp	r3, #64	@ 0x40
 80065a2:	d01d      	beq.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b08      	cmp	r3, #8
 80065b0:	d116      	bne.n	80065e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80065b2:	2300      	movs	r3, #0
 80065b4:	617b      	str	r3, [r7, #20]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	617b      	str	r3, [r7, #20]
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	617b      	str	r3, [r7, #20]
 80065c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f000 f81d 	bl	8006608 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2208      	movs	r2, #8
 80065d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e00f      	b.n	8006600 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	4013      	ands	r3, r2
 80065ea:	68ba      	ldr	r2, [r7, #8]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	bf0c      	ite	eq
 80065f0:	2301      	moveq	r3, #1
 80065f2:	2300      	movne	r3, #0
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	461a      	mov	r2, r3
 80065f8:	79fb      	ldrb	r3, [r7, #7]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d0b4      	beq.n	8006568 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065fe:	2300      	movs	r3, #0
}
 8006600:	4618      	mov	r0, r3
 8006602:	3718      	adds	r7, #24
 8006604:	46bd      	mov	sp, r7
 8006606:	bd80      	pop	{r7, pc}

08006608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006608:	b480      	push	{r7}
 800660a:	b095      	sub	sp, #84	@ 0x54
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	330c      	adds	r3, #12
 8006616:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800661a:	e853 3f00 	ldrex	r3, [r3]
 800661e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006622:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	330c      	adds	r3, #12
 800662e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006630:	643a      	str	r2, [r7, #64]	@ 0x40
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006636:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800663e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e5      	bne.n	8006610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	61fb      	str	r3, [r7, #28]
   return(result);
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3314      	adds	r3, #20
 8006662:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006664:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006666:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800666a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e5      	bne.n	8006644 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667c:	2b01      	cmp	r3, #1
 800667e:	d119      	bne.n	80066b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f023 0310 	bic.w	r3, r3, #16
 8006696:	647b      	str	r3, [r7, #68]	@ 0x44
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	330c      	adds	r3, #12
 800669e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066a0:	61ba      	str	r2, [r7, #24]
 80066a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	613b      	str	r3, [r7, #16]
   return(result);
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e5      	bne.n	8006680 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80066c2:	bf00      	nop
 80066c4:	3754      	adds	r7, #84	@ 0x54
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
	...

080066d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80066d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066d4:	b0c0      	sub	sp, #256	@ 0x100
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80066e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ec:	68d9      	ldr	r1, [r3, #12]
 80066ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	ea40 0301 	orr.w	r3, r0, r1
 80066f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80066fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fe:	689a      	ldr	r2, [r3, #8]
 8006700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006704:	691b      	ldr	r3, [r3, #16]
 8006706:	431a      	orrs	r2, r3
 8006708:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800670c:	695b      	ldr	r3, [r3, #20]
 800670e:	431a      	orrs	r2, r3
 8006710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006714:	69db      	ldr	r3, [r3, #28]
 8006716:	4313      	orrs	r3, r2
 8006718:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800671c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006728:	f021 010c 	bic.w	r1, r1, #12
 800672c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006736:	430b      	orrs	r3, r1
 8006738:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800673a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	695b      	ldr	r3, [r3, #20]
 8006742:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800674a:	6999      	ldr	r1, [r3, #24]
 800674c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006750:	681a      	ldr	r2, [r3, #0]
 8006752:	ea40 0301 	orr.w	r3, r0, r1
 8006756:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	4b8f      	ldr	r3, [pc, #572]	@ (800699c <UART_SetConfig+0x2cc>)
 8006760:	429a      	cmp	r2, r3
 8006762:	d005      	beq.n	8006770 <UART_SetConfig+0xa0>
 8006764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006768:	681a      	ldr	r2, [r3, #0]
 800676a:	4b8d      	ldr	r3, [pc, #564]	@ (80069a0 <UART_SetConfig+0x2d0>)
 800676c:	429a      	cmp	r2, r3
 800676e:	d104      	bne.n	800677a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006770:	f7ff fa3e 	bl	8005bf0 <HAL_RCC_GetPCLK2Freq>
 8006774:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006778:	e003      	b.n	8006782 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800677a:	f7ff fa25 	bl	8005bc8 <HAL_RCC_GetPCLK1Freq>
 800677e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006786:	69db      	ldr	r3, [r3, #28]
 8006788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800678c:	f040 810c 	bne.w	80069a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006790:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006794:	2200      	movs	r2, #0
 8006796:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800679a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800679e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80067a2:	4622      	mov	r2, r4
 80067a4:	462b      	mov	r3, r5
 80067a6:	1891      	adds	r1, r2, r2
 80067a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80067aa:	415b      	adcs	r3, r3
 80067ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80067b2:	4621      	mov	r1, r4
 80067b4:	eb12 0801 	adds.w	r8, r2, r1
 80067b8:	4629      	mov	r1, r5
 80067ba:	eb43 0901 	adc.w	r9, r3, r1
 80067be:	f04f 0200 	mov.w	r2, #0
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80067ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80067ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80067d2:	4690      	mov	r8, r2
 80067d4:	4699      	mov	r9, r3
 80067d6:	4623      	mov	r3, r4
 80067d8:	eb18 0303 	adds.w	r3, r8, r3
 80067dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80067e0:	462b      	mov	r3, r5
 80067e2:	eb49 0303 	adc.w	r3, r9, r3
 80067e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ee:	685b      	ldr	r3, [r3, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80067f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80067fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80067fe:	460b      	mov	r3, r1
 8006800:	18db      	adds	r3, r3, r3
 8006802:	653b      	str	r3, [r7, #80]	@ 0x50
 8006804:	4613      	mov	r3, r2
 8006806:	eb42 0303 	adc.w	r3, r2, r3
 800680a:	657b      	str	r3, [r7, #84]	@ 0x54
 800680c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006810:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006814:	f7fa fa18 	bl	8000c48 <__aeabi_uldivmod>
 8006818:	4602      	mov	r2, r0
 800681a:	460b      	mov	r3, r1
 800681c:	4b61      	ldr	r3, [pc, #388]	@ (80069a4 <UART_SetConfig+0x2d4>)
 800681e:	fba3 2302 	umull	r2, r3, r3, r2
 8006822:	095b      	lsrs	r3, r3, #5
 8006824:	011c      	lsls	r4, r3, #4
 8006826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800682a:	2200      	movs	r2, #0
 800682c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006830:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006834:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006838:	4642      	mov	r2, r8
 800683a:	464b      	mov	r3, r9
 800683c:	1891      	adds	r1, r2, r2
 800683e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006840:	415b      	adcs	r3, r3
 8006842:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006844:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006848:	4641      	mov	r1, r8
 800684a:	eb12 0a01 	adds.w	sl, r2, r1
 800684e:	4649      	mov	r1, r9
 8006850:	eb43 0b01 	adc.w	fp, r3, r1
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 0300 	mov.w	r3, #0
 800685c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006860:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006864:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006868:	4692      	mov	sl, r2
 800686a:	469b      	mov	fp, r3
 800686c:	4643      	mov	r3, r8
 800686e:	eb1a 0303 	adds.w	r3, sl, r3
 8006872:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006876:	464b      	mov	r3, r9
 8006878:	eb4b 0303 	adc.w	r3, fp, r3
 800687c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	2200      	movs	r2, #0
 8006888:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800688c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006890:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006894:	460b      	mov	r3, r1
 8006896:	18db      	adds	r3, r3, r3
 8006898:	643b      	str	r3, [r7, #64]	@ 0x40
 800689a:	4613      	mov	r3, r2
 800689c:	eb42 0303 	adc.w	r3, r2, r3
 80068a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80068a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80068a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80068aa:	f7fa f9cd 	bl	8000c48 <__aeabi_uldivmod>
 80068ae:	4602      	mov	r2, r0
 80068b0:	460b      	mov	r3, r1
 80068b2:	4611      	mov	r1, r2
 80068b4:	4b3b      	ldr	r3, [pc, #236]	@ (80069a4 <UART_SetConfig+0x2d4>)
 80068b6:	fba3 2301 	umull	r2, r3, r3, r1
 80068ba:	095b      	lsrs	r3, r3, #5
 80068bc:	2264      	movs	r2, #100	@ 0x64
 80068be:	fb02 f303 	mul.w	r3, r2, r3
 80068c2:	1acb      	subs	r3, r1, r3
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80068ca:	4b36      	ldr	r3, [pc, #216]	@ (80069a4 <UART_SetConfig+0x2d4>)
 80068cc:	fba3 2302 	umull	r2, r3, r3, r2
 80068d0:	095b      	lsrs	r3, r3, #5
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80068d8:	441c      	add	r4, r3
 80068da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80068e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80068ec:	4642      	mov	r2, r8
 80068ee:	464b      	mov	r3, r9
 80068f0:	1891      	adds	r1, r2, r2
 80068f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80068f4:	415b      	adcs	r3, r3
 80068f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80068fc:	4641      	mov	r1, r8
 80068fe:	1851      	adds	r1, r2, r1
 8006900:	6339      	str	r1, [r7, #48]	@ 0x30
 8006902:	4649      	mov	r1, r9
 8006904:	414b      	adcs	r3, r1
 8006906:	637b      	str	r3, [r7, #52]	@ 0x34
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	f04f 0300 	mov.w	r3, #0
 8006910:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006914:	4659      	mov	r1, fp
 8006916:	00cb      	lsls	r3, r1, #3
 8006918:	4651      	mov	r1, sl
 800691a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800691e:	4651      	mov	r1, sl
 8006920:	00ca      	lsls	r2, r1, #3
 8006922:	4610      	mov	r0, r2
 8006924:	4619      	mov	r1, r3
 8006926:	4603      	mov	r3, r0
 8006928:	4642      	mov	r2, r8
 800692a:	189b      	adds	r3, r3, r2
 800692c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006930:	464b      	mov	r3, r9
 8006932:	460a      	mov	r2, r1
 8006934:	eb42 0303 	adc.w	r3, r2, r3
 8006938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800693c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006948:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800694c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006950:	460b      	mov	r3, r1
 8006952:	18db      	adds	r3, r3, r3
 8006954:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006956:	4613      	mov	r3, r2
 8006958:	eb42 0303 	adc.w	r3, r2, r3
 800695c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800695e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006962:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006966:	f7fa f96f 	bl	8000c48 <__aeabi_uldivmod>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4b0d      	ldr	r3, [pc, #52]	@ (80069a4 <UART_SetConfig+0x2d4>)
 8006970:	fba3 1302 	umull	r1, r3, r3, r2
 8006974:	095b      	lsrs	r3, r3, #5
 8006976:	2164      	movs	r1, #100	@ 0x64
 8006978:	fb01 f303 	mul.w	r3, r1, r3
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	3332      	adds	r3, #50	@ 0x32
 8006982:	4a08      	ldr	r2, [pc, #32]	@ (80069a4 <UART_SetConfig+0x2d4>)
 8006984:	fba2 2303 	umull	r2, r3, r2, r3
 8006988:	095b      	lsrs	r3, r3, #5
 800698a:	f003 0207 	and.w	r2, r3, #7
 800698e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4422      	add	r2, r4
 8006996:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006998:	e106      	b.n	8006ba8 <UART_SetConfig+0x4d8>
 800699a:	bf00      	nop
 800699c:	40011000 	.word	0x40011000
 80069a0:	40011400 	.word	0x40011400
 80069a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80069a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ac:	2200      	movs	r2, #0
 80069ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80069b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80069b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80069ba:	4642      	mov	r2, r8
 80069bc:	464b      	mov	r3, r9
 80069be:	1891      	adds	r1, r2, r2
 80069c0:	6239      	str	r1, [r7, #32]
 80069c2:	415b      	adcs	r3, r3
 80069c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80069c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80069ca:	4641      	mov	r1, r8
 80069cc:	1854      	adds	r4, r2, r1
 80069ce:	4649      	mov	r1, r9
 80069d0:	eb43 0501 	adc.w	r5, r3, r1
 80069d4:	f04f 0200 	mov.w	r2, #0
 80069d8:	f04f 0300 	mov.w	r3, #0
 80069dc:	00eb      	lsls	r3, r5, #3
 80069de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80069e2:	00e2      	lsls	r2, r4, #3
 80069e4:	4614      	mov	r4, r2
 80069e6:	461d      	mov	r5, r3
 80069e8:	4643      	mov	r3, r8
 80069ea:	18e3      	adds	r3, r4, r3
 80069ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80069f0:	464b      	mov	r3, r9
 80069f2:	eb45 0303 	adc.w	r3, r5, r3
 80069f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80069fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a06:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a0a:	f04f 0200 	mov.w	r2, #0
 8006a0e:	f04f 0300 	mov.w	r3, #0
 8006a12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a16:	4629      	mov	r1, r5
 8006a18:	008b      	lsls	r3, r1, #2
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a20:	4621      	mov	r1, r4
 8006a22:	008a      	lsls	r2, r1, #2
 8006a24:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006a28:	f7fa f90e 	bl	8000c48 <__aeabi_uldivmod>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	4b60      	ldr	r3, [pc, #384]	@ (8006bb4 <UART_SetConfig+0x4e4>)
 8006a32:	fba3 2302 	umull	r2, r3, r3, r2
 8006a36:	095b      	lsrs	r3, r3, #5
 8006a38:	011c      	lsls	r4, r3, #4
 8006a3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006a44:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006a48:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006a4c:	4642      	mov	r2, r8
 8006a4e:	464b      	mov	r3, r9
 8006a50:	1891      	adds	r1, r2, r2
 8006a52:	61b9      	str	r1, [r7, #24]
 8006a54:	415b      	adcs	r3, r3
 8006a56:	61fb      	str	r3, [r7, #28]
 8006a58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	1851      	adds	r1, r2, r1
 8006a60:	6139      	str	r1, [r7, #16]
 8006a62:	4649      	mov	r1, r9
 8006a64:	414b      	adcs	r3, r1
 8006a66:	617b      	str	r3, [r7, #20]
 8006a68:	f04f 0200 	mov.w	r2, #0
 8006a6c:	f04f 0300 	mov.w	r3, #0
 8006a70:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a74:	4659      	mov	r1, fp
 8006a76:	00cb      	lsls	r3, r1, #3
 8006a78:	4651      	mov	r1, sl
 8006a7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a7e:	4651      	mov	r1, sl
 8006a80:	00ca      	lsls	r2, r1, #3
 8006a82:	4610      	mov	r0, r2
 8006a84:	4619      	mov	r1, r3
 8006a86:	4603      	mov	r3, r0
 8006a88:	4642      	mov	r2, r8
 8006a8a:	189b      	adds	r3, r3, r2
 8006a8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a90:	464b      	mov	r3, r9
 8006a92:	460a      	mov	r2, r1
 8006a94:	eb42 0303 	adc.w	r3, r2, r3
 8006a98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006aa6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006aa8:	f04f 0200 	mov.w	r2, #0
 8006aac:	f04f 0300 	mov.w	r3, #0
 8006ab0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ab4:	4649      	mov	r1, r9
 8006ab6:	008b      	lsls	r3, r1, #2
 8006ab8:	4641      	mov	r1, r8
 8006aba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006abe:	4641      	mov	r1, r8
 8006ac0:	008a      	lsls	r2, r1, #2
 8006ac2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006ac6:	f7fa f8bf 	bl	8000c48 <__aeabi_uldivmod>
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4611      	mov	r1, r2
 8006ad0:	4b38      	ldr	r3, [pc, #224]	@ (8006bb4 <UART_SetConfig+0x4e4>)
 8006ad2:	fba3 2301 	umull	r2, r3, r3, r1
 8006ad6:	095b      	lsrs	r3, r3, #5
 8006ad8:	2264      	movs	r2, #100	@ 0x64
 8006ada:	fb02 f303 	mul.w	r3, r2, r3
 8006ade:	1acb      	subs	r3, r1, r3
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	3332      	adds	r3, #50	@ 0x32
 8006ae4:	4a33      	ldr	r2, [pc, #204]	@ (8006bb4 <UART_SetConfig+0x4e4>)
 8006ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aea:	095b      	lsrs	r3, r3, #5
 8006aec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006af0:	441c      	add	r4, r3
 8006af2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006af6:	2200      	movs	r2, #0
 8006af8:	673b      	str	r3, [r7, #112]	@ 0x70
 8006afa:	677a      	str	r2, [r7, #116]	@ 0x74
 8006afc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b00:	4642      	mov	r2, r8
 8006b02:	464b      	mov	r3, r9
 8006b04:	1891      	adds	r1, r2, r2
 8006b06:	60b9      	str	r1, [r7, #8]
 8006b08:	415b      	adcs	r3, r3
 8006b0a:	60fb      	str	r3, [r7, #12]
 8006b0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b10:	4641      	mov	r1, r8
 8006b12:	1851      	adds	r1, r2, r1
 8006b14:	6039      	str	r1, [r7, #0]
 8006b16:	4649      	mov	r1, r9
 8006b18:	414b      	adcs	r3, r1
 8006b1a:	607b      	str	r3, [r7, #4]
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b28:	4659      	mov	r1, fp
 8006b2a:	00cb      	lsls	r3, r1, #3
 8006b2c:	4651      	mov	r1, sl
 8006b2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b32:	4651      	mov	r1, sl
 8006b34:	00ca      	lsls	r2, r1, #3
 8006b36:	4610      	mov	r0, r2
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4603      	mov	r3, r0
 8006b3c:	4642      	mov	r2, r8
 8006b3e:	189b      	adds	r3, r3, r2
 8006b40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b42:	464b      	mov	r3, r9
 8006b44:	460a      	mov	r2, r1
 8006b46:	eb42 0303 	adc.w	r3, r2, r3
 8006b4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b56:	667a      	str	r2, [r7, #100]	@ 0x64
 8006b58:	f04f 0200 	mov.w	r2, #0
 8006b5c:	f04f 0300 	mov.w	r3, #0
 8006b60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006b64:	4649      	mov	r1, r9
 8006b66:	008b      	lsls	r3, r1, #2
 8006b68:	4641      	mov	r1, r8
 8006b6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b6e:	4641      	mov	r1, r8
 8006b70:	008a      	lsls	r2, r1, #2
 8006b72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b76:	f7fa f867 	bl	8000c48 <__aeabi_uldivmod>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb4 <UART_SetConfig+0x4e4>)
 8006b80:	fba3 1302 	umull	r1, r3, r3, r2
 8006b84:	095b      	lsrs	r3, r3, #5
 8006b86:	2164      	movs	r1, #100	@ 0x64
 8006b88:	fb01 f303 	mul.w	r3, r1, r3
 8006b8c:	1ad3      	subs	r3, r2, r3
 8006b8e:	011b      	lsls	r3, r3, #4
 8006b90:	3332      	adds	r3, #50	@ 0x32
 8006b92:	4a08      	ldr	r2, [pc, #32]	@ (8006bb4 <UART_SetConfig+0x4e4>)
 8006b94:	fba2 2303 	umull	r2, r3, r2, r3
 8006b98:	095b      	lsrs	r3, r3, #5
 8006b9a:	f003 020f 	and.w	r2, r3, #15
 8006b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4422      	add	r2, r4
 8006ba6:	609a      	str	r2, [r3, #8]
}
 8006ba8:	bf00      	nop
 8006baa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bb4:	51eb851f 	.word	0x51eb851f

08006bb8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006bb8:	b084      	sub	sp, #16
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b084      	sub	sp, #16
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
 8006bc2:	f107 001c 	add.w	r0, r7, #28
 8006bc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d123      	bne.n	8006c1a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006be6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006bfa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d105      	bne.n	8006c0e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68db      	ldr	r3, [r3, #12]
 8006c06:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f000 f9dc 	bl	8006fcc <USB_CoreReset>
 8006c14:	4603      	mov	r3, r0
 8006c16:	73fb      	strb	r3, [r7, #15]
 8006c18:	e01b      	b.n	8006c52 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f9d0 	bl	8006fcc <USB_CoreReset>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006c30:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d106      	bne.n	8006c46 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c3c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c44:	e005      	b.n	8006c52 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006c52:	7fbb      	ldrb	r3, [r7, #30]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d10b      	bne.n	8006c70 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	f043 0206 	orr.w	r2, r3, #6
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	f043 0220 	orr.w	r2, r3, #32
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c72:	4618      	mov	r0, r3
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c7c:	b004      	add	sp, #16
 8006c7e:	4770      	bx	lr

08006c80 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f043 0201 	orr.w	r2, r3, #1
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f023 0201 	bic.w	r2, r3, #1
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006cb6:	2300      	movs	r3, #0
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	68db      	ldr	r3, [r3, #12]
 8006cd8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006ce0:	78fb      	ldrb	r3, [r7, #3]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d115      	bne.n	8006d12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006cf2:	200a      	movs	r0, #10
 8006cf4:	f7fb fb18 	bl	8002328 <HAL_Delay>
      ms += 10U;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	330a      	adds	r3, #10
 8006cfc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 f956 	bl	8006fb0 <USB_GetMode>
 8006d04:	4603      	mov	r3, r0
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d01e      	beq.n	8006d48 <USB_SetCurrentMode+0x84>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d0e:	d9f0      	bls.n	8006cf2 <USB_SetCurrentMode+0x2e>
 8006d10:	e01a      	b.n	8006d48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006d12:	78fb      	ldrb	r3, [r7, #3]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d115      	bne.n	8006d44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d24:	200a      	movs	r0, #10
 8006d26:	f7fb faff 	bl	8002328 <HAL_Delay>
      ms += 10U;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	330a      	adds	r3, #10
 8006d2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 f93d 	bl	8006fb0 <USB_GetMode>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d005      	beq.n	8006d48 <USB_SetCurrentMode+0x84>
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2bc7      	cmp	r3, #199	@ 0xc7
 8006d40:	d9f0      	bls.n	8006d24 <USB_SetCurrentMode+0x60>
 8006d42:	e001      	b.n	8006d48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e005      	b.n	8006d54 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	2bc8      	cmp	r3, #200	@ 0xc8
 8006d4c:	d101      	bne.n	8006d52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e000      	b.n	8006d54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3710      	adds	r7, #16
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d66:	2300      	movs	r3, #0
 8006d68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d76:	d901      	bls.n	8006d7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e01b      	b.n	8006db4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	daf2      	bge.n	8006d6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	019b      	lsls	r3, r3, #6
 8006d8c:	f043 0220 	orr.w	r2, r3, #32
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	3301      	adds	r3, #1
 8006d98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006da0:	d901      	bls.n	8006da6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e006      	b.n	8006db4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	f003 0320 	and.w	r3, r3, #32
 8006dae:	2b20      	cmp	r3, #32
 8006db0:	d0f0      	beq.n	8006d94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006db2:	2300      	movs	r3, #0
}
 8006db4:	4618      	mov	r0, r3
 8006db6:	3714      	adds	r7, #20
 8006db8:	46bd      	mov	sp, r7
 8006dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbe:	4770      	bx	lr

08006dc0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b085      	sub	sp, #20
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	3301      	adds	r3, #1
 8006dd0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dd8:	d901      	bls.n	8006dde <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	e018      	b.n	8006e10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	daf2      	bge.n	8006dcc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2210      	movs	r2, #16
 8006dee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	3301      	adds	r3, #1
 8006df4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dfc:	d901      	bls.n	8006e02 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e006      	b.n	8006e10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	f003 0310 	and.w	r3, r3, #16
 8006e0a:	2b10      	cmp	r3, #16
 8006e0c:	d0f0      	beq.n	8006df0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3714      	adds	r7, #20
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr

08006e1c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b089      	sub	sp, #36	@ 0x24
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	60f8      	str	r0, [r7, #12]
 8006e24:	60b9      	str	r1, [r7, #8]
 8006e26:	4611      	mov	r1, r2
 8006e28:	461a      	mov	r2, r3
 8006e2a:	460b      	mov	r3, r1
 8006e2c:	71fb      	strb	r3, [r7, #7]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006e3a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d123      	bne.n	8006e8a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006e42:	88bb      	ldrh	r3, [r7, #4]
 8006e44:	3303      	adds	r3, #3
 8006e46:	089b      	lsrs	r3, r3, #2
 8006e48:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	61bb      	str	r3, [r7, #24]
 8006e4e:	e018      	b.n	8006e82 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006e50:	79fb      	ldrb	r3, [r7, #7]
 8006e52:	031a      	lsls	r2, r3, #12
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	69fb      	ldr	r3, [r7, #28]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	3301      	adds	r3, #1
 8006e68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	3301      	adds	r3, #1
 8006e74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	61bb      	str	r3, [r7, #24]
 8006e82:	69ba      	ldr	r2, [r7, #24]
 8006e84:	693b      	ldr	r3, [r7, #16]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d3e2      	bcc.n	8006e50 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e8a:	2300      	movs	r3, #0
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3724      	adds	r7, #36	@ 0x24
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b08b      	sub	sp, #44	@ 0x2c
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006eae:	88fb      	ldrh	r3, [r7, #6]
 8006eb0:	089b      	lsrs	r3, r3, #2
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006eb6:	88fb      	ldrh	r3, [r7, #6]
 8006eb8:	f003 0303 	and.w	r3, r3, #3
 8006ebc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	623b      	str	r3, [r7, #32]
 8006ec2:	e014      	b.n	8006eee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006eca:	681a      	ldr	r2, [r3, #0]
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	601a      	str	r2, [r3, #0]
    pDest++;
 8006ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed8:	3301      	adds	r3, #1
 8006eda:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	3301      	adds	r3, #1
 8006ee0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006ee8:	6a3b      	ldr	r3, [r7, #32]
 8006eea:	3301      	adds	r3, #1
 8006eec:	623b      	str	r3, [r7, #32]
 8006eee:	6a3a      	ldr	r2, [r7, #32]
 8006ef0:	697b      	ldr	r3, [r7, #20]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d3e6      	bcc.n	8006ec4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006ef6:	8bfb      	ldrh	r3, [r7, #30]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d01e      	beq.n	8006f3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006efc:	2300      	movs	r3, #0
 8006efe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f06:	461a      	mov	r2, r3
 8006f08:	f107 0310 	add.w	r3, r7, #16
 8006f0c:	6812      	ldr	r2, [r2, #0]
 8006f0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	6a3b      	ldr	r3, [r7, #32]
 8006f14:	b2db      	uxtb	r3, r3
 8006f16:	00db      	lsls	r3, r3, #3
 8006f18:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1c:	b2da      	uxtb	r2, r3
 8006f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f20:	701a      	strb	r2, [r3, #0]
      i++;
 8006f22:	6a3b      	ldr	r3, [r7, #32]
 8006f24:	3301      	adds	r3, #1
 8006f26:	623b      	str	r3, [r7, #32]
      pDest++;
 8006f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006f2e:	8bfb      	ldrh	r3, [r7, #30]
 8006f30:	3b01      	subs	r3, #1
 8006f32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006f34:	8bfb      	ldrh	r3, [r7, #30]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d1ea      	bne.n	8006f10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	372c      	adds	r7, #44	@ 0x2c
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b085      	sub	sp, #20
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	695b      	ldr	r3, [r3, #20]
 8006f54:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	699b      	ldr	r3, [r3, #24]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	4013      	ands	r3, r2
 8006f5e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006f60:	68fb      	ldr	r3, [r7, #12]
}
 8006f62:	4618      	mov	r0, r3
 8006f64:	3714      	adds	r7, #20
 8006f66:	46bd      	mov	sp, r7
 8006f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6c:	4770      	bx	lr

08006f6e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006f6e:	b480      	push	{r7}
 8006f70:	b085      	sub	sp, #20
 8006f72:	af00      	add	r7, sp, #0
 8006f74:	6078      	str	r0, [r7, #4]
 8006f76:	460b      	mov	r3, r1
 8006f78:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006f7e:	78fb      	ldrb	r3, [r7, #3]
 8006f80:	015a      	lsls	r2, r3, #5
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	4413      	add	r3, r2
 8006f86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006f8e:	78fb      	ldrb	r3, [r7, #3]
 8006f90:	015a      	lsls	r2, r3, #5
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	4413      	add	r3, r2
 8006f96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f9a:	68db      	ldr	r3, [r3, #12]
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006fa2:	68bb      	ldr	r3, [r7, #8]
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3714      	adds	r7, #20
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr

08006fb0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006fb0:	b480      	push	{r7}
 8006fb2:	b083      	sub	sp, #12
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	f003 0301 	and.w	r3, r3, #1
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b085      	sub	sp, #20
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fe4:	d901      	bls.n	8006fea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006fe6:	2303      	movs	r3, #3
 8006fe8:	e022      	b.n	8007030 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	691b      	ldr	r3, [r3, #16]
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	daf2      	bge.n	8006fd8 <USB_CoreReset+0xc>

  count = 10U;
 8006ff2:	230a      	movs	r3, #10
 8006ff4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006ff6:	e002      	b.n	8006ffe <USB_CoreReset+0x32>
  {
    count--;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1f9      	bne.n	8006ff8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	f043 0201 	orr.w	r2, r3, #1
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	3301      	adds	r3, #1
 8007014:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800701c:	d901      	bls.n	8007022 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e006      	b.n	8007030 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	2b01      	cmp	r3, #1
 800702c:	d0f0      	beq.n	8007010 <USB_CoreReset+0x44>

  return HAL_OK;
 800702e:	2300      	movs	r3, #0
}
 8007030:	4618      	mov	r0, r3
 8007032:	3714      	adds	r7, #20
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr

0800703c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800703c:	b084      	sub	sp, #16
 800703e:	b580      	push	{r7, lr}
 8007040:	b086      	sub	sp, #24
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800704a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800704e:	2300      	movs	r3, #0
 8007050:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800705c:	461a      	mov	r2, r3
 800705e:	2300      	movs	r3, #0
 8007060:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007066:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007072:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800707e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800708e:	2b00      	cmp	r3, #0
 8007090:	d119      	bne.n	80070c6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8007092:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007096:	2b01      	cmp	r3, #1
 8007098:	d10a      	bne.n	80070b0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80070a8:	f043 0304 	orr.w	r3, r3, #4
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	e014      	b.n	80070da <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80070be:	f023 0304 	bic.w	r3, r3, #4
 80070c2:	6013      	str	r3, [r2, #0]
 80070c4:	e009      	b.n	80070da <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68fa      	ldr	r2, [r7, #12]
 80070d0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80070d4:	f023 0304 	bic.w	r3, r3, #4
 80070d8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80070da:	2110      	movs	r1, #16
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7ff fe3d 	bl	8006d5c <USB_FlushTxFifo>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d001      	beq.n	80070ec <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff fe67 	bl	8006dc0 <USB_FlushRxFifo>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d001      	beq.n	80070fc <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80070f8:	2301      	movs	r3, #1
 80070fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80070fc:	2300      	movs	r3, #0
 80070fe:	613b      	str	r3, [r7, #16]
 8007100:	e015      	b.n	800712e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	015a      	lsls	r2, r3, #5
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	4413      	add	r3, r2
 800710a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800710e:	461a      	mov	r2, r3
 8007110:	f04f 33ff 	mov.w	r3, #4294967295
 8007114:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	015a      	lsls	r2, r3, #5
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	4413      	add	r3, r2
 800711e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007122:	461a      	mov	r2, r3
 8007124:	2300      	movs	r3, #0
 8007126:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	3301      	adds	r3, #1
 800712c:	613b      	str	r3, [r7, #16]
 800712e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007132:	461a      	mov	r2, r3
 8007134:	693b      	ldr	r3, [r7, #16]
 8007136:	4293      	cmp	r3, r2
 8007138:	d3e3      	bcc.n	8007102 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f04f 32ff 	mov.w	r2, #4294967295
 8007146:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a18      	ldr	r2, [pc, #96]	@ (80071ac <USB_HostInit+0x170>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d10b      	bne.n	8007168 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007156:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	4a15      	ldr	r2, [pc, #84]	@ (80071b0 <USB_HostInit+0x174>)
 800715c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	4a14      	ldr	r2, [pc, #80]	@ (80071b4 <USB_HostInit+0x178>)
 8007162:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8007166:	e009      	b.n	800717c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2280      	movs	r2, #128	@ 0x80
 800716c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	4a11      	ldr	r2, [pc, #68]	@ (80071b8 <USB_HostInit+0x17c>)
 8007172:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a11      	ldr	r2, [pc, #68]	@ (80071bc <USB_HostInit+0x180>)
 8007178:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800717c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007180:	2b00      	cmp	r3, #0
 8007182:	d105      	bne.n	8007190 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	f043 0210 	orr.w	r2, r3, #16
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699a      	ldr	r2, [r3, #24]
 8007194:	4b0a      	ldr	r3, [pc, #40]	@ (80071c0 <USB_HostInit+0x184>)
 8007196:	4313      	orrs	r3, r2
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800719c:	7dfb      	ldrb	r3, [r7, #23]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80071a8:	b004      	add	sp, #16
 80071aa:	4770      	bx	lr
 80071ac:	40040000 	.word	0x40040000
 80071b0:	01000200 	.word	0x01000200
 80071b4:	00e00300 	.word	0x00e00300
 80071b8:	00600080 	.word	0x00600080
 80071bc:	004000e0 	.word	0x004000e0
 80071c0:	a3200008 	.word	0xa3200008

080071c4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b085      	sub	sp, #20
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	460b      	mov	r3, r1
 80071ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	68fa      	ldr	r2, [r7, #12]
 80071de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80071e2:	f023 0303 	bic.w	r3, r3, #3
 80071e6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	f003 0303 	and.w	r3, r3, #3
 80071f6:	68f9      	ldr	r1, [r7, #12]
 80071f8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80071fc:	4313      	orrs	r3, r2
 80071fe:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007200:	78fb      	ldrb	r3, [r7, #3]
 8007202:	2b01      	cmp	r3, #1
 8007204:	d107      	bne.n	8007216 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800720c:	461a      	mov	r2, r3
 800720e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007212:	6053      	str	r3, [r2, #4]
 8007214:	e00c      	b.n	8007230 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8007216:	78fb      	ldrb	r3, [r7, #3]
 8007218:	2b02      	cmp	r3, #2
 800721a:	d107      	bne.n	800722c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007222:	461a      	mov	r2, r3
 8007224:	f241 7370 	movw	r3, #6000	@ 0x1770
 8007228:	6053      	str	r3, [r2, #4]
 800722a:	e001      	b.n	8007230 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800722c:	2301      	movs	r3, #1
 800722e:	e000      	b.n	8007232 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	3714      	adds	r7, #20
 8007236:	46bd      	mov	sp, r7
 8007238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723c:	4770      	bx	lr

0800723e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800724a:	2300      	movs	r3, #0
 800724c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800725e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800726c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800726e:	2064      	movs	r0, #100	@ 0x64
 8007270:	f7fb f85a 	bl	8002328 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800727c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007280:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8007282:	200a      	movs	r0, #10
 8007284:	f7fb f850 	bl	8002328 <HAL_Delay>

  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8007292:	b480      	push	{r7}
 8007294:	b085      	sub	sp, #20
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	460b      	mov	r3, r1
 800729c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80072b6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d109      	bne.n	80072d6 <USB_DriveVbus+0x44>
 80072c2:	78fb      	ldrb	r3, [r7, #3]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d106      	bne.n	80072d6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	68fa      	ldr	r2, [r7, #12]
 80072cc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80072d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80072d4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80072dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072e0:	d109      	bne.n	80072f6 <USB_DriveVbus+0x64>
 80072e2:	78fb      	ldrb	r3, [r7, #3]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d106      	bne.n	80072f6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	68fa      	ldr	r2, [r7, #12]
 80072ec:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80072f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072f4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3714      	adds	r7, #20
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8007310:	2300      	movs	r3, #0
 8007312:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	0c5b      	lsrs	r3, r3, #17
 8007322:	f003 0303 	and.w	r3, r3, #3
}
 8007326:	4618      	mov	r0, r3
 8007328:	3714      	adds	r7, #20
 800732a:	46bd      	mov	sp, r7
 800732c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007330:	4770      	bx	lr

08007332 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8007332:	b480      	push	{r7}
 8007334:	b085      	sub	sp, #20
 8007336:	af00      	add	r7, sp, #0
 8007338:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	b29b      	uxth	r3, r3
}
 8007348:	4618      	mov	r0, r3
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b088      	sub	sp, #32
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	4608      	mov	r0, r1
 800735e:	4611      	mov	r1, r2
 8007360:	461a      	mov	r2, r3
 8007362:	4603      	mov	r3, r0
 8007364:	70fb      	strb	r3, [r7, #3]
 8007366:	460b      	mov	r3, r1
 8007368:	70bb      	strb	r3, [r7, #2]
 800736a:	4613      	mov	r3, r2
 800736c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800736e:	2300      	movs	r3, #0
 8007370:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8007376:	78fb      	ldrb	r3, [r7, #3]
 8007378:	015a      	lsls	r2, r3, #5
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	4413      	add	r3, r2
 800737e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007382:	461a      	mov	r2, r3
 8007384:	f04f 33ff 	mov.w	r3, #4294967295
 8007388:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800738a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800738e:	2b03      	cmp	r3, #3
 8007390:	d87c      	bhi.n	800748c <USB_HC_Init+0x138>
 8007392:	a201      	add	r2, pc, #4	@ (adr r2, 8007398 <USB_HC_Init+0x44>)
 8007394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007398:	080073a9 	.word	0x080073a9
 800739c:	0800744f 	.word	0x0800744f
 80073a0:	080073a9 	.word	0x080073a9
 80073a4:	08007411 	.word	0x08007411
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073a8:	78fb      	ldrb	r3, [r7, #3]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073b4:	461a      	mov	r2, r3
 80073b6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80073ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80073bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	da10      	bge.n	80073e6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	78fa      	ldrb	r2, [r7, #3]
 80073d4:	0151      	lsls	r1, r2, #5
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	440a      	add	r2, r1
 80073da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80073e4:	e055      	b.n	8007492 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a6f      	ldr	r2, [pc, #444]	@ (80075a8 <USB_HC_Init+0x254>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d151      	bne.n	8007492 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80073ee:	78fb      	ldrb	r3, [r7, #3]
 80073f0:	015a      	lsls	r2, r3, #5
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	4413      	add	r3, r2
 80073f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073fa:	68db      	ldr	r3, [r3, #12]
 80073fc:	78fa      	ldrb	r2, [r7, #3]
 80073fe:	0151      	lsls	r1, r2, #5
 8007400:	693a      	ldr	r2, [r7, #16]
 8007402:	440a      	add	r2, r1
 8007404:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007408:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800740c:	60d3      	str	r3, [r2, #12]
      break;
 800740e:	e040      	b.n	8007492 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007410:	78fb      	ldrb	r3, [r7, #3]
 8007412:	015a      	lsls	r2, r3, #5
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	4413      	add	r3, r2
 8007418:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800741c:	461a      	mov	r2, r3
 800741e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8007422:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007424:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007428:	2b00      	cmp	r3, #0
 800742a:	da34      	bge.n	8007496 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800742c:	78fb      	ldrb	r3, [r7, #3]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	4413      	add	r3, r2
 8007434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	78fa      	ldrb	r2, [r7, #3]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	440a      	add	r2, r1
 8007442:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800744a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800744c:	e023      	b.n	8007496 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800744e:	78fb      	ldrb	r3, [r7, #3]
 8007450:	015a      	lsls	r2, r3, #5
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	4413      	add	r3, r2
 8007456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800745a:	461a      	mov	r2, r3
 800745c:	f240 2325 	movw	r3, #549	@ 0x225
 8007460:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8007462:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007466:	2b00      	cmp	r3, #0
 8007468:	da17      	bge.n	800749a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800746a:	78fb      	ldrb	r3, [r7, #3]
 800746c:	015a      	lsls	r2, r3, #5
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	4413      	add	r3, r2
 8007472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	78fa      	ldrb	r2, [r7, #3]
 800747a:	0151      	lsls	r1, r2, #5
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	440a      	add	r2, r1
 8007480:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007484:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007488:	60d3      	str	r3, [r2, #12]
      }
      break;
 800748a:	e006      	b.n	800749a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	77fb      	strb	r3, [r7, #31]
      break;
 8007490:	e004      	b.n	800749c <USB_HC_Init+0x148>
      break;
 8007492:	bf00      	nop
 8007494:	e002      	b.n	800749c <USB_HC_Init+0x148>
      break;
 8007496:	bf00      	nop
 8007498:	e000      	b.n	800749c <USB_HC_Init+0x148>
      break;
 800749a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800749c:	78fb      	ldrb	r3, [r7, #3]
 800749e:	015a      	lsls	r2, r3, #5
 80074a0:	693b      	ldr	r3, [r7, #16]
 80074a2:	4413      	add	r3, r2
 80074a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074a8:	461a      	mov	r2, r3
 80074aa:	2300      	movs	r3, #0
 80074ac:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80074ae:	78fb      	ldrb	r3, [r7, #3]
 80074b0:	015a      	lsls	r2, r3, #5
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	4413      	add	r3, r2
 80074b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ba:	68db      	ldr	r3, [r3, #12]
 80074bc:	78fa      	ldrb	r2, [r7, #3]
 80074be:	0151      	lsls	r1, r2, #5
 80074c0:	693a      	ldr	r2, [r7, #16]
 80074c2:	440a      	add	r2, r1
 80074c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80074c8:	f043 0302 	orr.w	r3, r3, #2
 80074cc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80074d4:	699a      	ldr	r2, [r3, #24]
 80074d6:	78fb      	ldrb	r3, [r7, #3]
 80074d8:	f003 030f 	and.w	r3, r3, #15
 80074dc:	2101      	movs	r1, #1
 80074de:	fa01 f303 	lsl.w	r3, r1, r3
 80074e2:	6939      	ldr	r1, [r7, #16]
 80074e4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80074e8:	4313      	orrs	r3, r2
 80074ea:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	699b      	ldr	r3, [r3, #24]
 80074f0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80074f8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	da03      	bge.n	8007508 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007500:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007504:	61bb      	str	r3, [r7, #24]
 8007506:	e001      	b.n	800750c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8007508:	2300      	movs	r3, #0
 800750a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff fef9 	bl	8007304 <USB_GetHostSpeed>
 8007512:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8007514:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007518:	2b02      	cmp	r3, #2
 800751a:	d106      	bne.n	800752a <USB_HC_Init+0x1d6>
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2b02      	cmp	r3, #2
 8007520:	d003      	beq.n	800752a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8007522:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	e001      	b.n	800752e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800752a:	2300      	movs	r3, #0
 800752c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800752e:	787b      	ldrb	r3, [r7, #1]
 8007530:	059b      	lsls	r3, r3, #22
 8007532:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8007536:	78bb      	ldrb	r3, [r7, #2]
 8007538:	02db      	lsls	r3, r3, #11
 800753a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800753e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007540:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007544:	049b      	lsls	r3, r3, #18
 8007546:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800754a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800754c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800754e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8007552:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	431a      	orrs	r2, r3
 8007558:	697b      	ldr	r3, [r7, #20]
 800755a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800755c:	78fa      	ldrb	r2, [r7, #3]
 800755e:	0151      	lsls	r1, r2, #5
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	440a      	add	r2, r1
 8007564:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007568:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800756c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800756e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007572:	2b03      	cmp	r3, #3
 8007574:	d003      	beq.n	800757e <USB_HC_Init+0x22a>
 8007576:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800757a:	2b01      	cmp	r3, #1
 800757c:	d10f      	bne.n	800759e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800757e:	78fb      	ldrb	r3, [r7, #3]
 8007580:	015a      	lsls	r2, r3, #5
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	4413      	add	r3, r2
 8007586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	78fa      	ldrb	r2, [r7, #3]
 800758e:	0151      	lsls	r1, r2, #5
 8007590:	693a      	ldr	r2, [r7, #16]
 8007592:	440a      	add	r2, r1
 8007594:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007598:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800759c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800759e:	7ffb      	ldrb	r3, [r7, #31]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3720      	adds	r7, #32
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	40040000 	.word	0x40040000

080075ac <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b08c      	sub	sp, #48	@ 0x30
 80075b0:	af02      	add	r7, sp, #8
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	4613      	mov	r3, r2
 80075b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	785b      	ldrb	r3, [r3, #1]
 80075c2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80075c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80075c8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	4a5d      	ldr	r2, [pc, #372]	@ (8007744 <USB_HC_StartXfer+0x198>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d12f      	bne.n	8007632 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80075d2:	79fb      	ldrb	r3, [r7, #7]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d11c      	bne.n	8007612 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	7c9b      	ldrb	r3, [r3, #18]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d003      	beq.n	80075e8 <USB_HC_StartXfer+0x3c>
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	7c9b      	ldrb	r3, [r3, #18]
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d124      	bne.n	8007632 <USB_HC_StartXfer+0x86>
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	799b      	ldrb	r3, [r3, #6]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d120      	bne.n	8007632 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	015a      	lsls	r2, r3, #5
 80075f4:	6a3b      	ldr	r3, [r7, #32]
 80075f6:	4413      	add	r3, r2
 80075f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	69fa      	ldr	r2, [r7, #28]
 8007600:	0151      	lsls	r1, r2, #5
 8007602:	6a3a      	ldr	r2, [r7, #32]
 8007604:	440a      	add	r2, r1
 8007606:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800760a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800760e:	60d3      	str	r3, [r2, #12]
 8007610:	e00f      	b.n	8007632 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	791b      	ldrb	r3, [r3, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d10b      	bne.n	8007632 <USB_HC_StartXfer+0x86>
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	795b      	ldrb	r3, [r3, #5]
 800761e:	2b01      	cmp	r3, #1
 8007620:	d107      	bne.n	8007632 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	785b      	ldrb	r3, [r3, #1]
 8007626:	4619      	mov	r1, r3
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f000 fb6b 	bl	8007d04 <USB_DoPing>
        return HAL_OK;
 800762e:	2300      	movs	r3, #0
 8007630:	e232      	b.n	8007a98 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	799b      	ldrb	r3, [r3, #6]
 8007636:	2b01      	cmp	r3, #1
 8007638:	d158      	bne.n	80076ec <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800763a:	2301      	movs	r3, #1
 800763c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	78db      	ldrb	r3, [r3, #3]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d007      	beq.n	8007656 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007646:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	8a92      	ldrh	r2, [r2, #20]
 800764c:	fb03 f202 	mul.w	r2, r3, r2
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	61da      	str	r2, [r3, #28]
 8007654:	e07c      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	7c9b      	ldrb	r3, [r3, #18]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d130      	bne.n	80076c0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	2bbc      	cmp	r3, #188	@ 0xbc
 8007664:	d918      	bls.n	8007698 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	8a9b      	ldrh	r3, [r3, #20]
 800766a:	461a      	mov	r2, r3
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	69da      	ldr	r2, [r3, #28]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	2b01      	cmp	r3, #1
 800767e:	d003      	beq.n	8007688 <USB_HC_StartXfer+0xdc>
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	2b02      	cmp	r3, #2
 8007686:	d103      	bne.n	8007690 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	2202      	movs	r2, #2
 800768c:	60da      	str	r2, [r3, #12]
 800768e:	e05f      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2201      	movs	r2, #1
 8007694:	60da      	str	r2, [r3, #12]
 8007696:	e05b      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	6a1a      	ldr	r2, [r3, #32]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d007      	beq.n	80076b8 <USB_HC_StartXfer+0x10c>
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d003      	beq.n	80076b8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	2204      	movs	r2, #4
 80076b4:	60da      	str	r2, [r3, #12]
 80076b6:	e04b      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	2203      	movs	r2, #3
 80076bc:	60da      	str	r2, [r3, #12]
 80076be:	e047      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80076c0:	79fb      	ldrb	r3, [r7, #7]
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d10d      	bne.n	80076e2 <USB_HC_StartXfer+0x136>
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	6a1b      	ldr	r3, [r3, #32]
 80076ca:	68ba      	ldr	r2, [r7, #8]
 80076cc:	8a92      	ldrh	r2, [r2, #20]
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d907      	bls.n	80076e2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80076d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076d4:	68ba      	ldr	r2, [r7, #8]
 80076d6:	8a92      	ldrh	r2, [r2, #20]
 80076d8:	fb03 f202 	mul.w	r2, r3, r2
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	61da      	str	r2, [r3, #28]
 80076e0:	e036      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	6a1a      	ldr	r2, [r3, #32]
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	61da      	str	r2, [r3, #28]
 80076ea:	e031      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	6a1b      	ldr	r3, [r3, #32]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d018      	beq.n	8007726 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	6a1b      	ldr	r3, [r3, #32]
 80076f8:	68ba      	ldr	r2, [r7, #8]
 80076fa:	8a92      	ldrh	r2, [r2, #20]
 80076fc:	4413      	add	r3, r2
 80076fe:	3b01      	subs	r3, #1
 8007700:	68ba      	ldr	r2, [r7, #8]
 8007702:	8a92      	ldrh	r2, [r2, #20]
 8007704:	fbb3 f3f2 	udiv	r3, r3, r2
 8007708:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800770a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800770c:	8b7b      	ldrh	r3, [r7, #26]
 800770e:	429a      	cmp	r2, r3
 8007710:	d90b      	bls.n	800772a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8007712:	8b7b      	ldrh	r3, [r7, #26]
 8007714:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007716:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007718:	68ba      	ldr	r2, [r7, #8]
 800771a:	8a92      	ldrh	r2, [r2, #20]
 800771c:	fb03 f202 	mul.w	r2, r3, r2
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	61da      	str	r2, [r3, #28]
 8007724:	e001      	b.n	800772a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8007726:	2301      	movs	r3, #1
 8007728:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800772a:	68bb      	ldr	r3, [r7, #8]
 800772c:	78db      	ldrb	r3, [r3, #3]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00a      	beq.n	8007748 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8007732:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	8a92      	ldrh	r2, [r2, #20]
 8007738:	fb03 f202 	mul.w	r2, r3, r2
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	61da      	str	r2, [r3, #28]
 8007740:	e006      	b.n	8007750 <USB_HC_StartXfer+0x1a4>
 8007742:	bf00      	nop
 8007744:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	6a1a      	ldr	r2, [r3, #32]
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007758:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800775a:	04d9      	lsls	r1, r3, #19
 800775c:	4ba3      	ldr	r3, [pc, #652]	@ (80079ec <USB_HC_StartXfer+0x440>)
 800775e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007760:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	7d9b      	ldrb	r3, [r3, #22]
 8007766:	075b      	lsls	r3, r3, #29
 8007768:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800776c:	69f9      	ldr	r1, [r7, #28]
 800776e:	0148      	lsls	r0, r1, #5
 8007770:	6a39      	ldr	r1, [r7, #32]
 8007772:	4401      	add	r1, r0
 8007774:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007778:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800777a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800777c:	79fb      	ldrb	r3, [r7, #7]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	6999      	ldr	r1, [r3, #24]
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	4413      	add	r3, r2
 800778e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007792:	460a      	mov	r2, r1
 8007794:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8007796:	6a3b      	ldr	r3, [r7, #32]
 8007798:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	f003 0301 	and.w	r3, r3, #1
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	bf0c      	ite	eq
 80077a6:	2301      	moveq	r3, #1
 80077a8:	2300      	movne	r3, #0
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 80077ae:	69fb      	ldr	r3, [r7, #28]
 80077b0:	015a      	lsls	r2, r3, #5
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	4413      	add	r3, r2
 80077b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	69fa      	ldr	r2, [r7, #28]
 80077be:	0151      	lsls	r1, r2, #5
 80077c0:	6a3a      	ldr	r2, [r7, #32]
 80077c2:	440a      	add	r2, r1
 80077c4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077c8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80077cc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80077ce:	69fb      	ldr	r3, [r7, #28]
 80077d0:	015a      	lsls	r2, r3, #5
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	4413      	add	r3, r2
 80077d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	7e7b      	ldrb	r3, [r7, #25]
 80077de:	075b      	lsls	r3, r3, #29
 80077e0:	69f9      	ldr	r1, [r7, #28]
 80077e2:	0148      	lsls	r0, r1, #5
 80077e4:	6a39      	ldr	r1, [r7, #32]
 80077e6:	4401      	add	r1, r0
 80077e8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80077ec:	4313      	orrs	r3, r2
 80077ee:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	799b      	ldrb	r3, [r3, #6]
 80077f4:	2b01      	cmp	r3, #1
 80077f6:	f040 80c3 	bne.w	8007980 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	7c5b      	ldrb	r3, [r3, #17]
 80077fe:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007800:	68ba      	ldr	r2, [r7, #8]
 8007802:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007804:	4313      	orrs	r3, r2
 8007806:	69fa      	ldr	r2, [r7, #28]
 8007808:	0151      	lsls	r1, r2, #5
 800780a:	6a3a      	ldr	r2, [r7, #32]
 800780c:	440a      	add	r2, r1
 800780e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007812:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007816:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	015a      	lsls	r2, r3, #5
 800781c:	6a3b      	ldr	r3, [r7, #32]
 800781e:	4413      	add	r3, r2
 8007820:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	69fa      	ldr	r2, [r7, #28]
 8007828:	0151      	lsls	r1, r2, #5
 800782a:	6a3a      	ldr	r2, [r7, #32]
 800782c:	440a      	add	r2, r1
 800782e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007832:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007836:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	79db      	ldrb	r3, [r3, #7]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d123      	bne.n	8007888 <USB_HC_StartXfer+0x2dc>
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	78db      	ldrb	r3, [r3, #3]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d11f      	bne.n	8007888 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	015a      	lsls	r2, r3, #5
 800784c:	6a3b      	ldr	r3, [r7, #32]
 800784e:	4413      	add	r3, r2
 8007850:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	69fa      	ldr	r2, [r7, #28]
 8007858:	0151      	lsls	r1, r2, #5
 800785a:	6a3a      	ldr	r2, [r7, #32]
 800785c:	440a      	add	r2, r1
 800785e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007862:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007866:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	015a      	lsls	r2, r3, #5
 800786c:	6a3b      	ldr	r3, [r7, #32]
 800786e:	4413      	add	r3, r2
 8007870:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	69fa      	ldr	r2, [r7, #28]
 8007878:	0151      	lsls	r1, r2, #5
 800787a:	6a3a      	ldr	r2, [r7, #32]
 800787c:	440a      	add	r2, r1
 800787e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007882:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007886:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	7c9b      	ldrb	r3, [r3, #18]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d003      	beq.n	8007898 <USB_HC_StartXfer+0x2ec>
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	7c9b      	ldrb	r3, [r3, #18]
 8007894:	2b03      	cmp	r3, #3
 8007896:	d117      	bne.n	80078c8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800789c:	2b01      	cmp	r3, #1
 800789e:	d113      	bne.n	80078c8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	78db      	ldrb	r3, [r3, #3]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d10f      	bne.n	80078c8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80078a8:	69fb      	ldr	r3, [r7, #28]
 80078aa:	015a      	lsls	r2, r3, #5
 80078ac:	6a3b      	ldr	r3, [r7, #32]
 80078ae:	4413      	add	r3, r2
 80078b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	69fa      	ldr	r2, [r7, #28]
 80078b8:	0151      	lsls	r1, r2, #5
 80078ba:	6a3a      	ldr	r2, [r7, #32]
 80078bc:	440a      	add	r2, r1
 80078be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078c6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	7c9b      	ldrb	r3, [r3, #18]
 80078cc:	2b01      	cmp	r3, #1
 80078ce:	d162      	bne.n	8007996 <USB_HC_StartXfer+0x3ea>
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	78db      	ldrb	r3, [r3, #3]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d15e      	bne.n	8007996 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	68db      	ldr	r3, [r3, #12]
 80078dc:	3b01      	subs	r3, #1
 80078de:	2b03      	cmp	r3, #3
 80078e0:	d858      	bhi.n	8007994 <USB_HC_StartXfer+0x3e8>
 80078e2:	a201      	add	r2, pc, #4	@ (adr r2, 80078e8 <USB_HC_StartXfer+0x33c>)
 80078e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e8:	080078f9 	.word	0x080078f9
 80078ec:	0800791b 	.word	0x0800791b
 80078f0:	0800793d 	.word	0x0800793d
 80078f4:	0800795f 	.word	0x0800795f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80078f8:	69fb      	ldr	r3, [r7, #28]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007904:	685b      	ldr	r3, [r3, #4]
 8007906:	69fa      	ldr	r2, [r7, #28]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	6a3a      	ldr	r2, [r7, #32]
 800790c:	440a      	add	r2, r1
 800790e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007916:	6053      	str	r3, [r2, #4]
          break;
 8007918:	e03d      	b.n	8007996 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	015a      	lsls	r2, r3, #5
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	4413      	add	r3, r2
 8007922:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007926:	685b      	ldr	r3, [r3, #4]
 8007928:	69fa      	ldr	r2, [r7, #28]
 800792a:	0151      	lsls	r1, r2, #5
 800792c:	6a3a      	ldr	r2, [r7, #32]
 800792e:	440a      	add	r2, r1
 8007930:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007934:	f043 030e 	orr.w	r3, r3, #14
 8007938:	6053      	str	r3, [r2, #4]
          break;
 800793a:	e02c      	b.n	8007996 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	015a      	lsls	r2, r3, #5
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	4413      	add	r3, r2
 8007944:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	69fa      	ldr	r2, [r7, #28]
 800794c:	0151      	lsls	r1, r2, #5
 800794e:	6a3a      	ldr	r2, [r7, #32]
 8007950:	440a      	add	r2, r1
 8007952:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007956:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800795a:	6053      	str	r3, [r2, #4]
          break;
 800795c:	e01b      	b.n	8007996 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800795e:	69fb      	ldr	r3, [r7, #28]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	6a3b      	ldr	r3, [r7, #32]
 8007964:	4413      	add	r3, r2
 8007966:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	69fa      	ldr	r2, [r7, #28]
 800796e:	0151      	lsls	r1, r2, #5
 8007970:	6a3a      	ldr	r2, [r7, #32]
 8007972:	440a      	add	r2, r1
 8007974:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007978:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800797c:	6053      	str	r3, [r2, #4]
          break;
 800797e:	e00a      	b.n	8007996 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	015a      	lsls	r2, r3, #5
 8007984:	6a3b      	ldr	r3, [r7, #32]
 8007986:	4413      	add	r3, r2
 8007988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800798c:	461a      	mov	r2, r3
 800798e:	2300      	movs	r3, #0
 8007990:	6053      	str	r3, [r2, #4]
 8007992:	e000      	b.n	8007996 <USB_HC_StartXfer+0x3ea>
          break;
 8007994:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	4413      	add	r3, r2
 800799e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80079ac:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	78db      	ldrb	r3, [r3, #3]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d004      	beq.n	80079c0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80079bc:	613b      	str	r3, [r7, #16]
 80079be:	e003      	b.n	80079c8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80079c6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80079ce:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80079d0:	69fb      	ldr	r3, [r7, #28]
 80079d2:	015a      	lsls	r2, r3, #5
 80079d4:	6a3b      	ldr	r3, [r7, #32]
 80079d6:	4413      	add	r3, r2
 80079d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80079dc:	461a      	mov	r2, r3
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80079e8:	2300      	movs	r3, #0
 80079ea:	e055      	b.n	8007a98 <USB_HC_StartXfer+0x4ec>
 80079ec:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	78db      	ldrb	r3, [r3, #3]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d14e      	bne.n	8007a96 <USB_HC_StartXfer+0x4ea>
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	6a1b      	ldr	r3, [r3, #32]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d04a      	beq.n	8007a96 <USB_HC_StartXfer+0x4ea>
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	79db      	ldrb	r3, [r3, #7]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d146      	bne.n	8007a96 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	7c9b      	ldrb	r3, [r3, #18]
 8007a0c:	2b03      	cmp	r3, #3
 8007a0e:	d831      	bhi.n	8007a74 <USB_HC_StartXfer+0x4c8>
 8007a10:	a201      	add	r2, pc, #4	@ (adr r2, 8007a18 <USB_HC_StartXfer+0x46c>)
 8007a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a16:	bf00      	nop
 8007a18:	08007a29 	.word	0x08007a29
 8007a1c:	08007a4d 	.word	0x08007a4d
 8007a20:	08007a29 	.word	0x08007a29
 8007a24:	08007a4d 	.word	0x08007a4d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	6a1b      	ldr	r3, [r3, #32]
 8007a2c:	3303      	adds	r3, #3
 8007a2e:	089b      	lsrs	r3, r3, #2
 8007a30:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8007a32:	8afa      	ldrh	r2, [r7, #22]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d91c      	bls.n	8007a78 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	f043 0220 	orr.w	r2, r3, #32
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	619a      	str	r2, [r3, #24]
        }
        break;
 8007a4a:	e015      	b.n	8007a78 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	6a1b      	ldr	r3, [r3, #32]
 8007a50:	3303      	adds	r3, #3
 8007a52:	089b      	lsrs	r3, r3, #2
 8007a54:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8007a56:	8afa      	ldrh	r2, [r7, #22]
 8007a58:	6a3b      	ldr	r3, [r7, #32]
 8007a5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	b29b      	uxth	r3, r3
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d90a      	bls.n	8007a7c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	619a      	str	r2, [r3, #24]
        }
        break;
 8007a72:	e003      	b.n	8007a7c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007a74:	bf00      	nop
 8007a76:	e002      	b.n	8007a7e <USB_HC_StartXfer+0x4d2>
        break;
 8007a78:	bf00      	nop
 8007a7a:	e000      	b.n	8007a7e <USB_HC_StartXfer+0x4d2>
        break;
 8007a7c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	6999      	ldr	r1, [r3, #24]
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	785a      	ldrb	r2, [r3, #1]
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	9000      	str	r0, [sp, #0]
 8007a90:	68f8      	ldr	r0, [r7, #12]
 8007a92:	f7ff f9c3 	bl	8006e1c <USB_WritePacket>
  }

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3728      	adds	r7, #40	@ 0x28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b085      	sub	sp, #20
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007ab2:	695b      	ldr	r3, [r3, #20]
 8007ab4:	b29b      	uxth	r3, r3
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3714      	adds	r7, #20
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b089      	sub	sp, #36	@ 0x24
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
 8007aca:	460b      	mov	r3, r1
 8007acc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007ad2:	78fb      	ldrb	r3, [r7, #3]
 8007ad4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	015a      	lsls	r2, r3, #5
 8007ade:	69fb      	ldr	r3, [r7, #28]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	0c9b      	lsrs	r3, r3, #18
 8007aea:	f003 0303 	and.w	r3, r3, #3
 8007aee:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	0fdb      	lsrs	r3, r3, #31
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007b06:	69bb      	ldr	r3, [r7, #24]
 8007b08:	015a      	lsls	r2, r3, #5
 8007b0a:	69fb      	ldr	r3, [r7, #28]
 8007b0c:	4413      	add	r3, r2
 8007b0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	0fdb      	lsrs	r3, r3, #31
 8007b16:	f003 0301 	and.w	r3, r3, #1
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f003 0320 	and.w	r3, r3, #32
 8007b24:	2b20      	cmp	r3, #32
 8007b26:	d10d      	bne.n	8007b44 <USB_HC_Halt+0x82>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d10a      	bne.n	8007b44 <USB_HC_Halt+0x82>
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d005      	beq.n	8007b40 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d002      	beq.n	8007b40 <USB_HC_Halt+0x7e>
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	2b03      	cmp	r3, #3
 8007b3e:	d101      	bne.n	8007b44 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007b40:	2300      	movs	r3, #0
 8007b42:	e0d8      	b.n	8007cf6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007b44:	697b      	ldr	r3, [r7, #20]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d002      	beq.n	8007b50 <USB_HC_Halt+0x8e>
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d173      	bne.n	8007c38 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007b50:	69bb      	ldr	r3, [r7, #24]
 8007b52:	015a      	lsls	r2, r3, #5
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	4413      	add	r3, r2
 8007b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	69ba      	ldr	r2, [r7, #24]
 8007b60:	0151      	lsls	r1, r2, #5
 8007b62:	69fa      	ldr	r2, [r7, #28]
 8007b64:	440a      	add	r2, r1
 8007b66:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b6e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	f003 0320 	and.w	r3, r3, #32
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d14a      	bne.n	8007c12 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b80:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d133      	bne.n	8007bf0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	0151      	lsls	r1, r2, #5
 8007b9a:	69fa      	ldr	r2, [r7, #28]
 8007b9c:	440a      	add	r2, r1
 8007b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ba6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007ba8:	69bb      	ldr	r3, [r7, #24]
 8007baa:	015a      	lsls	r2, r3, #5
 8007bac:	69fb      	ldr	r3, [r7, #28]
 8007bae:	4413      	add	r3, r2
 8007bb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	69ba      	ldr	r2, [r7, #24]
 8007bb8:	0151      	lsls	r1, r2, #5
 8007bba:	69fa      	ldr	r2, [r7, #28]
 8007bbc:	440a      	add	r2, r1
 8007bbe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007bc6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007bc8:	68bb      	ldr	r3, [r7, #8]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007bd4:	d82e      	bhi.n	8007c34 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	015a      	lsls	r2, r3, #5
 8007bda:	69fb      	ldr	r3, [r7, #28]
 8007bdc:	4413      	add	r3, r2
 8007bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007be8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bec:	d0ec      	beq.n	8007bc8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007bee:	e081      	b.n	8007cf4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	015a      	lsls	r2, r3, #5
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	4413      	add	r3, r2
 8007bf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69ba      	ldr	r2, [r7, #24]
 8007c00:	0151      	lsls	r1, r2, #5
 8007c02:	69fa      	ldr	r2, [r7, #28]
 8007c04:	440a      	add	r2, r1
 8007c06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c0e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007c10:	e070      	b.n	8007cf4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	015a      	lsls	r2, r3, #5
 8007c16:	69fb      	ldr	r3, [r7, #28]
 8007c18:	4413      	add	r3, r2
 8007c1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	69ba      	ldr	r2, [r7, #24]
 8007c22:	0151      	lsls	r1, r2, #5
 8007c24:	69fa      	ldr	r2, [r7, #28]
 8007c26:	440a      	add	r2, r1
 8007c28:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c2c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c30:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007c32:	e05f      	b.n	8007cf4 <USB_HC_Halt+0x232>
            break;
 8007c34:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007c36:	e05d      	b.n	8007cf4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007c38:	69bb      	ldr	r3, [r7, #24]
 8007c3a:	015a      	lsls	r2, r3, #5
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	4413      	add	r3, r2
 8007c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	69ba      	ldr	r2, [r7, #24]
 8007c48:	0151      	lsls	r1, r2, #5
 8007c4a:	69fa      	ldr	r2, [r7, #28]
 8007c4c:	440a      	add	r2, r1
 8007c4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c52:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007c56:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007c58:	69fb      	ldr	r3, [r7, #28]
 8007c5a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d133      	bne.n	8007cd0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	0151      	lsls	r1, r2, #5
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c86:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	69fb      	ldr	r3, [r7, #28]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	69ba      	ldr	r2, [r7, #24]
 8007c98:	0151      	lsls	r1, r2, #5
 8007c9a:	69fa      	ldr	r2, [r7, #28]
 8007c9c:	440a      	add	r2, r1
 8007c9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ca2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ca6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	3301      	adds	r3, #1
 8007cac:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007cb4:	d81d      	bhi.n	8007cf2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007cb6:	69bb      	ldr	r3, [r7, #24]
 8007cb8:	015a      	lsls	r2, r3, #5
 8007cba:	69fb      	ldr	r3, [r7, #28]
 8007cbc:	4413      	add	r3, r2
 8007cbe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ccc:	d0ec      	beq.n	8007ca8 <USB_HC_Halt+0x1e6>
 8007cce:	e011      	b.n	8007cf4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	0151      	lsls	r1, r2, #5
 8007ce2:	69fa      	ldr	r2, [r7, #28]
 8007ce4:	440a      	add	r2, r1
 8007ce6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cee:	6013      	str	r3, [r2, #0]
 8007cf0:	e000      	b.n	8007cf4 <USB_HC_Halt+0x232>
          break;
 8007cf2:	bf00      	nop
    }
  }

  return HAL_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3724      	adds	r7, #36	@ 0x24
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
	...

08007d04 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007d04:	b480      	push	{r7}
 8007d06:	b087      	sub	sp, #28
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007d14:	78fb      	ldrb	r3, [r7, #3]
 8007d16:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	04da      	lsls	r2, r3, #19
 8007d20:	4b15      	ldr	r3, [pc, #84]	@ (8007d78 <USB_DoPing+0x74>)
 8007d22:	4013      	ands	r3, r2
 8007d24:	693a      	ldr	r2, [r7, #16]
 8007d26:	0151      	lsls	r1, r2, #5
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	440a      	add	r2, r1
 8007d2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007d30:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d34:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	015a      	lsls	r2, r3, #5
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d4c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d54:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	015a      	lsls	r2, r3, #5
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d62:	461a      	mov	r2, r3
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	371c      	adds	r7, #28
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	1ff80000 	.word	0x1ff80000

08007d7c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	f7fe ff86 	bl	8006ca2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d96:	2110      	movs	r1, #16
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7fe ffdf 	bl	8006d5c <USB_FlushTxFifo>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d001      	beq.n	8007da8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f7ff f809 	bl	8006dc0 <USB_FlushRxFifo>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007db4:	2301      	movs	r3, #1
 8007db6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007db8:	2300      	movs	r3, #0
 8007dba:	61bb      	str	r3, [r7, #24]
 8007dbc:	e01f      	b.n	8007dfe <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007dd4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ddc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007de4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	697b      	ldr	r3, [r7, #20]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df2:	461a      	mov	r2, r3
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	61bb      	str	r3, [r7, #24]
 8007dfe:	69bb      	ldr	r3, [r7, #24]
 8007e00:	2b0f      	cmp	r3, #15
 8007e02:	d9dc      	bls.n	8007dbe <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007e04:	2300      	movs	r3, #0
 8007e06:	61bb      	str	r3, [r7, #24]
 8007e08:	e034      	b.n	8007e74 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007e0a:	69bb      	ldr	r3, [r7, #24]
 8007e0c:	015a      	lsls	r2, r3, #5
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	4413      	add	r3, r2
 8007e12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e20:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e28:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007e30:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007e32:	69bb      	ldr	r3, [r7, #24]
 8007e34:	015a      	lsls	r2, r3, #5
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e3e:	461a      	mov	r2, r3
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	3301      	adds	r3, #1
 8007e48:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007e50:	d80c      	bhi.n	8007e6c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007e52:	69bb      	ldr	r3, [r7, #24]
 8007e54:	015a      	lsls	r2, r3, #5
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	4413      	add	r3, r2
 8007e5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e68:	d0ec      	beq.n	8007e44 <USB_StopHost+0xc8>
 8007e6a:	e000      	b.n	8007e6e <USB_StopHost+0xf2>
        break;
 8007e6c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007e6e:	69bb      	ldr	r3, [r7, #24]
 8007e70:	3301      	adds	r3, #1
 8007e72:	61bb      	str	r3, [r7, #24]
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b0f      	cmp	r3, #15
 8007e78:	d9c7      	bls.n	8007e0a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e80:	461a      	mov	r2, r3
 8007e82:	f04f 33ff 	mov.w	r3, #4294967295
 8007e86:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8007e8e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f7fe fef5 	bl	8006c80 <USB_EnableGlobalInt>

  return ret;
 8007e96:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3720      	adds	r7, #32
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bd80      	pop	{r7, pc}

08007ea0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007ea0:	b590      	push	{r4, r7, lr}
 8007ea2:	b089      	sub	sp, #36	@ 0x24
 8007ea4:	af04      	add	r7, sp, #16
 8007ea6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	2202      	movs	r2, #2
 8007eac:	2102      	movs	r1, #2
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	f000 fc83 	bl	80087ba <USBH_FindInterface>
 8007eb4:	4603      	mov	r3, r0
 8007eb6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007eb8:	7bfb      	ldrb	r3, [r7, #15]
 8007eba:	2bff      	cmp	r3, #255	@ 0xff
 8007ebc:	d002      	beq.n	8007ec4 <USBH_CDC_InterfaceInit+0x24>
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
 8007ec0:	2b01      	cmp	r3, #1
 8007ec2:	d901      	bls.n	8007ec8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007ec4:	2302      	movs	r3, #2
 8007ec6:	e13d      	b.n	8008144 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007ec8:	7bfb      	ldrb	r3, [r7, #15]
 8007eca:	4619      	mov	r1, r3
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fc58 	bl	8008782 <USBH_SelectInterface>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007ed6:	7bbb      	ldrb	r3, [r7, #14]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d001      	beq.n	8007ee0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007edc:	2302      	movs	r3, #2
 8007ede:	e131      	b.n	8008144 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007ee6:	2050      	movs	r0, #80	@ 0x50
 8007ee8:	f002 fb58 	bl	800a59c <malloc>
 8007eec:	4603      	mov	r3, r0
 8007eee:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ef6:	69db      	ldr	r3, [r3, #28]
 8007ef8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d101      	bne.n	8007f04 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007f00:	2302      	movs	r3, #2
 8007f02:	e11f      	b.n	8008144 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007f04:	2250      	movs	r2, #80	@ 0x50
 8007f06:	2100      	movs	r1, #0
 8007f08:	68b8      	ldr	r0, [r7, #8]
 8007f0a:	f003 f996 	bl	800b23a <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f0e:	7bfb      	ldrb	r3, [r7, #15]
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	211a      	movs	r1, #26
 8007f14:	fb01 f303 	mul.w	r3, r1, r3
 8007f18:	4413      	add	r3, r2
 8007f1a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	b25b      	sxtb	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	da15      	bge.n	8007f52 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f26:	7bfb      	ldrb	r3, [r7, #15]
 8007f28:	687a      	ldr	r2, [r7, #4]
 8007f2a:	211a      	movs	r1, #26
 8007f2c:	fb01 f303 	mul.w	r3, r1, r3
 8007f30:	4413      	add	r3, r2
 8007f32:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f36:	781a      	ldrb	r2, [r3, #0]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	687a      	ldr	r2, [r7, #4]
 8007f40:	211a      	movs	r1, #26
 8007f42:	fb01 f303 	mul.w	r3, r1, r3
 8007f46:	4413      	add	r3, r2
 8007f48:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f4c:	881a      	ldrh	r2, [r3, #0]
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	785b      	ldrb	r3, [r3, #1]
 8007f56:	4619      	mov	r1, r3
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f001 ffc4 	bl	8009ee6 <USBH_AllocPipe>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	461a      	mov	r2, r3
 8007f62:	68bb      	ldr	r3, [r7, #8]
 8007f64:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	7819      	ldrb	r1, [r3, #0]
 8007f6a:	68bb      	ldr	r3, [r7, #8]
 8007f6c:	7858      	ldrb	r0, [r3, #1]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f7a:	68ba      	ldr	r2, [r7, #8]
 8007f7c:	8952      	ldrh	r2, [r2, #10]
 8007f7e:	9202      	str	r2, [sp, #8]
 8007f80:	2203      	movs	r2, #3
 8007f82:	9201      	str	r2, [sp, #4]
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	4623      	mov	r3, r4
 8007f88:	4602      	mov	r2, r0
 8007f8a:	6878      	ldr	r0, [r7, #4]
 8007f8c:	f001 ff7c 	bl	8009e88 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	781b      	ldrb	r3, [r3, #0]
 8007f94:	2200      	movs	r2, #0
 8007f96:	4619      	mov	r1, r3
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f002 fa79 	bl	800a490 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	210a      	movs	r1, #10
 8007fa4:	6878      	ldr	r0, [r7, #4]
 8007fa6:	f000 fc08 	bl	80087ba <USBH_FindInterface>
 8007faa:	4603      	mov	r3, r0
 8007fac:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007fae:	7bfb      	ldrb	r3, [r7, #15]
 8007fb0:	2bff      	cmp	r3, #255	@ 0xff
 8007fb2:	d002      	beq.n	8007fba <USBH_CDC_InterfaceInit+0x11a>
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
 8007fb6:	2b01      	cmp	r3, #1
 8007fb8:	d901      	bls.n	8007fbe <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e0c2      	b.n	8008144 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007fbe:	7bfb      	ldrb	r3, [r7, #15]
 8007fc0:	687a      	ldr	r2, [r7, #4]
 8007fc2:	211a      	movs	r1, #26
 8007fc4:	fb01 f303 	mul.w	r3, r1, r3
 8007fc8:	4413      	add	r3, r2
 8007fca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	b25b      	sxtb	r3, r3
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	da16      	bge.n	8008004 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007fd6:	7bfb      	ldrb	r3, [r7, #15]
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	211a      	movs	r1, #26
 8007fdc:	fb01 f303 	mul.w	r3, r1, r3
 8007fe0:	4413      	add	r3, r2
 8007fe2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007fe6:	781a      	ldrb	r2, [r3, #0]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007fec:	7bfb      	ldrb	r3, [r7, #15]
 8007fee:	687a      	ldr	r2, [r7, #4]
 8007ff0:	211a      	movs	r1, #26
 8007ff2:	fb01 f303 	mul.w	r3, r1, r3
 8007ff6:	4413      	add	r3, r2
 8007ff8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007ffc:	881a      	ldrh	r2, [r3, #0]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	835a      	strh	r2, [r3, #26]
 8008002:	e015      	b.n	8008030 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8008004:	7bfb      	ldrb	r3, [r7, #15]
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	211a      	movs	r1, #26
 800800a:	fb01 f303 	mul.w	r3, r1, r3
 800800e:	4413      	add	r3, r2
 8008010:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8008014:	781a      	ldrb	r2, [r3, #0]
 8008016:	68bb      	ldr	r3, [r7, #8]
 8008018:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800801a:	7bfb      	ldrb	r3, [r7, #15]
 800801c:	687a      	ldr	r2, [r7, #4]
 800801e:	211a      	movs	r1, #26
 8008020:	fb01 f303 	mul.w	r3, r1, r3
 8008024:	4413      	add	r3, r2
 8008026:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800802a:	881a      	ldrh	r2, [r3, #0]
 800802c:	68bb      	ldr	r3, [r7, #8]
 800802e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	687a      	ldr	r2, [r7, #4]
 8008034:	211a      	movs	r1, #26
 8008036:	fb01 f303 	mul.w	r3, r1, r3
 800803a:	4413      	add	r3, r2
 800803c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	b25b      	sxtb	r3, r3
 8008044:	2b00      	cmp	r3, #0
 8008046:	da16      	bge.n	8008076 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008048:	7bfb      	ldrb	r3, [r7, #15]
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	211a      	movs	r1, #26
 800804e:	fb01 f303 	mul.w	r3, r1, r3
 8008052:	4413      	add	r3, r2
 8008054:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008058:	781a      	ldrb	r2, [r3, #0]
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800805e:	7bfb      	ldrb	r3, [r7, #15]
 8008060:	687a      	ldr	r2, [r7, #4]
 8008062:	211a      	movs	r1, #26
 8008064:	fb01 f303 	mul.w	r3, r1, r3
 8008068:	4413      	add	r3, r2
 800806a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800806e:	881a      	ldrh	r2, [r3, #0]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	835a      	strh	r2, [r3, #26]
 8008074:	e015      	b.n	80080a2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	687a      	ldr	r2, [r7, #4]
 800807a:	211a      	movs	r1, #26
 800807c:	fb01 f303 	mul.w	r3, r1, r3
 8008080:	4413      	add	r3, r2
 8008082:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8008086:	781a      	ldrb	r2, [r3, #0]
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	211a      	movs	r1, #26
 8008092:	fb01 f303 	mul.w	r3, r1, r3
 8008096:	4413      	add	r3, r2
 8008098:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800809c:	881a      	ldrh	r2, [r3, #0]
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	7b9b      	ldrb	r3, [r3, #14]
 80080a6:	4619      	mov	r1, r3
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f001 ff1c 	bl	8009ee6 <USBH_AllocPipe>
 80080ae:	4603      	mov	r3, r0
 80080b0:	461a      	mov	r2, r3
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	7bdb      	ldrb	r3, [r3, #15]
 80080ba:	4619      	mov	r1, r3
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f001 ff12 	bl	8009ee6 <USBH_AllocPipe>
 80080c2:	4603      	mov	r3, r0
 80080c4:	461a      	mov	r2, r3
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	7b59      	ldrb	r1, [r3, #13]
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	7b98      	ldrb	r0, [r3, #14]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	8b12      	ldrh	r2, [r2, #24]
 80080e2:	9202      	str	r2, [sp, #8]
 80080e4:	2202      	movs	r2, #2
 80080e6:	9201      	str	r2, [sp, #4]
 80080e8:	9300      	str	r3, [sp, #0]
 80080ea:	4623      	mov	r3, r4
 80080ec:	4602      	mov	r2, r0
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f001 feca 	bl	8009e88 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	7b19      	ldrb	r1, [r3, #12]
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	7bd8      	ldrb	r0, [r3, #15]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008108:	68ba      	ldr	r2, [r7, #8]
 800810a:	8b52      	ldrh	r2, [r2, #26]
 800810c:	9202      	str	r2, [sp, #8]
 800810e:	2202      	movs	r2, #2
 8008110:	9201      	str	r2, [sp, #4]
 8008112:	9300      	str	r3, [sp, #0]
 8008114:	4623      	mov	r3, r4
 8008116:	4602      	mov	r2, r0
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f001 feb5 	bl	8009e88 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	2200      	movs	r2, #0
 8008122:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	7b5b      	ldrb	r3, [r3, #13]
 800812a:	2200      	movs	r2, #0
 800812c:	4619      	mov	r1, r3
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f002 f9ae 	bl	800a490 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	7b1b      	ldrb	r3, [r3, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	4619      	mov	r1, r3
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f002 f9a7 	bl	800a490 <USBH_LL_SetToggle>

  return USBH_OK;
 8008142:	2300      	movs	r3, #0
}
 8008144:	4618      	mov	r0, r3
 8008146:	3714      	adds	r7, #20
 8008148:	46bd      	mov	sp, r7
 800814a:	bd90      	pop	{r4, r7, pc}

0800814c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b084      	sub	sp, #16
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800815a:	69db      	ldr	r3, [r3, #28]
 800815c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00e      	beq.n	8008184 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	4619      	mov	r1, r3
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f001 feaa 	bl	8009ec6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f001 fed5 	bl	8009f28 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	2200      	movs	r2, #0
 8008182:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	7b1b      	ldrb	r3, [r3, #12]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00e      	beq.n	80081aa <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	7b1b      	ldrb	r3, [r3, #12]
 8008190:	4619      	mov	r1, r3
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f001 fe97 	bl	8009ec6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	7b1b      	ldrb	r3, [r3, #12]
 800819c:	4619      	mov	r1, r3
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f001 fec2 	bl	8009f28 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	7b5b      	ldrb	r3, [r3, #13]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00e      	beq.n	80081d0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	7b5b      	ldrb	r3, [r3, #13]
 80081b6:	4619      	mov	r1, r3
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f001 fe84 	bl	8009ec6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	7b5b      	ldrb	r3, [r3, #13]
 80081c2:	4619      	mov	r1, r3
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f001 feaf 	bl	8009f28 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2200      	movs	r2, #0
 80081ce:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081d6:	69db      	ldr	r3, [r3, #28]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d00b      	beq.n	80081f4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081e2:	69db      	ldr	r3, [r3, #28]
 80081e4:	4618      	mov	r0, r3
 80081e6:	f002 f9e1 	bl	800a5ac <free>
    phost->pActiveClass->pData = 0U;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081f0:	2200      	movs	r2, #0
 80081f2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3710      	adds	r7, #16
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}

080081fe <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80081fe:	b580      	push	{r7, lr}
 8008200:	b084      	sub	sp, #16
 8008202:	af00      	add	r7, sp, #0
 8008204:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800820c:	69db      	ldr	r3, [r3, #28]
 800820e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	3340      	adds	r3, #64	@ 0x40
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f8b1 	bl	800837e <GetLineCoding>
 800821c:	4603      	mov	r3, r0
 800821e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8008220:	7afb      	ldrb	r3, [r7, #11]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d105      	bne.n	8008232 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800822c:	2102      	movs	r1, #2
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8008232:	7afb      	ldrb	r3, [r7, #11]
}
 8008234:	4618      	mov	r0, r3
 8008236:	3710      	adds	r7, #16
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8008244:	2301      	movs	r3, #1
 8008246:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8008248:	2300      	movs	r3, #0
 800824a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008252:	69db      	ldr	r3, [r3, #28]
 8008254:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800825c:	2b04      	cmp	r3, #4
 800825e:	d877      	bhi.n	8008350 <USBH_CDC_Process+0x114>
 8008260:	a201      	add	r2, pc, #4	@ (adr r2, 8008268 <USBH_CDC_Process+0x2c>)
 8008262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008266:	bf00      	nop
 8008268:	0800827d 	.word	0x0800827d
 800826c:	08008283 	.word	0x08008283
 8008270:	080082b3 	.word	0x080082b3
 8008274:	08008327 	.word	0x08008327
 8008278:	08008335 	.word	0x08008335
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800827c:	2300      	movs	r3, #0
 800827e:	73fb      	strb	r3, [r7, #15]
      break;
 8008280:	e06d      	b.n	800835e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008286:	4619      	mov	r1, r3
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 f897 	bl	80083bc <SetLineCoding>
 800828e:	4603      	mov	r3, r0
 8008290:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008292:	7bbb      	ldrb	r3, [r7, #14]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d104      	bne.n	80082a2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	2202      	movs	r2, #2
 800829c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80082a0:	e058      	b.n	8008354 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80082a2:	7bbb      	ldrb	r3, [r7, #14]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d055      	beq.n	8008354 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	2204      	movs	r2, #4
 80082ac:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80082b0:	e050      	b.n	8008354 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80082b2:	68bb      	ldr	r3, [r7, #8]
 80082b4:	3340      	adds	r3, #64	@ 0x40
 80082b6:	4619      	mov	r1, r3
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f000 f860 	bl	800837e <GetLineCoding>
 80082be:	4603      	mov	r3, r0
 80082c0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80082c2:	7bbb      	ldrb	r3, [r7, #14]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d126      	bne.n	8008316 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80082d0:	68bb      	ldr	r3, [r7, #8]
 80082d2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082da:	791b      	ldrb	r3, [r3, #4]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d13b      	bne.n	8008358 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80082e6:	68bb      	ldr	r3, [r7, #8]
 80082e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082ea:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d133      	bne.n	8008358 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082fa:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d12b      	bne.n	8008358 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008308:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800830a:	429a      	cmp	r2, r3
 800830c:	d124      	bne.n	8008358 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f958 	bl	80085c4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008314:	e020      	b.n	8008358 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8008316:	7bbb      	ldrb	r3, [r7, #14]
 8008318:	2b01      	cmp	r3, #1
 800831a:	d01d      	beq.n	8008358 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2204      	movs	r2, #4
 8008320:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008324:	e018      	b.n	8008358 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 f867 	bl	80083fa <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f8da 	bl	80084e6 <CDC_ProcessReception>
      break;
 8008332:	e014      	b.n	800835e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8008334:	2100      	movs	r1, #0
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f001 f81e 	bl	8009378 <USBH_ClrFeature>
 800833c:	4603      	mov	r3, r0
 800833e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8008340:	7bbb      	ldrb	r3, [r7, #14]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d10a      	bne.n	800835c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	2200      	movs	r2, #0
 800834a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800834e:	e005      	b.n	800835c <USBH_CDC_Process+0x120>

    default:
      break;
 8008350:	bf00      	nop
 8008352:	e004      	b.n	800835e <USBH_CDC_Process+0x122>
      break;
 8008354:	bf00      	nop
 8008356:	e002      	b.n	800835e <USBH_CDC_Process+0x122>
      break;
 8008358:	bf00      	nop
 800835a:	e000      	b.n	800835e <USBH_CDC_Process+0x122>
      break;
 800835c:	bf00      	nop

  }

  return status;
 800835e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3710      	adds	r7, #16
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b082      	sub	sp, #8
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
 8008386:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	22a1      	movs	r2, #161	@ 0xa1
 800838c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2221      	movs	r2, #33	@ 0x21
 8008392:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2200      	movs	r2, #0
 800839e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2207      	movs	r2, #7
 80083a4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	2207      	movs	r2, #7
 80083aa:	4619      	mov	r1, r3
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	f001 fb17 	bl	80099e0 <USBH_CtlReq>
 80083b2:	4603      	mov	r3, r0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3708      	adds	r7, #8
 80083b8:	46bd      	mov	sp, r7
 80083ba:	bd80      	pop	{r7, pc}

080083bc <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b082      	sub	sp, #8
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	2221      	movs	r2, #33	@ 0x21
 80083ca:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2220      	movs	r2, #32
 80083d0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2207      	movs	r2, #7
 80083e2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	2207      	movs	r2, #7
 80083e8:	4619      	mov	r1, r3
 80083ea:	6878      	ldr	r0, [r7, #4]
 80083ec:	f001 faf8 	bl	80099e0 <USBH_CtlReq>
 80083f0:	4603      	mov	r3, r0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3708      	adds	r7, #8
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b086      	sub	sp, #24
 80083fe:	af02      	add	r7, sp, #8
 8008400:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800840c:	2300      	movs	r3, #0
 800840e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008416:	2b01      	cmp	r3, #1
 8008418:	d002      	beq.n	8008420 <CDC_ProcessTransmission+0x26>
 800841a:	2b02      	cmp	r3, #2
 800841c:	d023      	beq.n	8008466 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800841e:	e05e      	b.n	80084de <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	8b12      	ldrh	r2, [r2, #24]
 8008428:	4293      	cmp	r3, r2
 800842a:	d90b      	bls.n	8008444 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	69d9      	ldr	r1, [r3, #28]
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	8b1a      	ldrh	r2, [r3, #24]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	7b5b      	ldrb	r3, [r3, #13]
 8008438:	2001      	movs	r0, #1
 800843a:	9000      	str	r0, [sp, #0]
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 fce0 	bl	8009e02 <USBH_BulkSendData>
 8008442:	e00b      	b.n	800845c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800844c:	b29a      	uxth	r2, r3
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	7b5b      	ldrb	r3, [r3, #13]
 8008452:	2001      	movs	r0, #1
 8008454:	9000      	str	r0, [sp, #0]
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f001 fcd3 	bl	8009e02 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2202      	movs	r2, #2
 8008460:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008464:	e03b      	b.n	80084de <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	7b5b      	ldrb	r3, [r3, #13]
 800846a:	4619      	mov	r1, r3
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f001 ffe5 	bl	800a43c <USBH_LL_GetURBState>
 8008472:	4603      	mov	r3, r0
 8008474:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8008476:	7afb      	ldrb	r3, [r7, #11]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d128      	bne.n	80084ce <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008480:	68fa      	ldr	r2, [r7, #12]
 8008482:	8b12      	ldrh	r2, [r2, #24]
 8008484:	4293      	cmp	r3, r2
 8008486:	d90e      	bls.n	80084a6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800848c:	68fa      	ldr	r2, [r7, #12]
 800848e:	8b12      	ldrh	r2, [r2, #24]
 8008490:	1a9a      	subs	r2, r3, r2
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	69db      	ldr	r3, [r3, #28]
 800849a:	68fa      	ldr	r2, [r7, #12]
 800849c:	8b12      	ldrh	r2, [r2, #24]
 800849e:	441a      	add	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	61da      	str	r2, [r3, #28]
 80084a4:	e002      	b.n	80084ac <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d004      	beq.n	80084be <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2201      	movs	r2, #1
 80084b8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80084bc:	e00e      	b.n	80084dc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f000 f868 	bl	800859c <USBH_CDC_TransmitCallback>
      break;
 80084cc:	e006      	b.n	80084dc <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 80084ce:	7afb      	ldrb	r3, [r7, #11]
 80084d0:	2b02      	cmp	r3, #2
 80084d2:	d103      	bne.n	80084dc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80084dc:	bf00      	nop
  }
}
 80084de:	bf00      	nop
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}

080084e6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b086      	sub	sp, #24
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80084f4:	69db      	ldr	r3, [r3, #28]
 80084f6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80084f8:	2300      	movs	r3, #0
 80084fa:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80084fc:	697b      	ldr	r3, [r7, #20]
 80084fe:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8008502:	2b03      	cmp	r3, #3
 8008504:	d002      	beq.n	800850c <CDC_ProcessReception+0x26>
 8008506:	2b04      	cmp	r3, #4
 8008508:	d00e      	beq.n	8008528 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800850a:	e043      	b.n	8008594 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	6a19      	ldr	r1, [r3, #32]
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	8b5a      	ldrh	r2, [r3, #26]
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	7b1b      	ldrb	r3, [r3, #12]
 8008518:	6878      	ldr	r0, [r7, #4]
 800851a:	f001 fc97 	bl	8009e4c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800851e:	697b      	ldr	r3, [r7, #20]
 8008520:	2204      	movs	r2, #4
 8008522:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008526:	e035      	b.n	8008594 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	7b1b      	ldrb	r3, [r3, #12]
 800852c:	4619      	mov	r1, r3
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f001 ff84 	bl	800a43c <USBH_LL_GetURBState>
 8008534:	4603      	mov	r3, r0
 8008536:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8008538:	7cfb      	ldrb	r3, [r7, #19]
 800853a:	2b01      	cmp	r3, #1
 800853c:	d129      	bne.n	8008592 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	7b1b      	ldrb	r3, [r3, #12]
 8008542:	4619      	mov	r1, r3
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f001 fef9 	bl	800a33c <USBH_LL_GetLastXferSize>
 800854a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008550:	68fa      	ldr	r2, [r7, #12]
 8008552:	429a      	cmp	r2, r3
 8008554:	d016      	beq.n	8008584 <CDC_ProcessReception+0x9e>
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	8b5b      	ldrh	r3, [r3, #26]
 800855a:	461a      	mov	r2, r3
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	4293      	cmp	r3, r2
 8008560:	d110      	bne.n	8008584 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	1ad2      	subs	r2, r2, r3
 800856a:	697b      	ldr	r3, [r7, #20]
 800856c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	6a1a      	ldr	r2, [r3, #32]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	441a      	add	r2, r3
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	2203      	movs	r2, #3
 800857e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8008582:	e006      	b.n	8008592 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8008584:	697b      	ldr	r3, [r7, #20]
 8008586:	2200      	movs	r2, #0
 8008588:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 f80f 	bl	80085b0 <USBH_CDC_ReceiveCallback>
      break;
 8008592:	bf00      	nop
  }
}
 8008594:	bf00      	nop
 8008596:	3718      	adds	r7, #24
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800859c:	b480      	push	{r7}
 800859e:	b083      	sub	sp, #12
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80085a4:	bf00      	nop
 80085a6:	370c      	adds	r7, #12
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80085cc:	bf00      	nop
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	4613      	mov	r3, r2
 80085e4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d101      	bne.n	80085f0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80085ec:	2302      	movs	r3, #2
 80085ee:	e029      	b.n	8008644 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	79fa      	ldrb	r2, [r7, #7]
 80085f4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f000 f81f 	bl	800864c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2200      	movs	r2, #0
 8008612:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	2200      	movs	r2, #0
 800861a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	68ba      	ldr	r2, [r7, #8]
 8008638:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f001 fdc9 	bl	800a1d4 <USBH_LL_Init>

  return USBH_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008654:	2300      	movs	r3, #0
 8008656:	60fb      	str	r3, [r7, #12]
 8008658:	e009      	b.n	800866e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800865a:	687a      	ldr	r2, [r7, #4]
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	33e0      	adds	r3, #224	@ 0xe0
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	4413      	add	r3, r2
 8008664:	2200      	movs	r2, #0
 8008666:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	3301      	adds	r3, #1
 800866c:	60fb      	str	r3, [r7, #12]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2b0f      	cmp	r3, #15
 8008672:	d9f2      	bls.n	800865a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008674:	2300      	movs	r3, #0
 8008676:	60fb      	str	r3, [r7, #12]
 8008678:	e009      	b.n	800868e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800867a:	687a      	ldr	r2, [r7, #4]
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4413      	add	r3, r2
 8008680:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008684:	2200      	movs	r2, #0
 8008686:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008694:	d3f1      	bcc.n	800867a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2240      	movs	r2, #64	@ 0x40
 80086ba:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	2200      	movs	r2, #0
 80086c6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2201      	movs	r2, #1
 80086ce:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	331c      	adds	r3, #28
 80086e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80086ea:	2100      	movs	r1, #0
 80086ec:	4618      	mov	r0, r3
 80086ee:	f002 fda4 	bl	800b23a <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80086f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086fc:	2100      	movs	r1, #0
 80086fe:	4618      	mov	r0, r3
 8008700:	f002 fd9b 	bl	800b23a <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800870a:	2212      	movs	r2, #18
 800870c:	2100      	movs	r1, #0
 800870e:	4618      	mov	r0, r3
 8008710:	f002 fd93 	bl	800b23a <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800871a:	223e      	movs	r2, #62	@ 0x3e
 800871c:	2100      	movs	r1, #0
 800871e:	4618      	mov	r0, r3
 8008720:	f002 fd8b 	bl	800b23a <memset>

  return USBH_OK;
 8008724:	2300      	movs	r3, #0
}
 8008726:	4618      	mov	r0, r3
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800872e:	b480      	push	{r7}
 8008730:	b085      	sub	sp, #20
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8008738:	2300      	movs	r3, #0
 800873a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d016      	beq.n	8008770 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008748:	2b00      	cmp	r3, #0
 800874a:	d10e      	bne.n	800876a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008752:	1c59      	adds	r1, r3, #1
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	33de      	adds	r3, #222	@ 0xde
 800875e:	6839      	ldr	r1, [r7, #0]
 8008760:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8008764:	2300      	movs	r3, #0
 8008766:	73fb      	strb	r3, [r7, #15]
 8008768:	e004      	b.n	8008774 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800876a:	2302      	movs	r3, #2
 800876c:	73fb      	strb	r3, [r7, #15]
 800876e:	e001      	b.n	8008774 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008770:	2302      	movs	r3, #2
 8008772:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008774:	7bfb      	ldrb	r3, [r7, #15]
}
 8008776:	4618      	mov	r0, r3
 8008778:	3714      	adds	r7, #20
 800877a:	46bd      	mov	sp, r7
 800877c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008780:	4770      	bx	lr

08008782 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8008782:	b480      	push	{r7}
 8008784:	b085      	sub	sp, #20
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
 800878a:	460b      	mov	r3, r1
 800878c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800878e:	2300      	movs	r3, #0
 8008790:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008798:	78fa      	ldrb	r2, [r7, #3]
 800879a:	429a      	cmp	r2, r3
 800879c:	d204      	bcs.n	80087a8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	78fa      	ldrb	r2, [r7, #3]
 80087a2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 80087a6:	e001      	b.n	80087ac <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80087a8:	2302      	movs	r3, #2
 80087aa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr

080087ba <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80087ba:	b480      	push	{r7}
 80087bc:	b087      	sub	sp, #28
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
 80087c2:	4608      	mov	r0, r1
 80087c4:	4611      	mov	r1, r2
 80087c6:	461a      	mov	r2, r3
 80087c8:	4603      	mov	r3, r0
 80087ca:	70fb      	strb	r3, [r7, #3]
 80087cc:	460b      	mov	r3, r1
 80087ce:	70bb      	strb	r3, [r7, #2]
 80087d0:	4613      	mov	r3, r2
 80087d2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 80087d4:	2300      	movs	r3, #0
 80087d6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 80087d8:	2300      	movs	r3, #0
 80087da:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80087e2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80087e4:	e025      	b.n	8008832 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80087e6:	7dfb      	ldrb	r3, [r7, #23]
 80087e8:	221a      	movs	r2, #26
 80087ea:	fb02 f303 	mul.w	r3, r2, r3
 80087ee:	3308      	adds	r3, #8
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	4413      	add	r3, r2
 80087f4:	3302      	adds	r3, #2
 80087f6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	795b      	ldrb	r3, [r3, #5]
 80087fc:	78fa      	ldrb	r2, [r7, #3]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d002      	beq.n	8008808 <USBH_FindInterface+0x4e>
 8008802:	78fb      	ldrb	r3, [r7, #3]
 8008804:	2bff      	cmp	r3, #255	@ 0xff
 8008806:	d111      	bne.n	800882c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800880c:	78ba      	ldrb	r2, [r7, #2]
 800880e:	429a      	cmp	r2, r3
 8008810:	d002      	beq.n	8008818 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8008812:	78bb      	ldrb	r3, [r7, #2]
 8008814:	2bff      	cmp	r3, #255	@ 0xff
 8008816:	d109      	bne.n	800882c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800881c:	787a      	ldrb	r2, [r7, #1]
 800881e:	429a      	cmp	r2, r3
 8008820:	d002      	beq.n	8008828 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8008822:	787b      	ldrb	r3, [r7, #1]
 8008824:	2bff      	cmp	r3, #255	@ 0xff
 8008826:	d101      	bne.n	800882c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8008828:	7dfb      	ldrb	r3, [r7, #23]
 800882a:	e006      	b.n	800883a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800882c:	7dfb      	ldrb	r3, [r7, #23]
 800882e:	3301      	adds	r3, #1
 8008830:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8008832:	7dfb      	ldrb	r3, [r7, #23]
 8008834:	2b01      	cmp	r3, #1
 8008836:	d9d6      	bls.n	80087e6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8008838:	23ff      	movs	r3, #255	@ 0xff
}
 800883a:	4618      	mov	r0, r3
 800883c:	371c      	adds	r7, #28
 800883e:	46bd      	mov	sp, r7
 8008840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008844:	4770      	bx	lr

08008846 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b082      	sub	sp, #8
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f001 fcfc 	bl	800a24c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8008854:	2101      	movs	r1, #1
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f001 fe03 	bl	800a462 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3708      	adds	r7, #8
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
	...

08008868 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b088      	sub	sp, #32
 800886c:	af04      	add	r7, sp, #16
 800886e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008870:	2302      	movs	r3, #2
 8008872:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800887e:	b2db      	uxtb	r3, r3
 8008880:	2b01      	cmp	r3, #1
 8008882:	d102      	bne.n	800888a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2203      	movs	r2, #3
 8008888:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	b2db      	uxtb	r3, r3
 8008890:	2b0b      	cmp	r3, #11
 8008892:	f200 81bc 	bhi.w	8008c0e <USBH_Process+0x3a6>
 8008896:	a201      	add	r2, pc, #4	@ (adr r2, 800889c <USBH_Process+0x34>)
 8008898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800889c:	080088cd 	.word	0x080088cd
 80088a0:	080088ff 	.word	0x080088ff
 80088a4:	08008969 	.word	0x08008969
 80088a8:	08008ba9 	.word	0x08008ba9
 80088ac:	08008c0f 	.word	0x08008c0f
 80088b0:	08008a09 	.word	0x08008a09
 80088b4:	08008b4f 	.word	0x08008b4f
 80088b8:	08008a3f 	.word	0x08008a3f
 80088bc:	08008a5f 	.word	0x08008a5f
 80088c0:	08008a7d 	.word	0x08008a7d
 80088c4:	08008ac1 	.word	0x08008ac1
 80088c8:	08008b91 	.word	0x08008b91
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f000 819c 	beq.w	8008c12 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2201      	movs	r2, #1
 80088de:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80088e0:	20c8      	movs	r0, #200	@ 0xc8
 80088e2:	f001 fe08 	bl	800a4f6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f001 fd0d 	bl	800a306 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80088fc:	e189      	b.n	8008c12 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008904:	b2db      	uxtb	r3, r3
 8008906:	2b01      	cmp	r3, #1
 8008908:	d107      	bne.n	800891a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	2200      	movs	r2, #0
 800890e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2202      	movs	r2, #2
 8008916:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008918:	e18a      	b.n	8008c30 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008920:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008924:	d914      	bls.n	8008950 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800892c:	3301      	adds	r3, #1
 800892e:	b2da      	uxtb	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800893c:	2b03      	cmp	r3, #3
 800893e:	d903      	bls.n	8008948 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	220d      	movs	r2, #13
 8008944:	701a      	strb	r2, [r3, #0]
      break;
 8008946:	e173      	b.n	8008c30 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	701a      	strb	r2, [r3, #0]
      break;
 800894e:	e16f      	b.n	8008c30 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8008956:	f103 020a 	add.w	r2, r3, #10
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008960:	200a      	movs	r0, #10
 8008962:	f001 fdc8 	bl	800a4f6 <USBH_Delay>
      break;
 8008966:	e163      	b.n	8008c30 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800896e:	2b00      	cmp	r3, #0
 8008970:	d005      	beq.n	800897e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008978:	2104      	movs	r1, #4
 800897a:	6878      	ldr	r0, [r7, #4]
 800897c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800897e:	2064      	movs	r0, #100	@ 0x64
 8008980:	f001 fdb9 	bl	800a4f6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f001 fc97 	bl	800a2b8 <USBH_LL_GetSpeed>
 800898a:	4603      	mov	r3, r0
 800898c:	461a      	mov	r2, r3
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2205      	movs	r2, #5
 8008998:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800899a:	2100      	movs	r1, #0
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 faa2 	bl	8009ee6 <USBH_AllocPipe>
 80089a2:	4603      	mov	r3, r0
 80089a4:	461a      	mov	r2, r3
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80089aa:	2180      	movs	r1, #128	@ 0x80
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f001 fa9a 	bl	8009ee6 <USBH_AllocPipe>
 80089b2:	4603      	mov	r3, r0
 80089b4:	461a      	mov	r2, r3
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	7919      	ldrb	r1, [r3, #4]
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80089ce:	9202      	str	r2, [sp, #8]
 80089d0:	2200      	movs	r2, #0
 80089d2:	9201      	str	r2, [sp, #4]
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	4603      	mov	r3, r0
 80089d8:	2280      	movs	r2, #128	@ 0x80
 80089da:	6878      	ldr	r0, [r7, #4]
 80089dc:	f001 fa54 	bl	8009e88 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	7959      	ldrb	r1, [r3, #5]
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80089f0:	687a      	ldr	r2, [r7, #4]
 80089f2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80089f4:	9202      	str	r2, [sp, #8]
 80089f6:	2200      	movs	r2, #0
 80089f8:	9201      	str	r2, [sp, #4]
 80089fa:	9300      	str	r3, [sp, #0]
 80089fc:	4603      	mov	r3, r0
 80089fe:	2200      	movs	r2, #0
 8008a00:	6878      	ldr	r0, [r7, #4]
 8008a02:	f001 fa41 	bl	8009e88 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a06:	e113      	b.n	8008c30 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 f917 	bl	8008c3c <USBH_HandleEnum>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8008a12:	7bbb      	ldrb	r3, [r7, #14]
 8008a14:	b2db      	uxtb	r3, r3
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f040 80fd 	bne.w	8008c16 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2200      	movs	r2, #0
 8008a20:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d103      	bne.n	8008a36 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2208      	movs	r2, #8
 8008a32:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008a34:	e0ef      	b.n	8008c16 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2207      	movs	r2, #7
 8008a3a:	701a      	strb	r2, [r3, #0]
      break;
 8008a3c:	e0eb      	b.n	8008c16 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 80e8 	beq.w	8008c1a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008a50:	2101      	movs	r1, #1
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	2208      	movs	r2, #8
 8008a5a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8008a5c:	e0dd      	b.n	8008c1a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8008a64:	4619      	mov	r1, r3
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fc3f 	bl	80092ea <USBH_SetCfg>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	f040 80d5 	bne.w	8008c1e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2209      	movs	r2, #9
 8008a78:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a7a:	e0d0      	b.n	8008c1e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008a82:	f003 0320 	and.w	r3, r3, #32
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d016      	beq.n	8008ab8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008a8a:	2101      	movs	r1, #1
 8008a8c:	6878      	ldr	r0, [r7, #4]
 8008a8e:	f000 fc4f 	bl	8009330 <USBH_SetFeature>
 8008a92:	4603      	mov	r3, r0
 8008a94:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008a96:	7bbb      	ldrb	r3, [r7, #14]
 8008a98:	b2db      	uxtb	r3, r3
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d103      	bne.n	8008aa6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	220a      	movs	r2, #10
 8008aa2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008aa4:	e0bd      	b.n	8008c22 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8008aa6:	7bbb      	ldrb	r3, [r7, #14]
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	2b03      	cmp	r3, #3
 8008aac:	f040 80b9 	bne.w	8008c22 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	220a      	movs	r2, #10
 8008ab4:	701a      	strb	r2, [r3, #0]
      break;
 8008ab6:	e0b4      	b.n	8008c22 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	220a      	movs	r2, #10
 8008abc:	701a      	strb	r2, [r3, #0]
      break;
 8008abe:	e0b0      	b.n	8008c22 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f000 80ad 	beq.w	8008c26 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	73fb      	strb	r3, [r7, #15]
 8008ad8:	e016      	b.n	8008b08 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008ada:	7bfa      	ldrb	r2, [r7, #15]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	32de      	adds	r2, #222	@ 0xde
 8008ae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ae4:	791a      	ldrb	r2, [r3, #4]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008aec:	429a      	cmp	r2, r3
 8008aee:	d108      	bne.n	8008b02 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008af0:	7bfa      	ldrb	r2, [r7, #15]
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	32de      	adds	r2, #222	@ 0xde
 8008af6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008b00:	e005      	b.n	8008b0e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008b02:	7bfb      	ldrb	r3, [r7, #15]
 8008b04:	3301      	adds	r3, #1
 8008b06:	73fb      	strb	r3, [r7, #15]
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d0e5      	beq.n	8008ada <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d016      	beq.n	8008b46 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	4798      	blx	r3
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d109      	bne.n	8008b3e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2206      	movs	r2, #6
 8008b2e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b36:	2103      	movs	r1, #3
 8008b38:	6878      	ldr	r0, [r7, #4]
 8008b3a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b3c:	e073      	b.n	8008c26 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	220d      	movs	r2, #13
 8008b42:	701a      	strb	r2, [r3, #0]
      break;
 8008b44:	e06f      	b.n	8008c26 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	220d      	movs	r2, #13
 8008b4a:	701a      	strb	r2, [r3, #0]
      break;
 8008b4c:	e06b      	b.n	8008c26 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d017      	beq.n	8008b88 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b5e:	691b      	ldr	r3, [r3, #16]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	4798      	blx	r3
 8008b64:	4603      	mov	r3, r0
 8008b66:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008b68:	7bbb      	ldrb	r3, [r7, #14]
 8008b6a:	b2db      	uxtb	r3, r3
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d103      	bne.n	8008b78 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	220b      	movs	r2, #11
 8008b74:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b76:	e058      	b.n	8008c2a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008b78:	7bbb      	ldrb	r3, [r7, #14]
 8008b7a:	b2db      	uxtb	r3, r3
 8008b7c:	2b02      	cmp	r3, #2
 8008b7e:	d154      	bne.n	8008c2a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	220d      	movs	r2, #13
 8008b84:	701a      	strb	r2, [r3, #0]
      break;
 8008b86:	e050      	b.n	8008c2a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	220d      	movs	r2, #13
 8008b8c:	701a      	strb	r2, [r3, #0]
      break;
 8008b8e:	e04c      	b.n	8008c2a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d049      	beq.n	8008c2e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ba0:	695b      	ldr	r3, [r3, #20]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	4798      	blx	r3
      }
      break;
 8008ba6:	e042      	b.n	8008c2e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2200      	movs	r2, #0
 8008bac:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f7ff fd4b 	bl	800864c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d009      	beq.n	8008bd4 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d005      	beq.n	8008bea <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008be4:	2105      	movs	r1, #5
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d107      	bne.n	8008c06 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7ff fe21 	bl	8008846 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008c04:	e014      	b.n	8008c30 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f001 fb20 	bl	800a24c <USBH_LL_Start>
      break;
 8008c0c:	e010      	b.n	8008c30 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8008c0e:	bf00      	nop
 8008c10:	e00e      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c12:	bf00      	nop
 8008c14:	e00c      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c16:	bf00      	nop
 8008c18:	e00a      	b.n	8008c30 <USBH_Process+0x3c8>
    break;
 8008c1a:	bf00      	nop
 8008c1c:	e008      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c1e:	bf00      	nop
 8008c20:	e006      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c22:	bf00      	nop
 8008c24:	e004      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c26:	bf00      	nop
 8008c28:	e002      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c2a:	bf00      	nop
 8008c2c:	e000      	b.n	8008c30 <USBH_Process+0x3c8>
      break;
 8008c2e:	bf00      	nop
  }
  return USBH_OK;
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop

08008c3c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008c3c:	b580      	push	{r7, lr}
 8008c3e:	b088      	sub	sp, #32
 8008c40:	af04      	add	r7, sp, #16
 8008c42:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008c44:	2301      	movs	r3, #1
 8008c46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	785b      	ldrb	r3, [r3, #1]
 8008c50:	2b07      	cmp	r3, #7
 8008c52:	f200 81bd 	bhi.w	8008fd0 <USBH_HandleEnum+0x394>
 8008c56:	a201      	add	r2, pc, #4	@ (adr r2, 8008c5c <USBH_HandleEnum+0x20>)
 8008c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c5c:	08008c7d 	.word	0x08008c7d
 8008c60:	08008d37 	.word	0x08008d37
 8008c64:	08008da1 	.word	0x08008da1
 8008c68:	08008e2b 	.word	0x08008e2b
 8008c6c:	08008e95 	.word	0x08008e95
 8008c70:	08008f05 	.word	0x08008f05
 8008c74:	08008f4b 	.word	0x08008f4b
 8008c78:	08008f91 	.word	0x08008f91
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008c7c:	2108      	movs	r1, #8
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 fa50 	bl	8009124 <USBH_Get_DevDesc>
 8008c84:	4603      	mov	r3, r0
 8008c86:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c88:	7bbb      	ldrb	r3, [r7, #14]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d12e      	bne.n	8008cec <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2201      	movs	r2, #1
 8008c9c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	7919      	ldrb	r1, [r3, #4]
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008cb2:	9202      	str	r2, [sp, #8]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	9201      	str	r2, [sp, #4]
 8008cb8:	9300      	str	r3, [sp, #0]
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2280      	movs	r2, #128	@ 0x80
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f001 f8e2 	bl	8009e88 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	7959      	ldrb	r1, [r3, #5]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008cd4:	687a      	ldr	r2, [r7, #4]
 8008cd6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008cd8:	9202      	str	r2, [sp, #8]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	9201      	str	r2, [sp, #4]
 8008cde:	9300      	str	r3, [sp, #0]
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f001 f8cf 	bl	8009e88 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008cea:	e173      	b.n	8008fd4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008cec:	7bbb      	ldrb	r3, [r7, #14]
 8008cee:	2b03      	cmp	r3, #3
 8008cf0:	f040 8170 	bne.w	8008fd4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d0a:	2b03      	cmp	r3, #3
 8008d0c:	d903      	bls.n	8008d16 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	220d      	movs	r2, #13
 8008d12:	701a      	strb	r2, [r3, #0]
      break;
 8008d14:	e15e      	b.n	8008fd4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	795b      	ldrb	r3, [r3, #5]
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f001 f903 	bl	8009f28 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	791b      	ldrb	r3, [r3, #4]
 8008d26:	4619      	mov	r1, r3
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f001 f8fd 	bl	8009f28 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	701a      	strb	r2, [r3, #0]
      break;
 8008d34:	e14e      	b.n	8008fd4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008d36:	2112      	movs	r1, #18
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 f9f3 	bl	8009124 <USBH_Get_DevDesc>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d42:	7bbb      	ldrb	r3, [r7, #14]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d103      	bne.n	8008d50 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2202      	movs	r2, #2
 8008d4c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008d4e:	e143      	b.n	8008fd8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008d50:	7bbb      	ldrb	r3, [r7, #14]
 8008d52:	2b03      	cmp	r3, #3
 8008d54:	f040 8140 	bne.w	8008fd8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d5e:	3301      	adds	r3, #1
 8008d60:	b2da      	uxtb	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d6e:	2b03      	cmp	r3, #3
 8008d70:	d903      	bls.n	8008d7a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	220d      	movs	r2, #13
 8008d76:	701a      	strb	r2, [r3, #0]
      break;
 8008d78:	e12e      	b.n	8008fd8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	795b      	ldrb	r3, [r3, #5]
 8008d7e:	4619      	mov	r1, r3
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f001 f8d1 	bl	8009f28 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	791b      	ldrb	r3, [r3, #4]
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	6878      	ldr	r0, [r7, #4]
 8008d8e:	f001 f8cb 	bl	8009f28 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	2200      	movs	r2, #0
 8008d96:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	701a      	strb	r2, [r3, #0]
      break;
 8008d9e:	e11b      	b.n	8008fd8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008da0:	2101      	movs	r1, #1
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 fa7d 	bl	80092a2 <USBH_SetAddress>
 8008da8:	4603      	mov	r3, r0
 8008daa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d130      	bne.n	8008e14 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008db2:	2002      	movs	r0, #2
 8008db4:	f001 fb9f 	bl	800a4f6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	2203      	movs	r2, #3
 8008dc4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	7919      	ldrb	r1, [r3, #4]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008dd6:	687a      	ldr	r2, [r7, #4]
 8008dd8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008dda:	9202      	str	r2, [sp, #8]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	9201      	str	r2, [sp, #4]
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	4603      	mov	r3, r0
 8008de4:	2280      	movs	r2, #128	@ 0x80
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f001 f84e 	bl	8009e88 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	7959      	ldrb	r1, [r3, #5]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008e00:	9202      	str	r2, [sp, #8]
 8008e02:	2200      	movs	r2, #0
 8008e04:	9201      	str	r2, [sp, #4]
 8008e06:	9300      	str	r3, [sp, #0]
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f001 f83b 	bl	8009e88 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008e12:	e0e3      	b.n	8008fdc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e14:	7bbb      	ldrb	r3, [r7, #14]
 8008e16:	2b03      	cmp	r3, #3
 8008e18:	f040 80e0 	bne.w	8008fdc <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	220d      	movs	r2, #13
 8008e20:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	705a      	strb	r2, [r3, #1]
      break;
 8008e28:	e0d8      	b.n	8008fdc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008e2a:	2109      	movs	r1, #9
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f9a5 	bl	800917c <USBH_Get_CfgDesc>
 8008e32:	4603      	mov	r3, r0
 8008e34:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008e36:	7bbb      	ldrb	r3, [r7, #14]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d103      	bne.n	8008e44 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2204      	movs	r2, #4
 8008e40:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008e42:	e0cd      	b.n	8008fe0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e44:	7bbb      	ldrb	r3, [r7, #14]
 8008e46:	2b03      	cmp	r3, #3
 8008e48:	f040 80ca 	bne.w	8008fe0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e52:	3301      	adds	r3, #1
 8008e54:	b2da      	uxtb	r2, r3
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d903      	bls.n	8008e6e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	220d      	movs	r2, #13
 8008e6a:	701a      	strb	r2, [r3, #0]
      break;
 8008e6c:	e0b8      	b.n	8008fe0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	795b      	ldrb	r3, [r3, #5]
 8008e72:	4619      	mov	r1, r3
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f001 f857 	bl	8009f28 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	791b      	ldrb	r3, [r3, #4]
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f001 f851 	bl	8009f28 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2200      	movs	r2, #0
 8008e8a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2200      	movs	r2, #0
 8008e90:	701a      	strb	r2, [r3, #0]
      break;
 8008e92:	e0a5      	b.n	8008fe0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 f96d 	bl	800917c <USBH_Get_CfgDesc>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008ea6:	7bbb      	ldrb	r3, [r7, #14]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d103      	bne.n	8008eb4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2205      	movs	r2, #5
 8008eb0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008eb2:	e097      	b.n	8008fe4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008eb4:	7bbb      	ldrb	r3, [r7, #14]
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	f040 8094 	bne.w	8008fe4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ec2:	3301      	adds	r3, #1
 8008ec4:	b2da      	uxtb	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d903      	bls.n	8008ede <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	220d      	movs	r2, #13
 8008eda:	701a      	strb	r2, [r3, #0]
      break;
 8008edc:	e082      	b.n	8008fe4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	795b      	ldrb	r3, [r3, #5]
 8008ee2:	4619      	mov	r1, r3
 8008ee4:	6878      	ldr	r0, [r7, #4]
 8008ee6:	f001 f81f 	bl	8009f28 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	791b      	ldrb	r3, [r3, #4]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f001 f819 	bl	8009f28 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2200      	movs	r2, #0
 8008f00:	701a      	strb	r2, [r3, #0]
      break;
 8008f02:	e06f      	b.n	8008fe4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d019      	beq.n	8008f42 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008f1a:	23ff      	movs	r3, #255	@ 0xff
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f957 	bl	80091d0 <USBH_Get_StringDesc>
 8008f22:	4603      	mov	r3, r0
 8008f24:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f26:	7bbb      	ldrb	r3, [r7, #14]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d103      	bne.n	8008f34 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2206      	movs	r2, #6
 8008f30:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008f32:	e059      	b.n	8008fe8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f34:	7bbb      	ldrb	r3, [r7, #14]
 8008f36:	2b03      	cmp	r3, #3
 8008f38:	d156      	bne.n	8008fe8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2206      	movs	r2, #6
 8008f3e:	705a      	strb	r2, [r3, #1]
      break;
 8008f40:	e052      	b.n	8008fe8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2206      	movs	r2, #6
 8008f46:	705a      	strb	r2, [r3, #1]
      break;
 8008f48:	e04e      	b.n	8008fe8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d019      	beq.n	8008f88 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008f60:	23ff      	movs	r3, #255	@ 0xff
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f934 	bl	80091d0 <USBH_Get_StringDesc>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f6c:	7bbb      	ldrb	r3, [r7, #14]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d103      	bne.n	8008f7a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2207      	movs	r2, #7
 8008f76:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008f78:	e038      	b.n	8008fec <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f7a:	7bbb      	ldrb	r3, [r7, #14]
 8008f7c:	2b03      	cmp	r3, #3
 8008f7e:	d135      	bne.n	8008fec <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2207      	movs	r2, #7
 8008f84:	705a      	strb	r2, [r3, #1]
      break;
 8008f86:	e031      	b.n	8008fec <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2207      	movs	r2, #7
 8008f8c:	705a      	strb	r2, [r3, #1]
      break;
 8008f8e:	e02d      	b.n	8008fec <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d017      	beq.n	8008fca <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008fa6:	23ff      	movs	r3, #255	@ 0xff
 8008fa8:	6878      	ldr	r0, [r7, #4]
 8008faa:	f000 f911 	bl	80091d0 <USBH_Get_StringDesc>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008fb2:	7bbb      	ldrb	r3, [r7, #14]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d102      	bne.n	8008fbe <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008fbc:	e018      	b.n	8008ff0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008fbe:	7bbb      	ldrb	r3, [r7, #14]
 8008fc0:	2b03      	cmp	r3, #3
 8008fc2:	d115      	bne.n	8008ff0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8008fc8:	e012      	b.n	8008ff0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	73fb      	strb	r3, [r7, #15]
      break;
 8008fce:	e00f      	b.n	8008ff0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008fd0:	bf00      	nop
 8008fd2:	e00e      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fd4:	bf00      	nop
 8008fd6:	e00c      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fd8:	bf00      	nop
 8008fda:	e00a      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fdc:	bf00      	nop
 8008fde:	e008      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fe0:	bf00      	nop
 8008fe2:	e006      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fe4:	bf00      	nop
 8008fe6:	e004      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fe8:	bf00      	nop
 8008fea:	e002      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008fec:	bf00      	nop
 8008fee:	e000      	b.n	8008ff2 <USBH_HandleEnum+0x3b6>
      break;
 8008ff0:	bf00      	nop
  }
  return Status;
 8008ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}

08008ffc <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	683a      	ldr	r2, [r7, #0]
 800900a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800900e:	bf00      	nop
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr

0800901a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800901a:	b580      	push	{r7, lr}
 800901c:	b082      	sub	sp, #8
 800901e:	af00      	add	r7, sp, #0
 8009020:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009028:	1c5a      	adds	r2, r3, #1
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f000 f804 	bl	800903e <USBH_HandleSof>
}
 8009036:	bf00      	nop
 8009038:	3708      	adds	r7, #8
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}

0800903e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800903e:	b580      	push	{r7, lr}
 8009040:	b082      	sub	sp, #8
 8009042:	af00      	add	r7, sp, #0
 8009044:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	781b      	ldrb	r3, [r3, #0]
 800904a:	b2db      	uxtb	r3, r3
 800904c:	2b0b      	cmp	r3, #11
 800904e:	d10a      	bne.n	8009066 <USBH_HandleSof+0x28>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d005      	beq.n	8009066 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009060:	699b      	ldr	r3, [r3, #24]
 8009062:	6878      	ldr	r0, [r7, #4]
 8009064:	4798      	blx	r3
  }
}
 8009066:	bf00      	nop
 8009068:	3708      	adds	r7, #8
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800906e:	b480      	push	{r7}
 8009070:	b083      	sub	sp, #12
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	2201      	movs	r2, #1
 800907a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800907e:	bf00      	nop
}
 8009080:	370c      	adds	r7, #12
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr

0800908a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800908a:	b480      	push	{r7}
 800908c:	b083      	sub	sp, #12
 800908e:	af00      	add	r7, sp, #0
 8009090:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2201      	movs	r2, #1
 800909e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80090a2:	bf00      	nop
}
 80090a4:	370c      	adds	r7, #12
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b083      	sub	sp, #12
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2201      	movs	r2, #1
 80090ba:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80090ce:	2300      	movs	r3, #0
}
 80090d0:	4618      	mov	r0, r3
 80090d2:	370c      	adds	r7, #12
 80090d4:	46bd      	mov	sp, r7
 80090d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090da:	4770      	bx	lr

080090dc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b082      	sub	sp, #8
 80090e0:	af00      	add	r7, sp, #0
 80090e2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2201      	movs	r2, #1
 80090e8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f001 f8c0 	bl	800a282 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	791b      	ldrb	r3, [r3, #4]
 8009106:	4619      	mov	r1, r3
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f000 ff0d 	bl	8009f28 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	795b      	ldrb	r3, [r3, #5]
 8009112:	4619      	mov	r1, r3
 8009114:	6878      	ldr	r0, [r7, #4]
 8009116:	f000 ff07 	bl	8009f28 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800911a:	2300      	movs	r3, #0
}
 800911c:	4618      	mov	r0, r3
 800911e:	3708      	adds	r7, #8
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af02      	add	r7, sp, #8
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	460b      	mov	r3, r1
 800912e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8009130:	887b      	ldrh	r3, [r7, #2]
 8009132:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009136:	d901      	bls.n	800913c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009138:	2303      	movs	r3, #3
 800913a:	e01b      	b.n	8009174 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009142:	887b      	ldrh	r3, [r7, #2]
 8009144:	9300      	str	r3, [sp, #0]
 8009146:	4613      	mov	r3, r2
 8009148:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800914c:	2100      	movs	r1, #0
 800914e:	6878      	ldr	r0, [r7, #4]
 8009150:	f000 f872 	bl	8009238 <USBH_GetDescriptor>
 8009154:	4603      	mov	r3, r0
 8009156:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8009158:	7bfb      	ldrb	r3, [r7, #15]
 800915a:	2b00      	cmp	r3, #0
 800915c:	d109      	bne.n	8009172 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009164:	887a      	ldrh	r2, [r7, #2]
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f000 f929 	bl	80093c0 <USBH_ParseDevDesc>
 800916e:	4603      	mov	r3, r0
 8009170:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009172:	7bfb      	ldrb	r3, [r7, #15]
}
 8009174:	4618      	mov	r0, r3
 8009176:	3710      	adds	r7, #16
 8009178:	46bd      	mov	sp, r7
 800917a:	bd80      	pop	{r7, pc}

0800917c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b086      	sub	sp, #24
 8009180:	af02      	add	r7, sp, #8
 8009182:	6078      	str	r0, [r7, #4]
 8009184:	460b      	mov	r3, r1
 8009186:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	331c      	adds	r3, #28
 800918c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800918e:	887b      	ldrh	r3, [r7, #2]
 8009190:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009194:	d901      	bls.n	800919a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8009196:	2303      	movs	r3, #3
 8009198:	e016      	b.n	80091c8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800919a:	887b      	ldrh	r3, [r7, #2]
 800919c:	9300      	str	r3, [sp, #0]
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80091a4:	2100      	movs	r1, #0
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f000 f846 	bl	8009238 <USBH_GetDescriptor>
 80091ac:	4603      	mov	r3, r0
 80091ae:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80091b0:	7bfb      	ldrb	r3, [r7, #15]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d107      	bne.n	80091c6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80091b6:	887b      	ldrh	r3, [r7, #2]
 80091b8:	461a      	mov	r2, r3
 80091ba:	68b9      	ldr	r1, [r7, #8]
 80091bc:	6878      	ldr	r0, [r7, #4]
 80091be:	f000 f9af 	bl	8009520 <USBH_ParseCfgDesc>
 80091c2:	4603      	mov	r3, r0
 80091c4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80091c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b088      	sub	sp, #32
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	607a      	str	r2, [r7, #4]
 80091da:	461a      	mov	r2, r3
 80091dc:	460b      	mov	r3, r1
 80091de:	72fb      	strb	r3, [r7, #11]
 80091e0:	4613      	mov	r3, r2
 80091e2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80091e4:	893b      	ldrh	r3, [r7, #8]
 80091e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091ea:	d802      	bhi.n	80091f2 <USBH_Get_StringDesc+0x22>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d101      	bne.n	80091f6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80091f2:	2303      	movs	r3, #3
 80091f4:	e01c      	b.n	8009230 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80091f6:	7afb      	ldrb	r3, [r7, #11]
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80091fe:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8009206:	893b      	ldrh	r3, [r7, #8]
 8009208:	9300      	str	r3, [sp, #0]
 800920a:	460b      	mov	r3, r1
 800920c:	2100      	movs	r1, #0
 800920e:	68f8      	ldr	r0, [r7, #12]
 8009210:	f000 f812 	bl	8009238 <USBH_GetDescriptor>
 8009214:	4603      	mov	r3, r0
 8009216:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8009218:	7dfb      	ldrb	r3, [r7, #23]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d107      	bne.n	800922e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009224:	893a      	ldrh	r2, [r7, #8]
 8009226:	6879      	ldr	r1, [r7, #4]
 8009228:	4618      	mov	r0, r3
 800922a:	f000 fb8c 	bl	8009946 <USBH_ParseStringDesc>
  }

  return status;
 800922e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009230:	4618      	mov	r0, r3
 8009232:	3718      	adds	r7, #24
 8009234:	46bd      	mov	sp, r7
 8009236:	bd80      	pop	{r7, pc}

08009238 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b084      	sub	sp, #16
 800923c:	af00      	add	r7, sp, #0
 800923e:	60f8      	str	r0, [r7, #12]
 8009240:	607b      	str	r3, [r7, #4]
 8009242:	460b      	mov	r3, r1
 8009244:	72fb      	strb	r3, [r7, #11]
 8009246:	4613      	mov	r3, r2
 8009248:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	789b      	ldrb	r3, [r3, #2]
 800924e:	2b01      	cmp	r3, #1
 8009250:	d11c      	bne.n	800928c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8009252:	7afb      	ldrb	r3, [r7, #11]
 8009254:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009258:	b2da      	uxtb	r2, r3
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	2206      	movs	r2, #6
 8009262:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	893a      	ldrh	r2, [r7, #8]
 8009268:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800926a:	893b      	ldrh	r3, [r7, #8]
 800926c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009270:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009274:	d104      	bne.n	8009280 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f240 4209 	movw	r2, #1033	@ 0x409
 800927c:	829a      	strh	r2, [r3, #20]
 800927e:	e002      	b.n	8009286 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	8b3a      	ldrh	r2, [r7, #24]
 800928a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800928c:	8b3b      	ldrh	r3, [r7, #24]
 800928e:	461a      	mov	r2, r3
 8009290:	6879      	ldr	r1, [r7, #4]
 8009292:	68f8      	ldr	r0, [r7, #12]
 8009294:	f000 fba4 	bl	80099e0 <USBH_CtlReq>
 8009298:	4603      	mov	r3, r0
}
 800929a:	4618      	mov	r0, r3
 800929c:	3710      	adds	r7, #16
 800929e:	46bd      	mov	sp, r7
 80092a0:	bd80      	pop	{r7, pc}

080092a2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80092a2:	b580      	push	{r7, lr}
 80092a4:	b082      	sub	sp, #8
 80092a6:	af00      	add	r7, sp, #0
 80092a8:	6078      	str	r0, [r7, #4]
 80092aa:	460b      	mov	r3, r1
 80092ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	789b      	ldrb	r3, [r3, #2]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d10f      	bne.n	80092d6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2200      	movs	r2, #0
 80092ba:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2205      	movs	r2, #5
 80092c0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80092c2:	78fb      	ldrb	r3, [r7, #3]
 80092c4:	b29a      	uxth	r2, r3
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	2200      	movs	r2, #0
 80092ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092d6:	2200      	movs	r2, #0
 80092d8:	2100      	movs	r1, #0
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 fb80 	bl	80099e0 <USBH_CtlReq>
 80092e0:	4603      	mov	r3, r0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b082      	sub	sp, #8
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	460b      	mov	r3, r1
 80092f4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	789b      	ldrb	r3, [r3, #2]
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d10e      	bne.n	800931c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2200      	movs	r2, #0
 8009302:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2209      	movs	r2, #9
 8009308:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	887a      	ldrh	r2, [r7, #2]
 800930e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2200      	movs	r2, #0
 800931a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800931c:	2200      	movs	r2, #0
 800931e:	2100      	movs	r1, #0
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fb5d 	bl	80099e0 <USBH_CtlReq>
 8009326:	4603      	mov	r3, r0
}
 8009328:	4618      	mov	r0, r3
 800932a:	3708      	adds	r7, #8
 800932c:	46bd      	mov	sp, r7
 800932e:	bd80      	pop	{r7, pc}

08009330 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b082      	sub	sp, #8
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
 8009338:	460b      	mov	r3, r1
 800933a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	789b      	ldrb	r3, [r3, #2]
 8009340:	2b01      	cmp	r3, #1
 8009342:	d10f      	bne.n	8009364 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2200      	movs	r2, #0
 8009348:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2203      	movs	r2, #3
 800934e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8009350:	78fb      	ldrb	r3, [r7, #3]
 8009352:	b29a      	uxth	r2, r3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	2200      	movs	r2, #0
 800935c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009364:	2200      	movs	r2, #0
 8009366:	2100      	movs	r1, #0
 8009368:	6878      	ldr	r0, [r7, #4]
 800936a:	f000 fb39 	bl	80099e0 <USBH_CtlReq>
 800936e:	4603      	mov	r3, r0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3708      	adds	r7, #8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	460b      	mov	r3, r1
 8009382:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	789b      	ldrb	r3, [r3, #2]
 8009388:	2b01      	cmp	r3, #1
 800938a:	d10f      	bne.n	80093ac <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2202      	movs	r2, #2
 8009390:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800939e:	78fb      	ldrb	r3, [r7, #3]
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80093ac:	2200      	movs	r2, #0
 80093ae:	2100      	movs	r1, #0
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 fb15 	bl	80099e0 <USBH_CtlReq>
 80093b6:	4603      	mov	r3, r0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b087      	sub	sp, #28
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	4613      	mov	r3, r2
 80093cc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80093d4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80093d6:	2300      	movs	r3, #0
 80093d8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d101      	bne.n	80093e4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80093e0:	2302      	movs	r3, #2
 80093e2:	e094      	b.n	800950e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	781a      	ldrb	r2, [r3, #0]
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	785a      	ldrb	r2, [r3, #1]
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	3302      	adds	r3, #2
 80093f8:	781b      	ldrb	r3, [r3, #0]
 80093fa:	461a      	mov	r2, r3
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	3303      	adds	r3, #3
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	021b      	lsls	r3, r3, #8
 8009404:	b29b      	uxth	r3, r3
 8009406:	4313      	orrs	r3, r2
 8009408:	b29a      	uxth	r2, r3
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	791a      	ldrb	r2, [r3, #4]
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	795a      	ldrb	r2, [r3, #5]
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	799a      	ldrb	r2, [r3, #6]
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	79da      	ldrb	r2, [r3, #7]
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009434:	2b00      	cmp	r3, #0
 8009436:	d004      	beq.n	8009442 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800943e:	2b01      	cmp	r3, #1
 8009440:	d11b      	bne.n	800947a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	79db      	ldrb	r3, [r3, #7]
 8009446:	2b20      	cmp	r3, #32
 8009448:	dc0f      	bgt.n	800946a <USBH_ParseDevDesc+0xaa>
 800944a:	2b08      	cmp	r3, #8
 800944c:	db0f      	blt.n	800946e <USBH_ParseDevDesc+0xae>
 800944e:	3b08      	subs	r3, #8
 8009450:	4a32      	ldr	r2, [pc, #200]	@ (800951c <USBH_ParseDevDesc+0x15c>)
 8009452:	fa22 f303 	lsr.w	r3, r2, r3
 8009456:	f003 0301 	and.w	r3, r3, #1
 800945a:	2b00      	cmp	r3, #0
 800945c:	bf14      	ite	ne
 800945e:	2301      	movne	r3, #1
 8009460:	2300      	moveq	r3, #0
 8009462:	b2db      	uxtb	r3, r3
 8009464:	2b00      	cmp	r3, #0
 8009466:	d106      	bne.n	8009476 <USBH_ParseDevDesc+0xb6>
 8009468:	e001      	b.n	800946e <USBH_ParseDevDesc+0xae>
 800946a:	2b40      	cmp	r3, #64	@ 0x40
 800946c:	d003      	beq.n	8009476 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800946e:	693b      	ldr	r3, [r7, #16]
 8009470:	2208      	movs	r2, #8
 8009472:	71da      	strb	r2, [r3, #7]
        break;
 8009474:	e000      	b.n	8009478 <USBH_ParseDevDesc+0xb8>
        break;
 8009476:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009478:	e00e      	b.n	8009498 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009480:	2b02      	cmp	r3, #2
 8009482:	d107      	bne.n	8009494 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	79db      	ldrb	r3, [r3, #7]
 8009488:	2b08      	cmp	r3, #8
 800948a:	d005      	beq.n	8009498 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	2208      	movs	r2, #8
 8009490:	71da      	strb	r2, [r3, #7]
 8009492:	e001      	b.n	8009498 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009494:	2303      	movs	r3, #3
 8009496:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009498:	88fb      	ldrh	r3, [r7, #6]
 800949a:	2b08      	cmp	r3, #8
 800949c:	d936      	bls.n	800950c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	3308      	adds	r3, #8
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	461a      	mov	r2, r3
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	3309      	adds	r3, #9
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	021b      	lsls	r3, r3, #8
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	4313      	orrs	r3, r2
 80094b2:	b29a      	uxth	r2, r3
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	330a      	adds	r3, #10
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	461a      	mov	r2, r3
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	330b      	adds	r3, #11
 80094c4:	781b      	ldrb	r3, [r3, #0]
 80094c6:	021b      	lsls	r3, r3, #8
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	4313      	orrs	r3, r2
 80094cc:	b29a      	uxth	r2, r3
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80094d2:	68bb      	ldr	r3, [r7, #8]
 80094d4:	330c      	adds	r3, #12
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	461a      	mov	r2, r3
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	330d      	adds	r3, #13
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	021b      	lsls	r3, r3, #8
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	4313      	orrs	r3, r2
 80094e6:	b29a      	uxth	r2, r3
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	7b9a      	ldrb	r2, [r3, #14]
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	7bda      	ldrb	r2, [r3, #15]
 80094f8:	693b      	ldr	r3, [r7, #16]
 80094fa:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	7c1a      	ldrb	r2, [r3, #16]
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	7c5a      	ldrb	r2, [r3, #17]
 8009508:	693b      	ldr	r3, [r7, #16]
 800950a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800950c:	7dfb      	ldrb	r3, [r7, #23]
}
 800950e:	4618      	mov	r0, r3
 8009510:	371c      	adds	r7, #28
 8009512:	46bd      	mov	sp, r7
 8009514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009518:	4770      	bx	lr
 800951a:	bf00      	nop
 800951c:	01000101 	.word	0x01000101

08009520 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009520:	b580      	push	{r7, lr}
 8009522:	b08c      	sub	sp, #48	@ 0x30
 8009524:	af00      	add	r7, sp, #0
 8009526:	60f8      	str	r0, [r7, #12]
 8009528:	60b9      	str	r1, [r7, #8]
 800952a:	4613      	mov	r3, r2
 800952c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009534:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8009536:	2300      	movs	r3, #0
 8009538:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800953c:	2300      	movs	r3, #0
 800953e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8009542:	2300      	movs	r3, #0
 8009544:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8009548:	68bb      	ldr	r3, [r7, #8]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800954e:	2302      	movs	r3, #2
 8009550:	e0de      	b.n	8009710 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8009556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	2b09      	cmp	r3, #9
 800955c:	d002      	beq.n	8009564 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800955e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009560:	2209      	movs	r2, #9
 8009562:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	781a      	ldrb	r2, [r3, #0]
 8009568:	6a3b      	ldr	r3, [r7, #32]
 800956a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	785a      	ldrb	r2, [r3, #1]
 8009570:	6a3b      	ldr	r3, [r7, #32]
 8009572:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	3302      	adds	r3, #2
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	461a      	mov	r2, r3
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	3303      	adds	r3, #3
 8009580:	781b      	ldrb	r3, [r3, #0]
 8009582:	021b      	lsls	r3, r3, #8
 8009584:	b29b      	uxth	r3, r3
 8009586:	4313      	orrs	r3, r2
 8009588:	b29b      	uxth	r3, r3
 800958a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800958e:	bf28      	it	cs
 8009590:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8009594:	b29a      	uxth	r2, r3
 8009596:	6a3b      	ldr	r3, [r7, #32]
 8009598:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	791a      	ldrb	r2, [r3, #4]
 800959e:	6a3b      	ldr	r3, [r7, #32]
 80095a0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	795a      	ldrb	r2, [r3, #5]
 80095a6:	6a3b      	ldr	r3, [r7, #32]
 80095a8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	799a      	ldrb	r2, [r3, #6]
 80095ae:	6a3b      	ldr	r3, [r7, #32]
 80095b0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	79da      	ldrb	r2, [r3, #7]
 80095b6:	6a3b      	ldr	r3, [r7, #32]
 80095b8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	7a1a      	ldrb	r2, [r3, #8]
 80095be:	6a3b      	ldr	r3, [r7, #32]
 80095c0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80095c2:	88fb      	ldrh	r3, [r7, #6]
 80095c4:	2b09      	cmp	r3, #9
 80095c6:	f240 80a1 	bls.w	800970c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80095ca:	2309      	movs	r3, #9
 80095cc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80095ce:	2300      	movs	r3, #0
 80095d0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80095d2:	e085      	b.n	80096e0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80095d4:	f107 0316 	add.w	r3, r7, #22
 80095d8:	4619      	mov	r1, r3
 80095da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095dc:	f000 f9e6 	bl	80099ac <USBH_GetNextDesc>
 80095e0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80095e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095e4:	785b      	ldrb	r3, [r3, #1]
 80095e6:	2b04      	cmp	r3, #4
 80095e8:	d17a      	bne.n	80096e0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80095ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	2b09      	cmp	r3, #9
 80095f0:	d002      	beq.n	80095f8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80095f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f4:	2209      	movs	r2, #9
 80095f6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80095f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80095fc:	221a      	movs	r2, #26
 80095fe:	fb02 f303 	mul.w	r3, r2, r3
 8009602:	3308      	adds	r3, #8
 8009604:	6a3a      	ldr	r2, [r7, #32]
 8009606:	4413      	add	r3, r2
 8009608:	3302      	adds	r3, #2
 800960a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800960c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800960e:	69f8      	ldr	r0, [r7, #28]
 8009610:	f000 f882 	bl	8009718 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8009614:	2300      	movs	r3, #0
 8009616:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800961a:	2300      	movs	r3, #0
 800961c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800961e:	e043      	b.n	80096a8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8009620:	f107 0316 	add.w	r3, r7, #22
 8009624:	4619      	mov	r1, r3
 8009626:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009628:	f000 f9c0 	bl	80099ac <USBH_GetNextDesc>
 800962c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800962e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009630:	785b      	ldrb	r3, [r3, #1]
 8009632:	2b05      	cmp	r3, #5
 8009634:	d138      	bne.n	80096a8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	795b      	ldrb	r3, [r3, #5]
 800963a:	2b01      	cmp	r3, #1
 800963c:	d113      	bne.n	8009666 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8009642:	2b02      	cmp	r3, #2
 8009644:	d003      	beq.n	800964e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	799b      	ldrb	r3, [r3, #6]
 800964a:	2b03      	cmp	r3, #3
 800964c:	d10b      	bne.n	8009666 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800964e:	69fb      	ldr	r3, [r7, #28]
 8009650:	79db      	ldrb	r3, [r3, #7]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d10b      	bne.n	800966e <USBH_ParseCfgDesc+0x14e>
 8009656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009658:	781b      	ldrb	r3, [r3, #0]
 800965a:	2b09      	cmp	r3, #9
 800965c:	d007      	beq.n	800966e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800965e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009660:	2209      	movs	r2, #9
 8009662:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009664:	e003      	b.n	800966e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8009666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009668:	2207      	movs	r2, #7
 800966a:	701a      	strb	r2, [r3, #0]
 800966c:	e000      	b.n	8009670 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800966e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009670:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009674:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009678:	3201      	adds	r2, #1
 800967a:	00d2      	lsls	r2, r2, #3
 800967c:	211a      	movs	r1, #26
 800967e:	fb01 f303 	mul.w	r3, r1, r3
 8009682:	4413      	add	r3, r2
 8009684:	3308      	adds	r3, #8
 8009686:	6a3a      	ldr	r2, [r7, #32]
 8009688:	4413      	add	r3, r2
 800968a:	3304      	adds	r3, #4
 800968c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800968e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009690:	69b9      	ldr	r1, [r7, #24]
 8009692:	68f8      	ldr	r0, [r7, #12]
 8009694:	f000 f86f 	bl	8009776 <USBH_ParseEPDesc>
 8009698:	4603      	mov	r3, r0
 800969a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800969e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096a2:	3301      	adds	r3, #1
 80096a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80096a8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	d80a      	bhi.n	80096c6 <USBH_ParseCfgDesc+0x1a6>
 80096b0:	69fb      	ldr	r3, [r7, #28]
 80096b2:	791b      	ldrb	r3, [r3, #4]
 80096b4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d204      	bcs.n	80096c6 <USBH_ParseCfgDesc+0x1a6>
 80096bc:	6a3b      	ldr	r3, [r7, #32]
 80096be:	885a      	ldrh	r2, [r3, #2]
 80096c0:	8afb      	ldrh	r3, [r7, #22]
 80096c2:	429a      	cmp	r2, r3
 80096c4:	d8ac      	bhi.n	8009620 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	791b      	ldrb	r3, [r3, #4]
 80096ca:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d201      	bcs.n	80096d6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80096d2:	2303      	movs	r3, #3
 80096d4:	e01c      	b.n	8009710 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80096d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096da:	3301      	adds	r3, #1
 80096dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80096e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d805      	bhi.n	80096f4 <USBH_ParseCfgDesc+0x1d4>
 80096e8:	6a3b      	ldr	r3, [r7, #32]
 80096ea:	885a      	ldrh	r2, [r3, #2]
 80096ec:	8afb      	ldrh	r3, [r7, #22]
 80096ee:	429a      	cmp	r2, r3
 80096f0:	f63f af70 	bhi.w	80095d4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80096f4:	6a3b      	ldr	r3, [r7, #32]
 80096f6:	791b      	ldrb	r3, [r3, #4]
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	bf28      	it	cs
 80096fc:	2302      	movcs	r3, #2
 80096fe:	b2db      	uxtb	r3, r3
 8009700:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009704:	429a      	cmp	r2, r3
 8009706:	d201      	bcs.n	800970c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8009708:	2303      	movs	r3, #3
 800970a:	e001      	b.n	8009710 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800970c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8009710:	4618      	mov	r0, r3
 8009712:	3730      	adds	r7, #48	@ 0x30
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	781a      	ldrb	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	785a      	ldrb	r2, [r3, #1]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	789a      	ldrb	r2, [r3, #2]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	78da      	ldrb	r2, [r3, #3]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8009742:	683b      	ldr	r3, [r7, #0]
 8009744:	791a      	ldrb	r2, [r3, #4]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	795a      	ldrb	r2, [r3, #5]
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8009752:	683b      	ldr	r3, [r7, #0]
 8009754:	799a      	ldrb	r2, [r3, #6]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	79da      	ldrb	r2, [r3, #7]
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	7a1a      	ldrb	r2, [r3, #8]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	721a      	strb	r2, [r3, #8]
}
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8009776:	b480      	push	{r7}
 8009778:	b087      	sub	sp, #28
 800977a:	af00      	add	r7, sp, #0
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8009782:	2300      	movs	r3, #0
 8009784:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	781a      	ldrb	r2, [r3, #0]
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	785a      	ldrb	r2, [r3, #1]
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	789a      	ldrb	r2, [r3, #2]
 800979a:	68bb      	ldr	r3, [r7, #8]
 800979c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	78da      	ldrb	r2, [r3, #3]
 80097a2:	68bb      	ldr	r3, [r7, #8]
 80097a4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	3304      	adds	r3, #4
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	461a      	mov	r2, r3
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	3305      	adds	r3, #5
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	021b      	lsls	r3, r3, #8
 80097b6:	b29b      	uxth	r3, r3
 80097b8:	4313      	orrs	r3, r2
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	799a      	ldrb	r2, [r3, #6]
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	889b      	ldrh	r3, [r3, #4]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d009      	beq.n	80097e4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80097d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097d8:	d804      	bhi.n	80097e4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80097de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097e2:	d901      	bls.n	80097e8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80097e4:	2303      	movs	r3, #3
 80097e6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d136      	bne.n	8009860 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	78db      	ldrb	r3, [r3, #3]
 80097f6:	f003 0303 	and.w	r3, r3, #3
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d108      	bne.n	8009810 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	889b      	ldrh	r3, [r3, #4]
 8009802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009806:	f240 8097 	bls.w	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800980a:	2303      	movs	r3, #3
 800980c:	75fb      	strb	r3, [r7, #23]
 800980e:	e093      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	78db      	ldrb	r3, [r3, #3]
 8009814:	f003 0303 	and.w	r3, r3, #3
 8009818:	2b00      	cmp	r3, #0
 800981a:	d107      	bne.n	800982c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	889b      	ldrh	r3, [r3, #4]
 8009820:	2b40      	cmp	r3, #64	@ 0x40
 8009822:	f240 8089 	bls.w	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009826:	2303      	movs	r3, #3
 8009828:	75fb      	strb	r3, [r7, #23]
 800982a:	e085      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	78db      	ldrb	r3, [r3, #3]
 8009830:	f003 0303 	and.w	r3, r3, #3
 8009834:	2b01      	cmp	r3, #1
 8009836:	d005      	beq.n	8009844 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	78db      	ldrb	r3, [r3, #3]
 800983c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8009840:	2b03      	cmp	r3, #3
 8009842:	d10a      	bne.n	800985a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	799b      	ldrb	r3, [r3, #6]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <USBH_ParseEPDesc+0xde>
 800984c:	68bb      	ldr	r3, [r7, #8]
 800984e:	799b      	ldrb	r3, [r3, #6]
 8009850:	2b10      	cmp	r3, #16
 8009852:	d970      	bls.n	8009936 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8009854:	2303      	movs	r3, #3
 8009856:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009858:	e06d      	b.n	8009936 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800985a:	2303      	movs	r3, #3
 800985c:	75fb      	strb	r3, [r7, #23]
 800985e:	e06b      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009866:	2b01      	cmp	r3, #1
 8009868:	d13c      	bne.n	80098e4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	78db      	ldrb	r3, [r3, #3]
 800986e:	f003 0303 	and.w	r3, r3, #3
 8009872:	2b02      	cmp	r3, #2
 8009874:	d005      	beq.n	8009882 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	78db      	ldrb	r3, [r3, #3]
 800987a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800987e:	2b00      	cmp	r3, #0
 8009880:	d106      	bne.n	8009890 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	889b      	ldrh	r3, [r3, #4]
 8009886:	2b40      	cmp	r3, #64	@ 0x40
 8009888:	d956      	bls.n	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800988a:	2303      	movs	r3, #3
 800988c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800988e:	e053      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	78db      	ldrb	r3, [r3, #3]
 8009894:	f003 0303 	and.w	r3, r3, #3
 8009898:	2b01      	cmp	r3, #1
 800989a:	d10e      	bne.n	80098ba <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	799b      	ldrb	r3, [r3, #6]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d007      	beq.n	80098b4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80098a8:	2b10      	cmp	r3, #16
 80098aa:	d803      	bhi.n	80098b4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80098b0:	2b40      	cmp	r3, #64	@ 0x40
 80098b2:	d941      	bls.n	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80098b4:	2303      	movs	r3, #3
 80098b6:	75fb      	strb	r3, [r7, #23]
 80098b8:	e03e      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80098ba:	68bb      	ldr	r3, [r7, #8]
 80098bc:	78db      	ldrb	r3, [r3, #3]
 80098be:	f003 0303 	and.w	r3, r3, #3
 80098c2:	2b03      	cmp	r3, #3
 80098c4:	d10b      	bne.n	80098de <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80098c6:	68bb      	ldr	r3, [r7, #8]
 80098c8:	799b      	ldrb	r3, [r3, #6]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d004      	beq.n	80098d8 <USBH_ParseEPDesc+0x162>
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	889b      	ldrh	r3, [r3, #4]
 80098d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098d6:	d32f      	bcc.n	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80098d8:	2303      	movs	r3, #3
 80098da:	75fb      	strb	r3, [r7, #23]
 80098dc:	e02c      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80098de:	2303      	movs	r3, #3
 80098e0:	75fb      	strb	r3, [r7, #23]
 80098e2:	e029      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80098ea:	2b02      	cmp	r3, #2
 80098ec:	d120      	bne.n	8009930 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	78db      	ldrb	r3, [r3, #3]
 80098f2:	f003 0303 	and.w	r3, r3, #3
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d106      	bne.n	8009908 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	889b      	ldrh	r3, [r3, #4]
 80098fe:	2b08      	cmp	r3, #8
 8009900:	d01a      	beq.n	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009902:	2303      	movs	r3, #3
 8009904:	75fb      	strb	r3, [r7, #23]
 8009906:	e017      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	78db      	ldrb	r3, [r3, #3]
 800990c:	f003 0303 	and.w	r3, r3, #3
 8009910:	2b03      	cmp	r3, #3
 8009912:	d10a      	bne.n	800992a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	799b      	ldrb	r3, [r3, #6]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d003      	beq.n	8009924 <USBH_ParseEPDesc+0x1ae>
 800991c:	68bb      	ldr	r3, [r7, #8]
 800991e:	889b      	ldrh	r3, [r3, #4]
 8009920:	2b08      	cmp	r3, #8
 8009922:	d909      	bls.n	8009938 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009924:	2303      	movs	r3, #3
 8009926:	75fb      	strb	r3, [r7, #23]
 8009928:	e006      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800992a:	2303      	movs	r3, #3
 800992c:	75fb      	strb	r3, [r7, #23]
 800992e:	e003      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8009930:	2303      	movs	r3, #3
 8009932:	75fb      	strb	r3, [r7, #23]
 8009934:	e000      	b.n	8009938 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009936:	bf00      	nop
  }

  return status;
 8009938:	7dfb      	ldrb	r3, [r7, #23]
}
 800993a:	4618      	mov	r0, r3
 800993c:	371c      	adds	r7, #28
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr

08009946 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8009946:	b480      	push	{r7}
 8009948:	b087      	sub	sp, #28
 800994a:	af00      	add	r7, sp, #0
 800994c:	60f8      	str	r0, [r7, #12]
 800994e:	60b9      	str	r1, [r7, #8]
 8009950:	4613      	mov	r3, r2
 8009952:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3301      	adds	r3, #1
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	2b03      	cmp	r3, #3
 800995c:	d120      	bne.n	80099a0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	1e9a      	subs	r2, r3, #2
 8009964:	88fb      	ldrh	r3, [r7, #6]
 8009966:	4293      	cmp	r3, r2
 8009968:	bf28      	it	cs
 800996a:	4613      	movcs	r3, r2
 800996c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	3302      	adds	r3, #2
 8009972:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009974:	2300      	movs	r3, #0
 8009976:	82fb      	strh	r3, [r7, #22]
 8009978:	e00b      	b.n	8009992 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800997a:	8afb      	ldrh	r3, [r7, #22]
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	4413      	add	r3, r2
 8009980:	781a      	ldrb	r2, [r3, #0]
 8009982:	68bb      	ldr	r3, [r7, #8]
 8009984:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	3301      	adds	r3, #1
 800998a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800998c:	8afb      	ldrh	r3, [r7, #22]
 800998e:	3302      	adds	r3, #2
 8009990:	82fb      	strh	r3, [r7, #22]
 8009992:	8afa      	ldrh	r2, [r7, #22]
 8009994:	8abb      	ldrh	r3, [r7, #20]
 8009996:	429a      	cmp	r2, r3
 8009998:	d3ef      	bcc.n	800997a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	2200      	movs	r2, #0
 800999e:	701a      	strb	r2, [r3, #0]
  }
}
 80099a0:	bf00      	nop
 80099a2:	371c      	adds	r7, #28
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr

080099ac <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80099ac:	b480      	push	{r7}
 80099ae:	b085      	sub	sp, #20
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	881b      	ldrh	r3, [r3, #0]
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	7812      	ldrb	r2, [r2, #0]
 80099be:	4413      	add	r3, r2
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	4413      	add	r3, r2
 80099d0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80099d2:	68fb      	ldr	r3, [r7, #12]
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3714      	adds	r7, #20
 80099d8:	46bd      	mov	sp, r7
 80099da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099de:	4770      	bx	lr

080099e0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b086      	sub	sp, #24
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	60f8      	str	r0, [r7, #12]
 80099e8:	60b9      	str	r1, [r7, #8]
 80099ea:	4613      	mov	r3, r2
 80099ec:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80099ee:	2301      	movs	r3, #1
 80099f0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	789b      	ldrb	r3, [r3, #2]
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d002      	beq.n	8009a00 <USBH_CtlReq+0x20>
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d00f      	beq.n	8009a1e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 80099fe:	e027      	b.n	8009a50 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	88fa      	ldrh	r2, [r7, #6]
 8009a0a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	2201      	movs	r2, #1
 8009a10:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2202      	movs	r2, #2
 8009a16:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009a18:	2301      	movs	r3, #1
 8009a1a:	75fb      	strb	r3, [r7, #23]
      break;
 8009a1c:	e018      	b.n	8009a50 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f000 f81c 	bl	8009a5c <USBH_HandleControl>
 8009a24:	4603      	mov	r3, r0
 8009a26:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009a28:	7dfb      	ldrb	r3, [r7, #23]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d002      	beq.n	8009a34 <USBH_CtlReq+0x54>
 8009a2e:	7dfb      	ldrb	r3, [r7, #23]
 8009a30:	2b03      	cmp	r3, #3
 8009a32:	d106      	bne.n	8009a42 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	2201      	movs	r2, #1
 8009a38:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	761a      	strb	r2, [r3, #24]
      break;
 8009a40:	e005      	b.n	8009a4e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8009a42:	7dfb      	ldrb	r3, [r7, #23]
 8009a44:	2b02      	cmp	r3, #2
 8009a46:	d102      	bne.n	8009a4e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	709a      	strb	r2, [r3, #2]
      break;
 8009a4e:	bf00      	nop
  }
  return status;
 8009a50:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
	...

08009a5c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b086      	sub	sp, #24
 8009a60:	af02      	add	r7, sp, #8
 8009a62:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009a64:	2301      	movs	r3, #1
 8009a66:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	7e1b      	ldrb	r3, [r3, #24]
 8009a70:	3b01      	subs	r3, #1
 8009a72:	2b0a      	cmp	r3, #10
 8009a74:	f200 8157 	bhi.w	8009d26 <USBH_HandleControl+0x2ca>
 8009a78:	a201      	add	r2, pc, #4	@ (adr r2, 8009a80 <USBH_HandleControl+0x24>)
 8009a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a7e:	bf00      	nop
 8009a80:	08009aad 	.word	0x08009aad
 8009a84:	08009ac7 	.word	0x08009ac7
 8009a88:	08009b31 	.word	0x08009b31
 8009a8c:	08009b57 	.word	0x08009b57
 8009a90:	08009b91 	.word	0x08009b91
 8009a94:	08009bbb 	.word	0x08009bbb
 8009a98:	08009c0d 	.word	0x08009c0d
 8009a9c:	08009c2f 	.word	0x08009c2f
 8009aa0:	08009c6b 	.word	0x08009c6b
 8009aa4:	08009c91 	.word	0x08009c91
 8009aa8:	08009ccf 	.word	0x08009ccf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f103 0110 	add.w	r1, r3, #16
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	795b      	ldrb	r3, [r3, #5]
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 f945 	bl	8009d48 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	2202      	movs	r2, #2
 8009ac2:	761a      	strb	r2, [r3, #24]
      break;
 8009ac4:	e13a      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	795b      	ldrb	r3, [r3, #5]
 8009aca:	4619      	mov	r1, r3
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 fcb5 	bl	800a43c <USBH_LL_GetURBState>
 8009ad2:	4603      	mov	r3, r0
 8009ad4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009ad6:	7bbb      	ldrb	r3, [r7, #14]
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d11e      	bne.n	8009b1a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	7c1b      	ldrb	r3, [r3, #16]
 8009ae0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009ae4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	8adb      	ldrh	r3, [r3, #22]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00a      	beq.n	8009b04 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009aee:	7b7b      	ldrb	r3, [r7, #13]
 8009af0:	2b80      	cmp	r3, #128	@ 0x80
 8009af2:	d103      	bne.n	8009afc <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2203      	movs	r2, #3
 8009af8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009afa:	e116      	b.n	8009d2a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2205      	movs	r2, #5
 8009b00:	761a      	strb	r2, [r3, #24]
      break;
 8009b02:	e112      	b.n	8009d2a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009b04:	7b7b      	ldrb	r3, [r7, #13]
 8009b06:	2b80      	cmp	r3, #128	@ 0x80
 8009b08:	d103      	bne.n	8009b12 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2209      	movs	r2, #9
 8009b0e:	761a      	strb	r2, [r3, #24]
      break;
 8009b10:	e10b      	b.n	8009d2a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2207      	movs	r2, #7
 8009b16:	761a      	strb	r2, [r3, #24]
      break;
 8009b18:	e107      	b.n	8009d2a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009b1a:	7bbb      	ldrb	r3, [r7, #14]
 8009b1c:	2b04      	cmp	r3, #4
 8009b1e:	d003      	beq.n	8009b28 <USBH_HandleControl+0xcc>
 8009b20:	7bbb      	ldrb	r3, [r7, #14]
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	f040 8101 	bne.w	8009d2a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	220b      	movs	r2, #11
 8009b2c:	761a      	strb	r2, [r3, #24]
      break;
 8009b2e:	e0fc      	b.n	8009d2a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b36:	b29a      	uxth	r2, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6899      	ldr	r1, [r3, #8]
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	899a      	ldrh	r2, [r3, #12]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	791b      	ldrb	r3, [r3, #4]
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f000 f93c 	bl	8009dc6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2204      	movs	r2, #4
 8009b52:	761a      	strb	r2, [r3, #24]
      break;
 8009b54:	e0f2      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	791b      	ldrb	r3, [r3, #4]
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 fc6d 	bl	800a43c <USBH_LL_GetURBState>
 8009b62:	4603      	mov	r3, r0
 8009b64:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009b66:	7bbb      	ldrb	r3, [r7, #14]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d103      	bne.n	8009b74 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2209      	movs	r2, #9
 8009b70:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009b72:	e0dc      	b.n	8009d2e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009b74:	7bbb      	ldrb	r3, [r7, #14]
 8009b76:	2b05      	cmp	r3, #5
 8009b78:	d102      	bne.n	8009b80 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8009b7a:	2303      	movs	r3, #3
 8009b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8009b7e:	e0d6      	b.n	8009d2e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009b80:	7bbb      	ldrb	r3, [r7, #14]
 8009b82:	2b04      	cmp	r3, #4
 8009b84:	f040 80d3 	bne.w	8009d2e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	220b      	movs	r2, #11
 8009b8c:	761a      	strb	r2, [r3, #24]
      break;
 8009b8e:	e0ce      	b.n	8009d2e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6899      	ldr	r1, [r3, #8]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	899a      	ldrh	r2, [r3, #12]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	795b      	ldrb	r3, [r3, #5]
 8009b9c:	2001      	movs	r0, #1
 8009b9e:	9000      	str	r0, [sp, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f000 f8eb 	bl	8009d7c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2206      	movs	r2, #6
 8009bb6:	761a      	strb	r2, [r3, #24]
      break;
 8009bb8:	e0c0      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	795b      	ldrb	r3, [r3, #5]
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 fc3b 	bl	800a43c <USBH_LL_GetURBState>
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009bca:	7bbb      	ldrb	r3, [r7, #14]
 8009bcc:	2b01      	cmp	r3, #1
 8009bce:	d103      	bne.n	8009bd8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2207      	movs	r2, #7
 8009bd4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009bd6:	e0ac      	b.n	8009d32 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8009bd8:	7bbb      	ldrb	r3, [r7, #14]
 8009bda:	2b05      	cmp	r3, #5
 8009bdc:	d105      	bne.n	8009bea <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	220c      	movs	r2, #12
 8009be2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009be4:	2303      	movs	r3, #3
 8009be6:	73fb      	strb	r3, [r7, #15]
      break;
 8009be8:	e0a3      	b.n	8009d32 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009bea:	7bbb      	ldrb	r3, [r7, #14]
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	d103      	bne.n	8009bf8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	2205      	movs	r2, #5
 8009bf4:	761a      	strb	r2, [r3, #24]
      break;
 8009bf6:	e09c      	b.n	8009d32 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009bf8:	7bbb      	ldrb	r3, [r7, #14]
 8009bfa:	2b04      	cmp	r3, #4
 8009bfc:	f040 8099 	bne.w	8009d32 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	220b      	movs	r2, #11
 8009c04:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009c06:	2302      	movs	r3, #2
 8009c08:	73fb      	strb	r3, [r7, #15]
      break;
 8009c0a:	e092      	b.n	8009d32 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	791b      	ldrb	r3, [r3, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	2100      	movs	r1, #0
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f8d6 	bl	8009dc6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009c20:	b29a      	uxth	r2, r3
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2208      	movs	r2, #8
 8009c2a:	761a      	strb	r2, [r3, #24]

      break;
 8009c2c:	e086      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	791b      	ldrb	r3, [r3, #4]
 8009c32:	4619      	mov	r1, r3
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 fc01 	bl	800a43c <USBH_LL_GetURBState>
 8009c3a:	4603      	mov	r3, r0
 8009c3c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009c3e:	7bbb      	ldrb	r3, [r7, #14]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d105      	bne.n	8009c50 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	220d      	movs	r2, #13
 8009c48:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009c4e:	e072      	b.n	8009d36 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009c50:	7bbb      	ldrb	r3, [r7, #14]
 8009c52:	2b04      	cmp	r3, #4
 8009c54:	d103      	bne.n	8009c5e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	220b      	movs	r2, #11
 8009c5a:	761a      	strb	r2, [r3, #24]
      break;
 8009c5c:	e06b      	b.n	8009d36 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009c5e:	7bbb      	ldrb	r3, [r7, #14]
 8009c60:	2b05      	cmp	r3, #5
 8009c62:	d168      	bne.n	8009d36 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009c64:	2303      	movs	r3, #3
 8009c66:	73fb      	strb	r3, [r7, #15]
      break;
 8009c68:	e065      	b.n	8009d36 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	795b      	ldrb	r3, [r3, #5]
 8009c6e:	2201      	movs	r2, #1
 8009c70:	9200      	str	r2, [sp, #0]
 8009c72:	2200      	movs	r2, #0
 8009c74:	2100      	movs	r1, #0
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f000 f880 	bl	8009d7c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009c82:	b29a      	uxth	r2, r3
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	220a      	movs	r2, #10
 8009c8c:	761a      	strb	r2, [r3, #24]
      break;
 8009c8e:	e055      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	795b      	ldrb	r3, [r3, #5]
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fbd0 	bl	800a43c <USBH_LL_GetURBState>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009ca0:	7bbb      	ldrb	r3, [r7, #14]
 8009ca2:	2b01      	cmp	r3, #1
 8009ca4:	d105      	bne.n	8009cb2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	220d      	movs	r2, #13
 8009cae:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009cb0:	e043      	b.n	8009d3a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009cb2:	7bbb      	ldrb	r3, [r7, #14]
 8009cb4:	2b02      	cmp	r3, #2
 8009cb6:	d103      	bne.n	8009cc0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2209      	movs	r2, #9
 8009cbc:	761a      	strb	r2, [r3, #24]
      break;
 8009cbe:	e03c      	b.n	8009d3a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009cc0:	7bbb      	ldrb	r3, [r7, #14]
 8009cc2:	2b04      	cmp	r3, #4
 8009cc4:	d139      	bne.n	8009d3a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	220b      	movs	r2, #11
 8009cca:	761a      	strb	r2, [r3, #24]
      break;
 8009ccc:	e035      	b.n	8009d3a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	7e5b      	ldrb	r3, [r3, #25]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	b2da      	uxtb	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	765a      	strb	r2, [r3, #25]
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	7e5b      	ldrb	r3, [r3, #25]
 8009cde:	2b02      	cmp	r3, #2
 8009ce0:	d806      	bhi.n	8009cf0 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2201      	movs	r2, #1
 8009ce6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2201      	movs	r2, #1
 8009cec:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009cee:	e025      	b.n	8009d3c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009cf6:	2106      	movs	r1, #6
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	795b      	ldrb	r3, [r3, #5]
 8009d06:	4619      	mov	r1, r3
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f90d 	bl	8009f28 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	791b      	ldrb	r3, [r3, #4]
 8009d12:	4619      	mov	r1, r3
 8009d14:	6878      	ldr	r0, [r7, #4]
 8009d16:	f000 f907 	bl	8009f28 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009d20:	2302      	movs	r3, #2
 8009d22:	73fb      	strb	r3, [r7, #15]
      break;
 8009d24:	e00a      	b.n	8009d3c <USBH_HandleControl+0x2e0>

    default:
      break;
 8009d26:	bf00      	nop
 8009d28:	e008      	b.n	8009d3c <USBH_HandleControl+0x2e0>
      break;
 8009d2a:	bf00      	nop
 8009d2c:	e006      	b.n	8009d3c <USBH_HandleControl+0x2e0>
      break;
 8009d2e:	bf00      	nop
 8009d30:	e004      	b.n	8009d3c <USBH_HandleControl+0x2e0>
      break;
 8009d32:	bf00      	nop
 8009d34:	e002      	b.n	8009d3c <USBH_HandleControl+0x2e0>
      break;
 8009d36:	bf00      	nop
 8009d38:	e000      	b.n	8009d3c <USBH_HandleControl+0x2e0>
      break;
 8009d3a:	bf00      	nop
  }

  return status;
 8009d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d3e:	4618      	mov	r0, r3
 8009d40:	3710      	adds	r7, #16
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bd80      	pop	{r7, pc}
 8009d46:	bf00      	nop

08009d48 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b088      	sub	sp, #32
 8009d4c:	af04      	add	r7, sp, #16
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	4613      	mov	r3, r2
 8009d54:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d56:	79f9      	ldrb	r1, [r7, #7]
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9303      	str	r3, [sp, #12]
 8009d5c:	2308      	movs	r3, #8
 8009d5e:	9302      	str	r3, [sp, #8]
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	9301      	str	r3, [sp, #4]
 8009d64:	2300      	movs	r3, #0
 8009d66:	9300      	str	r3, [sp, #0]
 8009d68:	2300      	movs	r3, #0
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	68f8      	ldr	r0, [r7, #12]
 8009d6e:	f000 fb34 	bl	800a3da <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009d72:	2300      	movs	r3, #0
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b088      	sub	sp, #32
 8009d80:	af04      	add	r7, sp, #16
 8009d82:	60f8      	str	r0, [r7, #12]
 8009d84:	60b9      	str	r1, [r7, #8]
 8009d86:	4611      	mov	r1, r2
 8009d88:	461a      	mov	r2, r3
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	80fb      	strh	r3, [r7, #6]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d001      	beq.n	8009da0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009da0:	7979      	ldrb	r1, [r7, #5]
 8009da2:	7e3b      	ldrb	r3, [r7, #24]
 8009da4:	9303      	str	r3, [sp, #12]
 8009da6:	88fb      	ldrh	r3, [r7, #6]
 8009da8:	9302      	str	r3, [sp, #8]
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	9301      	str	r3, [sp, #4]
 8009dae:	2301      	movs	r3, #1
 8009db0:	9300      	str	r3, [sp, #0]
 8009db2:	2300      	movs	r3, #0
 8009db4:	2200      	movs	r2, #0
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f000 fb0f 	bl	800a3da <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009dbc:	2300      	movs	r3, #0
}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3710      	adds	r7, #16
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b088      	sub	sp, #32
 8009dca:	af04      	add	r7, sp, #16
 8009dcc:	60f8      	str	r0, [r7, #12]
 8009dce:	60b9      	str	r1, [r7, #8]
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	461a      	mov	r2, r3
 8009dd4:	460b      	mov	r3, r1
 8009dd6:	80fb      	strh	r3, [r7, #6]
 8009dd8:	4613      	mov	r3, r2
 8009dda:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009ddc:	7979      	ldrb	r1, [r7, #5]
 8009dde:	2300      	movs	r3, #0
 8009de0:	9303      	str	r3, [sp, #12]
 8009de2:	88fb      	ldrh	r3, [r7, #6]
 8009de4:	9302      	str	r3, [sp, #8]
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	9301      	str	r3, [sp, #4]
 8009dea:	2301      	movs	r3, #1
 8009dec:	9300      	str	r3, [sp, #0]
 8009dee:	2300      	movs	r3, #0
 8009df0:	2201      	movs	r2, #1
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f000 faf1 	bl	800a3da <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009df8:	2300      	movs	r3, #0

}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	3710      	adds	r7, #16
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}

08009e02 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009e02:	b580      	push	{r7, lr}
 8009e04:	b088      	sub	sp, #32
 8009e06:	af04      	add	r7, sp, #16
 8009e08:	60f8      	str	r0, [r7, #12]
 8009e0a:	60b9      	str	r1, [r7, #8]
 8009e0c:	4611      	mov	r1, r2
 8009e0e:	461a      	mov	r2, r3
 8009e10:	460b      	mov	r3, r1
 8009e12:	80fb      	strh	r3, [r7, #6]
 8009e14:	4613      	mov	r3, r2
 8009e16:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d001      	beq.n	8009e26 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009e22:	2300      	movs	r3, #0
 8009e24:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e26:	7979      	ldrb	r1, [r7, #5]
 8009e28:	7e3b      	ldrb	r3, [r7, #24]
 8009e2a:	9303      	str	r3, [sp, #12]
 8009e2c:	88fb      	ldrh	r3, [r7, #6]
 8009e2e:	9302      	str	r3, [sp, #8]
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	9301      	str	r3, [sp, #4]
 8009e34:	2301      	movs	r3, #1
 8009e36:	9300      	str	r3, [sp, #0]
 8009e38:	2302      	movs	r3, #2
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	68f8      	ldr	r0, [r7, #12]
 8009e3e:	f000 facc 	bl	800a3da <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009e42:	2300      	movs	r3, #0
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3710      	adds	r7, #16
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}

08009e4c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b088      	sub	sp, #32
 8009e50:	af04      	add	r7, sp, #16
 8009e52:	60f8      	str	r0, [r7, #12]
 8009e54:	60b9      	str	r1, [r7, #8]
 8009e56:	4611      	mov	r1, r2
 8009e58:	461a      	mov	r2, r3
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	80fb      	strh	r3, [r7, #6]
 8009e5e:	4613      	mov	r3, r2
 8009e60:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009e62:	7979      	ldrb	r1, [r7, #5]
 8009e64:	2300      	movs	r3, #0
 8009e66:	9303      	str	r3, [sp, #12]
 8009e68:	88fb      	ldrh	r3, [r7, #6]
 8009e6a:	9302      	str	r3, [sp, #8]
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	9301      	str	r3, [sp, #4]
 8009e70:	2301      	movs	r3, #1
 8009e72:	9300      	str	r3, [sp, #0]
 8009e74:	2302      	movs	r3, #2
 8009e76:	2201      	movs	r2, #1
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f000 faae 	bl	800a3da <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009e7e:	2300      	movs	r3, #0
}
 8009e80:	4618      	mov	r0, r3
 8009e82:	3710      	adds	r7, #16
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b086      	sub	sp, #24
 8009e8c:	af04      	add	r7, sp, #16
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	4608      	mov	r0, r1
 8009e92:	4611      	mov	r1, r2
 8009e94:	461a      	mov	r2, r3
 8009e96:	4603      	mov	r3, r0
 8009e98:	70fb      	strb	r3, [r7, #3]
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	70bb      	strb	r3, [r7, #2]
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009ea2:	7878      	ldrb	r0, [r7, #1]
 8009ea4:	78ba      	ldrb	r2, [r7, #2]
 8009ea6:	78f9      	ldrb	r1, [r7, #3]
 8009ea8:	8b3b      	ldrh	r3, [r7, #24]
 8009eaa:	9302      	str	r3, [sp, #8]
 8009eac:	7d3b      	ldrb	r3, [r7, #20]
 8009eae:	9301      	str	r3, [sp, #4]
 8009eb0:	7c3b      	ldrb	r3, [r7, #16]
 8009eb2:	9300      	str	r3, [sp, #0]
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fa53 	bl	800a362 <USBH_LL_OpenPipe>

  return USBH_OK;
 8009ebc:	2300      	movs	r3, #0
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3708      	adds	r7, #8
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}

08009ec6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009ec6:	b580      	push	{r7, lr}
 8009ec8:	b082      	sub	sp, #8
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	6078      	str	r0, [r7, #4]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009ed2:	78fb      	ldrb	r3, [r7, #3]
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 fa72 	bl	800a3c0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009edc:	2300      	movs	r3, #0
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3708      	adds	r7, #8
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}

08009ee6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009ee6:	b580      	push	{r7, lr}
 8009ee8:	b084      	sub	sp, #16
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
 8009eee:	460b      	mov	r3, r1
 8009ef0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f836 	bl	8009f64 <USBH_GetFreePipe>
 8009ef8:	4603      	mov	r3, r0
 8009efa:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009efc:	89fb      	ldrh	r3, [r7, #14]
 8009efe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d00a      	beq.n	8009f1c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009f06:	78fa      	ldrb	r2, [r7, #3]
 8009f08:	89fb      	ldrh	r3, [r7, #14]
 8009f0a:	f003 030f 	and.w	r3, r3, #15
 8009f0e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009f12:	6879      	ldr	r1, [r7, #4]
 8009f14:	33e0      	adds	r3, #224	@ 0xe0
 8009f16:	009b      	lsls	r3, r3, #2
 8009f18:	440b      	add	r3, r1
 8009f1a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009f1c:	89fb      	ldrh	r3, [r7, #14]
 8009f1e:	b2db      	uxtb	r3, r3
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	3710      	adds	r7, #16
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bd80      	pop	{r7, pc}

08009f28 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009f28:	b480      	push	{r7}
 8009f2a:	b083      	sub	sp, #12
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	6078      	str	r0, [r7, #4]
 8009f30:	460b      	mov	r3, r1
 8009f32:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009f34:	78fb      	ldrb	r3, [r7, #3]
 8009f36:	2b0f      	cmp	r3, #15
 8009f38:	d80d      	bhi.n	8009f56 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009f3a:	78fb      	ldrb	r3, [r7, #3]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	33e0      	adds	r3, #224	@ 0xe0
 8009f40:	009b      	lsls	r3, r3, #2
 8009f42:	4413      	add	r3, r2
 8009f44:	685a      	ldr	r2, [r3, #4]
 8009f46:	78fb      	ldrb	r3, [r7, #3]
 8009f48:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009f4c:	6879      	ldr	r1, [r7, #4]
 8009f4e:	33e0      	adds	r3, #224	@ 0xe0
 8009f50:	009b      	lsls	r3, r3, #2
 8009f52:	440b      	add	r3, r1
 8009f54:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009f56:	2300      	movs	r3, #0
}
 8009f58:	4618      	mov	r0, r3
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr

08009f64 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b085      	sub	sp, #20
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009f70:	2300      	movs	r3, #0
 8009f72:	73fb      	strb	r3, [r7, #15]
 8009f74:	e00f      	b.n	8009f96 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009f76:	7bfb      	ldrb	r3, [r7, #15]
 8009f78:	687a      	ldr	r2, [r7, #4]
 8009f7a:	33e0      	adds	r3, #224	@ 0xe0
 8009f7c:	009b      	lsls	r3, r3, #2
 8009f7e:	4413      	add	r3, r2
 8009f80:	685b      	ldr	r3, [r3, #4]
 8009f82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d102      	bne.n	8009f90 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009f8a:	7bfb      	ldrb	r3, [r7, #15]
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	e007      	b.n	8009fa0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009f90:	7bfb      	ldrb	r3, [r7, #15]
 8009f92:	3301      	adds	r3, #1
 8009f94:	73fb      	strb	r3, [r7, #15]
 8009f96:	7bfb      	ldrb	r3, [r7, #15]
 8009f98:	2b0f      	cmp	r3, #15
 8009f9a:	d9ec      	bls.n	8009f76 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009f9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3714      	adds	r7, #20
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	490e      	ldr	r1, [pc, #56]	@ (8009fec <MX_USB_HOST_Init+0x40>)
 8009fb4:	480e      	ldr	r0, [pc, #56]	@ (8009ff0 <MX_USB_HOST_Init+0x44>)
 8009fb6:	f7fe fb0f 	bl	80085d8 <USBH_Init>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009fc0:	f7f7 fee2 	bl	8001d88 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009fc4:	490b      	ldr	r1, [pc, #44]	@ (8009ff4 <MX_USB_HOST_Init+0x48>)
 8009fc6:	480a      	ldr	r0, [pc, #40]	@ (8009ff0 <MX_USB_HOST_Init+0x44>)
 8009fc8:	f7fe fbb1 	bl	800872e <USBH_RegisterClass>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d001      	beq.n	8009fd6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009fd2:	f7f7 fed9 	bl	8001d88 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009fd6:	4806      	ldr	r0, [pc, #24]	@ (8009ff0 <MX_USB_HOST_Init+0x44>)
 8009fd8:	f7fe fc35 	bl	8008846 <USBH_Start>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d001      	beq.n	8009fe6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009fe2:	f7f7 fed1 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009fe6:	bf00      	nop
 8009fe8:	bd80      	pop	{r7, pc}
 8009fea:	bf00      	nop
 8009fec:	0800a00d 	.word	0x0800a00d
 8009ff0:	2000036c 	.word	0x2000036c
 8009ff4:	20000010 	.word	0x20000010

08009ff8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009ffc:	4802      	ldr	r0, [pc, #8]	@ (800a008 <MX_USB_HOST_Process+0x10>)
 8009ffe:	f7fe fc33 	bl	8008868 <USBH_Process>
}
 800a002:	bf00      	nop
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	2000036c 	.word	0x2000036c

0800a00c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b083      	sub	sp, #12
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	460b      	mov	r3, r1
 800a016:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800a018:	78fb      	ldrb	r3, [r7, #3]
 800a01a:	3b01      	subs	r3, #1
 800a01c:	2b04      	cmp	r3, #4
 800a01e:	d819      	bhi.n	800a054 <USBH_UserProcess+0x48>
 800a020:	a201      	add	r2, pc, #4	@ (adr r2, 800a028 <USBH_UserProcess+0x1c>)
 800a022:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a026:	bf00      	nop
 800a028:	0800a055 	.word	0x0800a055
 800a02c:	0800a045 	.word	0x0800a045
 800a030:	0800a055 	.word	0x0800a055
 800a034:	0800a04d 	.word	0x0800a04d
 800a038:	0800a03d 	.word	0x0800a03d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800a03c:	4b09      	ldr	r3, [pc, #36]	@ (800a064 <USBH_UserProcess+0x58>)
 800a03e:	2203      	movs	r2, #3
 800a040:	701a      	strb	r2, [r3, #0]
  break;
 800a042:	e008      	b.n	800a056 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800a044:	4b07      	ldr	r3, [pc, #28]	@ (800a064 <USBH_UserProcess+0x58>)
 800a046:	2202      	movs	r2, #2
 800a048:	701a      	strb	r2, [r3, #0]
  break;
 800a04a:	e004      	b.n	800a056 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800a04c:	4b05      	ldr	r3, [pc, #20]	@ (800a064 <USBH_UserProcess+0x58>)
 800a04e:	2201      	movs	r2, #1
 800a050:	701a      	strb	r2, [r3, #0]
  break;
 800a052:	e000      	b.n	800a056 <USBH_UserProcess+0x4a>

  default:
  break;
 800a054:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800a056:	bf00      	nop
 800a058:	370c      	adds	r7, #12
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	20000744 	.word	0x20000744

0800a068 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a068:	b580      	push	{r7, lr}
 800a06a:	b08a      	sub	sp, #40	@ 0x28
 800a06c:	af00      	add	r7, sp, #0
 800a06e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a070:	f107 0314 	add.w	r3, r7, #20
 800a074:	2200      	movs	r2, #0
 800a076:	601a      	str	r2, [r3, #0]
 800a078:	605a      	str	r2, [r3, #4]
 800a07a:	609a      	str	r2, [r3, #8]
 800a07c:	60da      	str	r2, [r3, #12]
 800a07e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a088:	d147      	bne.n	800a11a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a08a:	2300      	movs	r3, #0
 800a08c:	613b      	str	r3, [r7, #16]
 800a08e:	4b25      	ldr	r3, [pc, #148]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a092:	4a24      	ldr	r2, [pc, #144]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a094:	f043 0301 	orr.w	r3, r3, #1
 800a098:	6313      	str	r3, [r2, #48]	@ 0x30
 800a09a:	4b22      	ldr	r3, [pc, #136]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09e:	f003 0301 	and.w	r3, r3, #1
 800a0a2:	613b      	str	r3, [r7, #16]
 800a0a4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a0a6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a0aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a0b4:	f107 0314 	add.w	r3, r7, #20
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	481b      	ldr	r0, [pc, #108]	@ (800a128 <HAL_HCD_MspInit+0xc0>)
 800a0bc:	f7f8 fe36 	bl	8002d2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a0c0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a0c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a0c6:	2302      	movs	r3, #2
 800a0c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0ca:	2300      	movs	r3, #0
 800a0cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a0d2:	230a      	movs	r3, #10
 800a0d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a0d6:	f107 0314 	add.w	r3, r7, #20
 800a0da:	4619      	mov	r1, r3
 800a0dc:	4812      	ldr	r0, [pc, #72]	@ (800a128 <HAL_HCD_MspInit+0xc0>)
 800a0de:	f7f8 fe25 	bl	8002d2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a0e2:	4b10      	ldr	r3, [pc, #64]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a0e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0e6:	4a0f      	ldr	r2, [pc, #60]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a0e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0ec:	6353      	str	r3, [r2, #52]	@ 0x34
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	60fb      	str	r3, [r7, #12]
 800a0f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a0f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0f6:	4a0b      	ldr	r2, [pc, #44]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a0f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a0fc:	6453      	str	r3, [r2, #68]	@ 0x44
 800a0fe:	4b09      	ldr	r3, [pc, #36]	@ (800a124 <HAL_HCD_MspInit+0xbc>)
 800a100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a102:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a106:	60fb      	str	r3, [r7, #12]
 800a108:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a10a:	2200      	movs	r2, #0
 800a10c:	2100      	movs	r1, #0
 800a10e:	2043      	movs	r0, #67	@ 0x43
 800a110:	f7f8 fdd5 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a114:	2043      	movs	r0, #67	@ 0x43
 800a116:	f7f8 fdee 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a11a:	bf00      	nop
 800a11c:	3728      	adds	r7, #40	@ 0x28
 800a11e:	46bd      	mov	sp, r7
 800a120:	bd80      	pop	{r7, pc}
 800a122:	bf00      	nop
 800a124:	40023800 	.word	0x40023800
 800a128:	40020000 	.word	0x40020000

0800a12c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a13a:	4618      	mov	r0, r3
 800a13c:	f7fe ff6d 	bl	800901a <USBH_LL_IncTimer>
}
 800a140:	bf00      	nop
 800a142:	3708      	adds	r7, #8
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a156:	4618      	mov	r0, r3
 800a158:	f7fe ffa9 	bl	80090ae <USBH_LL_Connect>
}
 800a15c:	bf00      	nop
 800a15e:	3708      	adds	r7, #8
 800a160:	46bd      	mov	sp, r7
 800a162:	bd80      	pop	{r7, pc}

0800a164 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a164:	b580      	push	{r7, lr}
 800a166:	b082      	sub	sp, #8
 800a168:	af00      	add	r7, sp, #0
 800a16a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a172:	4618      	mov	r0, r3
 800a174:	f7fe ffb2 	bl	80090dc <USBH_LL_Disconnect>
}
 800a178:	bf00      	nop
 800a17a:	3708      	adds	r7, #8
 800a17c:	46bd      	mov	sp, r7
 800a17e:	bd80      	pop	{r7, pc}

0800a180 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a180:	b480      	push	{r7}
 800a182:	b083      	sub	sp, #12
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
 800a188:	460b      	mov	r3, r1
 800a18a:	70fb      	strb	r3, [r7, #3]
 800a18c:	4613      	mov	r3, r2
 800a18e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a190:	bf00      	nop
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f7fe ff5f 	bl	800906e <USBH_LL_PortEnabled>
}
 800a1b0:	bf00      	nop
 800a1b2:	3708      	adds	r7, #8
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	bd80      	pop	{r7, pc}

0800a1b8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f7fe ff5f 	bl	800908a <USBH_LL_PortDisabled>
}
 800a1cc:	bf00      	nop
 800a1ce:	3708      	adds	r7, #8
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a1e2:	2b01      	cmp	r3, #1
 800a1e4:	d12a      	bne.n	800a23c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a1e6:	4a18      	ldr	r2, [pc, #96]	@ (800a248 <USBH_LL_Init+0x74>)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	4a15      	ldr	r2, [pc, #84]	@ (800a248 <USBH_LL_Init+0x74>)
 800a1f2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a1f6:	4b14      	ldr	r3, [pc, #80]	@ (800a248 <USBH_LL_Init+0x74>)
 800a1f8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a1fc:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a1fe:	4b12      	ldr	r3, [pc, #72]	@ (800a248 <USBH_LL_Init+0x74>)
 800a200:	2208      	movs	r2, #8
 800a202:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a204:	4b10      	ldr	r3, [pc, #64]	@ (800a248 <USBH_LL_Init+0x74>)
 800a206:	2201      	movs	r2, #1
 800a208:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a20a:	4b0f      	ldr	r3, [pc, #60]	@ (800a248 <USBH_LL_Init+0x74>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a210:	4b0d      	ldr	r3, [pc, #52]	@ (800a248 <USBH_LL_Init+0x74>)
 800a212:	2202      	movs	r2, #2
 800a214:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a216:	4b0c      	ldr	r3, [pc, #48]	@ (800a248 <USBH_LL_Init+0x74>)
 800a218:	2200      	movs	r2, #0
 800a21a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a21c:	480a      	ldr	r0, [pc, #40]	@ (800a248 <USBH_LL_Init+0x74>)
 800a21e:	f7f8 ff52 	bl	80030c6 <HAL_HCD_Init>
 800a222:	4603      	mov	r3, r0
 800a224:	2b00      	cmp	r3, #0
 800a226:	d001      	beq.n	800a22c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a228:	f7f7 fdae 	bl	8001d88 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a22c:	4806      	ldr	r0, [pc, #24]	@ (800a248 <USBH_LL_Init+0x74>)
 800a22e:	f7f9 fb8f 	bl	8003950 <HAL_HCD_GetCurrentFrame>
 800a232:	4603      	mov	r3, r0
 800a234:	4619      	mov	r1, r3
 800a236:	6878      	ldr	r0, [r7, #4]
 800a238:	f7fe fee0 	bl	8008ffc <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a23c:	2300      	movs	r3, #0
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3708      	adds	r7, #8
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	20000748 	.word	0x20000748

0800a24c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a254:	2300      	movs	r3, #0
 800a256:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a258:	2300      	movs	r3, #0
 800a25a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a262:	4618      	mov	r0, r3
 800a264:	f7f9 fafc 	bl	8003860 <HAL_HCD_Start>
 800a268:	4603      	mov	r3, r0
 800a26a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a26c:	7bfb      	ldrb	r3, [r7, #15]
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 f94c 	bl	800a50c <USBH_Get_USB_Status>
 800a274:	4603      	mov	r3, r0
 800a276:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a278:	7bbb      	ldrb	r3, [r7, #14]
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	3710      	adds	r7, #16
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}

0800a282 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a282:	b580      	push	{r7, lr}
 800a284:	b084      	sub	sp, #16
 800a286:	af00      	add	r7, sp, #0
 800a288:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a28a:	2300      	movs	r3, #0
 800a28c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a28e:	2300      	movs	r3, #0
 800a290:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a298:	4618      	mov	r0, r3
 800a29a:	f7f9 fb04 	bl	80038a6 <HAL_HCD_Stop>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a2a2:	7bfb      	ldrb	r3, [r7, #15]
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f000 f931 	bl	800a50c <USBH_Get_USB_Status>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2ae:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b084      	sub	sp, #16
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	f7f9 fb4e 	bl	800396c <HAL_HCD_GetCurrentSpeed>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	2b02      	cmp	r3, #2
 800a2d4:	d00c      	beq.n	800a2f0 <USBH_LL_GetSpeed+0x38>
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d80d      	bhi.n	800a2f6 <USBH_LL_GetSpeed+0x3e>
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	d002      	beq.n	800a2e4 <USBH_LL_GetSpeed+0x2c>
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d003      	beq.n	800a2ea <USBH_LL_GetSpeed+0x32>
 800a2e2:	e008      	b.n	800a2f6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	73fb      	strb	r3, [r7, #15]
    break;
 800a2e8:	e008      	b.n	800a2fc <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	73fb      	strb	r3, [r7, #15]
    break;
 800a2ee:	e005      	b.n	800a2fc <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a2f0:	2302      	movs	r3, #2
 800a2f2:	73fb      	strb	r3, [r7, #15]
    break;
 800a2f4:	e002      	b.n	800a2fc <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	73fb      	strb	r3, [r7, #15]
    break;
 800a2fa:	bf00      	nop
  }
  return  speed;
 800a2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}

0800a306 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b084      	sub	sp, #16
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a31c:	4618      	mov	r0, r3
 800a31e:	f7f9 fadf 	bl	80038e0 <HAL_HCD_ResetPort>
 800a322:	4603      	mov	r3, r0
 800a324:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a326:	7bfb      	ldrb	r3, [r7, #15]
 800a328:	4618      	mov	r0, r3
 800a32a:	f000 f8ef 	bl	800a50c <USBH_Get_USB_Status>
 800a32e:	4603      	mov	r3, r0
 800a330:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a332:	7bbb      	ldrb	r3, [r7, #14]
}
 800a334:	4618      	mov	r0, r3
 800a336:	3710      	adds	r7, #16
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b082      	sub	sp, #8
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	460b      	mov	r3, r1
 800a346:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a34e:	78fa      	ldrb	r2, [r7, #3]
 800a350:	4611      	mov	r1, r2
 800a352:	4618      	mov	r0, r3
 800a354:	f7f9 fae7 	bl	8003926 <HAL_HCD_HC_GetXferCount>
 800a358:	4603      	mov	r3, r0
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3708      	adds	r7, #8
 800a35e:	46bd      	mov	sp, r7
 800a360:	bd80      	pop	{r7, pc}

0800a362 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a362:	b590      	push	{r4, r7, lr}
 800a364:	b089      	sub	sp, #36	@ 0x24
 800a366:	af04      	add	r7, sp, #16
 800a368:	6078      	str	r0, [r7, #4]
 800a36a:	4608      	mov	r0, r1
 800a36c:	4611      	mov	r1, r2
 800a36e:	461a      	mov	r2, r3
 800a370:	4603      	mov	r3, r0
 800a372:	70fb      	strb	r3, [r7, #3]
 800a374:	460b      	mov	r3, r1
 800a376:	70bb      	strb	r3, [r7, #2]
 800a378:	4613      	mov	r3, r2
 800a37a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a380:	2300      	movs	r3, #0
 800a382:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a38a:	787c      	ldrb	r4, [r7, #1]
 800a38c:	78ba      	ldrb	r2, [r7, #2]
 800a38e:	78f9      	ldrb	r1, [r7, #3]
 800a390:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a392:	9302      	str	r3, [sp, #8]
 800a394:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a398:	9301      	str	r3, [sp, #4]
 800a39a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	4623      	mov	r3, r4
 800a3a2:	f7f8 fef7 	bl	8003194 <HAL_HCD_HC_Init>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a3aa:	7bfb      	ldrb	r3, [r7, #15]
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f000 f8ad 	bl	800a50c <USBH_Get_USB_Status>
 800a3b2:	4603      	mov	r3, r0
 800a3b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3714      	adds	r7, #20
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd90      	pop	{r4, r7, pc}

0800a3c0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
 800a3c8:	460b      	mov	r3, r1
 800a3ca:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a3cc:	2300      	movs	r3, #0
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	370c      	adds	r7, #12
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a3da:	b590      	push	{r4, r7, lr}
 800a3dc:	b089      	sub	sp, #36	@ 0x24
 800a3de:	af04      	add	r7, sp, #16
 800a3e0:	6078      	str	r0, [r7, #4]
 800a3e2:	4608      	mov	r0, r1
 800a3e4:	4611      	mov	r1, r2
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	70fb      	strb	r3, [r7, #3]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	70bb      	strb	r3, [r7, #2]
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a402:	787c      	ldrb	r4, [r7, #1]
 800a404:	78ba      	ldrb	r2, [r7, #2]
 800a406:	78f9      	ldrb	r1, [r7, #3]
 800a408:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a40c:	9303      	str	r3, [sp, #12]
 800a40e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a410:	9302      	str	r3, [sp, #8]
 800a412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a414:	9301      	str	r3, [sp, #4]
 800a416:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a41a:	9300      	str	r3, [sp, #0]
 800a41c:	4623      	mov	r3, r4
 800a41e:	f7f8 ff71 	bl	8003304 <HAL_HCD_HC_SubmitRequest>
 800a422:	4603      	mov	r3, r0
 800a424:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a426:	7bfb      	ldrb	r3, [r7, #15]
 800a428:	4618      	mov	r0, r3
 800a42a:	f000 f86f 	bl	800a50c <USBH_Get_USB_Status>
 800a42e:	4603      	mov	r3, r0
 800a430:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a432:	7bbb      	ldrb	r3, [r7, #14]
}
 800a434:	4618      	mov	r0, r3
 800a436:	3714      	adds	r7, #20
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd90      	pop	{r4, r7, pc}

0800a43c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a43c:	b580      	push	{r7, lr}
 800a43e:	b082      	sub	sp, #8
 800a440:	af00      	add	r7, sp, #0
 800a442:	6078      	str	r0, [r7, #4]
 800a444:	460b      	mov	r3, r1
 800a446:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a44e:	78fa      	ldrb	r2, [r7, #3]
 800a450:	4611      	mov	r1, r2
 800a452:	4618      	mov	r0, r3
 800a454:	f7f9 fa52 	bl	80038fc <HAL_HCD_HC_GetURBState>
 800a458:	4603      	mov	r3, r0
}
 800a45a:	4618      	mov	r0, r3
 800a45c:	3708      	adds	r7, #8
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}

0800a462 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a462:	b580      	push	{r7, lr}
 800a464:	b082      	sub	sp, #8
 800a466:	af00      	add	r7, sp, #0
 800a468:	6078      	str	r0, [r7, #4]
 800a46a:	460b      	mov	r3, r1
 800a46c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a474:	2b01      	cmp	r3, #1
 800a476:	d103      	bne.n	800a480 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a478:	78fb      	ldrb	r3, [r7, #3]
 800a47a:	4618      	mov	r0, r3
 800a47c:	f000 f872 	bl	800a564 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a480:	20c8      	movs	r0, #200	@ 0xc8
 800a482:	f7f7 ff51 	bl	8002328 <HAL_Delay>
  return USBH_OK;
 800a486:	2300      	movs	r3, #0
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3708      	adds	r7, #8
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}

0800a490 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a490:	b480      	push	{r7}
 800a492:	b085      	sub	sp, #20
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	460b      	mov	r3, r1
 800a49a:	70fb      	strb	r3, [r7, #3]
 800a49c:	4613      	mov	r3, r2
 800a49e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a4a6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a4a8:	78fa      	ldrb	r2, [r7, #3]
 800a4aa:	68f9      	ldr	r1, [r7, #12]
 800a4ac:	4613      	mov	r3, r2
 800a4ae:	011b      	lsls	r3, r3, #4
 800a4b0:	1a9b      	subs	r3, r3, r2
 800a4b2:	009b      	lsls	r3, r3, #2
 800a4b4:	440b      	add	r3, r1
 800a4b6:	3317      	adds	r3, #23
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00a      	beq.n	800a4d4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a4be:	78fa      	ldrb	r2, [r7, #3]
 800a4c0:	68f9      	ldr	r1, [r7, #12]
 800a4c2:	4613      	mov	r3, r2
 800a4c4:	011b      	lsls	r3, r3, #4
 800a4c6:	1a9b      	subs	r3, r3, r2
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	440b      	add	r3, r1
 800a4cc:	333c      	adds	r3, #60	@ 0x3c
 800a4ce:	78ba      	ldrb	r2, [r7, #2]
 800a4d0:	701a      	strb	r2, [r3, #0]
 800a4d2:	e009      	b.n	800a4e8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a4d4:	78fa      	ldrb	r2, [r7, #3]
 800a4d6:	68f9      	ldr	r1, [r7, #12]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	011b      	lsls	r3, r3, #4
 800a4dc:	1a9b      	subs	r3, r3, r2
 800a4de:	009b      	lsls	r3, r3, #2
 800a4e0:	440b      	add	r3, r1
 800a4e2:	333d      	adds	r3, #61	@ 0x3d
 800a4e4:	78ba      	ldrb	r2, [r7, #2]
 800a4e6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a4e8:	2300      	movs	r3, #0
}
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	3714      	adds	r7, #20
 800a4ee:	46bd      	mov	sp, r7
 800a4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f4:	4770      	bx	lr

0800a4f6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b082      	sub	sp, #8
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f7f7 ff12 	bl	8002328 <HAL_Delay>
}
 800a504:	bf00      	nop
 800a506:	3708      	adds	r7, #8
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}

0800a50c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a50c:	b480      	push	{r7}
 800a50e:	b085      	sub	sp, #20
 800a510:	af00      	add	r7, sp, #0
 800a512:	4603      	mov	r3, r0
 800a514:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a516:	2300      	movs	r3, #0
 800a518:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a51a:	79fb      	ldrb	r3, [r7, #7]
 800a51c:	2b03      	cmp	r3, #3
 800a51e:	d817      	bhi.n	800a550 <USBH_Get_USB_Status+0x44>
 800a520:	a201      	add	r2, pc, #4	@ (adr r2, 800a528 <USBH_Get_USB_Status+0x1c>)
 800a522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a526:	bf00      	nop
 800a528:	0800a539 	.word	0x0800a539
 800a52c:	0800a53f 	.word	0x0800a53f
 800a530:	0800a545 	.word	0x0800a545
 800a534:	0800a54b 	.word	0x0800a54b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a538:	2300      	movs	r3, #0
 800a53a:	73fb      	strb	r3, [r7, #15]
    break;
 800a53c:	e00b      	b.n	800a556 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a53e:	2302      	movs	r3, #2
 800a540:	73fb      	strb	r3, [r7, #15]
    break;
 800a542:	e008      	b.n	800a556 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a544:	2301      	movs	r3, #1
 800a546:	73fb      	strb	r3, [r7, #15]
    break;
 800a548:	e005      	b.n	800a556 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a54a:	2302      	movs	r3, #2
 800a54c:	73fb      	strb	r3, [r7, #15]
    break;
 800a54e:	e002      	b.n	800a556 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a550:	2302      	movs	r3, #2
 800a552:	73fb      	strb	r3, [r7, #15]
    break;
 800a554:	bf00      	nop
  }
  return usb_status;
 800a556:	7bfb      	ldrb	r3, [r7, #15]
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3714      	adds	r7, #20
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	4603      	mov	r3, r0
 800a56c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a56e:	79fb      	ldrb	r3, [r7, #7]
 800a570:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a572:	79fb      	ldrb	r3, [r7, #7]
 800a574:	2b00      	cmp	r3, #0
 800a576:	d102      	bne.n	800a57e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a578:	2300      	movs	r3, #0
 800a57a:	73fb      	strb	r3, [r7, #15]
 800a57c:	e001      	b.n	800a582 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a57e:	2301      	movs	r3, #1
 800a580:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a582:	7bfb      	ldrb	r3, [r7, #15]
 800a584:	461a      	mov	r2, r3
 800a586:	2101      	movs	r1, #1
 800a588:	4803      	ldr	r0, [pc, #12]	@ (800a598 <MX_DriverVbusFS+0x34>)
 800a58a:	f7f8 fd83 	bl	8003094 <HAL_GPIO_WritePin>
}
 800a58e:	bf00      	nop
 800a590:	3710      	adds	r7, #16
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	bf00      	nop
 800a598:	40020800 	.word	0x40020800

0800a59c <malloc>:
 800a59c:	4b02      	ldr	r3, [pc, #8]	@ (800a5a8 <malloc+0xc>)
 800a59e:	4601      	mov	r1, r0
 800a5a0:	6818      	ldr	r0, [r3, #0]
 800a5a2:	f000 b82d 	b.w	800a600 <_malloc_r>
 800a5a6:	bf00      	nop
 800a5a8:	2000003c 	.word	0x2000003c

0800a5ac <free>:
 800a5ac:	4b02      	ldr	r3, [pc, #8]	@ (800a5b8 <free+0xc>)
 800a5ae:	4601      	mov	r1, r0
 800a5b0:	6818      	ldr	r0, [r3, #0]
 800a5b2:	f001 bd2d 	b.w	800c010 <_free_r>
 800a5b6:	bf00      	nop
 800a5b8:	2000003c 	.word	0x2000003c

0800a5bc <sbrk_aligned>:
 800a5bc:	b570      	push	{r4, r5, r6, lr}
 800a5be:	4e0f      	ldr	r6, [pc, #60]	@ (800a5fc <sbrk_aligned+0x40>)
 800a5c0:	460c      	mov	r4, r1
 800a5c2:	6831      	ldr	r1, [r6, #0]
 800a5c4:	4605      	mov	r5, r0
 800a5c6:	b911      	cbnz	r1, 800a5ce <sbrk_aligned+0x12>
 800a5c8:	f000 fe78 	bl	800b2bc <_sbrk_r>
 800a5cc:	6030      	str	r0, [r6, #0]
 800a5ce:	4621      	mov	r1, r4
 800a5d0:	4628      	mov	r0, r5
 800a5d2:	f000 fe73 	bl	800b2bc <_sbrk_r>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	d103      	bne.n	800a5e2 <sbrk_aligned+0x26>
 800a5da:	f04f 34ff 	mov.w	r4, #4294967295
 800a5de:	4620      	mov	r0, r4
 800a5e0:	bd70      	pop	{r4, r5, r6, pc}
 800a5e2:	1cc4      	adds	r4, r0, #3
 800a5e4:	f024 0403 	bic.w	r4, r4, #3
 800a5e8:	42a0      	cmp	r0, r4
 800a5ea:	d0f8      	beq.n	800a5de <sbrk_aligned+0x22>
 800a5ec:	1a21      	subs	r1, r4, r0
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	f000 fe64 	bl	800b2bc <_sbrk_r>
 800a5f4:	3001      	adds	r0, #1
 800a5f6:	d1f2      	bne.n	800a5de <sbrk_aligned+0x22>
 800a5f8:	e7ef      	b.n	800a5da <sbrk_aligned+0x1e>
 800a5fa:	bf00      	nop
 800a5fc:	20000b28 	.word	0x20000b28

0800a600 <_malloc_r>:
 800a600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a604:	1ccd      	adds	r5, r1, #3
 800a606:	f025 0503 	bic.w	r5, r5, #3
 800a60a:	3508      	adds	r5, #8
 800a60c:	2d0c      	cmp	r5, #12
 800a60e:	bf38      	it	cc
 800a610:	250c      	movcc	r5, #12
 800a612:	2d00      	cmp	r5, #0
 800a614:	4606      	mov	r6, r0
 800a616:	db01      	blt.n	800a61c <_malloc_r+0x1c>
 800a618:	42a9      	cmp	r1, r5
 800a61a:	d904      	bls.n	800a626 <_malloc_r+0x26>
 800a61c:	230c      	movs	r3, #12
 800a61e:	6033      	str	r3, [r6, #0]
 800a620:	2000      	movs	r0, #0
 800a622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a626:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a6fc <_malloc_r+0xfc>
 800a62a:	f000 f869 	bl	800a700 <__malloc_lock>
 800a62e:	f8d8 3000 	ldr.w	r3, [r8]
 800a632:	461c      	mov	r4, r3
 800a634:	bb44      	cbnz	r4, 800a688 <_malloc_r+0x88>
 800a636:	4629      	mov	r1, r5
 800a638:	4630      	mov	r0, r6
 800a63a:	f7ff ffbf 	bl	800a5bc <sbrk_aligned>
 800a63e:	1c43      	adds	r3, r0, #1
 800a640:	4604      	mov	r4, r0
 800a642:	d158      	bne.n	800a6f6 <_malloc_r+0xf6>
 800a644:	f8d8 4000 	ldr.w	r4, [r8]
 800a648:	4627      	mov	r7, r4
 800a64a:	2f00      	cmp	r7, #0
 800a64c:	d143      	bne.n	800a6d6 <_malloc_r+0xd6>
 800a64e:	2c00      	cmp	r4, #0
 800a650:	d04b      	beq.n	800a6ea <_malloc_r+0xea>
 800a652:	6823      	ldr	r3, [r4, #0]
 800a654:	4639      	mov	r1, r7
 800a656:	4630      	mov	r0, r6
 800a658:	eb04 0903 	add.w	r9, r4, r3
 800a65c:	f000 fe2e 	bl	800b2bc <_sbrk_r>
 800a660:	4581      	cmp	r9, r0
 800a662:	d142      	bne.n	800a6ea <_malloc_r+0xea>
 800a664:	6821      	ldr	r1, [r4, #0]
 800a666:	1a6d      	subs	r5, r5, r1
 800a668:	4629      	mov	r1, r5
 800a66a:	4630      	mov	r0, r6
 800a66c:	f7ff ffa6 	bl	800a5bc <sbrk_aligned>
 800a670:	3001      	adds	r0, #1
 800a672:	d03a      	beq.n	800a6ea <_malloc_r+0xea>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	442b      	add	r3, r5
 800a678:	6023      	str	r3, [r4, #0]
 800a67a:	f8d8 3000 	ldr.w	r3, [r8]
 800a67e:	685a      	ldr	r2, [r3, #4]
 800a680:	bb62      	cbnz	r2, 800a6dc <_malloc_r+0xdc>
 800a682:	f8c8 7000 	str.w	r7, [r8]
 800a686:	e00f      	b.n	800a6a8 <_malloc_r+0xa8>
 800a688:	6822      	ldr	r2, [r4, #0]
 800a68a:	1b52      	subs	r2, r2, r5
 800a68c:	d420      	bmi.n	800a6d0 <_malloc_r+0xd0>
 800a68e:	2a0b      	cmp	r2, #11
 800a690:	d917      	bls.n	800a6c2 <_malloc_r+0xc2>
 800a692:	1961      	adds	r1, r4, r5
 800a694:	42a3      	cmp	r3, r4
 800a696:	6025      	str	r5, [r4, #0]
 800a698:	bf18      	it	ne
 800a69a:	6059      	strne	r1, [r3, #4]
 800a69c:	6863      	ldr	r3, [r4, #4]
 800a69e:	bf08      	it	eq
 800a6a0:	f8c8 1000 	streq.w	r1, [r8]
 800a6a4:	5162      	str	r2, [r4, r5]
 800a6a6:	604b      	str	r3, [r1, #4]
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	f000 f82f 	bl	800a70c <__malloc_unlock>
 800a6ae:	f104 000b 	add.w	r0, r4, #11
 800a6b2:	1d23      	adds	r3, r4, #4
 800a6b4:	f020 0007 	bic.w	r0, r0, #7
 800a6b8:	1ac2      	subs	r2, r0, r3
 800a6ba:	bf1c      	itt	ne
 800a6bc:	1a1b      	subne	r3, r3, r0
 800a6be:	50a3      	strne	r3, [r4, r2]
 800a6c0:	e7af      	b.n	800a622 <_malloc_r+0x22>
 800a6c2:	6862      	ldr	r2, [r4, #4]
 800a6c4:	42a3      	cmp	r3, r4
 800a6c6:	bf0c      	ite	eq
 800a6c8:	f8c8 2000 	streq.w	r2, [r8]
 800a6cc:	605a      	strne	r2, [r3, #4]
 800a6ce:	e7eb      	b.n	800a6a8 <_malloc_r+0xa8>
 800a6d0:	4623      	mov	r3, r4
 800a6d2:	6864      	ldr	r4, [r4, #4]
 800a6d4:	e7ae      	b.n	800a634 <_malloc_r+0x34>
 800a6d6:	463c      	mov	r4, r7
 800a6d8:	687f      	ldr	r7, [r7, #4]
 800a6da:	e7b6      	b.n	800a64a <_malloc_r+0x4a>
 800a6dc:	461a      	mov	r2, r3
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	42a3      	cmp	r3, r4
 800a6e2:	d1fb      	bne.n	800a6dc <_malloc_r+0xdc>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	6053      	str	r3, [r2, #4]
 800a6e8:	e7de      	b.n	800a6a8 <_malloc_r+0xa8>
 800a6ea:	230c      	movs	r3, #12
 800a6ec:	6033      	str	r3, [r6, #0]
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	f000 f80c 	bl	800a70c <__malloc_unlock>
 800a6f4:	e794      	b.n	800a620 <_malloc_r+0x20>
 800a6f6:	6005      	str	r5, [r0, #0]
 800a6f8:	e7d6      	b.n	800a6a8 <_malloc_r+0xa8>
 800a6fa:	bf00      	nop
 800a6fc:	20000b2c 	.word	0x20000b2c

0800a700 <__malloc_lock>:
 800a700:	4801      	ldr	r0, [pc, #4]	@ (800a708 <__malloc_lock+0x8>)
 800a702:	f000 be28 	b.w	800b356 <__retarget_lock_acquire_recursive>
 800a706:	bf00      	nop
 800a708:	20000c70 	.word	0x20000c70

0800a70c <__malloc_unlock>:
 800a70c:	4801      	ldr	r0, [pc, #4]	@ (800a714 <__malloc_unlock+0x8>)
 800a70e:	f000 be23 	b.w	800b358 <__retarget_lock_release_recursive>
 800a712:	bf00      	nop
 800a714:	20000c70 	.word	0x20000c70

0800a718 <__cvt>:
 800a718:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a71c:	ec57 6b10 	vmov	r6, r7, d0
 800a720:	2f00      	cmp	r7, #0
 800a722:	460c      	mov	r4, r1
 800a724:	4619      	mov	r1, r3
 800a726:	463b      	mov	r3, r7
 800a728:	bfbb      	ittet	lt
 800a72a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a72e:	461f      	movlt	r7, r3
 800a730:	2300      	movge	r3, #0
 800a732:	232d      	movlt	r3, #45	@ 0x2d
 800a734:	700b      	strb	r3, [r1, #0]
 800a736:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a738:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a73c:	4691      	mov	r9, r2
 800a73e:	f023 0820 	bic.w	r8, r3, #32
 800a742:	bfbc      	itt	lt
 800a744:	4632      	movlt	r2, r6
 800a746:	4616      	movlt	r6, r2
 800a748:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a74c:	d005      	beq.n	800a75a <__cvt+0x42>
 800a74e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a752:	d100      	bne.n	800a756 <__cvt+0x3e>
 800a754:	3401      	adds	r4, #1
 800a756:	2102      	movs	r1, #2
 800a758:	e000      	b.n	800a75c <__cvt+0x44>
 800a75a:	2103      	movs	r1, #3
 800a75c:	ab03      	add	r3, sp, #12
 800a75e:	9301      	str	r3, [sp, #4]
 800a760:	ab02      	add	r3, sp, #8
 800a762:	9300      	str	r3, [sp, #0]
 800a764:	ec47 6b10 	vmov	d0, r6, r7
 800a768:	4653      	mov	r3, sl
 800a76a:	4622      	mov	r2, r4
 800a76c:	f000 fe80 	bl	800b470 <_dtoa_r>
 800a770:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a774:	4605      	mov	r5, r0
 800a776:	d119      	bne.n	800a7ac <__cvt+0x94>
 800a778:	f019 0f01 	tst.w	r9, #1
 800a77c:	d00e      	beq.n	800a79c <__cvt+0x84>
 800a77e:	eb00 0904 	add.w	r9, r0, r4
 800a782:	2200      	movs	r2, #0
 800a784:	2300      	movs	r3, #0
 800a786:	4630      	mov	r0, r6
 800a788:	4639      	mov	r1, r7
 800a78a:	f7f6 f99d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a78e:	b108      	cbz	r0, 800a794 <__cvt+0x7c>
 800a790:	f8cd 900c 	str.w	r9, [sp, #12]
 800a794:	2230      	movs	r2, #48	@ 0x30
 800a796:	9b03      	ldr	r3, [sp, #12]
 800a798:	454b      	cmp	r3, r9
 800a79a:	d31e      	bcc.n	800a7da <__cvt+0xc2>
 800a79c:	9b03      	ldr	r3, [sp, #12]
 800a79e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a7a0:	1b5b      	subs	r3, r3, r5
 800a7a2:	4628      	mov	r0, r5
 800a7a4:	6013      	str	r3, [r2, #0]
 800a7a6:	b004      	add	sp, #16
 800a7a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a7b0:	eb00 0904 	add.w	r9, r0, r4
 800a7b4:	d1e5      	bne.n	800a782 <__cvt+0x6a>
 800a7b6:	7803      	ldrb	r3, [r0, #0]
 800a7b8:	2b30      	cmp	r3, #48	@ 0x30
 800a7ba:	d10a      	bne.n	800a7d2 <__cvt+0xba>
 800a7bc:	2200      	movs	r2, #0
 800a7be:	2300      	movs	r3, #0
 800a7c0:	4630      	mov	r0, r6
 800a7c2:	4639      	mov	r1, r7
 800a7c4:	f7f6 f980 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7c8:	b918      	cbnz	r0, 800a7d2 <__cvt+0xba>
 800a7ca:	f1c4 0401 	rsb	r4, r4, #1
 800a7ce:	f8ca 4000 	str.w	r4, [sl]
 800a7d2:	f8da 3000 	ldr.w	r3, [sl]
 800a7d6:	4499      	add	r9, r3
 800a7d8:	e7d3      	b.n	800a782 <__cvt+0x6a>
 800a7da:	1c59      	adds	r1, r3, #1
 800a7dc:	9103      	str	r1, [sp, #12]
 800a7de:	701a      	strb	r2, [r3, #0]
 800a7e0:	e7d9      	b.n	800a796 <__cvt+0x7e>

0800a7e2 <__exponent>:
 800a7e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7e4:	2900      	cmp	r1, #0
 800a7e6:	bfba      	itte	lt
 800a7e8:	4249      	neglt	r1, r1
 800a7ea:	232d      	movlt	r3, #45	@ 0x2d
 800a7ec:	232b      	movge	r3, #43	@ 0x2b
 800a7ee:	2909      	cmp	r1, #9
 800a7f0:	7002      	strb	r2, [r0, #0]
 800a7f2:	7043      	strb	r3, [r0, #1]
 800a7f4:	dd29      	ble.n	800a84a <__exponent+0x68>
 800a7f6:	f10d 0307 	add.w	r3, sp, #7
 800a7fa:	461d      	mov	r5, r3
 800a7fc:	270a      	movs	r7, #10
 800a7fe:	461a      	mov	r2, r3
 800a800:	fbb1 f6f7 	udiv	r6, r1, r7
 800a804:	fb07 1416 	mls	r4, r7, r6, r1
 800a808:	3430      	adds	r4, #48	@ 0x30
 800a80a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a80e:	460c      	mov	r4, r1
 800a810:	2c63      	cmp	r4, #99	@ 0x63
 800a812:	f103 33ff 	add.w	r3, r3, #4294967295
 800a816:	4631      	mov	r1, r6
 800a818:	dcf1      	bgt.n	800a7fe <__exponent+0x1c>
 800a81a:	3130      	adds	r1, #48	@ 0x30
 800a81c:	1e94      	subs	r4, r2, #2
 800a81e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a822:	1c41      	adds	r1, r0, #1
 800a824:	4623      	mov	r3, r4
 800a826:	42ab      	cmp	r3, r5
 800a828:	d30a      	bcc.n	800a840 <__exponent+0x5e>
 800a82a:	f10d 0309 	add.w	r3, sp, #9
 800a82e:	1a9b      	subs	r3, r3, r2
 800a830:	42ac      	cmp	r4, r5
 800a832:	bf88      	it	hi
 800a834:	2300      	movhi	r3, #0
 800a836:	3302      	adds	r3, #2
 800a838:	4403      	add	r3, r0
 800a83a:	1a18      	subs	r0, r3, r0
 800a83c:	b003      	add	sp, #12
 800a83e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a840:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a844:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a848:	e7ed      	b.n	800a826 <__exponent+0x44>
 800a84a:	2330      	movs	r3, #48	@ 0x30
 800a84c:	3130      	adds	r1, #48	@ 0x30
 800a84e:	7083      	strb	r3, [r0, #2]
 800a850:	70c1      	strb	r1, [r0, #3]
 800a852:	1d03      	adds	r3, r0, #4
 800a854:	e7f1      	b.n	800a83a <__exponent+0x58>
	...

0800a858 <_printf_float>:
 800a858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a85c:	b08d      	sub	sp, #52	@ 0x34
 800a85e:	460c      	mov	r4, r1
 800a860:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a864:	4616      	mov	r6, r2
 800a866:	461f      	mov	r7, r3
 800a868:	4605      	mov	r5, r0
 800a86a:	f000 fcef 	bl	800b24c <_localeconv_r>
 800a86e:	6803      	ldr	r3, [r0, #0]
 800a870:	9304      	str	r3, [sp, #16]
 800a872:	4618      	mov	r0, r3
 800a874:	f7f5 fcfc 	bl	8000270 <strlen>
 800a878:	2300      	movs	r3, #0
 800a87a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a87c:	f8d8 3000 	ldr.w	r3, [r8]
 800a880:	9005      	str	r0, [sp, #20]
 800a882:	3307      	adds	r3, #7
 800a884:	f023 0307 	bic.w	r3, r3, #7
 800a888:	f103 0208 	add.w	r2, r3, #8
 800a88c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a890:	f8d4 b000 	ldr.w	fp, [r4]
 800a894:	f8c8 2000 	str.w	r2, [r8]
 800a898:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a89c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a8a0:	9307      	str	r3, [sp, #28]
 800a8a2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a8a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a8aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8ae:	4b9c      	ldr	r3, [pc, #624]	@ (800ab20 <_printf_float+0x2c8>)
 800a8b0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b4:	f7f6 f93a 	bl	8000b2c <__aeabi_dcmpun>
 800a8b8:	bb70      	cbnz	r0, 800a918 <_printf_float+0xc0>
 800a8ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a8be:	4b98      	ldr	r3, [pc, #608]	@ (800ab20 <_printf_float+0x2c8>)
 800a8c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a8c4:	f7f6 f914 	bl	8000af0 <__aeabi_dcmple>
 800a8c8:	bb30      	cbnz	r0, 800a918 <_printf_float+0xc0>
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	4640      	mov	r0, r8
 800a8d0:	4649      	mov	r1, r9
 800a8d2:	f7f6 f903 	bl	8000adc <__aeabi_dcmplt>
 800a8d6:	b110      	cbz	r0, 800a8de <_printf_float+0x86>
 800a8d8:	232d      	movs	r3, #45	@ 0x2d
 800a8da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8de:	4a91      	ldr	r2, [pc, #580]	@ (800ab24 <_printf_float+0x2cc>)
 800a8e0:	4b91      	ldr	r3, [pc, #580]	@ (800ab28 <_printf_float+0x2d0>)
 800a8e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a8e6:	bf8c      	ite	hi
 800a8e8:	4690      	movhi	r8, r2
 800a8ea:	4698      	movls	r8, r3
 800a8ec:	2303      	movs	r3, #3
 800a8ee:	6123      	str	r3, [r4, #16]
 800a8f0:	f02b 0304 	bic.w	r3, fp, #4
 800a8f4:	6023      	str	r3, [r4, #0]
 800a8f6:	f04f 0900 	mov.w	r9, #0
 800a8fa:	9700      	str	r7, [sp, #0]
 800a8fc:	4633      	mov	r3, r6
 800a8fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a900:	4621      	mov	r1, r4
 800a902:	4628      	mov	r0, r5
 800a904:	f000 f9d2 	bl	800acac <_printf_common>
 800a908:	3001      	adds	r0, #1
 800a90a:	f040 808d 	bne.w	800aa28 <_printf_float+0x1d0>
 800a90e:	f04f 30ff 	mov.w	r0, #4294967295
 800a912:	b00d      	add	sp, #52	@ 0x34
 800a914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a918:	4642      	mov	r2, r8
 800a91a:	464b      	mov	r3, r9
 800a91c:	4640      	mov	r0, r8
 800a91e:	4649      	mov	r1, r9
 800a920:	f7f6 f904 	bl	8000b2c <__aeabi_dcmpun>
 800a924:	b140      	cbz	r0, 800a938 <_printf_float+0xe0>
 800a926:	464b      	mov	r3, r9
 800a928:	2b00      	cmp	r3, #0
 800a92a:	bfbc      	itt	lt
 800a92c:	232d      	movlt	r3, #45	@ 0x2d
 800a92e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a932:	4a7e      	ldr	r2, [pc, #504]	@ (800ab2c <_printf_float+0x2d4>)
 800a934:	4b7e      	ldr	r3, [pc, #504]	@ (800ab30 <_printf_float+0x2d8>)
 800a936:	e7d4      	b.n	800a8e2 <_printf_float+0x8a>
 800a938:	6863      	ldr	r3, [r4, #4]
 800a93a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a93e:	9206      	str	r2, [sp, #24]
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	d13b      	bne.n	800a9bc <_printf_float+0x164>
 800a944:	2306      	movs	r3, #6
 800a946:	6063      	str	r3, [r4, #4]
 800a948:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a94c:	2300      	movs	r3, #0
 800a94e:	6022      	str	r2, [r4, #0]
 800a950:	9303      	str	r3, [sp, #12]
 800a952:	ab0a      	add	r3, sp, #40	@ 0x28
 800a954:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a958:	ab09      	add	r3, sp, #36	@ 0x24
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	6861      	ldr	r1, [r4, #4]
 800a95e:	ec49 8b10 	vmov	d0, r8, r9
 800a962:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a966:	4628      	mov	r0, r5
 800a968:	f7ff fed6 	bl	800a718 <__cvt>
 800a96c:	9b06      	ldr	r3, [sp, #24]
 800a96e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a970:	2b47      	cmp	r3, #71	@ 0x47
 800a972:	4680      	mov	r8, r0
 800a974:	d129      	bne.n	800a9ca <_printf_float+0x172>
 800a976:	1cc8      	adds	r0, r1, #3
 800a978:	db02      	blt.n	800a980 <_printf_float+0x128>
 800a97a:	6863      	ldr	r3, [r4, #4]
 800a97c:	4299      	cmp	r1, r3
 800a97e:	dd41      	ble.n	800aa04 <_printf_float+0x1ac>
 800a980:	f1aa 0a02 	sub.w	sl, sl, #2
 800a984:	fa5f fa8a 	uxtb.w	sl, sl
 800a988:	3901      	subs	r1, #1
 800a98a:	4652      	mov	r2, sl
 800a98c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a990:	9109      	str	r1, [sp, #36]	@ 0x24
 800a992:	f7ff ff26 	bl	800a7e2 <__exponent>
 800a996:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a998:	1813      	adds	r3, r2, r0
 800a99a:	2a01      	cmp	r2, #1
 800a99c:	4681      	mov	r9, r0
 800a99e:	6123      	str	r3, [r4, #16]
 800a9a0:	dc02      	bgt.n	800a9a8 <_printf_float+0x150>
 800a9a2:	6822      	ldr	r2, [r4, #0]
 800a9a4:	07d2      	lsls	r2, r2, #31
 800a9a6:	d501      	bpl.n	800a9ac <_printf_float+0x154>
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	6123      	str	r3, [r4, #16]
 800a9ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d0a2      	beq.n	800a8fa <_printf_float+0xa2>
 800a9b4:	232d      	movs	r3, #45	@ 0x2d
 800a9b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9ba:	e79e      	b.n	800a8fa <_printf_float+0xa2>
 800a9bc:	9a06      	ldr	r2, [sp, #24]
 800a9be:	2a47      	cmp	r2, #71	@ 0x47
 800a9c0:	d1c2      	bne.n	800a948 <_printf_float+0xf0>
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d1c0      	bne.n	800a948 <_printf_float+0xf0>
 800a9c6:	2301      	movs	r3, #1
 800a9c8:	e7bd      	b.n	800a946 <_printf_float+0xee>
 800a9ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a9ce:	d9db      	bls.n	800a988 <_printf_float+0x130>
 800a9d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a9d4:	d118      	bne.n	800aa08 <_printf_float+0x1b0>
 800a9d6:	2900      	cmp	r1, #0
 800a9d8:	6863      	ldr	r3, [r4, #4]
 800a9da:	dd0b      	ble.n	800a9f4 <_printf_float+0x19c>
 800a9dc:	6121      	str	r1, [r4, #16]
 800a9de:	b913      	cbnz	r3, 800a9e6 <_printf_float+0x18e>
 800a9e0:	6822      	ldr	r2, [r4, #0]
 800a9e2:	07d0      	lsls	r0, r2, #31
 800a9e4:	d502      	bpl.n	800a9ec <_printf_float+0x194>
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	440b      	add	r3, r1
 800a9ea:	6123      	str	r3, [r4, #16]
 800a9ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a9ee:	f04f 0900 	mov.w	r9, #0
 800a9f2:	e7db      	b.n	800a9ac <_printf_float+0x154>
 800a9f4:	b913      	cbnz	r3, 800a9fc <_printf_float+0x1a4>
 800a9f6:	6822      	ldr	r2, [r4, #0]
 800a9f8:	07d2      	lsls	r2, r2, #31
 800a9fa:	d501      	bpl.n	800aa00 <_printf_float+0x1a8>
 800a9fc:	3302      	adds	r3, #2
 800a9fe:	e7f4      	b.n	800a9ea <_printf_float+0x192>
 800aa00:	2301      	movs	r3, #1
 800aa02:	e7f2      	b.n	800a9ea <_printf_float+0x192>
 800aa04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aa08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa0a:	4299      	cmp	r1, r3
 800aa0c:	db05      	blt.n	800aa1a <_printf_float+0x1c2>
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	6121      	str	r1, [r4, #16]
 800aa12:	07d8      	lsls	r0, r3, #31
 800aa14:	d5ea      	bpl.n	800a9ec <_printf_float+0x194>
 800aa16:	1c4b      	adds	r3, r1, #1
 800aa18:	e7e7      	b.n	800a9ea <_printf_float+0x192>
 800aa1a:	2900      	cmp	r1, #0
 800aa1c:	bfd4      	ite	le
 800aa1e:	f1c1 0202 	rsble	r2, r1, #2
 800aa22:	2201      	movgt	r2, #1
 800aa24:	4413      	add	r3, r2
 800aa26:	e7e0      	b.n	800a9ea <_printf_float+0x192>
 800aa28:	6823      	ldr	r3, [r4, #0]
 800aa2a:	055a      	lsls	r2, r3, #21
 800aa2c:	d407      	bmi.n	800aa3e <_printf_float+0x1e6>
 800aa2e:	6923      	ldr	r3, [r4, #16]
 800aa30:	4642      	mov	r2, r8
 800aa32:	4631      	mov	r1, r6
 800aa34:	4628      	mov	r0, r5
 800aa36:	47b8      	blx	r7
 800aa38:	3001      	adds	r0, #1
 800aa3a:	d12b      	bne.n	800aa94 <_printf_float+0x23c>
 800aa3c:	e767      	b.n	800a90e <_printf_float+0xb6>
 800aa3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aa42:	f240 80dd 	bls.w	800ac00 <_printf_float+0x3a8>
 800aa46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	f7f6 f83b 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d033      	beq.n	800aabe <_printf_float+0x266>
 800aa56:	4a37      	ldr	r2, [pc, #220]	@ (800ab34 <_printf_float+0x2dc>)
 800aa58:	2301      	movs	r3, #1
 800aa5a:	4631      	mov	r1, r6
 800aa5c:	4628      	mov	r0, r5
 800aa5e:	47b8      	blx	r7
 800aa60:	3001      	adds	r0, #1
 800aa62:	f43f af54 	beq.w	800a90e <_printf_float+0xb6>
 800aa66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aa6a:	4543      	cmp	r3, r8
 800aa6c:	db02      	blt.n	800aa74 <_printf_float+0x21c>
 800aa6e:	6823      	ldr	r3, [r4, #0]
 800aa70:	07d8      	lsls	r0, r3, #31
 800aa72:	d50f      	bpl.n	800aa94 <_printf_float+0x23c>
 800aa74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa78:	4631      	mov	r1, r6
 800aa7a:	4628      	mov	r0, r5
 800aa7c:	47b8      	blx	r7
 800aa7e:	3001      	adds	r0, #1
 800aa80:	f43f af45 	beq.w	800a90e <_printf_float+0xb6>
 800aa84:	f04f 0900 	mov.w	r9, #0
 800aa88:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa8c:	f104 0a1a 	add.w	sl, r4, #26
 800aa90:	45c8      	cmp	r8, r9
 800aa92:	dc09      	bgt.n	800aaa8 <_printf_float+0x250>
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	079b      	lsls	r3, r3, #30
 800aa98:	f100 8103 	bmi.w	800aca2 <_printf_float+0x44a>
 800aa9c:	68e0      	ldr	r0, [r4, #12]
 800aa9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aaa0:	4298      	cmp	r0, r3
 800aaa2:	bfb8      	it	lt
 800aaa4:	4618      	movlt	r0, r3
 800aaa6:	e734      	b.n	800a912 <_printf_float+0xba>
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	4652      	mov	r2, sl
 800aaac:	4631      	mov	r1, r6
 800aaae:	4628      	mov	r0, r5
 800aab0:	47b8      	blx	r7
 800aab2:	3001      	adds	r0, #1
 800aab4:	f43f af2b 	beq.w	800a90e <_printf_float+0xb6>
 800aab8:	f109 0901 	add.w	r9, r9, #1
 800aabc:	e7e8      	b.n	800aa90 <_printf_float+0x238>
 800aabe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	dc39      	bgt.n	800ab38 <_printf_float+0x2e0>
 800aac4:	4a1b      	ldr	r2, [pc, #108]	@ (800ab34 <_printf_float+0x2dc>)
 800aac6:	2301      	movs	r3, #1
 800aac8:	4631      	mov	r1, r6
 800aaca:	4628      	mov	r0, r5
 800aacc:	47b8      	blx	r7
 800aace:	3001      	adds	r0, #1
 800aad0:	f43f af1d 	beq.w	800a90e <_printf_float+0xb6>
 800aad4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aad8:	ea59 0303 	orrs.w	r3, r9, r3
 800aadc:	d102      	bne.n	800aae4 <_printf_float+0x28c>
 800aade:	6823      	ldr	r3, [r4, #0]
 800aae0:	07d9      	lsls	r1, r3, #31
 800aae2:	d5d7      	bpl.n	800aa94 <_printf_float+0x23c>
 800aae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aae8:	4631      	mov	r1, r6
 800aaea:	4628      	mov	r0, r5
 800aaec:	47b8      	blx	r7
 800aaee:	3001      	adds	r0, #1
 800aaf0:	f43f af0d 	beq.w	800a90e <_printf_float+0xb6>
 800aaf4:	f04f 0a00 	mov.w	sl, #0
 800aaf8:	f104 0b1a 	add.w	fp, r4, #26
 800aafc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aafe:	425b      	negs	r3, r3
 800ab00:	4553      	cmp	r3, sl
 800ab02:	dc01      	bgt.n	800ab08 <_printf_float+0x2b0>
 800ab04:	464b      	mov	r3, r9
 800ab06:	e793      	b.n	800aa30 <_printf_float+0x1d8>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	465a      	mov	r2, fp
 800ab0c:	4631      	mov	r1, r6
 800ab0e:	4628      	mov	r0, r5
 800ab10:	47b8      	blx	r7
 800ab12:	3001      	adds	r0, #1
 800ab14:	f43f aefb 	beq.w	800a90e <_printf_float+0xb6>
 800ab18:	f10a 0a01 	add.w	sl, sl, #1
 800ab1c:	e7ee      	b.n	800aafc <_printf_float+0x2a4>
 800ab1e:	bf00      	nop
 800ab20:	7fefffff 	.word	0x7fefffff
 800ab24:	0800e734 	.word	0x0800e734
 800ab28:	0800e730 	.word	0x0800e730
 800ab2c:	0800e73c 	.word	0x0800e73c
 800ab30:	0800e738 	.word	0x0800e738
 800ab34:	0800e740 	.word	0x0800e740
 800ab38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab3e:	4553      	cmp	r3, sl
 800ab40:	bfa8      	it	ge
 800ab42:	4653      	movge	r3, sl
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	4699      	mov	r9, r3
 800ab48:	dc36      	bgt.n	800abb8 <_printf_float+0x360>
 800ab4a:	f04f 0b00 	mov.w	fp, #0
 800ab4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab52:	f104 021a 	add.w	r2, r4, #26
 800ab56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ab58:	9306      	str	r3, [sp, #24]
 800ab5a:	eba3 0309 	sub.w	r3, r3, r9
 800ab5e:	455b      	cmp	r3, fp
 800ab60:	dc31      	bgt.n	800abc6 <_printf_float+0x36e>
 800ab62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab64:	459a      	cmp	sl, r3
 800ab66:	dc3a      	bgt.n	800abde <_printf_float+0x386>
 800ab68:	6823      	ldr	r3, [r4, #0]
 800ab6a:	07da      	lsls	r2, r3, #31
 800ab6c:	d437      	bmi.n	800abde <_printf_float+0x386>
 800ab6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab70:	ebaa 0903 	sub.w	r9, sl, r3
 800ab74:	9b06      	ldr	r3, [sp, #24]
 800ab76:	ebaa 0303 	sub.w	r3, sl, r3
 800ab7a:	4599      	cmp	r9, r3
 800ab7c:	bfa8      	it	ge
 800ab7e:	4699      	movge	r9, r3
 800ab80:	f1b9 0f00 	cmp.w	r9, #0
 800ab84:	dc33      	bgt.n	800abee <_printf_float+0x396>
 800ab86:	f04f 0800 	mov.w	r8, #0
 800ab8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab8e:	f104 0b1a 	add.w	fp, r4, #26
 800ab92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab94:	ebaa 0303 	sub.w	r3, sl, r3
 800ab98:	eba3 0309 	sub.w	r3, r3, r9
 800ab9c:	4543      	cmp	r3, r8
 800ab9e:	f77f af79 	ble.w	800aa94 <_printf_float+0x23c>
 800aba2:	2301      	movs	r3, #1
 800aba4:	465a      	mov	r2, fp
 800aba6:	4631      	mov	r1, r6
 800aba8:	4628      	mov	r0, r5
 800abaa:	47b8      	blx	r7
 800abac:	3001      	adds	r0, #1
 800abae:	f43f aeae 	beq.w	800a90e <_printf_float+0xb6>
 800abb2:	f108 0801 	add.w	r8, r8, #1
 800abb6:	e7ec      	b.n	800ab92 <_printf_float+0x33a>
 800abb8:	4642      	mov	r2, r8
 800abba:	4631      	mov	r1, r6
 800abbc:	4628      	mov	r0, r5
 800abbe:	47b8      	blx	r7
 800abc0:	3001      	adds	r0, #1
 800abc2:	d1c2      	bne.n	800ab4a <_printf_float+0x2f2>
 800abc4:	e6a3      	b.n	800a90e <_printf_float+0xb6>
 800abc6:	2301      	movs	r3, #1
 800abc8:	4631      	mov	r1, r6
 800abca:	4628      	mov	r0, r5
 800abcc:	9206      	str	r2, [sp, #24]
 800abce:	47b8      	blx	r7
 800abd0:	3001      	adds	r0, #1
 800abd2:	f43f ae9c 	beq.w	800a90e <_printf_float+0xb6>
 800abd6:	9a06      	ldr	r2, [sp, #24]
 800abd8:	f10b 0b01 	add.w	fp, fp, #1
 800abdc:	e7bb      	b.n	800ab56 <_printf_float+0x2fe>
 800abde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abe2:	4631      	mov	r1, r6
 800abe4:	4628      	mov	r0, r5
 800abe6:	47b8      	blx	r7
 800abe8:	3001      	adds	r0, #1
 800abea:	d1c0      	bne.n	800ab6e <_printf_float+0x316>
 800abec:	e68f      	b.n	800a90e <_printf_float+0xb6>
 800abee:	9a06      	ldr	r2, [sp, #24]
 800abf0:	464b      	mov	r3, r9
 800abf2:	4442      	add	r2, r8
 800abf4:	4631      	mov	r1, r6
 800abf6:	4628      	mov	r0, r5
 800abf8:	47b8      	blx	r7
 800abfa:	3001      	adds	r0, #1
 800abfc:	d1c3      	bne.n	800ab86 <_printf_float+0x32e>
 800abfe:	e686      	b.n	800a90e <_printf_float+0xb6>
 800ac00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac04:	f1ba 0f01 	cmp.w	sl, #1
 800ac08:	dc01      	bgt.n	800ac0e <_printf_float+0x3b6>
 800ac0a:	07db      	lsls	r3, r3, #31
 800ac0c:	d536      	bpl.n	800ac7c <_printf_float+0x424>
 800ac0e:	2301      	movs	r3, #1
 800ac10:	4642      	mov	r2, r8
 800ac12:	4631      	mov	r1, r6
 800ac14:	4628      	mov	r0, r5
 800ac16:	47b8      	blx	r7
 800ac18:	3001      	adds	r0, #1
 800ac1a:	f43f ae78 	beq.w	800a90e <_printf_float+0xb6>
 800ac1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac22:	4631      	mov	r1, r6
 800ac24:	4628      	mov	r0, r5
 800ac26:	47b8      	blx	r7
 800ac28:	3001      	adds	r0, #1
 800ac2a:	f43f ae70 	beq.w	800a90e <_printf_float+0xb6>
 800ac2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac32:	2200      	movs	r2, #0
 800ac34:	2300      	movs	r3, #0
 800ac36:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac3a:	f7f5 ff45 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac3e:	b9c0      	cbnz	r0, 800ac72 <_printf_float+0x41a>
 800ac40:	4653      	mov	r3, sl
 800ac42:	f108 0201 	add.w	r2, r8, #1
 800ac46:	4631      	mov	r1, r6
 800ac48:	4628      	mov	r0, r5
 800ac4a:	47b8      	blx	r7
 800ac4c:	3001      	adds	r0, #1
 800ac4e:	d10c      	bne.n	800ac6a <_printf_float+0x412>
 800ac50:	e65d      	b.n	800a90e <_printf_float+0xb6>
 800ac52:	2301      	movs	r3, #1
 800ac54:	465a      	mov	r2, fp
 800ac56:	4631      	mov	r1, r6
 800ac58:	4628      	mov	r0, r5
 800ac5a:	47b8      	blx	r7
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	f43f ae56 	beq.w	800a90e <_printf_float+0xb6>
 800ac62:	f108 0801 	add.w	r8, r8, #1
 800ac66:	45d0      	cmp	r8, sl
 800ac68:	dbf3      	blt.n	800ac52 <_printf_float+0x3fa>
 800ac6a:	464b      	mov	r3, r9
 800ac6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ac70:	e6df      	b.n	800aa32 <_printf_float+0x1da>
 800ac72:	f04f 0800 	mov.w	r8, #0
 800ac76:	f104 0b1a 	add.w	fp, r4, #26
 800ac7a:	e7f4      	b.n	800ac66 <_printf_float+0x40e>
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	4642      	mov	r2, r8
 800ac80:	e7e1      	b.n	800ac46 <_printf_float+0x3ee>
 800ac82:	2301      	movs	r3, #1
 800ac84:	464a      	mov	r2, r9
 800ac86:	4631      	mov	r1, r6
 800ac88:	4628      	mov	r0, r5
 800ac8a:	47b8      	blx	r7
 800ac8c:	3001      	adds	r0, #1
 800ac8e:	f43f ae3e 	beq.w	800a90e <_printf_float+0xb6>
 800ac92:	f108 0801 	add.w	r8, r8, #1
 800ac96:	68e3      	ldr	r3, [r4, #12]
 800ac98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac9a:	1a5b      	subs	r3, r3, r1
 800ac9c:	4543      	cmp	r3, r8
 800ac9e:	dcf0      	bgt.n	800ac82 <_printf_float+0x42a>
 800aca0:	e6fc      	b.n	800aa9c <_printf_float+0x244>
 800aca2:	f04f 0800 	mov.w	r8, #0
 800aca6:	f104 0919 	add.w	r9, r4, #25
 800acaa:	e7f4      	b.n	800ac96 <_printf_float+0x43e>

0800acac <_printf_common>:
 800acac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acb0:	4616      	mov	r6, r2
 800acb2:	4698      	mov	r8, r3
 800acb4:	688a      	ldr	r2, [r1, #8]
 800acb6:	690b      	ldr	r3, [r1, #16]
 800acb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800acbc:	4293      	cmp	r3, r2
 800acbe:	bfb8      	it	lt
 800acc0:	4613      	movlt	r3, r2
 800acc2:	6033      	str	r3, [r6, #0]
 800acc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acc8:	4607      	mov	r7, r0
 800acca:	460c      	mov	r4, r1
 800accc:	b10a      	cbz	r2, 800acd2 <_printf_common+0x26>
 800acce:	3301      	adds	r3, #1
 800acd0:	6033      	str	r3, [r6, #0]
 800acd2:	6823      	ldr	r3, [r4, #0]
 800acd4:	0699      	lsls	r1, r3, #26
 800acd6:	bf42      	ittt	mi
 800acd8:	6833      	ldrmi	r3, [r6, #0]
 800acda:	3302      	addmi	r3, #2
 800acdc:	6033      	strmi	r3, [r6, #0]
 800acde:	6825      	ldr	r5, [r4, #0]
 800ace0:	f015 0506 	ands.w	r5, r5, #6
 800ace4:	d106      	bne.n	800acf4 <_printf_common+0x48>
 800ace6:	f104 0a19 	add.w	sl, r4, #25
 800acea:	68e3      	ldr	r3, [r4, #12]
 800acec:	6832      	ldr	r2, [r6, #0]
 800acee:	1a9b      	subs	r3, r3, r2
 800acf0:	42ab      	cmp	r3, r5
 800acf2:	dc26      	bgt.n	800ad42 <_printf_common+0x96>
 800acf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800acf8:	6822      	ldr	r2, [r4, #0]
 800acfa:	3b00      	subs	r3, #0
 800acfc:	bf18      	it	ne
 800acfe:	2301      	movne	r3, #1
 800ad00:	0692      	lsls	r2, r2, #26
 800ad02:	d42b      	bmi.n	800ad5c <_printf_common+0xb0>
 800ad04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad08:	4641      	mov	r1, r8
 800ad0a:	4638      	mov	r0, r7
 800ad0c:	47c8      	blx	r9
 800ad0e:	3001      	adds	r0, #1
 800ad10:	d01e      	beq.n	800ad50 <_printf_common+0xa4>
 800ad12:	6823      	ldr	r3, [r4, #0]
 800ad14:	6922      	ldr	r2, [r4, #16]
 800ad16:	f003 0306 	and.w	r3, r3, #6
 800ad1a:	2b04      	cmp	r3, #4
 800ad1c:	bf02      	ittt	eq
 800ad1e:	68e5      	ldreq	r5, [r4, #12]
 800ad20:	6833      	ldreq	r3, [r6, #0]
 800ad22:	1aed      	subeq	r5, r5, r3
 800ad24:	68a3      	ldr	r3, [r4, #8]
 800ad26:	bf0c      	ite	eq
 800ad28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad2c:	2500      	movne	r5, #0
 800ad2e:	4293      	cmp	r3, r2
 800ad30:	bfc4      	itt	gt
 800ad32:	1a9b      	subgt	r3, r3, r2
 800ad34:	18ed      	addgt	r5, r5, r3
 800ad36:	2600      	movs	r6, #0
 800ad38:	341a      	adds	r4, #26
 800ad3a:	42b5      	cmp	r5, r6
 800ad3c:	d11a      	bne.n	800ad74 <_printf_common+0xc8>
 800ad3e:	2000      	movs	r0, #0
 800ad40:	e008      	b.n	800ad54 <_printf_common+0xa8>
 800ad42:	2301      	movs	r3, #1
 800ad44:	4652      	mov	r2, sl
 800ad46:	4641      	mov	r1, r8
 800ad48:	4638      	mov	r0, r7
 800ad4a:	47c8      	blx	r9
 800ad4c:	3001      	adds	r0, #1
 800ad4e:	d103      	bne.n	800ad58 <_printf_common+0xac>
 800ad50:	f04f 30ff 	mov.w	r0, #4294967295
 800ad54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad58:	3501      	adds	r5, #1
 800ad5a:	e7c6      	b.n	800acea <_printf_common+0x3e>
 800ad5c:	18e1      	adds	r1, r4, r3
 800ad5e:	1c5a      	adds	r2, r3, #1
 800ad60:	2030      	movs	r0, #48	@ 0x30
 800ad62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad66:	4422      	add	r2, r4
 800ad68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad70:	3302      	adds	r3, #2
 800ad72:	e7c7      	b.n	800ad04 <_printf_common+0x58>
 800ad74:	2301      	movs	r3, #1
 800ad76:	4622      	mov	r2, r4
 800ad78:	4641      	mov	r1, r8
 800ad7a:	4638      	mov	r0, r7
 800ad7c:	47c8      	blx	r9
 800ad7e:	3001      	adds	r0, #1
 800ad80:	d0e6      	beq.n	800ad50 <_printf_common+0xa4>
 800ad82:	3601      	adds	r6, #1
 800ad84:	e7d9      	b.n	800ad3a <_printf_common+0x8e>
	...

0800ad88 <_printf_i>:
 800ad88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad8c:	7e0f      	ldrb	r7, [r1, #24]
 800ad8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad90:	2f78      	cmp	r7, #120	@ 0x78
 800ad92:	4691      	mov	r9, r2
 800ad94:	4680      	mov	r8, r0
 800ad96:	460c      	mov	r4, r1
 800ad98:	469a      	mov	sl, r3
 800ad9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad9e:	d807      	bhi.n	800adb0 <_printf_i+0x28>
 800ada0:	2f62      	cmp	r7, #98	@ 0x62
 800ada2:	d80a      	bhi.n	800adba <_printf_i+0x32>
 800ada4:	2f00      	cmp	r7, #0
 800ada6:	f000 80d1 	beq.w	800af4c <_printf_i+0x1c4>
 800adaa:	2f58      	cmp	r7, #88	@ 0x58
 800adac:	f000 80b8 	beq.w	800af20 <_printf_i+0x198>
 800adb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800adb8:	e03a      	b.n	800ae30 <_printf_i+0xa8>
 800adba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800adbe:	2b15      	cmp	r3, #21
 800adc0:	d8f6      	bhi.n	800adb0 <_printf_i+0x28>
 800adc2:	a101      	add	r1, pc, #4	@ (adr r1, 800adc8 <_printf_i+0x40>)
 800adc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800adc8:	0800ae21 	.word	0x0800ae21
 800adcc:	0800ae35 	.word	0x0800ae35
 800add0:	0800adb1 	.word	0x0800adb1
 800add4:	0800adb1 	.word	0x0800adb1
 800add8:	0800adb1 	.word	0x0800adb1
 800addc:	0800adb1 	.word	0x0800adb1
 800ade0:	0800ae35 	.word	0x0800ae35
 800ade4:	0800adb1 	.word	0x0800adb1
 800ade8:	0800adb1 	.word	0x0800adb1
 800adec:	0800adb1 	.word	0x0800adb1
 800adf0:	0800adb1 	.word	0x0800adb1
 800adf4:	0800af33 	.word	0x0800af33
 800adf8:	0800ae5f 	.word	0x0800ae5f
 800adfc:	0800aeed 	.word	0x0800aeed
 800ae00:	0800adb1 	.word	0x0800adb1
 800ae04:	0800adb1 	.word	0x0800adb1
 800ae08:	0800af55 	.word	0x0800af55
 800ae0c:	0800adb1 	.word	0x0800adb1
 800ae10:	0800ae5f 	.word	0x0800ae5f
 800ae14:	0800adb1 	.word	0x0800adb1
 800ae18:	0800adb1 	.word	0x0800adb1
 800ae1c:	0800aef5 	.word	0x0800aef5
 800ae20:	6833      	ldr	r3, [r6, #0]
 800ae22:	1d1a      	adds	r2, r3, #4
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	6032      	str	r2, [r6, #0]
 800ae28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae30:	2301      	movs	r3, #1
 800ae32:	e09c      	b.n	800af6e <_printf_i+0x1e6>
 800ae34:	6833      	ldr	r3, [r6, #0]
 800ae36:	6820      	ldr	r0, [r4, #0]
 800ae38:	1d19      	adds	r1, r3, #4
 800ae3a:	6031      	str	r1, [r6, #0]
 800ae3c:	0606      	lsls	r6, r0, #24
 800ae3e:	d501      	bpl.n	800ae44 <_printf_i+0xbc>
 800ae40:	681d      	ldr	r5, [r3, #0]
 800ae42:	e003      	b.n	800ae4c <_printf_i+0xc4>
 800ae44:	0645      	lsls	r5, r0, #25
 800ae46:	d5fb      	bpl.n	800ae40 <_printf_i+0xb8>
 800ae48:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae4c:	2d00      	cmp	r5, #0
 800ae4e:	da03      	bge.n	800ae58 <_printf_i+0xd0>
 800ae50:	232d      	movs	r3, #45	@ 0x2d
 800ae52:	426d      	negs	r5, r5
 800ae54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae58:	4858      	ldr	r0, [pc, #352]	@ (800afbc <_printf_i+0x234>)
 800ae5a:	230a      	movs	r3, #10
 800ae5c:	e011      	b.n	800ae82 <_printf_i+0xfa>
 800ae5e:	6821      	ldr	r1, [r4, #0]
 800ae60:	6833      	ldr	r3, [r6, #0]
 800ae62:	0608      	lsls	r0, r1, #24
 800ae64:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae68:	d402      	bmi.n	800ae70 <_printf_i+0xe8>
 800ae6a:	0649      	lsls	r1, r1, #25
 800ae6c:	bf48      	it	mi
 800ae6e:	b2ad      	uxthmi	r5, r5
 800ae70:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae72:	4852      	ldr	r0, [pc, #328]	@ (800afbc <_printf_i+0x234>)
 800ae74:	6033      	str	r3, [r6, #0]
 800ae76:	bf14      	ite	ne
 800ae78:	230a      	movne	r3, #10
 800ae7a:	2308      	moveq	r3, #8
 800ae7c:	2100      	movs	r1, #0
 800ae7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae82:	6866      	ldr	r6, [r4, #4]
 800ae84:	60a6      	str	r6, [r4, #8]
 800ae86:	2e00      	cmp	r6, #0
 800ae88:	db05      	blt.n	800ae96 <_printf_i+0x10e>
 800ae8a:	6821      	ldr	r1, [r4, #0]
 800ae8c:	432e      	orrs	r6, r5
 800ae8e:	f021 0104 	bic.w	r1, r1, #4
 800ae92:	6021      	str	r1, [r4, #0]
 800ae94:	d04b      	beq.n	800af2e <_printf_i+0x1a6>
 800ae96:	4616      	mov	r6, r2
 800ae98:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae9c:	fb03 5711 	mls	r7, r3, r1, r5
 800aea0:	5dc7      	ldrb	r7, [r0, r7]
 800aea2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aea6:	462f      	mov	r7, r5
 800aea8:	42bb      	cmp	r3, r7
 800aeaa:	460d      	mov	r5, r1
 800aeac:	d9f4      	bls.n	800ae98 <_printf_i+0x110>
 800aeae:	2b08      	cmp	r3, #8
 800aeb0:	d10b      	bne.n	800aeca <_printf_i+0x142>
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	07df      	lsls	r7, r3, #31
 800aeb6:	d508      	bpl.n	800aeca <_printf_i+0x142>
 800aeb8:	6923      	ldr	r3, [r4, #16]
 800aeba:	6861      	ldr	r1, [r4, #4]
 800aebc:	4299      	cmp	r1, r3
 800aebe:	bfde      	ittt	le
 800aec0:	2330      	movle	r3, #48	@ 0x30
 800aec2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aec6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aeca:	1b92      	subs	r2, r2, r6
 800aecc:	6122      	str	r2, [r4, #16]
 800aece:	f8cd a000 	str.w	sl, [sp]
 800aed2:	464b      	mov	r3, r9
 800aed4:	aa03      	add	r2, sp, #12
 800aed6:	4621      	mov	r1, r4
 800aed8:	4640      	mov	r0, r8
 800aeda:	f7ff fee7 	bl	800acac <_printf_common>
 800aede:	3001      	adds	r0, #1
 800aee0:	d14a      	bne.n	800af78 <_printf_i+0x1f0>
 800aee2:	f04f 30ff 	mov.w	r0, #4294967295
 800aee6:	b004      	add	sp, #16
 800aee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeec:	6823      	ldr	r3, [r4, #0]
 800aeee:	f043 0320 	orr.w	r3, r3, #32
 800aef2:	6023      	str	r3, [r4, #0]
 800aef4:	4832      	ldr	r0, [pc, #200]	@ (800afc0 <_printf_i+0x238>)
 800aef6:	2778      	movs	r7, #120	@ 0x78
 800aef8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aefc:	6823      	ldr	r3, [r4, #0]
 800aefe:	6831      	ldr	r1, [r6, #0]
 800af00:	061f      	lsls	r7, r3, #24
 800af02:	f851 5b04 	ldr.w	r5, [r1], #4
 800af06:	d402      	bmi.n	800af0e <_printf_i+0x186>
 800af08:	065f      	lsls	r7, r3, #25
 800af0a:	bf48      	it	mi
 800af0c:	b2ad      	uxthmi	r5, r5
 800af0e:	6031      	str	r1, [r6, #0]
 800af10:	07d9      	lsls	r1, r3, #31
 800af12:	bf44      	itt	mi
 800af14:	f043 0320 	orrmi.w	r3, r3, #32
 800af18:	6023      	strmi	r3, [r4, #0]
 800af1a:	b11d      	cbz	r5, 800af24 <_printf_i+0x19c>
 800af1c:	2310      	movs	r3, #16
 800af1e:	e7ad      	b.n	800ae7c <_printf_i+0xf4>
 800af20:	4826      	ldr	r0, [pc, #152]	@ (800afbc <_printf_i+0x234>)
 800af22:	e7e9      	b.n	800aef8 <_printf_i+0x170>
 800af24:	6823      	ldr	r3, [r4, #0]
 800af26:	f023 0320 	bic.w	r3, r3, #32
 800af2a:	6023      	str	r3, [r4, #0]
 800af2c:	e7f6      	b.n	800af1c <_printf_i+0x194>
 800af2e:	4616      	mov	r6, r2
 800af30:	e7bd      	b.n	800aeae <_printf_i+0x126>
 800af32:	6833      	ldr	r3, [r6, #0]
 800af34:	6825      	ldr	r5, [r4, #0]
 800af36:	6961      	ldr	r1, [r4, #20]
 800af38:	1d18      	adds	r0, r3, #4
 800af3a:	6030      	str	r0, [r6, #0]
 800af3c:	062e      	lsls	r6, r5, #24
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	d501      	bpl.n	800af46 <_printf_i+0x1be>
 800af42:	6019      	str	r1, [r3, #0]
 800af44:	e002      	b.n	800af4c <_printf_i+0x1c4>
 800af46:	0668      	lsls	r0, r5, #25
 800af48:	d5fb      	bpl.n	800af42 <_printf_i+0x1ba>
 800af4a:	8019      	strh	r1, [r3, #0]
 800af4c:	2300      	movs	r3, #0
 800af4e:	6123      	str	r3, [r4, #16]
 800af50:	4616      	mov	r6, r2
 800af52:	e7bc      	b.n	800aece <_printf_i+0x146>
 800af54:	6833      	ldr	r3, [r6, #0]
 800af56:	1d1a      	adds	r2, r3, #4
 800af58:	6032      	str	r2, [r6, #0]
 800af5a:	681e      	ldr	r6, [r3, #0]
 800af5c:	6862      	ldr	r2, [r4, #4]
 800af5e:	2100      	movs	r1, #0
 800af60:	4630      	mov	r0, r6
 800af62:	f7f5 f935 	bl	80001d0 <memchr>
 800af66:	b108      	cbz	r0, 800af6c <_printf_i+0x1e4>
 800af68:	1b80      	subs	r0, r0, r6
 800af6a:	6060      	str	r0, [r4, #4]
 800af6c:	6863      	ldr	r3, [r4, #4]
 800af6e:	6123      	str	r3, [r4, #16]
 800af70:	2300      	movs	r3, #0
 800af72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af76:	e7aa      	b.n	800aece <_printf_i+0x146>
 800af78:	6923      	ldr	r3, [r4, #16]
 800af7a:	4632      	mov	r2, r6
 800af7c:	4649      	mov	r1, r9
 800af7e:	4640      	mov	r0, r8
 800af80:	47d0      	blx	sl
 800af82:	3001      	adds	r0, #1
 800af84:	d0ad      	beq.n	800aee2 <_printf_i+0x15a>
 800af86:	6823      	ldr	r3, [r4, #0]
 800af88:	079b      	lsls	r3, r3, #30
 800af8a:	d413      	bmi.n	800afb4 <_printf_i+0x22c>
 800af8c:	68e0      	ldr	r0, [r4, #12]
 800af8e:	9b03      	ldr	r3, [sp, #12]
 800af90:	4298      	cmp	r0, r3
 800af92:	bfb8      	it	lt
 800af94:	4618      	movlt	r0, r3
 800af96:	e7a6      	b.n	800aee6 <_printf_i+0x15e>
 800af98:	2301      	movs	r3, #1
 800af9a:	4632      	mov	r2, r6
 800af9c:	4649      	mov	r1, r9
 800af9e:	4640      	mov	r0, r8
 800afa0:	47d0      	blx	sl
 800afa2:	3001      	adds	r0, #1
 800afa4:	d09d      	beq.n	800aee2 <_printf_i+0x15a>
 800afa6:	3501      	adds	r5, #1
 800afa8:	68e3      	ldr	r3, [r4, #12]
 800afaa:	9903      	ldr	r1, [sp, #12]
 800afac:	1a5b      	subs	r3, r3, r1
 800afae:	42ab      	cmp	r3, r5
 800afb0:	dcf2      	bgt.n	800af98 <_printf_i+0x210>
 800afb2:	e7eb      	b.n	800af8c <_printf_i+0x204>
 800afb4:	2500      	movs	r5, #0
 800afb6:	f104 0619 	add.w	r6, r4, #25
 800afba:	e7f5      	b.n	800afa8 <_printf_i+0x220>
 800afbc:	0800e742 	.word	0x0800e742
 800afc0:	0800e753 	.word	0x0800e753

0800afc4 <std>:
 800afc4:	2300      	movs	r3, #0
 800afc6:	b510      	push	{r4, lr}
 800afc8:	4604      	mov	r4, r0
 800afca:	e9c0 3300 	strd	r3, r3, [r0]
 800afce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800afd2:	6083      	str	r3, [r0, #8]
 800afd4:	8181      	strh	r1, [r0, #12]
 800afd6:	6643      	str	r3, [r0, #100]	@ 0x64
 800afd8:	81c2      	strh	r2, [r0, #14]
 800afda:	6183      	str	r3, [r0, #24]
 800afdc:	4619      	mov	r1, r3
 800afde:	2208      	movs	r2, #8
 800afe0:	305c      	adds	r0, #92	@ 0x5c
 800afe2:	f000 f92a 	bl	800b23a <memset>
 800afe6:	4b0d      	ldr	r3, [pc, #52]	@ (800b01c <std+0x58>)
 800afe8:	6263      	str	r3, [r4, #36]	@ 0x24
 800afea:	4b0d      	ldr	r3, [pc, #52]	@ (800b020 <std+0x5c>)
 800afec:	62a3      	str	r3, [r4, #40]	@ 0x28
 800afee:	4b0d      	ldr	r3, [pc, #52]	@ (800b024 <std+0x60>)
 800aff0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aff2:	4b0d      	ldr	r3, [pc, #52]	@ (800b028 <std+0x64>)
 800aff4:	6323      	str	r3, [r4, #48]	@ 0x30
 800aff6:	4b0d      	ldr	r3, [pc, #52]	@ (800b02c <std+0x68>)
 800aff8:	6224      	str	r4, [r4, #32]
 800affa:	429c      	cmp	r4, r3
 800affc:	d006      	beq.n	800b00c <std+0x48>
 800affe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b002:	4294      	cmp	r4, r2
 800b004:	d002      	beq.n	800b00c <std+0x48>
 800b006:	33d0      	adds	r3, #208	@ 0xd0
 800b008:	429c      	cmp	r4, r3
 800b00a:	d105      	bne.n	800b018 <std+0x54>
 800b00c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b014:	f000 b99e 	b.w	800b354 <__retarget_lock_init_recursive>
 800b018:	bd10      	pop	{r4, pc}
 800b01a:	bf00      	nop
 800b01c:	0800b1b5 	.word	0x0800b1b5
 800b020:	0800b1d7 	.word	0x0800b1d7
 800b024:	0800b20f 	.word	0x0800b20f
 800b028:	0800b233 	.word	0x0800b233
 800b02c:	20000b30 	.word	0x20000b30

0800b030 <stdio_exit_handler>:
 800b030:	4a02      	ldr	r2, [pc, #8]	@ (800b03c <stdio_exit_handler+0xc>)
 800b032:	4903      	ldr	r1, [pc, #12]	@ (800b040 <stdio_exit_handler+0x10>)
 800b034:	4803      	ldr	r0, [pc, #12]	@ (800b044 <stdio_exit_handler+0x14>)
 800b036:	f000 b869 	b.w	800b10c <_fwalk_sglue>
 800b03a:	bf00      	nop
 800b03c:	20000030 	.word	0x20000030
 800b040:	0800cb51 	.word	0x0800cb51
 800b044:	20000040 	.word	0x20000040

0800b048 <cleanup_stdio>:
 800b048:	6841      	ldr	r1, [r0, #4]
 800b04a:	4b0c      	ldr	r3, [pc, #48]	@ (800b07c <cleanup_stdio+0x34>)
 800b04c:	4299      	cmp	r1, r3
 800b04e:	b510      	push	{r4, lr}
 800b050:	4604      	mov	r4, r0
 800b052:	d001      	beq.n	800b058 <cleanup_stdio+0x10>
 800b054:	f001 fd7c 	bl	800cb50 <_fflush_r>
 800b058:	68a1      	ldr	r1, [r4, #8]
 800b05a:	4b09      	ldr	r3, [pc, #36]	@ (800b080 <cleanup_stdio+0x38>)
 800b05c:	4299      	cmp	r1, r3
 800b05e:	d002      	beq.n	800b066 <cleanup_stdio+0x1e>
 800b060:	4620      	mov	r0, r4
 800b062:	f001 fd75 	bl	800cb50 <_fflush_r>
 800b066:	68e1      	ldr	r1, [r4, #12]
 800b068:	4b06      	ldr	r3, [pc, #24]	@ (800b084 <cleanup_stdio+0x3c>)
 800b06a:	4299      	cmp	r1, r3
 800b06c:	d004      	beq.n	800b078 <cleanup_stdio+0x30>
 800b06e:	4620      	mov	r0, r4
 800b070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b074:	f001 bd6c 	b.w	800cb50 <_fflush_r>
 800b078:	bd10      	pop	{r4, pc}
 800b07a:	bf00      	nop
 800b07c:	20000b30 	.word	0x20000b30
 800b080:	20000b98 	.word	0x20000b98
 800b084:	20000c00 	.word	0x20000c00

0800b088 <global_stdio_init.part.0>:
 800b088:	b510      	push	{r4, lr}
 800b08a:	4b0b      	ldr	r3, [pc, #44]	@ (800b0b8 <global_stdio_init.part.0+0x30>)
 800b08c:	4c0b      	ldr	r4, [pc, #44]	@ (800b0bc <global_stdio_init.part.0+0x34>)
 800b08e:	4a0c      	ldr	r2, [pc, #48]	@ (800b0c0 <global_stdio_init.part.0+0x38>)
 800b090:	601a      	str	r2, [r3, #0]
 800b092:	4620      	mov	r0, r4
 800b094:	2200      	movs	r2, #0
 800b096:	2104      	movs	r1, #4
 800b098:	f7ff ff94 	bl	800afc4 <std>
 800b09c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b0a0:	2201      	movs	r2, #1
 800b0a2:	2109      	movs	r1, #9
 800b0a4:	f7ff ff8e 	bl	800afc4 <std>
 800b0a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b0ac:	2202      	movs	r2, #2
 800b0ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0b2:	2112      	movs	r1, #18
 800b0b4:	f7ff bf86 	b.w	800afc4 <std>
 800b0b8:	20000c68 	.word	0x20000c68
 800b0bc:	20000b30 	.word	0x20000b30
 800b0c0:	0800b031 	.word	0x0800b031

0800b0c4 <__sfp_lock_acquire>:
 800b0c4:	4801      	ldr	r0, [pc, #4]	@ (800b0cc <__sfp_lock_acquire+0x8>)
 800b0c6:	f000 b946 	b.w	800b356 <__retarget_lock_acquire_recursive>
 800b0ca:	bf00      	nop
 800b0cc:	20000c71 	.word	0x20000c71

0800b0d0 <__sfp_lock_release>:
 800b0d0:	4801      	ldr	r0, [pc, #4]	@ (800b0d8 <__sfp_lock_release+0x8>)
 800b0d2:	f000 b941 	b.w	800b358 <__retarget_lock_release_recursive>
 800b0d6:	bf00      	nop
 800b0d8:	20000c71 	.word	0x20000c71

0800b0dc <__sinit>:
 800b0dc:	b510      	push	{r4, lr}
 800b0de:	4604      	mov	r4, r0
 800b0e0:	f7ff fff0 	bl	800b0c4 <__sfp_lock_acquire>
 800b0e4:	6a23      	ldr	r3, [r4, #32]
 800b0e6:	b11b      	cbz	r3, 800b0f0 <__sinit+0x14>
 800b0e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b0ec:	f7ff bff0 	b.w	800b0d0 <__sfp_lock_release>
 800b0f0:	4b04      	ldr	r3, [pc, #16]	@ (800b104 <__sinit+0x28>)
 800b0f2:	6223      	str	r3, [r4, #32]
 800b0f4:	4b04      	ldr	r3, [pc, #16]	@ (800b108 <__sinit+0x2c>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d1f5      	bne.n	800b0e8 <__sinit+0xc>
 800b0fc:	f7ff ffc4 	bl	800b088 <global_stdio_init.part.0>
 800b100:	e7f2      	b.n	800b0e8 <__sinit+0xc>
 800b102:	bf00      	nop
 800b104:	0800b049 	.word	0x0800b049
 800b108:	20000c68 	.word	0x20000c68

0800b10c <_fwalk_sglue>:
 800b10c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b110:	4607      	mov	r7, r0
 800b112:	4688      	mov	r8, r1
 800b114:	4614      	mov	r4, r2
 800b116:	2600      	movs	r6, #0
 800b118:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b11c:	f1b9 0901 	subs.w	r9, r9, #1
 800b120:	d505      	bpl.n	800b12e <_fwalk_sglue+0x22>
 800b122:	6824      	ldr	r4, [r4, #0]
 800b124:	2c00      	cmp	r4, #0
 800b126:	d1f7      	bne.n	800b118 <_fwalk_sglue+0xc>
 800b128:	4630      	mov	r0, r6
 800b12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b12e:	89ab      	ldrh	r3, [r5, #12]
 800b130:	2b01      	cmp	r3, #1
 800b132:	d907      	bls.n	800b144 <_fwalk_sglue+0x38>
 800b134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b138:	3301      	adds	r3, #1
 800b13a:	d003      	beq.n	800b144 <_fwalk_sglue+0x38>
 800b13c:	4629      	mov	r1, r5
 800b13e:	4638      	mov	r0, r7
 800b140:	47c0      	blx	r8
 800b142:	4306      	orrs	r6, r0
 800b144:	3568      	adds	r5, #104	@ 0x68
 800b146:	e7e9      	b.n	800b11c <_fwalk_sglue+0x10>

0800b148 <sniprintf>:
 800b148:	b40c      	push	{r2, r3}
 800b14a:	b530      	push	{r4, r5, lr}
 800b14c:	4b18      	ldr	r3, [pc, #96]	@ (800b1b0 <sniprintf+0x68>)
 800b14e:	1e0c      	subs	r4, r1, #0
 800b150:	681d      	ldr	r5, [r3, #0]
 800b152:	b09d      	sub	sp, #116	@ 0x74
 800b154:	da08      	bge.n	800b168 <sniprintf+0x20>
 800b156:	238b      	movs	r3, #139	@ 0x8b
 800b158:	602b      	str	r3, [r5, #0]
 800b15a:	f04f 30ff 	mov.w	r0, #4294967295
 800b15e:	b01d      	add	sp, #116	@ 0x74
 800b160:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b164:	b002      	add	sp, #8
 800b166:	4770      	bx	lr
 800b168:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b16c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b170:	f04f 0300 	mov.w	r3, #0
 800b174:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b176:	bf14      	ite	ne
 800b178:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b17c:	4623      	moveq	r3, r4
 800b17e:	9304      	str	r3, [sp, #16]
 800b180:	9307      	str	r3, [sp, #28]
 800b182:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b186:	9002      	str	r0, [sp, #8]
 800b188:	9006      	str	r0, [sp, #24]
 800b18a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b18e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b190:	ab21      	add	r3, sp, #132	@ 0x84
 800b192:	a902      	add	r1, sp, #8
 800b194:	4628      	mov	r0, r5
 800b196:	9301      	str	r3, [sp, #4]
 800b198:	f001 fb5a 	bl	800c850 <_svfiprintf_r>
 800b19c:	1c43      	adds	r3, r0, #1
 800b19e:	bfbc      	itt	lt
 800b1a0:	238b      	movlt	r3, #139	@ 0x8b
 800b1a2:	602b      	strlt	r3, [r5, #0]
 800b1a4:	2c00      	cmp	r4, #0
 800b1a6:	d0da      	beq.n	800b15e <sniprintf+0x16>
 800b1a8:	9b02      	ldr	r3, [sp, #8]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	701a      	strb	r2, [r3, #0]
 800b1ae:	e7d6      	b.n	800b15e <sniprintf+0x16>
 800b1b0:	2000003c 	.word	0x2000003c

0800b1b4 <__sread>:
 800b1b4:	b510      	push	{r4, lr}
 800b1b6:	460c      	mov	r4, r1
 800b1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1bc:	f000 f86c 	bl	800b298 <_read_r>
 800b1c0:	2800      	cmp	r0, #0
 800b1c2:	bfab      	itete	ge
 800b1c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b1c6:	89a3      	ldrhlt	r3, [r4, #12]
 800b1c8:	181b      	addge	r3, r3, r0
 800b1ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b1ce:	bfac      	ite	ge
 800b1d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b1d2:	81a3      	strhlt	r3, [r4, #12]
 800b1d4:	bd10      	pop	{r4, pc}

0800b1d6 <__swrite>:
 800b1d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1da:	461f      	mov	r7, r3
 800b1dc:	898b      	ldrh	r3, [r1, #12]
 800b1de:	05db      	lsls	r3, r3, #23
 800b1e0:	4605      	mov	r5, r0
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	4616      	mov	r6, r2
 800b1e6:	d505      	bpl.n	800b1f4 <__swrite+0x1e>
 800b1e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f000 f840 	bl	800b274 <_lseek_r>
 800b1f4:	89a3      	ldrh	r3, [r4, #12]
 800b1f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b1fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b1fe:	81a3      	strh	r3, [r4, #12]
 800b200:	4632      	mov	r2, r6
 800b202:	463b      	mov	r3, r7
 800b204:	4628      	mov	r0, r5
 800b206:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b20a:	f000 b867 	b.w	800b2dc <_write_r>

0800b20e <__sseek>:
 800b20e:	b510      	push	{r4, lr}
 800b210:	460c      	mov	r4, r1
 800b212:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b216:	f000 f82d 	bl	800b274 <_lseek_r>
 800b21a:	1c43      	adds	r3, r0, #1
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	bf15      	itete	ne
 800b220:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b222:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b226:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b22a:	81a3      	strheq	r3, [r4, #12]
 800b22c:	bf18      	it	ne
 800b22e:	81a3      	strhne	r3, [r4, #12]
 800b230:	bd10      	pop	{r4, pc}

0800b232 <__sclose>:
 800b232:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b236:	f000 b80d 	b.w	800b254 <_close_r>

0800b23a <memset>:
 800b23a:	4402      	add	r2, r0
 800b23c:	4603      	mov	r3, r0
 800b23e:	4293      	cmp	r3, r2
 800b240:	d100      	bne.n	800b244 <memset+0xa>
 800b242:	4770      	bx	lr
 800b244:	f803 1b01 	strb.w	r1, [r3], #1
 800b248:	e7f9      	b.n	800b23e <memset+0x4>
	...

0800b24c <_localeconv_r>:
 800b24c:	4800      	ldr	r0, [pc, #0]	@ (800b250 <_localeconv_r+0x4>)
 800b24e:	4770      	bx	lr
 800b250:	2000017c 	.word	0x2000017c

0800b254 <_close_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	4d06      	ldr	r5, [pc, #24]	@ (800b270 <_close_r+0x1c>)
 800b258:	2300      	movs	r3, #0
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	602b      	str	r3, [r5, #0]
 800b260:	f7f6 ff4a 	bl	80020f8 <_close>
 800b264:	1c43      	adds	r3, r0, #1
 800b266:	d102      	bne.n	800b26e <_close_r+0x1a>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	b103      	cbz	r3, 800b26e <_close_r+0x1a>
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	20000c6c 	.word	0x20000c6c

0800b274 <_lseek_r>:
 800b274:	b538      	push	{r3, r4, r5, lr}
 800b276:	4d07      	ldr	r5, [pc, #28]	@ (800b294 <_lseek_r+0x20>)
 800b278:	4604      	mov	r4, r0
 800b27a:	4608      	mov	r0, r1
 800b27c:	4611      	mov	r1, r2
 800b27e:	2200      	movs	r2, #0
 800b280:	602a      	str	r2, [r5, #0]
 800b282:	461a      	mov	r2, r3
 800b284:	f7f6 ff5f 	bl	8002146 <_lseek>
 800b288:	1c43      	adds	r3, r0, #1
 800b28a:	d102      	bne.n	800b292 <_lseek_r+0x1e>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	b103      	cbz	r3, 800b292 <_lseek_r+0x1e>
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	20000c6c 	.word	0x20000c6c

0800b298 <_read_r>:
 800b298:	b538      	push	{r3, r4, r5, lr}
 800b29a:	4d07      	ldr	r5, [pc, #28]	@ (800b2b8 <_read_r+0x20>)
 800b29c:	4604      	mov	r4, r0
 800b29e:	4608      	mov	r0, r1
 800b2a0:	4611      	mov	r1, r2
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	602a      	str	r2, [r5, #0]
 800b2a6:	461a      	mov	r2, r3
 800b2a8:	f7f6 feed 	bl	8002086 <_read>
 800b2ac:	1c43      	adds	r3, r0, #1
 800b2ae:	d102      	bne.n	800b2b6 <_read_r+0x1e>
 800b2b0:	682b      	ldr	r3, [r5, #0]
 800b2b2:	b103      	cbz	r3, 800b2b6 <_read_r+0x1e>
 800b2b4:	6023      	str	r3, [r4, #0]
 800b2b6:	bd38      	pop	{r3, r4, r5, pc}
 800b2b8:	20000c6c 	.word	0x20000c6c

0800b2bc <_sbrk_r>:
 800b2bc:	b538      	push	{r3, r4, r5, lr}
 800b2be:	4d06      	ldr	r5, [pc, #24]	@ (800b2d8 <_sbrk_r+0x1c>)
 800b2c0:	2300      	movs	r3, #0
 800b2c2:	4604      	mov	r4, r0
 800b2c4:	4608      	mov	r0, r1
 800b2c6:	602b      	str	r3, [r5, #0]
 800b2c8:	f7f6 ff4a 	bl	8002160 <_sbrk>
 800b2cc:	1c43      	adds	r3, r0, #1
 800b2ce:	d102      	bne.n	800b2d6 <_sbrk_r+0x1a>
 800b2d0:	682b      	ldr	r3, [r5, #0]
 800b2d2:	b103      	cbz	r3, 800b2d6 <_sbrk_r+0x1a>
 800b2d4:	6023      	str	r3, [r4, #0]
 800b2d6:	bd38      	pop	{r3, r4, r5, pc}
 800b2d8:	20000c6c 	.word	0x20000c6c

0800b2dc <_write_r>:
 800b2dc:	b538      	push	{r3, r4, r5, lr}
 800b2de:	4d07      	ldr	r5, [pc, #28]	@ (800b2fc <_write_r+0x20>)
 800b2e0:	4604      	mov	r4, r0
 800b2e2:	4608      	mov	r0, r1
 800b2e4:	4611      	mov	r1, r2
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	602a      	str	r2, [r5, #0]
 800b2ea:	461a      	mov	r2, r3
 800b2ec:	f7f6 fee8 	bl	80020c0 <_write>
 800b2f0:	1c43      	adds	r3, r0, #1
 800b2f2:	d102      	bne.n	800b2fa <_write_r+0x1e>
 800b2f4:	682b      	ldr	r3, [r5, #0]
 800b2f6:	b103      	cbz	r3, 800b2fa <_write_r+0x1e>
 800b2f8:	6023      	str	r3, [r4, #0]
 800b2fa:	bd38      	pop	{r3, r4, r5, pc}
 800b2fc:	20000c6c 	.word	0x20000c6c

0800b300 <__errno>:
 800b300:	4b01      	ldr	r3, [pc, #4]	@ (800b308 <__errno+0x8>)
 800b302:	6818      	ldr	r0, [r3, #0]
 800b304:	4770      	bx	lr
 800b306:	bf00      	nop
 800b308:	2000003c 	.word	0x2000003c

0800b30c <__libc_init_array>:
 800b30c:	b570      	push	{r4, r5, r6, lr}
 800b30e:	4d0d      	ldr	r5, [pc, #52]	@ (800b344 <__libc_init_array+0x38>)
 800b310:	4c0d      	ldr	r4, [pc, #52]	@ (800b348 <__libc_init_array+0x3c>)
 800b312:	1b64      	subs	r4, r4, r5
 800b314:	10a4      	asrs	r4, r4, #2
 800b316:	2600      	movs	r6, #0
 800b318:	42a6      	cmp	r6, r4
 800b31a:	d109      	bne.n	800b330 <__libc_init_array+0x24>
 800b31c:	4d0b      	ldr	r5, [pc, #44]	@ (800b34c <__libc_init_array+0x40>)
 800b31e:	4c0c      	ldr	r4, [pc, #48]	@ (800b350 <__libc_init_array+0x44>)
 800b320:	f003 f990 	bl	800e644 <_init>
 800b324:	1b64      	subs	r4, r4, r5
 800b326:	10a4      	asrs	r4, r4, #2
 800b328:	2600      	movs	r6, #0
 800b32a:	42a6      	cmp	r6, r4
 800b32c:	d105      	bne.n	800b33a <__libc_init_array+0x2e>
 800b32e:	bd70      	pop	{r4, r5, r6, pc}
 800b330:	f855 3b04 	ldr.w	r3, [r5], #4
 800b334:	4798      	blx	r3
 800b336:	3601      	adds	r6, #1
 800b338:	e7ee      	b.n	800b318 <__libc_init_array+0xc>
 800b33a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b33e:	4798      	blx	r3
 800b340:	3601      	adds	r6, #1
 800b342:	e7f2      	b.n	800b32a <__libc_init_array+0x1e>
 800b344:	0800eaf0 	.word	0x0800eaf0
 800b348:	0800eaf0 	.word	0x0800eaf0
 800b34c:	0800eaf0 	.word	0x0800eaf0
 800b350:	0800eaf4 	.word	0x0800eaf4

0800b354 <__retarget_lock_init_recursive>:
 800b354:	4770      	bx	lr

0800b356 <__retarget_lock_acquire_recursive>:
 800b356:	4770      	bx	lr

0800b358 <__retarget_lock_release_recursive>:
 800b358:	4770      	bx	lr

0800b35a <quorem>:
 800b35a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b35e:	6903      	ldr	r3, [r0, #16]
 800b360:	690c      	ldr	r4, [r1, #16]
 800b362:	42a3      	cmp	r3, r4
 800b364:	4607      	mov	r7, r0
 800b366:	db7e      	blt.n	800b466 <quorem+0x10c>
 800b368:	3c01      	subs	r4, #1
 800b36a:	f101 0814 	add.w	r8, r1, #20
 800b36e:	00a3      	lsls	r3, r4, #2
 800b370:	f100 0514 	add.w	r5, r0, #20
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b380:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b384:	3301      	adds	r3, #1
 800b386:	429a      	cmp	r2, r3
 800b388:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b38c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b390:	d32e      	bcc.n	800b3f0 <quorem+0x96>
 800b392:	f04f 0a00 	mov.w	sl, #0
 800b396:	46c4      	mov	ip, r8
 800b398:	46ae      	mov	lr, r5
 800b39a:	46d3      	mov	fp, sl
 800b39c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b3a0:	b298      	uxth	r0, r3
 800b3a2:	fb06 a000 	mla	r0, r6, r0, sl
 800b3a6:	0c02      	lsrs	r2, r0, #16
 800b3a8:	0c1b      	lsrs	r3, r3, #16
 800b3aa:	fb06 2303 	mla	r3, r6, r3, r2
 800b3ae:	f8de 2000 	ldr.w	r2, [lr]
 800b3b2:	b280      	uxth	r0, r0
 800b3b4:	b292      	uxth	r2, r2
 800b3b6:	1a12      	subs	r2, r2, r0
 800b3b8:	445a      	add	r2, fp
 800b3ba:	f8de 0000 	ldr.w	r0, [lr]
 800b3be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3c2:	b29b      	uxth	r3, r3
 800b3c4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b3c8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b3cc:	b292      	uxth	r2, r2
 800b3ce:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b3d2:	45e1      	cmp	r9, ip
 800b3d4:	f84e 2b04 	str.w	r2, [lr], #4
 800b3d8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b3dc:	d2de      	bcs.n	800b39c <quorem+0x42>
 800b3de:	9b00      	ldr	r3, [sp, #0]
 800b3e0:	58eb      	ldr	r3, [r5, r3]
 800b3e2:	b92b      	cbnz	r3, 800b3f0 <quorem+0x96>
 800b3e4:	9b01      	ldr	r3, [sp, #4]
 800b3e6:	3b04      	subs	r3, #4
 800b3e8:	429d      	cmp	r5, r3
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	d32f      	bcc.n	800b44e <quorem+0xf4>
 800b3ee:	613c      	str	r4, [r7, #16]
 800b3f0:	4638      	mov	r0, r7
 800b3f2:	f001 f8c9 	bl	800c588 <__mcmp>
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	db25      	blt.n	800b446 <quorem+0xec>
 800b3fa:	4629      	mov	r1, r5
 800b3fc:	2000      	movs	r0, #0
 800b3fe:	f858 2b04 	ldr.w	r2, [r8], #4
 800b402:	f8d1 c000 	ldr.w	ip, [r1]
 800b406:	fa1f fe82 	uxth.w	lr, r2
 800b40a:	fa1f f38c 	uxth.w	r3, ip
 800b40e:	eba3 030e 	sub.w	r3, r3, lr
 800b412:	4403      	add	r3, r0
 800b414:	0c12      	lsrs	r2, r2, #16
 800b416:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b41a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b41e:	b29b      	uxth	r3, r3
 800b420:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b424:	45c1      	cmp	r9, r8
 800b426:	f841 3b04 	str.w	r3, [r1], #4
 800b42a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b42e:	d2e6      	bcs.n	800b3fe <quorem+0xa4>
 800b430:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b434:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b438:	b922      	cbnz	r2, 800b444 <quorem+0xea>
 800b43a:	3b04      	subs	r3, #4
 800b43c:	429d      	cmp	r5, r3
 800b43e:	461a      	mov	r2, r3
 800b440:	d30b      	bcc.n	800b45a <quorem+0x100>
 800b442:	613c      	str	r4, [r7, #16]
 800b444:	3601      	adds	r6, #1
 800b446:	4630      	mov	r0, r6
 800b448:	b003      	add	sp, #12
 800b44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b44e:	6812      	ldr	r2, [r2, #0]
 800b450:	3b04      	subs	r3, #4
 800b452:	2a00      	cmp	r2, #0
 800b454:	d1cb      	bne.n	800b3ee <quorem+0x94>
 800b456:	3c01      	subs	r4, #1
 800b458:	e7c6      	b.n	800b3e8 <quorem+0x8e>
 800b45a:	6812      	ldr	r2, [r2, #0]
 800b45c:	3b04      	subs	r3, #4
 800b45e:	2a00      	cmp	r2, #0
 800b460:	d1ef      	bne.n	800b442 <quorem+0xe8>
 800b462:	3c01      	subs	r4, #1
 800b464:	e7ea      	b.n	800b43c <quorem+0xe2>
 800b466:	2000      	movs	r0, #0
 800b468:	e7ee      	b.n	800b448 <quorem+0xee>
 800b46a:	0000      	movs	r0, r0
 800b46c:	0000      	movs	r0, r0
	...

0800b470 <_dtoa_r>:
 800b470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b474:	69c7      	ldr	r7, [r0, #28]
 800b476:	b097      	sub	sp, #92	@ 0x5c
 800b478:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b47c:	ec55 4b10 	vmov	r4, r5, d0
 800b480:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b482:	9107      	str	r1, [sp, #28]
 800b484:	4681      	mov	r9, r0
 800b486:	920c      	str	r2, [sp, #48]	@ 0x30
 800b488:	9311      	str	r3, [sp, #68]	@ 0x44
 800b48a:	b97f      	cbnz	r7, 800b4ac <_dtoa_r+0x3c>
 800b48c:	2010      	movs	r0, #16
 800b48e:	f7ff f885 	bl	800a59c <malloc>
 800b492:	4602      	mov	r2, r0
 800b494:	f8c9 001c 	str.w	r0, [r9, #28]
 800b498:	b920      	cbnz	r0, 800b4a4 <_dtoa_r+0x34>
 800b49a:	4ba9      	ldr	r3, [pc, #676]	@ (800b740 <_dtoa_r+0x2d0>)
 800b49c:	21ef      	movs	r1, #239	@ 0xef
 800b49e:	48a9      	ldr	r0, [pc, #676]	@ (800b744 <_dtoa_r+0x2d4>)
 800b4a0:	f001 fba6 	bl	800cbf0 <__assert_func>
 800b4a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b4a8:	6007      	str	r7, [r0, #0]
 800b4aa:	60c7      	str	r7, [r0, #12]
 800b4ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4b0:	6819      	ldr	r1, [r3, #0]
 800b4b2:	b159      	cbz	r1, 800b4cc <_dtoa_r+0x5c>
 800b4b4:	685a      	ldr	r2, [r3, #4]
 800b4b6:	604a      	str	r2, [r1, #4]
 800b4b8:	2301      	movs	r3, #1
 800b4ba:	4093      	lsls	r3, r2
 800b4bc:	608b      	str	r3, [r1, #8]
 800b4be:	4648      	mov	r0, r9
 800b4c0:	f000 fe30 	bl	800c124 <_Bfree>
 800b4c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	601a      	str	r2, [r3, #0]
 800b4cc:	1e2b      	subs	r3, r5, #0
 800b4ce:	bfb9      	ittee	lt
 800b4d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b4d4:	9305      	strlt	r3, [sp, #20]
 800b4d6:	2300      	movge	r3, #0
 800b4d8:	6033      	strge	r3, [r6, #0]
 800b4da:	9f05      	ldr	r7, [sp, #20]
 800b4dc:	4b9a      	ldr	r3, [pc, #616]	@ (800b748 <_dtoa_r+0x2d8>)
 800b4de:	bfbc      	itt	lt
 800b4e0:	2201      	movlt	r2, #1
 800b4e2:	6032      	strlt	r2, [r6, #0]
 800b4e4:	43bb      	bics	r3, r7
 800b4e6:	d112      	bne.n	800b50e <_dtoa_r+0x9e>
 800b4e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b4ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b4ee:	6013      	str	r3, [r2, #0]
 800b4f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b4f4:	4323      	orrs	r3, r4
 800b4f6:	f000 855a 	beq.w	800bfae <_dtoa_r+0xb3e>
 800b4fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b75c <_dtoa_r+0x2ec>
 800b500:	2b00      	cmp	r3, #0
 800b502:	f000 855c 	beq.w	800bfbe <_dtoa_r+0xb4e>
 800b506:	f10a 0303 	add.w	r3, sl, #3
 800b50a:	f000 bd56 	b.w	800bfba <_dtoa_r+0xb4a>
 800b50e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b512:	2200      	movs	r2, #0
 800b514:	ec51 0b17 	vmov	r0, r1, d7
 800b518:	2300      	movs	r3, #0
 800b51a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b51e:	f7f5 fad3 	bl	8000ac8 <__aeabi_dcmpeq>
 800b522:	4680      	mov	r8, r0
 800b524:	b158      	cbz	r0, 800b53e <_dtoa_r+0xce>
 800b526:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b528:	2301      	movs	r3, #1
 800b52a:	6013      	str	r3, [r2, #0]
 800b52c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b52e:	b113      	cbz	r3, 800b536 <_dtoa_r+0xc6>
 800b530:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b532:	4b86      	ldr	r3, [pc, #536]	@ (800b74c <_dtoa_r+0x2dc>)
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b760 <_dtoa_r+0x2f0>
 800b53a:	f000 bd40 	b.w	800bfbe <_dtoa_r+0xb4e>
 800b53e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b542:	aa14      	add	r2, sp, #80	@ 0x50
 800b544:	a915      	add	r1, sp, #84	@ 0x54
 800b546:	4648      	mov	r0, r9
 800b548:	f001 f8ce 	bl	800c6e8 <__d2b>
 800b54c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b550:	9002      	str	r0, [sp, #8]
 800b552:	2e00      	cmp	r6, #0
 800b554:	d078      	beq.n	800b648 <_dtoa_r+0x1d8>
 800b556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b558:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b55c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b560:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b564:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b568:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b56c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b570:	4619      	mov	r1, r3
 800b572:	2200      	movs	r2, #0
 800b574:	4b76      	ldr	r3, [pc, #472]	@ (800b750 <_dtoa_r+0x2e0>)
 800b576:	f7f4 fe87 	bl	8000288 <__aeabi_dsub>
 800b57a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b728 <_dtoa_r+0x2b8>)
 800b57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b580:	f7f5 f83a 	bl	80005f8 <__aeabi_dmul>
 800b584:	a36a      	add	r3, pc, #424	@ (adr r3, 800b730 <_dtoa_r+0x2c0>)
 800b586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b58a:	f7f4 fe7f 	bl	800028c <__adddf3>
 800b58e:	4604      	mov	r4, r0
 800b590:	4630      	mov	r0, r6
 800b592:	460d      	mov	r5, r1
 800b594:	f7f4 ffc6 	bl	8000524 <__aeabi_i2d>
 800b598:	a367      	add	r3, pc, #412	@ (adr r3, 800b738 <_dtoa_r+0x2c8>)
 800b59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b59e:	f7f5 f82b 	bl	80005f8 <__aeabi_dmul>
 800b5a2:	4602      	mov	r2, r0
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	4620      	mov	r0, r4
 800b5a8:	4629      	mov	r1, r5
 800b5aa:	f7f4 fe6f 	bl	800028c <__adddf3>
 800b5ae:	4604      	mov	r4, r0
 800b5b0:	460d      	mov	r5, r1
 800b5b2:	f7f5 fad1 	bl	8000b58 <__aeabi_d2iz>
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	4607      	mov	r7, r0
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	4620      	mov	r0, r4
 800b5be:	4629      	mov	r1, r5
 800b5c0:	f7f5 fa8c 	bl	8000adc <__aeabi_dcmplt>
 800b5c4:	b140      	cbz	r0, 800b5d8 <_dtoa_r+0x168>
 800b5c6:	4638      	mov	r0, r7
 800b5c8:	f7f4 ffac 	bl	8000524 <__aeabi_i2d>
 800b5cc:	4622      	mov	r2, r4
 800b5ce:	462b      	mov	r3, r5
 800b5d0:	f7f5 fa7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5d4:	b900      	cbnz	r0, 800b5d8 <_dtoa_r+0x168>
 800b5d6:	3f01      	subs	r7, #1
 800b5d8:	2f16      	cmp	r7, #22
 800b5da:	d852      	bhi.n	800b682 <_dtoa_r+0x212>
 800b5dc:	4b5d      	ldr	r3, [pc, #372]	@ (800b754 <_dtoa_r+0x2e4>)
 800b5de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b5ea:	f7f5 fa77 	bl	8000adc <__aeabi_dcmplt>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	d049      	beq.n	800b686 <_dtoa_r+0x216>
 800b5f2:	3f01      	subs	r7, #1
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b5fa:	1b9b      	subs	r3, r3, r6
 800b5fc:	1e5a      	subs	r2, r3, #1
 800b5fe:	bf45      	ittet	mi
 800b600:	f1c3 0301 	rsbmi	r3, r3, #1
 800b604:	9300      	strmi	r3, [sp, #0]
 800b606:	2300      	movpl	r3, #0
 800b608:	2300      	movmi	r3, #0
 800b60a:	9206      	str	r2, [sp, #24]
 800b60c:	bf54      	ite	pl
 800b60e:	9300      	strpl	r3, [sp, #0]
 800b610:	9306      	strmi	r3, [sp, #24]
 800b612:	2f00      	cmp	r7, #0
 800b614:	db39      	blt.n	800b68a <_dtoa_r+0x21a>
 800b616:	9b06      	ldr	r3, [sp, #24]
 800b618:	970d      	str	r7, [sp, #52]	@ 0x34
 800b61a:	443b      	add	r3, r7
 800b61c:	9306      	str	r3, [sp, #24]
 800b61e:	2300      	movs	r3, #0
 800b620:	9308      	str	r3, [sp, #32]
 800b622:	9b07      	ldr	r3, [sp, #28]
 800b624:	2b09      	cmp	r3, #9
 800b626:	d863      	bhi.n	800b6f0 <_dtoa_r+0x280>
 800b628:	2b05      	cmp	r3, #5
 800b62a:	bfc4      	itt	gt
 800b62c:	3b04      	subgt	r3, #4
 800b62e:	9307      	strgt	r3, [sp, #28]
 800b630:	9b07      	ldr	r3, [sp, #28]
 800b632:	f1a3 0302 	sub.w	r3, r3, #2
 800b636:	bfcc      	ite	gt
 800b638:	2400      	movgt	r4, #0
 800b63a:	2401      	movle	r4, #1
 800b63c:	2b03      	cmp	r3, #3
 800b63e:	d863      	bhi.n	800b708 <_dtoa_r+0x298>
 800b640:	e8df f003 	tbb	[pc, r3]
 800b644:	2b375452 	.word	0x2b375452
 800b648:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b64c:	441e      	add	r6, r3
 800b64e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b652:	2b20      	cmp	r3, #32
 800b654:	bfc1      	itttt	gt
 800b656:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b65a:	409f      	lslgt	r7, r3
 800b65c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b660:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b664:	bfd6      	itet	le
 800b666:	f1c3 0320 	rsble	r3, r3, #32
 800b66a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b66e:	fa04 f003 	lslle.w	r0, r4, r3
 800b672:	f7f4 ff47 	bl	8000504 <__aeabi_ui2d>
 800b676:	2201      	movs	r2, #1
 800b678:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b67c:	3e01      	subs	r6, #1
 800b67e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b680:	e776      	b.n	800b570 <_dtoa_r+0x100>
 800b682:	2301      	movs	r3, #1
 800b684:	e7b7      	b.n	800b5f6 <_dtoa_r+0x186>
 800b686:	9010      	str	r0, [sp, #64]	@ 0x40
 800b688:	e7b6      	b.n	800b5f8 <_dtoa_r+0x188>
 800b68a:	9b00      	ldr	r3, [sp, #0]
 800b68c:	1bdb      	subs	r3, r3, r7
 800b68e:	9300      	str	r3, [sp, #0]
 800b690:	427b      	negs	r3, r7
 800b692:	9308      	str	r3, [sp, #32]
 800b694:	2300      	movs	r3, #0
 800b696:	930d      	str	r3, [sp, #52]	@ 0x34
 800b698:	e7c3      	b.n	800b622 <_dtoa_r+0x1b2>
 800b69a:	2301      	movs	r3, #1
 800b69c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b69e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6a0:	eb07 0b03 	add.w	fp, r7, r3
 800b6a4:	f10b 0301 	add.w	r3, fp, #1
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	9303      	str	r3, [sp, #12]
 800b6ac:	bfb8      	it	lt
 800b6ae:	2301      	movlt	r3, #1
 800b6b0:	e006      	b.n	800b6c0 <_dtoa_r+0x250>
 800b6b2:	2301      	movs	r3, #1
 800b6b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	dd28      	ble.n	800b70e <_dtoa_r+0x29e>
 800b6bc:	469b      	mov	fp, r3
 800b6be:	9303      	str	r3, [sp, #12]
 800b6c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b6c4:	2100      	movs	r1, #0
 800b6c6:	2204      	movs	r2, #4
 800b6c8:	f102 0514 	add.w	r5, r2, #20
 800b6cc:	429d      	cmp	r5, r3
 800b6ce:	d926      	bls.n	800b71e <_dtoa_r+0x2ae>
 800b6d0:	6041      	str	r1, [r0, #4]
 800b6d2:	4648      	mov	r0, r9
 800b6d4:	f000 fce6 	bl	800c0a4 <_Balloc>
 800b6d8:	4682      	mov	sl, r0
 800b6da:	2800      	cmp	r0, #0
 800b6dc:	d142      	bne.n	800b764 <_dtoa_r+0x2f4>
 800b6de:	4b1e      	ldr	r3, [pc, #120]	@ (800b758 <_dtoa_r+0x2e8>)
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b6e6:	e6da      	b.n	800b49e <_dtoa_r+0x2e>
 800b6e8:	2300      	movs	r3, #0
 800b6ea:	e7e3      	b.n	800b6b4 <_dtoa_r+0x244>
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	e7d5      	b.n	800b69c <_dtoa_r+0x22c>
 800b6f0:	2401      	movs	r4, #1
 800b6f2:	2300      	movs	r3, #0
 800b6f4:	9307      	str	r3, [sp, #28]
 800b6f6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b6f8:	f04f 3bff 	mov.w	fp, #4294967295
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	f8cd b00c 	str.w	fp, [sp, #12]
 800b702:	2312      	movs	r3, #18
 800b704:	920c      	str	r2, [sp, #48]	@ 0x30
 800b706:	e7db      	b.n	800b6c0 <_dtoa_r+0x250>
 800b708:	2301      	movs	r3, #1
 800b70a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b70c:	e7f4      	b.n	800b6f8 <_dtoa_r+0x288>
 800b70e:	f04f 0b01 	mov.w	fp, #1
 800b712:	f8cd b00c 	str.w	fp, [sp, #12]
 800b716:	465b      	mov	r3, fp
 800b718:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b71c:	e7d0      	b.n	800b6c0 <_dtoa_r+0x250>
 800b71e:	3101      	adds	r1, #1
 800b720:	0052      	lsls	r2, r2, #1
 800b722:	e7d1      	b.n	800b6c8 <_dtoa_r+0x258>
 800b724:	f3af 8000 	nop.w
 800b728:	636f4361 	.word	0x636f4361
 800b72c:	3fd287a7 	.word	0x3fd287a7
 800b730:	8b60c8b3 	.word	0x8b60c8b3
 800b734:	3fc68a28 	.word	0x3fc68a28
 800b738:	509f79fb 	.word	0x509f79fb
 800b73c:	3fd34413 	.word	0x3fd34413
 800b740:	0800e771 	.word	0x0800e771
 800b744:	0800e788 	.word	0x0800e788
 800b748:	7ff00000 	.word	0x7ff00000
 800b74c:	0800e741 	.word	0x0800e741
 800b750:	3ff80000 	.word	0x3ff80000
 800b754:	0800e8d8 	.word	0x0800e8d8
 800b758:	0800e7e0 	.word	0x0800e7e0
 800b75c:	0800e76d 	.word	0x0800e76d
 800b760:	0800e740 	.word	0x0800e740
 800b764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b768:	6018      	str	r0, [r3, #0]
 800b76a:	9b03      	ldr	r3, [sp, #12]
 800b76c:	2b0e      	cmp	r3, #14
 800b76e:	f200 80a1 	bhi.w	800b8b4 <_dtoa_r+0x444>
 800b772:	2c00      	cmp	r4, #0
 800b774:	f000 809e 	beq.w	800b8b4 <_dtoa_r+0x444>
 800b778:	2f00      	cmp	r7, #0
 800b77a:	dd33      	ble.n	800b7e4 <_dtoa_r+0x374>
 800b77c:	4b9c      	ldr	r3, [pc, #624]	@ (800b9f0 <_dtoa_r+0x580>)
 800b77e:	f007 020f 	and.w	r2, r7, #15
 800b782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b786:	ed93 7b00 	vldr	d7, [r3]
 800b78a:	05f8      	lsls	r0, r7, #23
 800b78c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b790:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b794:	d516      	bpl.n	800b7c4 <_dtoa_r+0x354>
 800b796:	4b97      	ldr	r3, [pc, #604]	@ (800b9f4 <_dtoa_r+0x584>)
 800b798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b79c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b7a0:	f7f5 f854 	bl	800084c <__aeabi_ddiv>
 800b7a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7a8:	f004 040f 	and.w	r4, r4, #15
 800b7ac:	2603      	movs	r6, #3
 800b7ae:	4d91      	ldr	r5, [pc, #580]	@ (800b9f4 <_dtoa_r+0x584>)
 800b7b0:	b954      	cbnz	r4, 800b7c8 <_dtoa_r+0x358>
 800b7b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b7b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7ba:	f7f5 f847 	bl	800084c <__aeabi_ddiv>
 800b7be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7c2:	e028      	b.n	800b816 <_dtoa_r+0x3a6>
 800b7c4:	2602      	movs	r6, #2
 800b7c6:	e7f2      	b.n	800b7ae <_dtoa_r+0x33e>
 800b7c8:	07e1      	lsls	r1, r4, #31
 800b7ca:	d508      	bpl.n	800b7de <_dtoa_r+0x36e>
 800b7cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b7d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b7d4:	f7f4 ff10 	bl	80005f8 <__aeabi_dmul>
 800b7d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b7dc:	3601      	adds	r6, #1
 800b7de:	1064      	asrs	r4, r4, #1
 800b7e0:	3508      	adds	r5, #8
 800b7e2:	e7e5      	b.n	800b7b0 <_dtoa_r+0x340>
 800b7e4:	f000 80af 	beq.w	800b946 <_dtoa_r+0x4d6>
 800b7e8:	427c      	negs	r4, r7
 800b7ea:	4b81      	ldr	r3, [pc, #516]	@ (800b9f0 <_dtoa_r+0x580>)
 800b7ec:	4d81      	ldr	r5, [pc, #516]	@ (800b9f4 <_dtoa_r+0x584>)
 800b7ee:	f004 020f 	and.w	r2, r4, #15
 800b7f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b7fe:	f7f4 fefb 	bl	80005f8 <__aeabi_dmul>
 800b802:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b806:	1124      	asrs	r4, r4, #4
 800b808:	2300      	movs	r3, #0
 800b80a:	2602      	movs	r6, #2
 800b80c:	2c00      	cmp	r4, #0
 800b80e:	f040 808f 	bne.w	800b930 <_dtoa_r+0x4c0>
 800b812:	2b00      	cmp	r3, #0
 800b814:	d1d3      	bne.n	800b7be <_dtoa_r+0x34e>
 800b816:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b818:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	f000 8094 	beq.w	800b94a <_dtoa_r+0x4da>
 800b822:	4b75      	ldr	r3, [pc, #468]	@ (800b9f8 <_dtoa_r+0x588>)
 800b824:	2200      	movs	r2, #0
 800b826:	4620      	mov	r0, r4
 800b828:	4629      	mov	r1, r5
 800b82a:	f7f5 f957 	bl	8000adc <__aeabi_dcmplt>
 800b82e:	2800      	cmp	r0, #0
 800b830:	f000 808b 	beq.w	800b94a <_dtoa_r+0x4da>
 800b834:	9b03      	ldr	r3, [sp, #12]
 800b836:	2b00      	cmp	r3, #0
 800b838:	f000 8087 	beq.w	800b94a <_dtoa_r+0x4da>
 800b83c:	f1bb 0f00 	cmp.w	fp, #0
 800b840:	dd34      	ble.n	800b8ac <_dtoa_r+0x43c>
 800b842:	4620      	mov	r0, r4
 800b844:	4b6d      	ldr	r3, [pc, #436]	@ (800b9fc <_dtoa_r+0x58c>)
 800b846:	2200      	movs	r2, #0
 800b848:	4629      	mov	r1, r5
 800b84a:	f7f4 fed5 	bl	80005f8 <__aeabi_dmul>
 800b84e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b852:	f107 38ff 	add.w	r8, r7, #4294967295
 800b856:	3601      	adds	r6, #1
 800b858:	465c      	mov	r4, fp
 800b85a:	4630      	mov	r0, r6
 800b85c:	f7f4 fe62 	bl	8000524 <__aeabi_i2d>
 800b860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b864:	f7f4 fec8 	bl	80005f8 <__aeabi_dmul>
 800b868:	4b65      	ldr	r3, [pc, #404]	@ (800ba00 <_dtoa_r+0x590>)
 800b86a:	2200      	movs	r2, #0
 800b86c:	f7f4 fd0e 	bl	800028c <__adddf3>
 800b870:	4605      	mov	r5, r0
 800b872:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b876:	2c00      	cmp	r4, #0
 800b878:	d16a      	bne.n	800b950 <_dtoa_r+0x4e0>
 800b87a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b87e:	4b61      	ldr	r3, [pc, #388]	@ (800ba04 <_dtoa_r+0x594>)
 800b880:	2200      	movs	r2, #0
 800b882:	f7f4 fd01 	bl	8000288 <__aeabi_dsub>
 800b886:	4602      	mov	r2, r0
 800b888:	460b      	mov	r3, r1
 800b88a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b88e:	462a      	mov	r2, r5
 800b890:	4633      	mov	r3, r6
 800b892:	f7f5 f941 	bl	8000b18 <__aeabi_dcmpgt>
 800b896:	2800      	cmp	r0, #0
 800b898:	f040 8298 	bne.w	800bdcc <_dtoa_r+0x95c>
 800b89c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8a0:	462a      	mov	r2, r5
 800b8a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b8a6:	f7f5 f919 	bl	8000adc <__aeabi_dcmplt>
 800b8aa:	bb38      	cbnz	r0, 800b8fc <_dtoa_r+0x48c>
 800b8ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b8b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b8b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b8b6:	2b00      	cmp	r3, #0
 800b8b8:	f2c0 8157 	blt.w	800bb6a <_dtoa_r+0x6fa>
 800b8bc:	2f0e      	cmp	r7, #14
 800b8be:	f300 8154 	bgt.w	800bb6a <_dtoa_r+0x6fa>
 800b8c2:	4b4b      	ldr	r3, [pc, #300]	@ (800b9f0 <_dtoa_r+0x580>)
 800b8c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b8c8:	ed93 7b00 	vldr	d7, [r3]
 800b8cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	ed8d 7b00 	vstr	d7, [sp]
 800b8d4:	f280 80e5 	bge.w	800baa2 <_dtoa_r+0x632>
 800b8d8:	9b03      	ldr	r3, [sp, #12]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	f300 80e1 	bgt.w	800baa2 <_dtoa_r+0x632>
 800b8e0:	d10c      	bne.n	800b8fc <_dtoa_r+0x48c>
 800b8e2:	4b48      	ldr	r3, [pc, #288]	@ (800ba04 <_dtoa_r+0x594>)
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	ec51 0b17 	vmov	r0, r1, d7
 800b8ea:	f7f4 fe85 	bl	80005f8 <__aeabi_dmul>
 800b8ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8f2:	f7f5 f907 	bl	8000b04 <__aeabi_dcmpge>
 800b8f6:	2800      	cmp	r0, #0
 800b8f8:	f000 8266 	beq.w	800bdc8 <_dtoa_r+0x958>
 800b8fc:	2400      	movs	r4, #0
 800b8fe:	4625      	mov	r5, r4
 800b900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b902:	4656      	mov	r6, sl
 800b904:	ea6f 0803 	mvn.w	r8, r3
 800b908:	2700      	movs	r7, #0
 800b90a:	4621      	mov	r1, r4
 800b90c:	4648      	mov	r0, r9
 800b90e:	f000 fc09 	bl	800c124 <_Bfree>
 800b912:	2d00      	cmp	r5, #0
 800b914:	f000 80bd 	beq.w	800ba92 <_dtoa_r+0x622>
 800b918:	b12f      	cbz	r7, 800b926 <_dtoa_r+0x4b6>
 800b91a:	42af      	cmp	r7, r5
 800b91c:	d003      	beq.n	800b926 <_dtoa_r+0x4b6>
 800b91e:	4639      	mov	r1, r7
 800b920:	4648      	mov	r0, r9
 800b922:	f000 fbff 	bl	800c124 <_Bfree>
 800b926:	4629      	mov	r1, r5
 800b928:	4648      	mov	r0, r9
 800b92a:	f000 fbfb 	bl	800c124 <_Bfree>
 800b92e:	e0b0      	b.n	800ba92 <_dtoa_r+0x622>
 800b930:	07e2      	lsls	r2, r4, #31
 800b932:	d505      	bpl.n	800b940 <_dtoa_r+0x4d0>
 800b934:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b938:	f7f4 fe5e 	bl	80005f8 <__aeabi_dmul>
 800b93c:	3601      	adds	r6, #1
 800b93e:	2301      	movs	r3, #1
 800b940:	1064      	asrs	r4, r4, #1
 800b942:	3508      	adds	r5, #8
 800b944:	e762      	b.n	800b80c <_dtoa_r+0x39c>
 800b946:	2602      	movs	r6, #2
 800b948:	e765      	b.n	800b816 <_dtoa_r+0x3a6>
 800b94a:	9c03      	ldr	r4, [sp, #12]
 800b94c:	46b8      	mov	r8, r7
 800b94e:	e784      	b.n	800b85a <_dtoa_r+0x3ea>
 800b950:	4b27      	ldr	r3, [pc, #156]	@ (800b9f0 <_dtoa_r+0x580>)
 800b952:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b954:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b958:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b95c:	4454      	add	r4, sl
 800b95e:	2900      	cmp	r1, #0
 800b960:	d054      	beq.n	800ba0c <_dtoa_r+0x59c>
 800b962:	4929      	ldr	r1, [pc, #164]	@ (800ba08 <_dtoa_r+0x598>)
 800b964:	2000      	movs	r0, #0
 800b966:	f7f4 ff71 	bl	800084c <__aeabi_ddiv>
 800b96a:	4633      	mov	r3, r6
 800b96c:	462a      	mov	r2, r5
 800b96e:	f7f4 fc8b 	bl	8000288 <__aeabi_dsub>
 800b972:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b976:	4656      	mov	r6, sl
 800b978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b97c:	f7f5 f8ec 	bl	8000b58 <__aeabi_d2iz>
 800b980:	4605      	mov	r5, r0
 800b982:	f7f4 fdcf 	bl	8000524 <__aeabi_i2d>
 800b986:	4602      	mov	r2, r0
 800b988:	460b      	mov	r3, r1
 800b98a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b98e:	f7f4 fc7b 	bl	8000288 <__aeabi_dsub>
 800b992:	3530      	adds	r5, #48	@ 0x30
 800b994:	4602      	mov	r2, r0
 800b996:	460b      	mov	r3, r1
 800b998:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b99c:	f806 5b01 	strb.w	r5, [r6], #1
 800b9a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9a4:	f7f5 f89a 	bl	8000adc <__aeabi_dcmplt>
 800b9a8:	2800      	cmp	r0, #0
 800b9aa:	d172      	bne.n	800ba92 <_dtoa_r+0x622>
 800b9ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9b0:	4911      	ldr	r1, [pc, #68]	@ (800b9f8 <_dtoa_r+0x588>)
 800b9b2:	2000      	movs	r0, #0
 800b9b4:	f7f4 fc68 	bl	8000288 <__aeabi_dsub>
 800b9b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b9bc:	f7f5 f88e 	bl	8000adc <__aeabi_dcmplt>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	f040 80b4 	bne.w	800bb2e <_dtoa_r+0x6be>
 800b9c6:	42a6      	cmp	r6, r4
 800b9c8:	f43f af70 	beq.w	800b8ac <_dtoa_r+0x43c>
 800b9cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b9d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b9fc <_dtoa_r+0x58c>)
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f7f4 fe10 	bl	80005f8 <__aeabi_dmul>
 800b9d8:	4b08      	ldr	r3, [pc, #32]	@ (800b9fc <_dtoa_r+0x58c>)
 800b9da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9de:	2200      	movs	r2, #0
 800b9e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9e4:	f7f4 fe08 	bl	80005f8 <__aeabi_dmul>
 800b9e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9ec:	e7c4      	b.n	800b978 <_dtoa_r+0x508>
 800b9ee:	bf00      	nop
 800b9f0:	0800e8d8 	.word	0x0800e8d8
 800b9f4:	0800e8b0 	.word	0x0800e8b0
 800b9f8:	3ff00000 	.word	0x3ff00000
 800b9fc:	40240000 	.word	0x40240000
 800ba00:	401c0000 	.word	0x401c0000
 800ba04:	40140000 	.word	0x40140000
 800ba08:	3fe00000 	.word	0x3fe00000
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	4628      	mov	r0, r5
 800ba10:	f7f4 fdf2 	bl	80005f8 <__aeabi_dmul>
 800ba14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ba18:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ba1a:	4656      	mov	r6, sl
 800ba1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba20:	f7f5 f89a 	bl	8000b58 <__aeabi_d2iz>
 800ba24:	4605      	mov	r5, r0
 800ba26:	f7f4 fd7d 	bl	8000524 <__aeabi_i2d>
 800ba2a:	4602      	mov	r2, r0
 800ba2c:	460b      	mov	r3, r1
 800ba2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba32:	f7f4 fc29 	bl	8000288 <__aeabi_dsub>
 800ba36:	3530      	adds	r5, #48	@ 0x30
 800ba38:	f806 5b01 	strb.w	r5, [r6], #1
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	42a6      	cmp	r6, r4
 800ba42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ba46:	f04f 0200 	mov.w	r2, #0
 800ba4a:	d124      	bne.n	800ba96 <_dtoa_r+0x626>
 800ba4c:	4baf      	ldr	r3, [pc, #700]	@ (800bd0c <_dtoa_r+0x89c>)
 800ba4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ba52:	f7f4 fc1b 	bl	800028c <__adddf3>
 800ba56:	4602      	mov	r2, r0
 800ba58:	460b      	mov	r3, r1
 800ba5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba5e:	f7f5 f85b 	bl	8000b18 <__aeabi_dcmpgt>
 800ba62:	2800      	cmp	r0, #0
 800ba64:	d163      	bne.n	800bb2e <_dtoa_r+0x6be>
 800ba66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba6a:	49a8      	ldr	r1, [pc, #672]	@ (800bd0c <_dtoa_r+0x89c>)
 800ba6c:	2000      	movs	r0, #0
 800ba6e:	f7f4 fc0b 	bl	8000288 <__aeabi_dsub>
 800ba72:	4602      	mov	r2, r0
 800ba74:	460b      	mov	r3, r1
 800ba76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba7a:	f7f5 f82f 	bl	8000adc <__aeabi_dcmplt>
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	f43f af14 	beq.w	800b8ac <_dtoa_r+0x43c>
 800ba84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ba86:	1e73      	subs	r3, r6, #1
 800ba88:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ba8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ba8e:	2b30      	cmp	r3, #48	@ 0x30
 800ba90:	d0f8      	beq.n	800ba84 <_dtoa_r+0x614>
 800ba92:	4647      	mov	r7, r8
 800ba94:	e03b      	b.n	800bb0e <_dtoa_r+0x69e>
 800ba96:	4b9e      	ldr	r3, [pc, #632]	@ (800bd10 <_dtoa_r+0x8a0>)
 800ba98:	f7f4 fdae 	bl	80005f8 <__aeabi_dmul>
 800ba9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800baa0:	e7bc      	b.n	800ba1c <_dtoa_r+0x5ac>
 800baa2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800baa6:	4656      	mov	r6, sl
 800baa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800baac:	4620      	mov	r0, r4
 800baae:	4629      	mov	r1, r5
 800bab0:	f7f4 fecc 	bl	800084c <__aeabi_ddiv>
 800bab4:	f7f5 f850 	bl	8000b58 <__aeabi_d2iz>
 800bab8:	4680      	mov	r8, r0
 800baba:	f7f4 fd33 	bl	8000524 <__aeabi_i2d>
 800babe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bac2:	f7f4 fd99 	bl	80005f8 <__aeabi_dmul>
 800bac6:	4602      	mov	r2, r0
 800bac8:	460b      	mov	r3, r1
 800baca:	4620      	mov	r0, r4
 800bacc:	4629      	mov	r1, r5
 800bace:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bad2:	f7f4 fbd9 	bl	8000288 <__aeabi_dsub>
 800bad6:	f806 4b01 	strb.w	r4, [r6], #1
 800bada:	9d03      	ldr	r5, [sp, #12]
 800badc:	eba6 040a 	sub.w	r4, r6, sl
 800bae0:	42a5      	cmp	r5, r4
 800bae2:	4602      	mov	r2, r0
 800bae4:	460b      	mov	r3, r1
 800bae6:	d133      	bne.n	800bb50 <_dtoa_r+0x6e0>
 800bae8:	f7f4 fbd0 	bl	800028c <__adddf3>
 800baec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800baf0:	4604      	mov	r4, r0
 800baf2:	460d      	mov	r5, r1
 800baf4:	f7f5 f810 	bl	8000b18 <__aeabi_dcmpgt>
 800baf8:	b9c0      	cbnz	r0, 800bb2c <_dtoa_r+0x6bc>
 800bafa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bafe:	4620      	mov	r0, r4
 800bb00:	4629      	mov	r1, r5
 800bb02:	f7f4 ffe1 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb06:	b110      	cbz	r0, 800bb0e <_dtoa_r+0x69e>
 800bb08:	f018 0f01 	tst.w	r8, #1
 800bb0c:	d10e      	bne.n	800bb2c <_dtoa_r+0x6bc>
 800bb0e:	9902      	ldr	r1, [sp, #8]
 800bb10:	4648      	mov	r0, r9
 800bb12:	f000 fb07 	bl	800c124 <_Bfree>
 800bb16:	2300      	movs	r3, #0
 800bb18:	7033      	strb	r3, [r6, #0]
 800bb1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bb1c:	3701      	adds	r7, #1
 800bb1e:	601f      	str	r7, [r3, #0]
 800bb20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	f000 824b 	beq.w	800bfbe <_dtoa_r+0xb4e>
 800bb28:	601e      	str	r6, [r3, #0]
 800bb2a:	e248      	b.n	800bfbe <_dtoa_r+0xb4e>
 800bb2c:	46b8      	mov	r8, r7
 800bb2e:	4633      	mov	r3, r6
 800bb30:	461e      	mov	r6, r3
 800bb32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bb36:	2a39      	cmp	r2, #57	@ 0x39
 800bb38:	d106      	bne.n	800bb48 <_dtoa_r+0x6d8>
 800bb3a:	459a      	cmp	sl, r3
 800bb3c:	d1f8      	bne.n	800bb30 <_dtoa_r+0x6c0>
 800bb3e:	2230      	movs	r2, #48	@ 0x30
 800bb40:	f108 0801 	add.w	r8, r8, #1
 800bb44:	f88a 2000 	strb.w	r2, [sl]
 800bb48:	781a      	ldrb	r2, [r3, #0]
 800bb4a:	3201      	adds	r2, #1
 800bb4c:	701a      	strb	r2, [r3, #0]
 800bb4e:	e7a0      	b.n	800ba92 <_dtoa_r+0x622>
 800bb50:	4b6f      	ldr	r3, [pc, #444]	@ (800bd10 <_dtoa_r+0x8a0>)
 800bb52:	2200      	movs	r2, #0
 800bb54:	f7f4 fd50 	bl	80005f8 <__aeabi_dmul>
 800bb58:	2200      	movs	r2, #0
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	460d      	mov	r5, r1
 800bb60:	f7f4 ffb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb64:	2800      	cmp	r0, #0
 800bb66:	d09f      	beq.n	800baa8 <_dtoa_r+0x638>
 800bb68:	e7d1      	b.n	800bb0e <_dtoa_r+0x69e>
 800bb6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb6c:	2a00      	cmp	r2, #0
 800bb6e:	f000 80ea 	beq.w	800bd46 <_dtoa_r+0x8d6>
 800bb72:	9a07      	ldr	r2, [sp, #28]
 800bb74:	2a01      	cmp	r2, #1
 800bb76:	f300 80cd 	bgt.w	800bd14 <_dtoa_r+0x8a4>
 800bb7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bb7c:	2a00      	cmp	r2, #0
 800bb7e:	f000 80c1 	beq.w	800bd04 <_dtoa_r+0x894>
 800bb82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bb86:	9c08      	ldr	r4, [sp, #32]
 800bb88:	9e00      	ldr	r6, [sp, #0]
 800bb8a:	9a00      	ldr	r2, [sp, #0]
 800bb8c:	441a      	add	r2, r3
 800bb8e:	9200      	str	r2, [sp, #0]
 800bb90:	9a06      	ldr	r2, [sp, #24]
 800bb92:	2101      	movs	r1, #1
 800bb94:	441a      	add	r2, r3
 800bb96:	4648      	mov	r0, r9
 800bb98:	9206      	str	r2, [sp, #24]
 800bb9a:	f000 fb77 	bl	800c28c <__i2b>
 800bb9e:	4605      	mov	r5, r0
 800bba0:	b166      	cbz	r6, 800bbbc <_dtoa_r+0x74c>
 800bba2:	9b06      	ldr	r3, [sp, #24]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	dd09      	ble.n	800bbbc <_dtoa_r+0x74c>
 800bba8:	42b3      	cmp	r3, r6
 800bbaa:	9a00      	ldr	r2, [sp, #0]
 800bbac:	bfa8      	it	ge
 800bbae:	4633      	movge	r3, r6
 800bbb0:	1ad2      	subs	r2, r2, r3
 800bbb2:	9200      	str	r2, [sp, #0]
 800bbb4:	9a06      	ldr	r2, [sp, #24]
 800bbb6:	1af6      	subs	r6, r6, r3
 800bbb8:	1ad3      	subs	r3, r2, r3
 800bbba:	9306      	str	r3, [sp, #24]
 800bbbc:	9b08      	ldr	r3, [sp, #32]
 800bbbe:	b30b      	cbz	r3, 800bc04 <_dtoa_r+0x794>
 800bbc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	f000 80c6 	beq.w	800bd54 <_dtoa_r+0x8e4>
 800bbc8:	2c00      	cmp	r4, #0
 800bbca:	f000 80c0 	beq.w	800bd4e <_dtoa_r+0x8de>
 800bbce:	4629      	mov	r1, r5
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	4648      	mov	r0, r9
 800bbd4:	f000 fc12 	bl	800c3fc <__pow5mult>
 800bbd8:	9a02      	ldr	r2, [sp, #8]
 800bbda:	4601      	mov	r1, r0
 800bbdc:	4605      	mov	r5, r0
 800bbde:	4648      	mov	r0, r9
 800bbe0:	f000 fb6a 	bl	800c2b8 <__multiply>
 800bbe4:	9902      	ldr	r1, [sp, #8]
 800bbe6:	4680      	mov	r8, r0
 800bbe8:	4648      	mov	r0, r9
 800bbea:	f000 fa9b 	bl	800c124 <_Bfree>
 800bbee:	9b08      	ldr	r3, [sp, #32]
 800bbf0:	1b1b      	subs	r3, r3, r4
 800bbf2:	9308      	str	r3, [sp, #32]
 800bbf4:	f000 80b1 	beq.w	800bd5a <_dtoa_r+0x8ea>
 800bbf8:	9a08      	ldr	r2, [sp, #32]
 800bbfa:	4641      	mov	r1, r8
 800bbfc:	4648      	mov	r0, r9
 800bbfe:	f000 fbfd 	bl	800c3fc <__pow5mult>
 800bc02:	9002      	str	r0, [sp, #8]
 800bc04:	2101      	movs	r1, #1
 800bc06:	4648      	mov	r0, r9
 800bc08:	f000 fb40 	bl	800c28c <__i2b>
 800bc0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc0e:	4604      	mov	r4, r0
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	f000 81d8 	beq.w	800bfc6 <_dtoa_r+0xb56>
 800bc16:	461a      	mov	r2, r3
 800bc18:	4601      	mov	r1, r0
 800bc1a:	4648      	mov	r0, r9
 800bc1c:	f000 fbee 	bl	800c3fc <__pow5mult>
 800bc20:	9b07      	ldr	r3, [sp, #28]
 800bc22:	2b01      	cmp	r3, #1
 800bc24:	4604      	mov	r4, r0
 800bc26:	f300 809f 	bgt.w	800bd68 <_dtoa_r+0x8f8>
 800bc2a:	9b04      	ldr	r3, [sp, #16]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	f040 8097 	bne.w	800bd60 <_dtoa_r+0x8f0>
 800bc32:	9b05      	ldr	r3, [sp, #20]
 800bc34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	f040 8093 	bne.w	800bd64 <_dtoa_r+0x8f4>
 800bc3e:	9b05      	ldr	r3, [sp, #20]
 800bc40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bc44:	0d1b      	lsrs	r3, r3, #20
 800bc46:	051b      	lsls	r3, r3, #20
 800bc48:	b133      	cbz	r3, 800bc58 <_dtoa_r+0x7e8>
 800bc4a:	9b00      	ldr	r3, [sp, #0]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	9300      	str	r3, [sp, #0]
 800bc50:	9b06      	ldr	r3, [sp, #24]
 800bc52:	3301      	adds	r3, #1
 800bc54:	9306      	str	r3, [sp, #24]
 800bc56:	2301      	movs	r3, #1
 800bc58:	9308      	str	r3, [sp, #32]
 800bc5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	f000 81b8 	beq.w	800bfd2 <_dtoa_r+0xb62>
 800bc62:	6923      	ldr	r3, [r4, #16]
 800bc64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc68:	6918      	ldr	r0, [r3, #16]
 800bc6a:	f000 fac3 	bl	800c1f4 <__hi0bits>
 800bc6e:	f1c0 0020 	rsb	r0, r0, #32
 800bc72:	9b06      	ldr	r3, [sp, #24]
 800bc74:	4418      	add	r0, r3
 800bc76:	f010 001f 	ands.w	r0, r0, #31
 800bc7a:	f000 8082 	beq.w	800bd82 <_dtoa_r+0x912>
 800bc7e:	f1c0 0320 	rsb	r3, r0, #32
 800bc82:	2b04      	cmp	r3, #4
 800bc84:	dd73      	ble.n	800bd6e <_dtoa_r+0x8fe>
 800bc86:	9b00      	ldr	r3, [sp, #0]
 800bc88:	f1c0 001c 	rsb	r0, r0, #28
 800bc8c:	4403      	add	r3, r0
 800bc8e:	9300      	str	r3, [sp, #0]
 800bc90:	9b06      	ldr	r3, [sp, #24]
 800bc92:	4403      	add	r3, r0
 800bc94:	4406      	add	r6, r0
 800bc96:	9306      	str	r3, [sp, #24]
 800bc98:	9b00      	ldr	r3, [sp, #0]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	dd05      	ble.n	800bcaa <_dtoa_r+0x83a>
 800bc9e:	9902      	ldr	r1, [sp, #8]
 800bca0:	461a      	mov	r2, r3
 800bca2:	4648      	mov	r0, r9
 800bca4:	f000 fc04 	bl	800c4b0 <__lshift>
 800bca8:	9002      	str	r0, [sp, #8]
 800bcaa:	9b06      	ldr	r3, [sp, #24]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	dd05      	ble.n	800bcbc <_dtoa_r+0x84c>
 800bcb0:	4621      	mov	r1, r4
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	4648      	mov	r0, r9
 800bcb6:	f000 fbfb 	bl	800c4b0 <__lshift>
 800bcba:	4604      	mov	r4, r0
 800bcbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d061      	beq.n	800bd86 <_dtoa_r+0x916>
 800bcc2:	9802      	ldr	r0, [sp, #8]
 800bcc4:	4621      	mov	r1, r4
 800bcc6:	f000 fc5f 	bl	800c588 <__mcmp>
 800bcca:	2800      	cmp	r0, #0
 800bccc:	da5b      	bge.n	800bd86 <_dtoa_r+0x916>
 800bcce:	2300      	movs	r3, #0
 800bcd0:	9902      	ldr	r1, [sp, #8]
 800bcd2:	220a      	movs	r2, #10
 800bcd4:	4648      	mov	r0, r9
 800bcd6:	f000 fa47 	bl	800c168 <__multadd>
 800bcda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcdc:	9002      	str	r0, [sp, #8]
 800bcde:	f107 38ff 	add.w	r8, r7, #4294967295
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	f000 8177 	beq.w	800bfd6 <_dtoa_r+0xb66>
 800bce8:	4629      	mov	r1, r5
 800bcea:	2300      	movs	r3, #0
 800bcec:	220a      	movs	r2, #10
 800bcee:	4648      	mov	r0, r9
 800bcf0:	f000 fa3a 	bl	800c168 <__multadd>
 800bcf4:	f1bb 0f00 	cmp.w	fp, #0
 800bcf8:	4605      	mov	r5, r0
 800bcfa:	dc6f      	bgt.n	800bddc <_dtoa_r+0x96c>
 800bcfc:	9b07      	ldr	r3, [sp, #28]
 800bcfe:	2b02      	cmp	r3, #2
 800bd00:	dc49      	bgt.n	800bd96 <_dtoa_r+0x926>
 800bd02:	e06b      	b.n	800bddc <_dtoa_r+0x96c>
 800bd04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bd06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bd0a:	e73c      	b.n	800bb86 <_dtoa_r+0x716>
 800bd0c:	3fe00000 	.word	0x3fe00000
 800bd10:	40240000 	.word	0x40240000
 800bd14:	9b03      	ldr	r3, [sp, #12]
 800bd16:	1e5c      	subs	r4, r3, #1
 800bd18:	9b08      	ldr	r3, [sp, #32]
 800bd1a:	42a3      	cmp	r3, r4
 800bd1c:	db09      	blt.n	800bd32 <_dtoa_r+0x8c2>
 800bd1e:	1b1c      	subs	r4, r3, r4
 800bd20:	9b03      	ldr	r3, [sp, #12]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	f6bf af30 	bge.w	800bb88 <_dtoa_r+0x718>
 800bd28:	9b00      	ldr	r3, [sp, #0]
 800bd2a:	9a03      	ldr	r2, [sp, #12]
 800bd2c:	1a9e      	subs	r6, r3, r2
 800bd2e:	2300      	movs	r3, #0
 800bd30:	e72b      	b.n	800bb8a <_dtoa_r+0x71a>
 800bd32:	9b08      	ldr	r3, [sp, #32]
 800bd34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd36:	9408      	str	r4, [sp, #32]
 800bd38:	1ae3      	subs	r3, r4, r3
 800bd3a:	441a      	add	r2, r3
 800bd3c:	9e00      	ldr	r6, [sp, #0]
 800bd3e:	9b03      	ldr	r3, [sp, #12]
 800bd40:	920d      	str	r2, [sp, #52]	@ 0x34
 800bd42:	2400      	movs	r4, #0
 800bd44:	e721      	b.n	800bb8a <_dtoa_r+0x71a>
 800bd46:	9c08      	ldr	r4, [sp, #32]
 800bd48:	9e00      	ldr	r6, [sp, #0]
 800bd4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bd4c:	e728      	b.n	800bba0 <_dtoa_r+0x730>
 800bd4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bd52:	e751      	b.n	800bbf8 <_dtoa_r+0x788>
 800bd54:	9a08      	ldr	r2, [sp, #32]
 800bd56:	9902      	ldr	r1, [sp, #8]
 800bd58:	e750      	b.n	800bbfc <_dtoa_r+0x78c>
 800bd5a:	f8cd 8008 	str.w	r8, [sp, #8]
 800bd5e:	e751      	b.n	800bc04 <_dtoa_r+0x794>
 800bd60:	2300      	movs	r3, #0
 800bd62:	e779      	b.n	800bc58 <_dtoa_r+0x7e8>
 800bd64:	9b04      	ldr	r3, [sp, #16]
 800bd66:	e777      	b.n	800bc58 <_dtoa_r+0x7e8>
 800bd68:	2300      	movs	r3, #0
 800bd6a:	9308      	str	r3, [sp, #32]
 800bd6c:	e779      	b.n	800bc62 <_dtoa_r+0x7f2>
 800bd6e:	d093      	beq.n	800bc98 <_dtoa_r+0x828>
 800bd70:	9a00      	ldr	r2, [sp, #0]
 800bd72:	331c      	adds	r3, #28
 800bd74:	441a      	add	r2, r3
 800bd76:	9200      	str	r2, [sp, #0]
 800bd78:	9a06      	ldr	r2, [sp, #24]
 800bd7a:	441a      	add	r2, r3
 800bd7c:	441e      	add	r6, r3
 800bd7e:	9206      	str	r2, [sp, #24]
 800bd80:	e78a      	b.n	800bc98 <_dtoa_r+0x828>
 800bd82:	4603      	mov	r3, r0
 800bd84:	e7f4      	b.n	800bd70 <_dtoa_r+0x900>
 800bd86:	9b03      	ldr	r3, [sp, #12]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	46b8      	mov	r8, r7
 800bd8c:	dc20      	bgt.n	800bdd0 <_dtoa_r+0x960>
 800bd8e:	469b      	mov	fp, r3
 800bd90:	9b07      	ldr	r3, [sp, #28]
 800bd92:	2b02      	cmp	r3, #2
 800bd94:	dd1e      	ble.n	800bdd4 <_dtoa_r+0x964>
 800bd96:	f1bb 0f00 	cmp.w	fp, #0
 800bd9a:	f47f adb1 	bne.w	800b900 <_dtoa_r+0x490>
 800bd9e:	4621      	mov	r1, r4
 800bda0:	465b      	mov	r3, fp
 800bda2:	2205      	movs	r2, #5
 800bda4:	4648      	mov	r0, r9
 800bda6:	f000 f9df 	bl	800c168 <__multadd>
 800bdaa:	4601      	mov	r1, r0
 800bdac:	4604      	mov	r4, r0
 800bdae:	9802      	ldr	r0, [sp, #8]
 800bdb0:	f000 fbea 	bl	800c588 <__mcmp>
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	f77f ada3 	ble.w	800b900 <_dtoa_r+0x490>
 800bdba:	4656      	mov	r6, sl
 800bdbc:	2331      	movs	r3, #49	@ 0x31
 800bdbe:	f806 3b01 	strb.w	r3, [r6], #1
 800bdc2:	f108 0801 	add.w	r8, r8, #1
 800bdc6:	e59f      	b.n	800b908 <_dtoa_r+0x498>
 800bdc8:	9c03      	ldr	r4, [sp, #12]
 800bdca:	46b8      	mov	r8, r7
 800bdcc:	4625      	mov	r5, r4
 800bdce:	e7f4      	b.n	800bdba <_dtoa_r+0x94a>
 800bdd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bdd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	f000 8101 	beq.w	800bfde <_dtoa_r+0xb6e>
 800bddc:	2e00      	cmp	r6, #0
 800bdde:	dd05      	ble.n	800bdec <_dtoa_r+0x97c>
 800bde0:	4629      	mov	r1, r5
 800bde2:	4632      	mov	r2, r6
 800bde4:	4648      	mov	r0, r9
 800bde6:	f000 fb63 	bl	800c4b0 <__lshift>
 800bdea:	4605      	mov	r5, r0
 800bdec:	9b08      	ldr	r3, [sp, #32]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d05c      	beq.n	800beac <_dtoa_r+0xa3c>
 800bdf2:	6869      	ldr	r1, [r5, #4]
 800bdf4:	4648      	mov	r0, r9
 800bdf6:	f000 f955 	bl	800c0a4 <_Balloc>
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	b928      	cbnz	r0, 800be0a <_dtoa_r+0x99a>
 800bdfe:	4b82      	ldr	r3, [pc, #520]	@ (800c008 <_dtoa_r+0xb98>)
 800be00:	4602      	mov	r2, r0
 800be02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800be06:	f7ff bb4a 	b.w	800b49e <_dtoa_r+0x2e>
 800be0a:	692a      	ldr	r2, [r5, #16]
 800be0c:	3202      	adds	r2, #2
 800be0e:	0092      	lsls	r2, r2, #2
 800be10:	f105 010c 	add.w	r1, r5, #12
 800be14:	300c      	adds	r0, #12
 800be16:	f000 fedd 	bl	800cbd4 <memcpy>
 800be1a:	2201      	movs	r2, #1
 800be1c:	4631      	mov	r1, r6
 800be1e:	4648      	mov	r0, r9
 800be20:	f000 fb46 	bl	800c4b0 <__lshift>
 800be24:	f10a 0301 	add.w	r3, sl, #1
 800be28:	9300      	str	r3, [sp, #0]
 800be2a:	eb0a 030b 	add.w	r3, sl, fp
 800be2e:	9308      	str	r3, [sp, #32]
 800be30:	9b04      	ldr	r3, [sp, #16]
 800be32:	f003 0301 	and.w	r3, r3, #1
 800be36:	462f      	mov	r7, r5
 800be38:	9306      	str	r3, [sp, #24]
 800be3a:	4605      	mov	r5, r0
 800be3c:	9b00      	ldr	r3, [sp, #0]
 800be3e:	9802      	ldr	r0, [sp, #8]
 800be40:	4621      	mov	r1, r4
 800be42:	f103 3bff 	add.w	fp, r3, #4294967295
 800be46:	f7ff fa88 	bl	800b35a <quorem>
 800be4a:	4603      	mov	r3, r0
 800be4c:	3330      	adds	r3, #48	@ 0x30
 800be4e:	9003      	str	r0, [sp, #12]
 800be50:	4639      	mov	r1, r7
 800be52:	9802      	ldr	r0, [sp, #8]
 800be54:	9309      	str	r3, [sp, #36]	@ 0x24
 800be56:	f000 fb97 	bl	800c588 <__mcmp>
 800be5a:	462a      	mov	r2, r5
 800be5c:	9004      	str	r0, [sp, #16]
 800be5e:	4621      	mov	r1, r4
 800be60:	4648      	mov	r0, r9
 800be62:	f000 fbad 	bl	800c5c0 <__mdiff>
 800be66:	68c2      	ldr	r2, [r0, #12]
 800be68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be6a:	4606      	mov	r6, r0
 800be6c:	bb02      	cbnz	r2, 800beb0 <_dtoa_r+0xa40>
 800be6e:	4601      	mov	r1, r0
 800be70:	9802      	ldr	r0, [sp, #8]
 800be72:	f000 fb89 	bl	800c588 <__mcmp>
 800be76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be78:	4602      	mov	r2, r0
 800be7a:	4631      	mov	r1, r6
 800be7c:	4648      	mov	r0, r9
 800be7e:	920c      	str	r2, [sp, #48]	@ 0x30
 800be80:	9309      	str	r3, [sp, #36]	@ 0x24
 800be82:	f000 f94f 	bl	800c124 <_Bfree>
 800be86:	9b07      	ldr	r3, [sp, #28]
 800be88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800be8a:	9e00      	ldr	r6, [sp, #0]
 800be8c:	ea42 0103 	orr.w	r1, r2, r3
 800be90:	9b06      	ldr	r3, [sp, #24]
 800be92:	4319      	orrs	r1, r3
 800be94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be96:	d10d      	bne.n	800beb4 <_dtoa_r+0xa44>
 800be98:	2b39      	cmp	r3, #57	@ 0x39
 800be9a:	d027      	beq.n	800beec <_dtoa_r+0xa7c>
 800be9c:	9a04      	ldr	r2, [sp, #16]
 800be9e:	2a00      	cmp	r2, #0
 800bea0:	dd01      	ble.n	800bea6 <_dtoa_r+0xa36>
 800bea2:	9b03      	ldr	r3, [sp, #12]
 800bea4:	3331      	adds	r3, #49	@ 0x31
 800bea6:	f88b 3000 	strb.w	r3, [fp]
 800beaa:	e52e      	b.n	800b90a <_dtoa_r+0x49a>
 800beac:	4628      	mov	r0, r5
 800beae:	e7b9      	b.n	800be24 <_dtoa_r+0x9b4>
 800beb0:	2201      	movs	r2, #1
 800beb2:	e7e2      	b.n	800be7a <_dtoa_r+0xa0a>
 800beb4:	9904      	ldr	r1, [sp, #16]
 800beb6:	2900      	cmp	r1, #0
 800beb8:	db04      	blt.n	800bec4 <_dtoa_r+0xa54>
 800beba:	9807      	ldr	r0, [sp, #28]
 800bebc:	4301      	orrs	r1, r0
 800bebe:	9806      	ldr	r0, [sp, #24]
 800bec0:	4301      	orrs	r1, r0
 800bec2:	d120      	bne.n	800bf06 <_dtoa_r+0xa96>
 800bec4:	2a00      	cmp	r2, #0
 800bec6:	ddee      	ble.n	800bea6 <_dtoa_r+0xa36>
 800bec8:	9902      	ldr	r1, [sp, #8]
 800beca:	9300      	str	r3, [sp, #0]
 800becc:	2201      	movs	r2, #1
 800bece:	4648      	mov	r0, r9
 800bed0:	f000 faee 	bl	800c4b0 <__lshift>
 800bed4:	4621      	mov	r1, r4
 800bed6:	9002      	str	r0, [sp, #8]
 800bed8:	f000 fb56 	bl	800c588 <__mcmp>
 800bedc:	2800      	cmp	r0, #0
 800bede:	9b00      	ldr	r3, [sp, #0]
 800bee0:	dc02      	bgt.n	800bee8 <_dtoa_r+0xa78>
 800bee2:	d1e0      	bne.n	800bea6 <_dtoa_r+0xa36>
 800bee4:	07da      	lsls	r2, r3, #31
 800bee6:	d5de      	bpl.n	800bea6 <_dtoa_r+0xa36>
 800bee8:	2b39      	cmp	r3, #57	@ 0x39
 800beea:	d1da      	bne.n	800bea2 <_dtoa_r+0xa32>
 800beec:	2339      	movs	r3, #57	@ 0x39
 800beee:	f88b 3000 	strb.w	r3, [fp]
 800bef2:	4633      	mov	r3, r6
 800bef4:	461e      	mov	r6, r3
 800bef6:	3b01      	subs	r3, #1
 800bef8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800befc:	2a39      	cmp	r2, #57	@ 0x39
 800befe:	d04e      	beq.n	800bf9e <_dtoa_r+0xb2e>
 800bf00:	3201      	adds	r2, #1
 800bf02:	701a      	strb	r2, [r3, #0]
 800bf04:	e501      	b.n	800b90a <_dtoa_r+0x49a>
 800bf06:	2a00      	cmp	r2, #0
 800bf08:	dd03      	ble.n	800bf12 <_dtoa_r+0xaa2>
 800bf0a:	2b39      	cmp	r3, #57	@ 0x39
 800bf0c:	d0ee      	beq.n	800beec <_dtoa_r+0xa7c>
 800bf0e:	3301      	adds	r3, #1
 800bf10:	e7c9      	b.n	800bea6 <_dtoa_r+0xa36>
 800bf12:	9a00      	ldr	r2, [sp, #0]
 800bf14:	9908      	ldr	r1, [sp, #32]
 800bf16:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bf1a:	428a      	cmp	r2, r1
 800bf1c:	d028      	beq.n	800bf70 <_dtoa_r+0xb00>
 800bf1e:	9902      	ldr	r1, [sp, #8]
 800bf20:	2300      	movs	r3, #0
 800bf22:	220a      	movs	r2, #10
 800bf24:	4648      	mov	r0, r9
 800bf26:	f000 f91f 	bl	800c168 <__multadd>
 800bf2a:	42af      	cmp	r7, r5
 800bf2c:	9002      	str	r0, [sp, #8]
 800bf2e:	f04f 0300 	mov.w	r3, #0
 800bf32:	f04f 020a 	mov.w	r2, #10
 800bf36:	4639      	mov	r1, r7
 800bf38:	4648      	mov	r0, r9
 800bf3a:	d107      	bne.n	800bf4c <_dtoa_r+0xadc>
 800bf3c:	f000 f914 	bl	800c168 <__multadd>
 800bf40:	4607      	mov	r7, r0
 800bf42:	4605      	mov	r5, r0
 800bf44:	9b00      	ldr	r3, [sp, #0]
 800bf46:	3301      	adds	r3, #1
 800bf48:	9300      	str	r3, [sp, #0]
 800bf4a:	e777      	b.n	800be3c <_dtoa_r+0x9cc>
 800bf4c:	f000 f90c 	bl	800c168 <__multadd>
 800bf50:	4629      	mov	r1, r5
 800bf52:	4607      	mov	r7, r0
 800bf54:	2300      	movs	r3, #0
 800bf56:	220a      	movs	r2, #10
 800bf58:	4648      	mov	r0, r9
 800bf5a:	f000 f905 	bl	800c168 <__multadd>
 800bf5e:	4605      	mov	r5, r0
 800bf60:	e7f0      	b.n	800bf44 <_dtoa_r+0xad4>
 800bf62:	f1bb 0f00 	cmp.w	fp, #0
 800bf66:	bfcc      	ite	gt
 800bf68:	465e      	movgt	r6, fp
 800bf6a:	2601      	movle	r6, #1
 800bf6c:	4456      	add	r6, sl
 800bf6e:	2700      	movs	r7, #0
 800bf70:	9902      	ldr	r1, [sp, #8]
 800bf72:	9300      	str	r3, [sp, #0]
 800bf74:	2201      	movs	r2, #1
 800bf76:	4648      	mov	r0, r9
 800bf78:	f000 fa9a 	bl	800c4b0 <__lshift>
 800bf7c:	4621      	mov	r1, r4
 800bf7e:	9002      	str	r0, [sp, #8]
 800bf80:	f000 fb02 	bl	800c588 <__mcmp>
 800bf84:	2800      	cmp	r0, #0
 800bf86:	dcb4      	bgt.n	800bef2 <_dtoa_r+0xa82>
 800bf88:	d102      	bne.n	800bf90 <_dtoa_r+0xb20>
 800bf8a:	9b00      	ldr	r3, [sp, #0]
 800bf8c:	07db      	lsls	r3, r3, #31
 800bf8e:	d4b0      	bmi.n	800bef2 <_dtoa_r+0xa82>
 800bf90:	4633      	mov	r3, r6
 800bf92:	461e      	mov	r6, r3
 800bf94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf98:	2a30      	cmp	r2, #48	@ 0x30
 800bf9a:	d0fa      	beq.n	800bf92 <_dtoa_r+0xb22>
 800bf9c:	e4b5      	b.n	800b90a <_dtoa_r+0x49a>
 800bf9e:	459a      	cmp	sl, r3
 800bfa0:	d1a8      	bne.n	800bef4 <_dtoa_r+0xa84>
 800bfa2:	2331      	movs	r3, #49	@ 0x31
 800bfa4:	f108 0801 	add.w	r8, r8, #1
 800bfa8:	f88a 3000 	strb.w	r3, [sl]
 800bfac:	e4ad      	b.n	800b90a <_dtoa_r+0x49a>
 800bfae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c00c <_dtoa_r+0xb9c>
 800bfb4:	b11b      	cbz	r3, 800bfbe <_dtoa_r+0xb4e>
 800bfb6:	f10a 0308 	add.w	r3, sl, #8
 800bfba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bfbc:	6013      	str	r3, [r2, #0]
 800bfbe:	4650      	mov	r0, sl
 800bfc0:	b017      	add	sp, #92	@ 0x5c
 800bfc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfc6:	9b07      	ldr	r3, [sp, #28]
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	f77f ae2e 	ble.w	800bc2a <_dtoa_r+0x7ba>
 800bfce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfd0:	9308      	str	r3, [sp, #32]
 800bfd2:	2001      	movs	r0, #1
 800bfd4:	e64d      	b.n	800bc72 <_dtoa_r+0x802>
 800bfd6:	f1bb 0f00 	cmp.w	fp, #0
 800bfda:	f77f aed9 	ble.w	800bd90 <_dtoa_r+0x920>
 800bfde:	4656      	mov	r6, sl
 800bfe0:	9802      	ldr	r0, [sp, #8]
 800bfe2:	4621      	mov	r1, r4
 800bfe4:	f7ff f9b9 	bl	800b35a <quorem>
 800bfe8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bfec:	f806 3b01 	strb.w	r3, [r6], #1
 800bff0:	eba6 020a 	sub.w	r2, r6, sl
 800bff4:	4593      	cmp	fp, r2
 800bff6:	ddb4      	ble.n	800bf62 <_dtoa_r+0xaf2>
 800bff8:	9902      	ldr	r1, [sp, #8]
 800bffa:	2300      	movs	r3, #0
 800bffc:	220a      	movs	r2, #10
 800bffe:	4648      	mov	r0, r9
 800c000:	f000 f8b2 	bl	800c168 <__multadd>
 800c004:	9002      	str	r0, [sp, #8]
 800c006:	e7eb      	b.n	800bfe0 <_dtoa_r+0xb70>
 800c008:	0800e7e0 	.word	0x0800e7e0
 800c00c:	0800e764 	.word	0x0800e764

0800c010 <_free_r>:
 800c010:	b538      	push	{r3, r4, r5, lr}
 800c012:	4605      	mov	r5, r0
 800c014:	2900      	cmp	r1, #0
 800c016:	d041      	beq.n	800c09c <_free_r+0x8c>
 800c018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c01c:	1f0c      	subs	r4, r1, #4
 800c01e:	2b00      	cmp	r3, #0
 800c020:	bfb8      	it	lt
 800c022:	18e4      	addlt	r4, r4, r3
 800c024:	f7fe fb6c 	bl	800a700 <__malloc_lock>
 800c028:	4a1d      	ldr	r2, [pc, #116]	@ (800c0a0 <_free_r+0x90>)
 800c02a:	6813      	ldr	r3, [r2, #0]
 800c02c:	b933      	cbnz	r3, 800c03c <_free_r+0x2c>
 800c02e:	6063      	str	r3, [r4, #4]
 800c030:	6014      	str	r4, [r2, #0]
 800c032:	4628      	mov	r0, r5
 800c034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c038:	f7fe bb68 	b.w	800a70c <__malloc_unlock>
 800c03c:	42a3      	cmp	r3, r4
 800c03e:	d908      	bls.n	800c052 <_free_r+0x42>
 800c040:	6820      	ldr	r0, [r4, #0]
 800c042:	1821      	adds	r1, r4, r0
 800c044:	428b      	cmp	r3, r1
 800c046:	bf01      	itttt	eq
 800c048:	6819      	ldreq	r1, [r3, #0]
 800c04a:	685b      	ldreq	r3, [r3, #4]
 800c04c:	1809      	addeq	r1, r1, r0
 800c04e:	6021      	streq	r1, [r4, #0]
 800c050:	e7ed      	b.n	800c02e <_free_r+0x1e>
 800c052:	461a      	mov	r2, r3
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	b10b      	cbz	r3, 800c05c <_free_r+0x4c>
 800c058:	42a3      	cmp	r3, r4
 800c05a:	d9fa      	bls.n	800c052 <_free_r+0x42>
 800c05c:	6811      	ldr	r1, [r2, #0]
 800c05e:	1850      	adds	r0, r2, r1
 800c060:	42a0      	cmp	r0, r4
 800c062:	d10b      	bne.n	800c07c <_free_r+0x6c>
 800c064:	6820      	ldr	r0, [r4, #0]
 800c066:	4401      	add	r1, r0
 800c068:	1850      	adds	r0, r2, r1
 800c06a:	4283      	cmp	r3, r0
 800c06c:	6011      	str	r1, [r2, #0]
 800c06e:	d1e0      	bne.n	800c032 <_free_r+0x22>
 800c070:	6818      	ldr	r0, [r3, #0]
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	6053      	str	r3, [r2, #4]
 800c076:	4408      	add	r0, r1
 800c078:	6010      	str	r0, [r2, #0]
 800c07a:	e7da      	b.n	800c032 <_free_r+0x22>
 800c07c:	d902      	bls.n	800c084 <_free_r+0x74>
 800c07e:	230c      	movs	r3, #12
 800c080:	602b      	str	r3, [r5, #0]
 800c082:	e7d6      	b.n	800c032 <_free_r+0x22>
 800c084:	6820      	ldr	r0, [r4, #0]
 800c086:	1821      	adds	r1, r4, r0
 800c088:	428b      	cmp	r3, r1
 800c08a:	bf04      	itt	eq
 800c08c:	6819      	ldreq	r1, [r3, #0]
 800c08e:	685b      	ldreq	r3, [r3, #4]
 800c090:	6063      	str	r3, [r4, #4]
 800c092:	bf04      	itt	eq
 800c094:	1809      	addeq	r1, r1, r0
 800c096:	6021      	streq	r1, [r4, #0]
 800c098:	6054      	str	r4, [r2, #4]
 800c09a:	e7ca      	b.n	800c032 <_free_r+0x22>
 800c09c:	bd38      	pop	{r3, r4, r5, pc}
 800c09e:	bf00      	nop
 800c0a0:	20000b2c 	.word	0x20000b2c

0800c0a4 <_Balloc>:
 800c0a4:	b570      	push	{r4, r5, r6, lr}
 800c0a6:	69c6      	ldr	r6, [r0, #28]
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	460d      	mov	r5, r1
 800c0ac:	b976      	cbnz	r6, 800c0cc <_Balloc+0x28>
 800c0ae:	2010      	movs	r0, #16
 800c0b0:	f7fe fa74 	bl	800a59c <malloc>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	61e0      	str	r0, [r4, #28]
 800c0b8:	b920      	cbnz	r0, 800c0c4 <_Balloc+0x20>
 800c0ba:	4b18      	ldr	r3, [pc, #96]	@ (800c11c <_Balloc+0x78>)
 800c0bc:	4818      	ldr	r0, [pc, #96]	@ (800c120 <_Balloc+0x7c>)
 800c0be:	216b      	movs	r1, #107	@ 0x6b
 800c0c0:	f000 fd96 	bl	800cbf0 <__assert_func>
 800c0c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0c8:	6006      	str	r6, [r0, #0]
 800c0ca:	60c6      	str	r6, [r0, #12]
 800c0cc:	69e6      	ldr	r6, [r4, #28]
 800c0ce:	68f3      	ldr	r3, [r6, #12]
 800c0d0:	b183      	cbz	r3, 800c0f4 <_Balloc+0x50>
 800c0d2:	69e3      	ldr	r3, [r4, #28]
 800c0d4:	68db      	ldr	r3, [r3, #12]
 800c0d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c0da:	b9b8      	cbnz	r0, 800c10c <_Balloc+0x68>
 800c0dc:	2101      	movs	r1, #1
 800c0de:	fa01 f605 	lsl.w	r6, r1, r5
 800c0e2:	1d72      	adds	r2, r6, #5
 800c0e4:	0092      	lsls	r2, r2, #2
 800c0e6:	4620      	mov	r0, r4
 800c0e8:	f000 fda0 	bl	800cc2c <_calloc_r>
 800c0ec:	b160      	cbz	r0, 800c108 <_Balloc+0x64>
 800c0ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0f2:	e00e      	b.n	800c112 <_Balloc+0x6e>
 800c0f4:	2221      	movs	r2, #33	@ 0x21
 800c0f6:	2104      	movs	r1, #4
 800c0f8:	4620      	mov	r0, r4
 800c0fa:	f000 fd97 	bl	800cc2c <_calloc_r>
 800c0fe:	69e3      	ldr	r3, [r4, #28]
 800c100:	60f0      	str	r0, [r6, #12]
 800c102:	68db      	ldr	r3, [r3, #12]
 800c104:	2b00      	cmp	r3, #0
 800c106:	d1e4      	bne.n	800c0d2 <_Balloc+0x2e>
 800c108:	2000      	movs	r0, #0
 800c10a:	bd70      	pop	{r4, r5, r6, pc}
 800c10c:	6802      	ldr	r2, [r0, #0]
 800c10e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c112:	2300      	movs	r3, #0
 800c114:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c118:	e7f7      	b.n	800c10a <_Balloc+0x66>
 800c11a:	bf00      	nop
 800c11c:	0800e771 	.word	0x0800e771
 800c120:	0800e7f1 	.word	0x0800e7f1

0800c124 <_Bfree>:
 800c124:	b570      	push	{r4, r5, r6, lr}
 800c126:	69c6      	ldr	r6, [r0, #28]
 800c128:	4605      	mov	r5, r0
 800c12a:	460c      	mov	r4, r1
 800c12c:	b976      	cbnz	r6, 800c14c <_Bfree+0x28>
 800c12e:	2010      	movs	r0, #16
 800c130:	f7fe fa34 	bl	800a59c <malloc>
 800c134:	4602      	mov	r2, r0
 800c136:	61e8      	str	r0, [r5, #28]
 800c138:	b920      	cbnz	r0, 800c144 <_Bfree+0x20>
 800c13a:	4b09      	ldr	r3, [pc, #36]	@ (800c160 <_Bfree+0x3c>)
 800c13c:	4809      	ldr	r0, [pc, #36]	@ (800c164 <_Bfree+0x40>)
 800c13e:	218f      	movs	r1, #143	@ 0x8f
 800c140:	f000 fd56 	bl	800cbf0 <__assert_func>
 800c144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c148:	6006      	str	r6, [r0, #0]
 800c14a:	60c6      	str	r6, [r0, #12]
 800c14c:	b13c      	cbz	r4, 800c15e <_Bfree+0x3a>
 800c14e:	69eb      	ldr	r3, [r5, #28]
 800c150:	6862      	ldr	r2, [r4, #4]
 800c152:	68db      	ldr	r3, [r3, #12]
 800c154:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c158:	6021      	str	r1, [r4, #0]
 800c15a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c15e:	bd70      	pop	{r4, r5, r6, pc}
 800c160:	0800e771 	.word	0x0800e771
 800c164:	0800e7f1 	.word	0x0800e7f1

0800c168 <__multadd>:
 800c168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c16c:	690d      	ldr	r5, [r1, #16]
 800c16e:	4607      	mov	r7, r0
 800c170:	460c      	mov	r4, r1
 800c172:	461e      	mov	r6, r3
 800c174:	f101 0c14 	add.w	ip, r1, #20
 800c178:	2000      	movs	r0, #0
 800c17a:	f8dc 3000 	ldr.w	r3, [ip]
 800c17e:	b299      	uxth	r1, r3
 800c180:	fb02 6101 	mla	r1, r2, r1, r6
 800c184:	0c1e      	lsrs	r6, r3, #16
 800c186:	0c0b      	lsrs	r3, r1, #16
 800c188:	fb02 3306 	mla	r3, r2, r6, r3
 800c18c:	b289      	uxth	r1, r1
 800c18e:	3001      	adds	r0, #1
 800c190:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c194:	4285      	cmp	r5, r0
 800c196:	f84c 1b04 	str.w	r1, [ip], #4
 800c19a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c19e:	dcec      	bgt.n	800c17a <__multadd+0x12>
 800c1a0:	b30e      	cbz	r6, 800c1e6 <__multadd+0x7e>
 800c1a2:	68a3      	ldr	r3, [r4, #8]
 800c1a4:	42ab      	cmp	r3, r5
 800c1a6:	dc19      	bgt.n	800c1dc <__multadd+0x74>
 800c1a8:	6861      	ldr	r1, [r4, #4]
 800c1aa:	4638      	mov	r0, r7
 800c1ac:	3101      	adds	r1, #1
 800c1ae:	f7ff ff79 	bl	800c0a4 <_Balloc>
 800c1b2:	4680      	mov	r8, r0
 800c1b4:	b928      	cbnz	r0, 800c1c2 <__multadd+0x5a>
 800c1b6:	4602      	mov	r2, r0
 800c1b8:	4b0c      	ldr	r3, [pc, #48]	@ (800c1ec <__multadd+0x84>)
 800c1ba:	480d      	ldr	r0, [pc, #52]	@ (800c1f0 <__multadd+0x88>)
 800c1bc:	21ba      	movs	r1, #186	@ 0xba
 800c1be:	f000 fd17 	bl	800cbf0 <__assert_func>
 800c1c2:	6922      	ldr	r2, [r4, #16]
 800c1c4:	3202      	adds	r2, #2
 800c1c6:	f104 010c 	add.w	r1, r4, #12
 800c1ca:	0092      	lsls	r2, r2, #2
 800c1cc:	300c      	adds	r0, #12
 800c1ce:	f000 fd01 	bl	800cbd4 <memcpy>
 800c1d2:	4621      	mov	r1, r4
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	f7ff ffa5 	bl	800c124 <_Bfree>
 800c1da:	4644      	mov	r4, r8
 800c1dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c1e0:	3501      	adds	r5, #1
 800c1e2:	615e      	str	r6, [r3, #20]
 800c1e4:	6125      	str	r5, [r4, #16]
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1ec:	0800e7e0 	.word	0x0800e7e0
 800c1f0:	0800e7f1 	.word	0x0800e7f1

0800c1f4 <__hi0bits>:
 800c1f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	bf36      	itet	cc
 800c1fc:	0403      	lslcc	r3, r0, #16
 800c1fe:	2000      	movcs	r0, #0
 800c200:	2010      	movcc	r0, #16
 800c202:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c206:	bf3c      	itt	cc
 800c208:	021b      	lslcc	r3, r3, #8
 800c20a:	3008      	addcc	r0, #8
 800c20c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c210:	bf3c      	itt	cc
 800c212:	011b      	lslcc	r3, r3, #4
 800c214:	3004      	addcc	r0, #4
 800c216:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c21a:	bf3c      	itt	cc
 800c21c:	009b      	lslcc	r3, r3, #2
 800c21e:	3002      	addcc	r0, #2
 800c220:	2b00      	cmp	r3, #0
 800c222:	db05      	blt.n	800c230 <__hi0bits+0x3c>
 800c224:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c228:	f100 0001 	add.w	r0, r0, #1
 800c22c:	bf08      	it	eq
 800c22e:	2020      	moveq	r0, #32
 800c230:	4770      	bx	lr

0800c232 <__lo0bits>:
 800c232:	6803      	ldr	r3, [r0, #0]
 800c234:	4602      	mov	r2, r0
 800c236:	f013 0007 	ands.w	r0, r3, #7
 800c23a:	d00b      	beq.n	800c254 <__lo0bits+0x22>
 800c23c:	07d9      	lsls	r1, r3, #31
 800c23e:	d421      	bmi.n	800c284 <__lo0bits+0x52>
 800c240:	0798      	lsls	r0, r3, #30
 800c242:	bf49      	itett	mi
 800c244:	085b      	lsrmi	r3, r3, #1
 800c246:	089b      	lsrpl	r3, r3, #2
 800c248:	2001      	movmi	r0, #1
 800c24a:	6013      	strmi	r3, [r2, #0]
 800c24c:	bf5c      	itt	pl
 800c24e:	6013      	strpl	r3, [r2, #0]
 800c250:	2002      	movpl	r0, #2
 800c252:	4770      	bx	lr
 800c254:	b299      	uxth	r1, r3
 800c256:	b909      	cbnz	r1, 800c25c <__lo0bits+0x2a>
 800c258:	0c1b      	lsrs	r3, r3, #16
 800c25a:	2010      	movs	r0, #16
 800c25c:	b2d9      	uxtb	r1, r3
 800c25e:	b909      	cbnz	r1, 800c264 <__lo0bits+0x32>
 800c260:	3008      	adds	r0, #8
 800c262:	0a1b      	lsrs	r3, r3, #8
 800c264:	0719      	lsls	r1, r3, #28
 800c266:	bf04      	itt	eq
 800c268:	091b      	lsreq	r3, r3, #4
 800c26a:	3004      	addeq	r0, #4
 800c26c:	0799      	lsls	r1, r3, #30
 800c26e:	bf04      	itt	eq
 800c270:	089b      	lsreq	r3, r3, #2
 800c272:	3002      	addeq	r0, #2
 800c274:	07d9      	lsls	r1, r3, #31
 800c276:	d403      	bmi.n	800c280 <__lo0bits+0x4e>
 800c278:	085b      	lsrs	r3, r3, #1
 800c27a:	f100 0001 	add.w	r0, r0, #1
 800c27e:	d003      	beq.n	800c288 <__lo0bits+0x56>
 800c280:	6013      	str	r3, [r2, #0]
 800c282:	4770      	bx	lr
 800c284:	2000      	movs	r0, #0
 800c286:	4770      	bx	lr
 800c288:	2020      	movs	r0, #32
 800c28a:	4770      	bx	lr

0800c28c <__i2b>:
 800c28c:	b510      	push	{r4, lr}
 800c28e:	460c      	mov	r4, r1
 800c290:	2101      	movs	r1, #1
 800c292:	f7ff ff07 	bl	800c0a4 <_Balloc>
 800c296:	4602      	mov	r2, r0
 800c298:	b928      	cbnz	r0, 800c2a6 <__i2b+0x1a>
 800c29a:	4b05      	ldr	r3, [pc, #20]	@ (800c2b0 <__i2b+0x24>)
 800c29c:	4805      	ldr	r0, [pc, #20]	@ (800c2b4 <__i2b+0x28>)
 800c29e:	f240 1145 	movw	r1, #325	@ 0x145
 800c2a2:	f000 fca5 	bl	800cbf0 <__assert_func>
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	6144      	str	r4, [r0, #20]
 800c2aa:	6103      	str	r3, [r0, #16]
 800c2ac:	bd10      	pop	{r4, pc}
 800c2ae:	bf00      	nop
 800c2b0:	0800e7e0 	.word	0x0800e7e0
 800c2b4:	0800e7f1 	.word	0x0800e7f1

0800c2b8 <__multiply>:
 800c2b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2bc:	4617      	mov	r7, r2
 800c2be:	690a      	ldr	r2, [r1, #16]
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	429a      	cmp	r2, r3
 800c2c4:	bfa8      	it	ge
 800c2c6:	463b      	movge	r3, r7
 800c2c8:	4689      	mov	r9, r1
 800c2ca:	bfa4      	itt	ge
 800c2cc:	460f      	movge	r7, r1
 800c2ce:	4699      	movge	r9, r3
 800c2d0:	693d      	ldr	r5, [r7, #16]
 800c2d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	6879      	ldr	r1, [r7, #4]
 800c2da:	eb05 060a 	add.w	r6, r5, sl
 800c2de:	42b3      	cmp	r3, r6
 800c2e0:	b085      	sub	sp, #20
 800c2e2:	bfb8      	it	lt
 800c2e4:	3101      	addlt	r1, #1
 800c2e6:	f7ff fedd 	bl	800c0a4 <_Balloc>
 800c2ea:	b930      	cbnz	r0, 800c2fa <__multiply+0x42>
 800c2ec:	4602      	mov	r2, r0
 800c2ee:	4b41      	ldr	r3, [pc, #260]	@ (800c3f4 <__multiply+0x13c>)
 800c2f0:	4841      	ldr	r0, [pc, #260]	@ (800c3f8 <__multiply+0x140>)
 800c2f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c2f6:	f000 fc7b 	bl	800cbf0 <__assert_func>
 800c2fa:	f100 0414 	add.w	r4, r0, #20
 800c2fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c302:	4623      	mov	r3, r4
 800c304:	2200      	movs	r2, #0
 800c306:	4573      	cmp	r3, lr
 800c308:	d320      	bcc.n	800c34c <__multiply+0x94>
 800c30a:	f107 0814 	add.w	r8, r7, #20
 800c30e:	f109 0114 	add.w	r1, r9, #20
 800c312:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c316:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c31a:	9302      	str	r3, [sp, #8]
 800c31c:	1beb      	subs	r3, r5, r7
 800c31e:	3b15      	subs	r3, #21
 800c320:	f023 0303 	bic.w	r3, r3, #3
 800c324:	3304      	adds	r3, #4
 800c326:	3715      	adds	r7, #21
 800c328:	42bd      	cmp	r5, r7
 800c32a:	bf38      	it	cc
 800c32c:	2304      	movcc	r3, #4
 800c32e:	9301      	str	r3, [sp, #4]
 800c330:	9b02      	ldr	r3, [sp, #8]
 800c332:	9103      	str	r1, [sp, #12]
 800c334:	428b      	cmp	r3, r1
 800c336:	d80c      	bhi.n	800c352 <__multiply+0x9a>
 800c338:	2e00      	cmp	r6, #0
 800c33a:	dd03      	ble.n	800c344 <__multiply+0x8c>
 800c33c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c340:	2b00      	cmp	r3, #0
 800c342:	d055      	beq.n	800c3f0 <__multiply+0x138>
 800c344:	6106      	str	r6, [r0, #16]
 800c346:	b005      	add	sp, #20
 800c348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c34c:	f843 2b04 	str.w	r2, [r3], #4
 800c350:	e7d9      	b.n	800c306 <__multiply+0x4e>
 800c352:	f8b1 a000 	ldrh.w	sl, [r1]
 800c356:	f1ba 0f00 	cmp.w	sl, #0
 800c35a:	d01f      	beq.n	800c39c <__multiply+0xe4>
 800c35c:	46c4      	mov	ip, r8
 800c35e:	46a1      	mov	r9, r4
 800c360:	2700      	movs	r7, #0
 800c362:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c366:	f8d9 3000 	ldr.w	r3, [r9]
 800c36a:	fa1f fb82 	uxth.w	fp, r2
 800c36e:	b29b      	uxth	r3, r3
 800c370:	fb0a 330b 	mla	r3, sl, fp, r3
 800c374:	443b      	add	r3, r7
 800c376:	f8d9 7000 	ldr.w	r7, [r9]
 800c37a:	0c12      	lsrs	r2, r2, #16
 800c37c:	0c3f      	lsrs	r7, r7, #16
 800c37e:	fb0a 7202 	mla	r2, sl, r2, r7
 800c382:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c386:	b29b      	uxth	r3, r3
 800c388:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c38c:	4565      	cmp	r5, ip
 800c38e:	f849 3b04 	str.w	r3, [r9], #4
 800c392:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c396:	d8e4      	bhi.n	800c362 <__multiply+0xaa>
 800c398:	9b01      	ldr	r3, [sp, #4]
 800c39a:	50e7      	str	r7, [r4, r3]
 800c39c:	9b03      	ldr	r3, [sp, #12]
 800c39e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c3a2:	3104      	adds	r1, #4
 800c3a4:	f1b9 0f00 	cmp.w	r9, #0
 800c3a8:	d020      	beq.n	800c3ec <__multiply+0x134>
 800c3aa:	6823      	ldr	r3, [r4, #0]
 800c3ac:	4647      	mov	r7, r8
 800c3ae:	46a4      	mov	ip, r4
 800c3b0:	f04f 0a00 	mov.w	sl, #0
 800c3b4:	f8b7 b000 	ldrh.w	fp, [r7]
 800c3b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c3bc:	fb09 220b 	mla	r2, r9, fp, r2
 800c3c0:	4452      	add	r2, sl
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c3c8:	f84c 3b04 	str.w	r3, [ip], #4
 800c3cc:	f857 3b04 	ldr.w	r3, [r7], #4
 800c3d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3d4:	f8bc 3000 	ldrh.w	r3, [ip]
 800c3d8:	fb09 330a 	mla	r3, r9, sl, r3
 800c3dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c3e0:	42bd      	cmp	r5, r7
 800c3e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3e6:	d8e5      	bhi.n	800c3b4 <__multiply+0xfc>
 800c3e8:	9a01      	ldr	r2, [sp, #4]
 800c3ea:	50a3      	str	r3, [r4, r2]
 800c3ec:	3404      	adds	r4, #4
 800c3ee:	e79f      	b.n	800c330 <__multiply+0x78>
 800c3f0:	3e01      	subs	r6, #1
 800c3f2:	e7a1      	b.n	800c338 <__multiply+0x80>
 800c3f4:	0800e7e0 	.word	0x0800e7e0
 800c3f8:	0800e7f1 	.word	0x0800e7f1

0800c3fc <__pow5mult>:
 800c3fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c400:	4615      	mov	r5, r2
 800c402:	f012 0203 	ands.w	r2, r2, #3
 800c406:	4607      	mov	r7, r0
 800c408:	460e      	mov	r6, r1
 800c40a:	d007      	beq.n	800c41c <__pow5mult+0x20>
 800c40c:	4c25      	ldr	r4, [pc, #148]	@ (800c4a4 <__pow5mult+0xa8>)
 800c40e:	3a01      	subs	r2, #1
 800c410:	2300      	movs	r3, #0
 800c412:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c416:	f7ff fea7 	bl	800c168 <__multadd>
 800c41a:	4606      	mov	r6, r0
 800c41c:	10ad      	asrs	r5, r5, #2
 800c41e:	d03d      	beq.n	800c49c <__pow5mult+0xa0>
 800c420:	69fc      	ldr	r4, [r7, #28]
 800c422:	b97c      	cbnz	r4, 800c444 <__pow5mult+0x48>
 800c424:	2010      	movs	r0, #16
 800c426:	f7fe f8b9 	bl	800a59c <malloc>
 800c42a:	4602      	mov	r2, r0
 800c42c:	61f8      	str	r0, [r7, #28]
 800c42e:	b928      	cbnz	r0, 800c43c <__pow5mult+0x40>
 800c430:	4b1d      	ldr	r3, [pc, #116]	@ (800c4a8 <__pow5mult+0xac>)
 800c432:	481e      	ldr	r0, [pc, #120]	@ (800c4ac <__pow5mult+0xb0>)
 800c434:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c438:	f000 fbda 	bl	800cbf0 <__assert_func>
 800c43c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c440:	6004      	str	r4, [r0, #0]
 800c442:	60c4      	str	r4, [r0, #12]
 800c444:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c448:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c44c:	b94c      	cbnz	r4, 800c462 <__pow5mult+0x66>
 800c44e:	f240 2171 	movw	r1, #625	@ 0x271
 800c452:	4638      	mov	r0, r7
 800c454:	f7ff ff1a 	bl	800c28c <__i2b>
 800c458:	2300      	movs	r3, #0
 800c45a:	f8c8 0008 	str.w	r0, [r8, #8]
 800c45e:	4604      	mov	r4, r0
 800c460:	6003      	str	r3, [r0, #0]
 800c462:	f04f 0900 	mov.w	r9, #0
 800c466:	07eb      	lsls	r3, r5, #31
 800c468:	d50a      	bpl.n	800c480 <__pow5mult+0x84>
 800c46a:	4631      	mov	r1, r6
 800c46c:	4622      	mov	r2, r4
 800c46e:	4638      	mov	r0, r7
 800c470:	f7ff ff22 	bl	800c2b8 <__multiply>
 800c474:	4631      	mov	r1, r6
 800c476:	4680      	mov	r8, r0
 800c478:	4638      	mov	r0, r7
 800c47a:	f7ff fe53 	bl	800c124 <_Bfree>
 800c47e:	4646      	mov	r6, r8
 800c480:	106d      	asrs	r5, r5, #1
 800c482:	d00b      	beq.n	800c49c <__pow5mult+0xa0>
 800c484:	6820      	ldr	r0, [r4, #0]
 800c486:	b938      	cbnz	r0, 800c498 <__pow5mult+0x9c>
 800c488:	4622      	mov	r2, r4
 800c48a:	4621      	mov	r1, r4
 800c48c:	4638      	mov	r0, r7
 800c48e:	f7ff ff13 	bl	800c2b8 <__multiply>
 800c492:	6020      	str	r0, [r4, #0]
 800c494:	f8c0 9000 	str.w	r9, [r0]
 800c498:	4604      	mov	r4, r0
 800c49a:	e7e4      	b.n	800c466 <__pow5mult+0x6a>
 800c49c:	4630      	mov	r0, r6
 800c49e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4a2:	bf00      	nop
 800c4a4:	0800e8a4 	.word	0x0800e8a4
 800c4a8:	0800e771 	.word	0x0800e771
 800c4ac:	0800e7f1 	.word	0x0800e7f1

0800c4b0 <__lshift>:
 800c4b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c4b4:	460c      	mov	r4, r1
 800c4b6:	6849      	ldr	r1, [r1, #4]
 800c4b8:	6923      	ldr	r3, [r4, #16]
 800c4ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c4be:	68a3      	ldr	r3, [r4, #8]
 800c4c0:	4607      	mov	r7, r0
 800c4c2:	4691      	mov	r9, r2
 800c4c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c4c8:	f108 0601 	add.w	r6, r8, #1
 800c4cc:	42b3      	cmp	r3, r6
 800c4ce:	db0b      	blt.n	800c4e8 <__lshift+0x38>
 800c4d0:	4638      	mov	r0, r7
 800c4d2:	f7ff fde7 	bl	800c0a4 <_Balloc>
 800c4d6:	4605      	mov	r5, r0
 800c4d8:	b948      	cbnz	r0, 800c4ee <__lshift+0x3e>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	4b28      	ldr	r3, [pc, #160]	@ (800c580 <__lshift+0xd0>)
 800c4de:	4829      	ldr	r0, [pc, #164]	@ (800c584 <__lshift+0xd4>)
 800c4e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c4e4:	f000 fb84 	bl	800cbf0 <__assert_func>
 800c4e8:	3101      	adds	r1, #1
 800c4ea:	005b      	lsls	r3, r3, #1
 800c4ec:	e7ee      	b.n	800c4cc <__lshift+0x1c>
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	f100 0114 	add.w	r1, r0, #20
 800c4f4:	f100 0210 	add.w	r2, r0, #16
 800c4f8:	4618      	mov	r0, r3
 800c4fa:	4553      	cmp	r3, sl
 800c4fc:	db33      	blt.n	800c566 <__lshift+0xb6>
 800c4fe:	6920      	ldr	r0, [r4, #16]
 800c500:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c504:	f104 0314 	add.w	r3, r4, #20
 800c508:	f019 091f 	ands.w	r9, r9, #31
 800c50c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c510:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c514:	d02b      	beq.n	800c56e <__lshift+0xbe>
 800c516:	f1c9 0e20 	rsb	lr, r9, #32
 800c51a:	468a      	mov	sl, r1
 800c51c:	2200      	movs	r2, #0
 800c51e:	6818      	ldr	r0, [r3, #0]
 800c520:	fa00 f009 	lsl.w	r0, r0, r9
 800c524:	4310      	orrs	r0, r2
 800c526:	f84a 0b04 	str.w	r0, [sl], #4
 800c52a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c52e:	459c      	cmp	ip, r3
 800c530:	fa22 f20e 	lsr.w	r2, r2, lr
 800c534:	d8f3      	bhi.n	800c51e <__lshift+0x6e>
 800c536:	ebac 0304 	sub.w	r3, ip, r4
 800c53a:	3b15      	subs	r3, #21
 800c53c:	f023 0303 	bic.w	r3, r3, #3
 800c540:	3304      	adds	r3, #4
 800c542:	f104 0015 	add.w	r0, r4, #21
 800c546:	4560      	cmp	r0, ip
 800c548:	bf88      	it	hi
 800c54a:	2304      	movhi	r3, #4
 800c54c:	50ca      	str	r2, [r1, r3]
 800c54e:	b10a      	cbz	r2, 800c554 <__lshift+0xa4>
 800c550:	f108 0602 	add.w	r6, r8, #2
 800c554:	3e01      	subs	r6, #1
 800c556:	4638      	mov	r0, r7
 800c558:	612e      	str	r6, [r5, #16]
 800c55a:	4621      	mov	r1, r4
 800c55c:	f7ff fde2 	bl	800c124 <_Bfree>
 800c560:	4628      	mov	r0, r5
 800c562:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c566:	f842 0f04 	str.w	r0, [r2, #4]!
 800c56a:	3301      	adds	r3, #1
 800c56c:	e7c5      	b.n	800c4fa <__lshift+0x4a>
 800c56e:	3904      	subs	r1, #4
 800c570:	f853 2b04 	ldr.w	r2, [r3], #4
 800c574:	f841 2f04 	str.w	r2, [r1, #4]!
 800c578:	459c      	cmp	ip, r3
 800c57a:	d8f9      	bhi.n	800c570 <__lshift+0xc0>
 800c57c:	e7ea      	b.n	800c554 <__lshift+0xa4>
 800c57e:	bf00      	nop
 800c580:	0800e7e0 	.word	0x0800e7e0
 800c584:	0800e7f1 	.word	0x0800e7f1

0800c588 <__mcmp>:
 800c588:	690a      	ldr	r2, [r1, #16]
 800c58a:	4603      	mov	r3, r0
 800c58c:	6900      	ldr	r0, [r0, #16]
 800c58e:	1a80      	subs	r0, r0, r2
 800c590:	b530      	push	{r4, r5, lr}
 800c592:	d10e      	bne.n	800c5b2 <__mcmp+0x2a>
 800c594:	3314      	adds	r3, #20
 800c596:	3114      	adds	r1, #20
 800c598:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c59c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c5a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c5a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c5a8:	4295      	cmp	r5, r2
 800c5aa:	d003      	beq.n	800c5b4 <__mcmp+0x2c>
 800c5ac:	d205      	bcs.n	800c5ba <__mcmp+0x32>
 800c5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c5b2:	bd30      	pop	{r4, r5, pc}
 800c5b4:	42a3      	cmp	r3, r4
 800c5b6:	d3f3      	bcc.n	800c5a0 <__mcmp+0x18>
 800c5b8:	e7fb      	b.n	800c5b2 <__mcmp+0x2a>
 800c5ba:	2001      	movs	r0, #1
 800c5bc:	e7f9      	b.n	800c5b2 <__mcmp+0x2a>
	...

0800c5c0 <__mdiff>:
 800c5c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5c4:	4689      	mov	r9, r1
 800c5c6:	4606      	mov	r6, r0
 800c5c8:	4611      	mov	r1, r2
 800c5ca:	4648      	mov	r0, r9
 800c5cc:	4614      	mov	r4, r2
 800c5ce:	f7ff ffdb 	bl	800c588 <__mcmp>
 800c5d2:	1e05      	subs	r5, r0, #0
 800c5d4:	d112      	bne.n	800c5fc <__mdiff+0x3c>
 800c5d6:	4629      	mov	r1, r5
 800c5d8:	4630      	mov	r0, r6
 800c5da:	f7ff fd63 	bl	800c0a4 <_Balloc>
 800c5de:	4602      	mov	r2, r0
 800c5e0:	b928      	cbnz	r0, 800c5ee <__mdiff+0x2e>
 800c5e2:	4b3f      	ldr	r3, [pc, #252]	@ (800c6e0 <__mdiff+0x120>)
 800c5e4:	f240 2137 	movw	r1, #567	@ 0x237
 800c5e8:	483e      	ldr	r0, [pc, #248]	@ (800c6e4 <__mdiff+0x124>)
 800c5ea:	f000 fb01 	bl	800cbf0 <__assert_func>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c5f4:	4610      	mov	r0, r2
 800c5f6:	b003      	add	sp, #12
 800c5f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5fc:	bfbc      	itt	lt
 800c5fe:	464b      	movlt	r3, r9
 800c600:	46a1      	movlt	r9, r4
 800c602:	4630      	mov	r0, r6
 800c604:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c608:	bfba      	itte	lt
 800c60a:	461c      	movlt	r4, r3
 800c60c:	2501      	movlt	r5, #1
 800c60e:	2500      	movge	r5, #0
 800c610:	f7ff fd48 	bl	800c0a4 <_Balloc>
 800c614:	4602      	mov	r2, r0
 800c616:	b918      	cbnz	r0, 800c620 <__mdiff+0x60>
 800c618:	4b31      	ldr	r3, [pc, #196]	@ (800c6e0 <__mdiff+0x120>)
 800c61a:	f240 2145 	movw	r1, #581	@ 0x245
 800c61e:	e7e3      	b.n	800c5e8 <__mdiff+0x28>
 800c620:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c624:	6926      	ldr	r6, [r4, #16]
 800c626:	60c5      	str	r5, [r0, #12]
 800c628:	f109 0310 	add.w	r3, r9, #16
 800c62c:	f109 0514 	add.w	r5, r9, #20
 800c630:	f104 0e14 	add.w	lr, r4, #20
 800c634:	f100 0b14 	add.w	fp, r0, #20
 800c638:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c63c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c640:	9301      	str	r3, [sp, #4]
 800c642:	46d9      	mov	r9, fp
 800c644:	f04f 0c00 	mov.w	ip, #0
 800c648:	9b01      	ldr	r3, [sp, #4]
 800c64a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c64e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c652:	9301      	str	r3, [sp, #4]
 800c654:	fa1f f38a 	uxth.w	r3, sl
 800c658:	4619      	mov	r1, r3
 800c65a:	b283      	uxth	r3, r0
 800c65c:	1acb      	subs	r3, r1, r3
 800c65e:	0c00      	lsrs	r0, r0, #16
 800c660:	4463      	add	r3, ip
 800c662:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c666:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c66a:	b29b      	uxth	r3, r3
 800c66c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c670:	4576      	cmp	r6, lr
 800c672:	f849 3b04 	str.w	r3, [r9], #4
 800c676:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c67a:	d8e5      	bhi.n	800c648 <__mdiff+0x88>
 800c67c:	1b33      	subs	r3, r6, r4
 800c67e:	3b15      	subs	r3, #21
 800c680:	f023 0303 	bic.w	r3, r3, #3
 800c684:	3415      	adds	r4, #21
 800c686:	3304      	adds	r3, #4
 800c688:	42a6      	cmp	r6, r4
 800c68a:	bf38      	it	cc
 800c68c:	2304      	movcc	r3, #4
 800c68e:	441d      	add	r5, r3
 800c690:	445b      	add	r3, fp
 800c692:	461e      	mov	r6, r3
 800c694:	462c      	mov	r4, r5
 800c696:	4544      	cmp	r4, r8
 800c698:	d30e      	bcc.n	800c6b8 <__mdiff+0xf8>
 800c69a:	f108 0103 	add.w	r1, r8, #3
 800c69e:	1b49      	subs	r1, r1, r5
 800c6a0:	f021 0103 	bic.w	r1, r1, #3
 800c6a4:	3d03      	subs	r5, #3
 800c6a6:	45a8      	cmp	r8, r5
 800c6a8:	bf38      	it	cc
 800c6aa:	2100      	movcc	r1, #0
 800c6ac:	440b      	add	r3, r1
 800c6ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c6b2:	b191      	cbz	r1, 800c6da <__mdiff+0x11a>
 800c6b4:	6117      	str	r7, [r2, #16]
 800c6b6:	e79d      	b.n	800c5f4 <__mdiff+0x34>
 800c6b8:	f854 1b04 	ldr.w	r1, [r4], #4
 800c6bc:	46e6      	mov	lr, ip
 800c6be:	0c08      	lsrs	r0, r1, #16
 800c6c0:	fa1c fc81 	uxtah	ip, ip, r1
 800c6c4:	4471      	add	r1, lr
 800c6c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c6ca:	b289      	uxth	r1, r1
 800c6cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c6d0:	f846 1b04 	str.w	r1, [r6], #4
 800c6d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c6d8:	e7dd      	b.n	800c696 <__mdiff+0xd6>
 800c6da:	3f01      	subs	r7, #1
 800c6dc:	e7e7      	b.n	800c6ae <__mdiff+0xee>
 800c6de:	bf00      	nop
 800c6e0:	0800e7e0 	.word	0x0800e7e0
 800c6e4:	0800e7f1 	.word	0x0800e7f1

0800c6e8 <__d2b>:
 800c6e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6ec:	460f      	mov	r7, r1
 800c6ee:	2101      	movs	r1, #1
 800c6f0:	ec59 8b10 	vmov	r8, r9, d0
 800c6f4:	4616      	mov	r6, r2
 800c6f6:	f7ff fcd5 	bl	800c0a4 <_Balloc>
 800c6fa:	4604      	mov	r4, r0
 800c6fc:	b930      	cbnz	r0, 800c70c <__d2b+0x24>
 800c6fe:	4602      	mov	r2, r0
 800c700:	4b23      	ldr	r3, [pc, #140]	@ (800c790 <__d2b+0xa8>)
 800c702:	4824      	ldr	r0, [pc, #144]	@ (800c794 <__d2b+0xac>)
 800c704:	f240 310f 	movw	r1, #783	@ 0x30f
 800c708:	f000 fa72 	bl	800cbf0 <__assert_func>
 800c70c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c710:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c714:	b10d      	cbz	r5, 800c71a <__d2b+0x32>
 800c716:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c71a:	9301      	str	r3, [sp, #4]
 800c71c:	f1b8 0300 	subs.w	r3, r8, #0
 800c720:	d023      	beq.n	800c76a <__d2b+0x82>
 800c722:	4668      	mov	r0, sp
 800c724:	9300      	str	r3, [sp, #0]
 800c726:	f7ff fd84 	bl	800c232 <__lo0bits>
 800c72a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c72e:	b1d0      	cbz	r0, 800c766 <__d2b+0x7e>
 800c730:	f1c0 0320 	rsb	r3, r0, #32
 800c734:	fa02 f303 	lsl.w	r3, r2, r3
 800c738:	430b      	orrs	r3, r1
 800c73a:	40c2      	lsrs	r2, r0
 800c73c:	6163      	str	r3, [r4, #20]
 800c73e:	9201      	str	r2, [sp, #4]
 800c740:	9b01      	ldr	r3, [sp, #4]
 800c742:	61a3      	str	r3, [r4, #24]
 800c744:	2b00      	cmp	r3, #0
 800c746:	bf0c      	ite	eq
 800c748:	2201      	moveq	r2, #1
 800c74a:	2202      	movne	r2, #2
 800c74c:	6122      	str	r2, [r4, #16]
 800c74e:	b1a5      	cbz	r5, 800c77a <__d2b+0x92>
 800c750:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c754:	4405      	add	r5, r0
 800c756:	603d      	str	r5, [r7, #0]
 800c758:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c75c:	6030      	str	r0, [r6, #0]
 800c75e:	4620      	mov	r0, r4
 800c760:	b003      	add	sp, #12
 800c762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c766:	6161      	str	r1, [r4, #20]
 800c768:	e7ea      	b.n	800c740 <__d2b+0x58>
 800c76a:	a801      	add	r0, sp, #4
 800c76c:	f7ff fd61 	bl	800c232 <__lo0bits>
 800c770:	9b01      	ldr	r3, [sp, #4]
 800c772:	6163      	str	r3, [r4, #20]
 800c774:	3020      	adds	r0, #32
 800c776:	2201      	movs	r2, #1
 800c778:	e7e8      	b.n	800c74c <__d2b+0x64>
 800c77a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c77e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c782:	6038      	str	r0, [r7, #0]
 800c784:	6918      	ldr	r0, [r3, #16]
 800c786:	f7ff fd35 	bl	800c1f4 <__hi0bits>
 800c78a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c78e:	e7e5      	b.n	800c75c <__d2b+0x74>
 800c790:	0800e7e0 	.word	0x0800e7e0
 800c794:	0800e7f1 	.word	0x0800e7f1

0800c798 <__ssputs_r>:
 800c798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c79c:	688e      	ldr	r6, [r1, #8]
 800c79e:	461f      	mov	r7, r3
 800c7a0:	42be      	cmp	r6, r7
 800c7a2:	680b      	ldr	r3, [r1, #0]
 800c7a4:	4682      	mov	sl, r0
 800c7a6:	460c      	mov	r4, r1
 800c7a8:	4690      	mov	r8, r2
 800c7aa:	d82d      	bhi.n	800c808 <__ssputs_r+0x70>
 800c7ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c7b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c7b4:	d026      	beq.n	800c804 <__ssputs_r+0x6c>
 800c7b6:	6965      	ldr	r5, [r4, #20]
 800c7b8:	6909      	ldr	r1, [r1, #16]
 800c7ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7be:	eba3 0901 	sub.w	r9, r3, r1
 800c7c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7c6:	1c7b      	adds	r3, r7, #1
 800c7c8:	444b      	add	r3, r9
 800c7ca:	106d      	asrs	r5, r5, #1
 800c7cc:	429d      	cmp	r5, r3
 800c7ce:	bf38      	it	cc
 800c7d0:	461d      	movcc	r5, r3
 800c7d2:	0553      	lsls	r3, r2, #21
 800c7d4:	d527      	bpl.n	800c826 <__ssputs_r+0x8e>
 800c7d6:	4629      	mov	r1, r5
 800c7d8:	f7fd ff12 	bl	800a600 <_malloc_r>
 800c7dc:	4606      	mov	r6, r0
 800c7de:	b360      	cbz	r0, 800c83a <__ssputs_r+0xa2>
 800c7e0:	6921      	ldr	r1, [r4, #16]
 800c7e2:	464a      	mov	r2, r9
 800c7e4:	f000 f9f6 	bl	800cbd4 <memcpy>
 800c7e8:	89a3      	ldrh	r3, [r4, #12]
 800c7ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c7ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c7f2:	81a3      	strh	r3, [r4, #12]
 800c7f4:	6126      	str	r6, [r4, #16]
 800c7f6:	6165      	str	r5, [r4, #20]
 800c7f8:	444e      	add	r6, r9
 800c7fa:	eba5 0509 	sub.w	r5, r5, r9
 800c7fe:	6026      	str	r6, [r4, #0]
 800c800:	60a5      	str	r5, [r4, #8]
 800c802:	463e      	mov	r6, r7
 800c804:	42be      	cmp	r6, r7
 800c806:	d900      	bls.n	800c80a <__ssputs_r+0x72>
 800c808:	463e      	mov	r6, r7
 800c80a:	6820      	ldr	r0, [r4, #0]
 800c80c:	4632      	mov	r2, r6
 800c80e:	4641      	mov	r1, r8
 800c810:	f000 f9c6 	bl	800cba0 <memmove>
 800c814:	68a3      	ldr	r3, [r4, #8]
 800c816:	1b9b      	subs	r3, r3, r6
 800c818:	60a3      	str	r3, [r4, #8]
 800c81a:	6823      	ldr	r3, [r4, #0]
 800c81c:	4433      	add	r3, r6
 800c81e:	6023      	str	r3, [r4, #0]
 800c820:	2000      	movs	r0, #0
 800c822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c826:	462a      	mov	r2, r5
 800c828:	f000 fa26 	bl	800cc78 <_realloc_r>
 800c82c:	4606      	mov	r6, r0
 800c82e:	2800      	cmp	r0, #0
 800c830:	d1e0      	bne.n	800c7f4 <__ssputs_r+0x5c>
 800c832:	6921      	ldr	r1, [r4, #16]
 800c834:	4650      	mov	r0, sl
 800c836:	f7ff fbeb 	bl	800c010 <_free_r>
 800c83a:	230c      	movs	r3, #12
 800c83c:	f8ca 3000 	str.w	r3, [sl]
 800c840:	89a3      	ldrh	r3, [r4, #12]
 800c842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c846:	81a3      	strh	r3, [r4, #12]
 800c848:	f04f 30ff 	mov.w	r0, #4294967295
 800c84c:	e7e9      	b.n	800c822 <__ssputs_r+0x8a>
	...

0800c850 <_svfiprintf_r>:
 800c850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c854:	4698      	mov	r8, r3
 800c856:	898b      	ldrh	r3, [r1, #12]
 800c858:	061b      	lsls	r3, r3, #24
 800c85a:	b09d      	sub	sp, #116	@ 0x74
 800c85c:	4607      	mov	r7, r0
 800c85e:	460d      	mov	r5, r1
 800c860:	4614      	mov	r4, r2
 800c862:	d510      	bpl.n	800c886 <_svfiprintf_r+0x36>
 800c864:	690b      	ldr	r3, [r1, #16]
 800c866:	b973      	cbnz	r3, 800c886 <_svfiprintf_r+0x36>
 800c868:	2140      	movs	r1, #64	@ 0x40
 800c86a:	f7fd fec9 	bl	800a600 <_malloc_r>
 800c86e:	6028      	str	r0, [r5, #0]
 800c870:	6128      	str	r0, [r5, #16]
 800c872:	b930      	cbnz	r0, 800c882 <_svfiprintf_r+0x32>
 800c874:	230c      	movs	r3, #12
 800c876:	603b      	str	r3, [r7, #0]
 800c878:	f04f 30ff 	mov.w	r0, #4294967295
 800c87c:	b01d      	add	sp, #116	@ 0x74
 800c87e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c882:	2340      	movs	r3, #64	@ 0x40
 800c884:	616b      	str	r3, [r5, #20]
 800c886:	2300      	movs	r3, #0
 800c888:	9309      	str	r3, [sp, #36]	@ 0x24
 800c88a:	2320      	movs	r3, #32
 800c88c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c890:	f8cd 800c 	str.w	r8, [sp, #12]
 800c894:	2330      	movs	r3, #48	@ 0x30
 800c896:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ca34 <_svfiprintf_r+0x1e4>
 800c89a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c89e:	f04f 0901 	mov.w	r9, #1
 800c8a2:	4623      	mov	r3, r4
 800c8a4:	469a      	mov	sl, r3
 800c8a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8aa:	b10a      	cbz	r2, 800c8b0 <_svfiprintf_r+0x60>
 800c8ac:	2a25      	cmp	r2, #37	@ 0x25
 800c8ae:	d1f9      	bne.n	800c8a4 <_svfiprintf_r+0x54>
 800c8b0:	ebba 0b04 	subs.w	fp, sl, r4
 800c8b4:	d00b      	beq.n	800c8ce <_svfiprintf_r+0x7e>
 800c8b6:	465b      	mov	r3, fp
 800c8b8:	4622      	mov	r2, r4
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	4638      	mov	r0, r7
 800c8be:	f7ff ff6b 	bl	800c798 <__ssputs_r>
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	f000 80a7 	beq.w	800ca16 <_svfiprintf_r+0x1c6>
 800c8c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c8ca:	445a      	add	r2, fp
 800c8cc:	9209      	str	r2, [sp, #36]	@ 0x24
 800c8ce:	f89a 3000 	ldrb.w	r3, [sl]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f000 809f 	beq.w	800ca16 <_svfiprintf_r+0x1c6>
 800c8d8:	2300      	movs	r3, #0
 800c8da:	f04f 32ff 	mov.w	r2, #4294967295
 800c8de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8e2:	f10a 0a01 	add.w	sl, sl, #1
 800c8e6:	9304      	str	r3, [sp, #16]
 800c8e8:	9307      	str	r3, [sp, #28]
 800c8ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c8ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800c8f0:	4654      	mov	r4, sl
 800c8f2:	2205      	movs	r2, #5
 800c8f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8f8:	484e      	ldr	r0, [pc, #312]	@ (800ca34 <_svfiprintf_r+0x1e4>)
 800c8fa:	f7f3 fc69 	bl	80001d0 <memchr>
 800c8fe:	9a04      	ldr	r2, [sp, #16]
 800c900:	b9d8      	cbnz	r0, 800c93a <_svfiprintf_r+0xea>
 800c902:	06d0      	lsls	r0, r2, #27
 800c904:	bf44      	itt	mi
 800c906:	2320      	movmi	r3, #32
 800c908:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c90c:	0711      	lsls	r1, r2, #28
 800c90e:	bf44      	itt	mi
 800c910:	232b      	movmi	r3, #43	@ 0x2b
 800c912:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c916:	f89a 3000 	ldrb.w	r3, [sl]
 800c91a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c91c:	d015      	beq.n	800c94a <_svfiprintf_r+0xfa>
 800c91e:	9a07      	ldr	r2, [sp, #28]
 800c920:	4654      	mov	r4, sl
 800c922:	2000      	movs	r0, #0
 800c924:	f04f 0c0a 	mov.w	ip, #10
 800c928:	4621      	mov	r1, r4
 800c92a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c92e:	3b30      	subs	r3, #48	@ 0x30
 800c930:	2b09      	cmp	r3, #9
 800c932:	d94b      	bls.n	800c9cc <_svfiprintf_r+0x17c>
 800c934:	b1b0      	cbz	r0, 800c964 <_svfiprintf_r+0x114>
 800c936:	9207      	str	r2, [sp, #28]
 800c938:	e014      	b.n	800c964 <_svfiprintf_r+0x114>
 800c93a:	eba0 0308 	sub.w	r3, r0, r8
 800c93e:	fa09 f303 	lsl.w	r3, r9, r3
 800c942:	4313      	orrs	r3, r2
 800c944:	9304      	str	r3, [sp, #16]
 800c946:	46a2      	mov	sl, r4
 800c948:	e7d2      	b.n	800c8f0 <_svfiprintf_r+0xa0>
 800c94a:	9b03      	ldr	r3, [sp, #12]
 800c94c:	1d19      	adds	r1, r3, #4
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	9103      	str	r1, [sp, #12]
 800c952:	2b00      	cmp	r3, #0
 800c954:	bfbb      	ittet	lt
 800c956:	425b      	neglt	r3, r3
 800c958:	f042 0202 	orrlt.w	r2, r2, #2
 800c95c:	9307      	strge	r3, [sp, #28]
 800c95e:	9307      	strlt	r3, [sp, #28]
 800c960:	bfb8      	it	lt
 800c962:	9204      	strlt	r2, [sp, #16]
 800c964:	7823      	ldrb	r3, [r4, #0]
 800c966:	2b2e      	cmp	r3, #46	@ 0x2e
 800c968:	d10a      	bne.n	800c980 <_svfiprintf_r+0x130>
 800c96a:	7863      	ldrb	r3, [r4, #1]
 800c96c:	2b2a      	cmp	r3, #42	@ 0x2a
 800c96e:	d132      	bne.n	800c9d6 <_svfiprintf_r+0x186>
 800c970:	9b03      	ldr	r3, [sp, #12]
 800c972:	1d1a      	adds	r2, r3, #4
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	9203      	str	r2, [sp, #12]
 800c978:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c97c:	3402      	adds	r4, #2
 800c97e:	9305      	str	r3, [sp, #20]
 800c980:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ca44 <_svfiprintf_r+0x1f4>
 800c984:	7821      	ldrb	r1, [r4, #0]
 800c986:	2203      	movs	r2, #3
 800c988:	4650      	mov	r0, sl
 800c98a:	f7f3 fc21 	bl	80001d0 <memchr>
 800c98e:	b138      	cbz	r0, 800c9a0 <_svfiprintf_r+0x150>
 800c990:	9b04      	ldr	r3, [sp, #16]
 800c992:	eba0 000a 	sub.w	r0, r0, sl
 800c996:	2240      	movs	r2, #64	@ 0x40
 800c998:	4082      	lsls	r2, r0
 800c99a:	4313      	orrs	r3, r2
 800c99c:	3401      	adds	r4, #1
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9a4:	4824      	ldr	r0, [pc, #144]	@ (800ca38 <_svfiprintf_r+0x1e8>)
 800c9a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c9aa:	2206      	movs	r2, #6
 800c9ac:	f7f3 fc10 	bl	80001d0 <memchr>
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	d036      	beq.n	800ca22 <_svfiprintf_r+0x1d2>
 800c9b4:	4b21      	ldr	r3, [pc, #132]	@ (800ca3c <_svfiprintf_r+0x1ec>)
 800c9b6:	bb1b      	cbnz	r3, 800ca00 <_svfiprintf_r+0x1b0>
 800c9b8:	9b03      	ldr	r3, [sp, #12]
 800c9ba:	3307      	adds	r3, #7
 800c9bc:	f023 0307 	bic.w	r3, r3, #7
 800c9c0:	3308      	adds	r3, #8
 800c9c2:	9303      	str	r3, [sp, #12]
 800c9c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c6:	4433      	add	r3, r6
 800c9c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ca:	e76a      	b.n	800c8a2 <_svfiprintf_r+0x52>
 800c9cc:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9d0:	460c      	mov	r4, r1
 800c9d2:	2001      	movs	r0, #1
 800c9d4:	e7a8      	b.n	800c928 <_svfiprintf_r+0xd8>
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	3401      	adds	r4, #1
 800c9da:	9305      	str	r3, [sp, #20]
 800c9dc:	4619      	mov	r1, r3
 800c9de:	f04f 0c0a 	mov.w	ip, #10
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9e8:	3a30      	subs	r2, #48	@ 0x30
 800c9ea:	2a09      	cmp	r2, #9
 800c9ec:	d903      	bls.n	800c9f6 <_svfiprintf_r+0x1a6>
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d0c6      	beq.n	800c980 <_svfiprintf_r+0x130>
 800c9f2:	9105      	str	r1, [sp, #20]
 800c9f4:	e7c4      	b.n	800c980 <_svfiprintf_r+0x130>
 800c9f6:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9fa:	4604      	mov	r4, r0
 800c9fc:	2301      	movs	r3, #1
 800c9fe:	e7f0      	b.n	800c9e2 <_svfiprintf_r+0x192>
 800ca00:	ab03      	add	r3, sp, #12
 800ca02:	9300      	str	r3, [sp, #0]
 800ca04:	462a      	mov	r2, r5
 800ca06:	4b0e      	ldr	r3, [pc, #56]	@ (800ca40 <_svfiprintf_r+0x1f0>)
 800ca08:	a904      	add	r1, sp, #16
 800ca0a:	4638      	mov	r0, r7
 800ca0c:	f7fd ff24 	bl	800a858 <_printf_float>
 800ca10:	1c42      	adds	r2, r0, #1
 800ca12:	4606      	mov	r6, r0
 800ca14:	d1d6      	bne.n	800c9c4 <_svfiprintf_r+0x174>
 800ca16:	89ab      	ldrh	r3, [r5, #12]
 800ca18:	065b      	lsls	r3, r3, #25
 800ca1a:	f53f af2d 	bmi.w	800c878 <_svfiprintf_r+0x28>
 800ca1e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ca20:	e72c      	b.n	800c87c <_svfiprintf_r+0x2c>
 800ca22:	ab03      	add	r3, sp, #12
 800ca24:	9300      	str	r3, [sp, #0]
 800ca26:	462a      	mov	r2, r5
 800ca28:	4b05      	ldr	r3, [pc, #20]	@ (800ca40 <_svfiprintf_r+0x1f0>)
 800ca2a:	a904      	add	r1, sp, #16
 800ca2c:	4638      	mov	r0, r7
 800ca2e:	f7fe f9ab 	bl	800ad88 <_printf_i>
 800ca32:	e7ed      	b.n	800ca10 <_svfiprintf_r+0x1c0>
 800ca34:	0800e84a 	.word	0x0800e84a
 800ca38:	0800e854 	.word	0x0800e854
 800ca3c:	0800a859 	.word	0x0800a859
 800ca40:	0800c799 	.word	0x0800c799
 800ca44:	0800e850 	.word	0x0800e850

0800ca48 <__sflush_r>:
 800ca48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca50:	0716      	lsls	r6, r2, #28
 800ca52:	4605      	mov	r5, r0
 800ca54:	460c      	mov	r4, r1
 800ca56:	d454      	bmi.n	800cb02 <__sflush_r+0xba>
 800ca58:	684b      	ldr	r3, [r1, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	dc02      	bgt.n	800ca64 <__sflush_r+0x1c>
 800ca5e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	dd48      	ble.n	800caf6 <__sflush_r+0xae>
 800ca64:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca66:	2e00      	cmp	r6, #0
 800ca68:	d045      	beq.n	800caf6 <__sflush_r+0xae>
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca70:	682f      	ldr	r7, [r5, #0]
 800ca72:	6a21      	ldr	r1, [r4, #32]
 800ca74:	602b      	str	r3, [r5, #0]
 800ca76:	d030      	beq.n	800cada <__sflush_r+0x92>
 800ca78:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca7a:	89a3      	ldrh	r3, [r4, #12]
 800ca7c:	0759      	lsls	r1, r3, #29
 800ca7e:	d505      	bpl.n	800ca8c <__sflush_r+0x44>
 800ca80:	6863      	ldr	r3, [r4, #4]
 800ca82:	1ad2      	subs	r2, r2, r3
 800ca84:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca86:	b10b      	cbz	r3, 800ca8c <__sflush_r+0x44>
 800ca88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca8a:	1ad2      	subs	r2, r2, r3
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca90:	6a21      	ldr	r1, [r4, #32]
 800ca92:	4628      	mov	r0, r5
 800ca94:	47b0      	blx	r6
 800ca96:	1c43      	adds	r3, r0, #1
 800ca98:	89a3      	ldrh	r3, [r4, #12]
 800ca9a:	d106      	bne.n	800caaa <__sflush_r+0x62>
 800ca9c:	6829      	ldr	r1, [r5, #0]
 800ca9e:	291d      	cmp	r1, #29
 800caa0:	d82b      	bhi.n	800cafa <__sflush_r+0xb2>
 800caa2:	4a2a      	ldr	r2, [pc, #168]	@ (800cb4c <__sflush_r+0x104>)
 800caa4:	40ca      	lsrs	r2, r1
 800caa6:	07d6      	lsls	r6, r2, #31
 800caa8:	d527      	bpl.n	800cafa <__sflush_r+0xb2>
 800caaa:	2200      	movs	r2, #0
 800caac:	6062      	str	r2, [r4, #4]
 800caae:	04d9      	lsls	r1, r3, #19
 800cab0:	6922      	ldr	r2, [r4, #16]
 800cab2:	6022      	str	r2, [r4, #0]
 800cab4:	d504      	bpl.n	800cac0 <__sflush_r+0x78>
 800cab6:	1c42      	adds	r2, r0, #1
 800cab8:	d101      	bne.n	800cabe <__sflush_r+0x76>
 800caba:	682b      	ldr	r3, [r5, #0]
 800cabc:	b903      	cbnz	r3, 800cac0 <__sflush_r+0x78>
 800cabe:	6560      	str	r0, [r4, #84]	@ 0x54
 800cac0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cac2:	602f      	str	r7, [r5, #0]
 800cac4:	b1b9      	cbz	r1, 800caf6 <__sflush_r+0xae>
 800cac6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800caca:	4299      	cmp	r1, r3
 800cacc:	d002      	beq.n	800cad4 <__sflush_r+0x8c>
 800cace:	4628      	mov	r0, r5
 800cad0:	f7ff fa9e 	bl	800c010 <_free_r>
 800cad4:	2300      	movs	r3, #0
 800cad6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cad8:	e00d      	b.n	800caf6 <__sflush_r+0xae>
 800cada:	2301      	movs	r3, #1
 800cadc:	4628      	mov	r0, r5
 800cade:	47b0      	blx	r6
 800cae0:	4602      	mov	r2, r0
 800cae2:	1c50      	adds	r0, r2, #1
 800cae4:	d1c9      	bne.n	800ca7a <__sflush_r+0x32>
 800cae6:	682b      	ldr	r3, [r5, #0]
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d0c6      	beq.n	800ca7a <__sflush_r+0x32>
 800caec:	2b1d      	cmp	r3, #29
 800caee:	d001      	beq.n	800caf4 <__sflush_r+0xac>
 800caf0:	2b16      	cmp	r3, #22
 800caf2:	d11e      	bne.n	800cb32 <__sflush_r+0xea>
 800caf4:	602f      	str	r7, [r5, #0]
 800caf6:	2000      	movs	r0, #0
 800caf8:	e022      	b.n	800cb40 <__sflush_r+0xf8>
 800cafa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cafe:	b21b      	sxth	r3, r3
 800cb00:	e01b      	b.n	800cb3a <__sflush_r+0xf2>
 800cb02:	690f      	ldr	r7, [r1, #16]
 800cb04:	2f00      	cmp	r7, #0
 800cb06:	d0f6      	beq.n	800caf6 <__sflush_r+0xae>
 800cb08:	0793      	lsls	r3, r2, #30
 800cb0a:	680e      	ldr	r6, [r1, #0]
 800cb0c:	bf08      	it	eq
 800cb0e:	694b      	ldreq	r3, [r1, #20]
 800cb10:	600f      	str	r7, [r1, #0]
 800cb12:	bf18      	it	ne
 800cb14:	2300      	movne	r3, #0
 800cb16:	eba6 0807 	sub.w	r8, r6, r7
 800cb1a:	608b      	str	r3, [r1, #8]
 800cb1c:	f1b8 0f00 	cmp.w	r8, #0
 800cb20:	dde9      	ble.n	800caf6 <__sflush_r+0xae>
 800cb22:	6a21      	ldr	r1, [r4, #32]
 800cb24:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cb26:	4643      	mov	r3, r8
 800cb28:	463a      	mov	r2, r7
 800cb2a:	4628      	mov	r0, r5
 800cb2c:	47b0      	blx	r6
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	dc08      	bgt.n	800cb44 <__sflush_r+0xfc>
 800cb32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb3a:	81a3      	strh	r3, [r4, #12]
 800cb3c:	f04f 30ff 	mov.w	r0, #4294967295
 800cb40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb44:	4407      	add	r7, r0
 800cb46:	eba8 0800 	sub.w	r8, r8, r0
 800cb4a:	e7e7      	b.n	800cb1c <__sflush_r+0xd4>
 800cb4c:	20400001 	.word	0x20400001

0800cb50 <_fflush_r>:
 800cb50:	b538      	push	{r3, r4, r5, lr}
 800cb52:	690b      	ldr	r3, [r1, #16]
 800cb54:	4605      	mov	r5, r0
 800cb56:	460c      	mov	r4, r1
 800cb58:	b913      	cbnz	r3, 800cb60 <_fflush_r+0x10>
 800cb5a:	2500      	movs	r5, #0
 800cb5c:	4628      	mov	r0, r5
 800cb5e:	bd38      	pop	{r3, r4, r5, pc}
 800cb60:	b118      	cbz	r0, 800cb6a <_fflush_r+0x1a>
 800cb62:	6a03      	ldr	r3, [r0, #32]
 800cb64:	b90b      	cbnz	r3, 800cb6a <_fflush_r+0x1a>
 800cb66:	f7fe fab9 	bl	800b0dc <__sinit>
 800cb6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d0f3      	beq.n	800cb5a <_fflush_r+0xa>
 800cb72:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb74:	07d0      	lsls	r0, r2, #31
 800cb76:	d404      	bmi.n	800cb82 <_fflush_r+0x32>
 800cb78:	0599      	lsls	r1, r3, #22
 800cb7a:	d402      	bmi.n	800cb82 <_fflush_r+0x32>
 800cb7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb7e:	f7fe fbea 	bl	800b356 <__retarget_lock_acquire_recursive>
 800cb82:	4628      	mov	r0, r5
 800cb84:	4621      	mov	r1, r4
 800cb86:	f7ff ff5f 	bl	800ca48 <__sflush_r>
 800cb8a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb8c:	07da      	lsls	r2, r3, #31
 800cb8e:	4605      	mov	r5, r0
 800cb90:	d4e4      	bmi.n	800cb5c <_fflush_r+0xc>
 800cb92:	89a3      	ldrh	r3, [r4, #12]
 800cb94:	059b      	lsls	r3, r3, #22
 800cb96:	d4e1      	bmi.n	800cb5c <_fflush_r+0xc>
 800cb98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb9a:	f7fe fbdd 	bl	800b358 <__retarget_lock_release_recursive>
 800cb9e:	e7dd      	b.n	800cb5c <_fflush_r+0xc>

0800cba0 <memmove>:
 800cba0:	4288      	cmp	r0, r1
 800cba2:	b510      	push	{r4, lr}
 800cba4:	eb01 0402 	add.w	r4, r1, r2
 800cba8:	d902      	bls.n	800cbb0 <memmove+0x10>
 800cbaa:	4284      	cmp	r4, r0
 800cbac:	4623      	mov	r3, r4
 800cbae:	d807      	bhi.n	800cbc0 <memmove+0x20>
 800cbb0:	1e43      	subs	r3, r0, #1
 800cbb2:	42a1      	cmp	r1, r4
 800cbb4:	d008      	beq.n	800cbc8 <memmove+0x28>
 800cbb6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cbba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cbbe:	e7f8      	b.n	800cbb2 <memmove+0x12>
 800cbc0:	4402      	add	r2, r0
 800cbc2:	4601      	mov	r1, r0
 800cbc4:	428a      	cmp	r2, r1
 800cbc6:	d100      	bne.n	800cbca <memmove+0x2a>
 800cbc8:	bd10      	pop	{r4, pc}
 800cbca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cbce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cbd2:	e7f7      	b.n	800cbc4 <memmove+0x24>

0800cbd4 <memcpy>:
 800cbd4:	440a      	add	r2, r1
 800cbd6:	4291      	cmp	r1, r2
 800cbd8:	f100 33ff 	add.w	r3, r0, #4294967295
 800cbdc:	d100      	bne.n	800cbe0 <memcpy+0xc>
 800cbde:	4770      	bx	lr
 800cbe0:	b510      	push	{r4, lr}
 800cbe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cbe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cbea:	4291      	cmp	r1, r2
 800cbec:	d1f9      	bne.n	800cbe2 <memcpy+0xe>
 800cbee:	bd10      	pop	{r4, pc}

0800cbf0 <__assert_func>:
 800cbf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbf2:	4614      	mov	r4, r2
 800cbf4:	461a      	mov	r2, r3
 800cbf6:	4b09      	ldr	r3, [pc, #36]	@ (800cc1c <__assert_func+0x2c>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	4605      	mov	r5, r0
 800cbfc:	68d8      	ldr	r0, [r3, #12]
 800cbfe:	b14c      	cbz	r4, 800cc14 <__assert_func+0x24>
 800cc00:	4b07      	ldr	r3, [pc, #28]	@ (800cc20 <__assert_func+0x30>)
 800cc02:	9100      	str	r1, [sp, #0]
 800cc04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc08:	4906      	ldr	r1, [pc, #24]	@ (800cc24 <__assert_func+0x34>)
 800cc0a:	462b      	mov	r3, r5
 800cc0c:	f000 f870 	bl	800ccf0 <fiprintf>
 800cc10:	f000 f880 	bl	800cd14 <abort>
 800cc14:	4b04      	ldr	r3, [pc, #16]	@ (800cc28 <__assert_func+0x38>)
 800cc16:	461c      	mov	r4, r3
 800cc18:	e7f3      	b.n	800cc02 <__assert_func+0x12>
 800cc1a:	bf00      	nop
 800cc1c:	2000003c 	.word	0x2000003c
 800cc20:	0800e865 	.word	0x0800e865
 800cc24:	0800e872 	.word	0x0800e872
 800cc28:	0800e8a0 	.word	0x0800e8a0

0800cc2c <_calloc_r>:
 800cc2c:	b570      	push	{r4, r5, r6, lr}
 800cc2e:	fba1 5402 	umull	r5, r4, r1, r2
 800cc32:	b934      	cbnz	r4, 800cc42 <_calloc_r+0x16>
 800cc34:	4629      	mov	r1, r5
 800cc36:	f7fd fce3 	bl	800a600 <_malloc_r>
 800cc3a:	4606      	mov	r6, r0
 800cc3c:	b928      	cbnz	r0, 800cc4a <_calloc_r+0x1e>
 800cc3e:	4630      	mov	r0, r6
 800cc40:	bd70      	pop	{r4, r5, r6, pc}
 800cc42:	220c      	movs	r2, #12
 800cc44:	6002      	str	r2, [r0, #0]
 800cc46:	2600      	movs	r6, #0
 800cc48:	e7f9      	b.n	800cc3e <_calloc_r+0x12>
 800cc4a:	462a      	mov	r2, r5
 800cc4c:	4621      	mov	r1, r4
 800cc4e:	f7fe faf4 	bl	800b23a <memset>
 800cc52:	e7f4      	b.n	800cc3e <_calloc_r+0x12>

0800cc54 <__ascii_mbtowc>:
 800cc54:	b082      	sub	sp, #8
 800cc56:	b901      	cbnz	r1, 800cc5a <__ascii_mbtowc+0x6>
 800cc58:	a901      	add	r1, sp, #4
 800cc5a:	b142      	cbz	r2, 800cc6e <__ascii_mbtowc+0x1a>
 800cc5c:	b14b      	cbz	r3, 800cc72 <__ascii_mbtowc+0x1e>
 800cc5e:	7813      	ldrb	r3, [r2, #0]
 800cc60:	600b      	str	r3, [r1, #0]
 800cc62:	7812      	ldrb	r2, [r2, #0]
 800cc64:	1e10      	subs	r0, r2, #0
 800cc66:	bf18      	it	ne
 800cc68:	2001      	movne	r0, #1
 800cc6a:	b002      	add	sp, #8
 800cc6c:	4770      	bx	lr
 800cc6e:	4610      	mov	r0, r2
 800cc70:	e7fb      	b.n	800cc6a <__ascii_mbtowc+0x16>
 800cc72:	f06f 0001 	mvn.w	r0, #1
 800cc76:	e7f8      	b.n	800cc6a <__ascii_mbtowc+0x16>

0800cc78 <_realloc_r>:
 800cc78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc7c:	4607      	mov	r7, r0
 800cc7e:	4614      	mov	r4, r2
 800cc80:	460d      	mov	r5, r1
 800cc82:	b921      	cbnz	r1, 800cc8e <_realloc_r+0x16>
 800cc84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc88:	4611      	mov	r1, r2
 800cc8a:	f7fd bcb9 	b.w	800a600 <_malloc_r>
 800cc8e:	b92a      	cbnz	r2, 800cc9c <_realloc_r+0x24>
 800cc90:	f7ff f9be 	bl	800c010 <_free_r>
 800cc94:	4625      	mov	r5, r4
 800cc96:	4628      	mov	r0, r5
 800cc98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc9c:	f000 f841 	bl	800cd22 <_malloc_usable_size_r>
 800cca0:	4284      	cmp	r4, r0
 800cca2:	4606      	mov	r6, r0
 800cca4:	d802      	bhi.n	800ccac <_realloc_r+0x34>
 800cca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ccaa:	d8f4      	bhi.n	800cc96 <_realloc_r+0x1e>
 800ccac:	4621      	mov	r1, r4
 800ccae:	4638      	mov	r0, r7
 800ccb0:	f7fd fca6 	bl	800a600 <_malloc_r>
 800ccb4:	4680      	mov	r8, r0
 800ccb6:	b908      	cbnz	r0, 800ccbc <_realloc_r+0x44>
 800ccb8:	4645      	mov	r5, r8
 800ccba:	e7ec      	b.n	800cc96 <_realloc_r+0x1e>
 800ccbc:	42b4      	cmp	r4, r6
 800ccbe:	4622      	mov	r2, r4
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	bf28      	it	cs
 800ccc4:	4632      	movcs	r2, r6
 800ccc6:	f7ff ff85 	bl	800cbd4 <memcpy>
 800ccca:	4629      	mov	r1, r5
 800cccc:	4638      	mov	r0, r7
 800ccce:	f7ff f99f 	bl	800c010 <_free_r>
 800ccd2:	e7f1      	b.n	800ccb8 <_realloc_r+0x40>

0800ccd4 <__ascii_wctomb>:
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	4608      	mov	r0, r1
 800ccd8:	b141      	cbz	r1, 800ccec <__ascii_wctomb+0x18>
 800ccda:	2aff      	cmp	r2, #255	@ 0xff
 800ccdc:	d904      	bls.n	800cce8 <__ascii_wctomb+0x14>
 800ccde:	228a      	movs	r2, #138	@ 0x8a
 800cce0:	601a      	str	r2, [r3, #0]
 800cce2:	f04f 30ff 	mov.w	r0, #4294967295
 800cce6:	4770      	bx	lr
 800cce8:	700a      	strb	r2, [r1, #0]
 800ccea:	2001      	movs	r0, #1
 800ccec:	4770      	bx	lr
	...

0800ccf0 <fiprintf>:
 800ccf0:	b40e      	push	{r1, r2, r3}
 800ccf2:	b503      	push	{r0, r1, lr}
 800ccf4:	4601      	mov	r1, r0
 800ccf6:	ab03      	add	r3, sp, #12
 800ccf8:	4805      	ldr	r0, [pc, #20]	@ (800cd10 <fiprintf+0x20>)
 800ccfa:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccfe:	6800      	ldr	r0, [r0, #0]
 800cd00:	9301      	str	r3, [sp, #4]
 800cd02:	f000 f83f 	bl	800cd84 <_vfiprintf_r>
 800cd06:	b002      	add	sp, #8
 800cd08:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd0c:	b003      	add	sp, #12
 800cd0e:	4770      	bx	lr
 800cd10:	2000003c 	.word	0x2000003c

0800cd14 <abort>:
 800cd14:	b508      	push	{r3, lr}
 800cd16:	2006      	movs	r0, #6
 800cd18:	f000 fa08 	bl	800d12c <raise>
 800cd1c:	2001      	movs	r0, #1
 800cd1e:	f7f5 f9a7 	bl	8002070 <_exit>

0800cd22 <_malloc_usable_size_r>:
 800cd22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd26:	1f18      	subs	r0, r3, #4
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	bfbc      	itt	lt
 800cd2c:	580b      	ldrlt	r3, [r1, r0]
 800cd2e:	18c0      	addlt	r0, r0, r3
 800cd30:	4770      	bx	lr

0800cd32 <__sfputc_r>:
 800cd32:	6893      	ldr	r3, [r2, #8]
 800cd34:	3b01      	subs	r3, #1
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	b410      	push	{r4}
 800cd3a:	6093      	str	r3, [r2, #8]
 800cd3c:	da08      	bge.n	800cd50 <__sfputc_r+0x1e>
 800cd3e:	6994      	ldr	r4, [r2, #24]
 800cd40:	42a3      	cmp	r3, r4
 800cd42:	db01      	blt.n	800cd48 <__sfputc_r+0x16>
 800cd44:	290a      	cmp	r1, #10
 800cd46:	d103      	bne.n	800cd50 <__sfputc_r+0x1e>
 800cd48:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd4c:	f000 b932 	b.w	800cfb4 <__swbuf_r>
 800cd50:	6813      	ldr	r3, [r2, #0]
 800cd52:	1c58      	adds	r0, r3, #1
 800cd54:	6010      	str	r0, [r2, #0]
 800cd56:	7019      	strb	r1, [r3, #0]
 800cd58:	4608      	mov	r0, r1
 800cd5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd5e:	4770      	bx	lr

0800cd60 <__sfputs_r>:
 800cd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd62:	4606      	mov	r6, r0
 800cd64:	460f      	mov	r7, r1
 800cd66:	4614      	mov	r4, r2
 800cd68:	18d5      	adds	r5, r2, r3
 800cd6a:	42ac      	cmp	r4, r5
 800cd6c:	d101      	bne.n	800cd72 <__sfputs_r+0x12>
 800cd6e:	2000      	movs	r0, #0
 800cd70:	e007      	b.n	800cd82 <__sfputs_r+0x22>
 800cd72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd76:	463a      	mov	r2, r7
 800cd78:	4630      	mov	r0, r6
 800cd7a:	f7ff ffda 	bl	800cd32 <__sfputc_r>
 800cd7e:	1c43      	adds	r3, r0, #1
 800cd80:	d1f3      	bne.n	800cd6a <__sfputs_r+0xa>
 800cd82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd84 <_vfiprintf_r>:
 800cd84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd88:	460d      	mov	r5, r1
 800cd8a:	b09d      	sub	sp, #116	@ 0x74
 800cd8c:	4614      	mov	r4, r2
 800cd8e:	4698      	mov	r8, r3
 800cd90:	4606      	mov	r6, r0
 800cd92:	b118      	cbz	r0, 800cd9c <_vfiprintf_r+0x18>
 800cd94:	6a03      	ldr	r3, [r0, #32]
 800cd96:	b90b      	cbnz	r3, 800cd9c <_vfiprintf_r+0x18>
 800cd98:	f7fe f9a0 	bl	800b0dc <__sinit>
 800cd9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd9e:	07d9      	lsls	r1, r3, #31
 800cda0:	d405      	bmi.n	800cdae <_vfiprintf_r+0x2a>
 800cda2:	89ab      	ldrh	r3, [r5, #12]
 800cda4:	059a      	lsls	r2, r3, #22
 800cda6:	d402      	bmi.n	800cdae <_vfiprintf_r+0x2a>
 800cda8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cdaa:	f7fe fad4 	bl	800b356 <__retarget_lock_acquire_recursive>
 800cdae:	89ab      	ldrh	r3, [r5, #12]
 800cdb0:	071b      	lsls	r3, r3, #28
 800cdb2:	d501      	bpl.n	800cdb8 <_vfiprintf_r+0x34>
 800cdb4:	692b      	ldr	r3, [r5, #16]
 800cdb6:	b99b      	cbnz	r3, 800cde0 <_vfiprintf_r+0x5c>
 800cdb8:	4629      	mov	r1, r5
 800cdba:	4630      	mov	r0, r6
 800cdbc:	f000 f938 	bl	800d030 <__swsetup_r>
 800cdc0:	b170      	cbz	r0, 800cde0 <_vfiprintf_r+0x5c>
 800cdc2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cdc4:	07dc      	lsls	r4, r3, #31
 800cdc6:	d504      	bpl.n	800cdd2 <_vfiprintf_r+0x4e>
 800cdc8:	f04f 30ff 	mov.w	r0, #4294967295
 800cdcc:	b01d      	add	sp, #116	@ 0x74
 800cdce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdd2:	89ab      	ldrh	r3, [r5, #12]
 800cdd4:	0598      	lsls	r0, r3, #22
 800cdd6:	d4f7      	bmi.n	800cdc8 <_vfiprintf_r+0x44>
 800cdd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cdda:	f7fe fabd 	bl	800b358 <__retarget_lock_release_recursive>
 800cdde:	e7f3      	b.n	800cdc8 <_vfiprintf_r+0x44>
 800cde0:	2300      	movs	r3, #0
 800cde2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde4:	2320      	movs	r3, #32
 800cde6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cdea:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdee:	2330      	movs	r3, #48	@ 0x30
 800cdf0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cfa0 <_vfiprintf_r+0x21c>
 800cdf4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cdf8:	f04f 0901 	mov.w	r9, #1
 800cdfc:	4623      	mov	r3, r4
 800cdfe:	469a      	mov	sl, r3
 800ce00:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce04:	b10a      	cbz	r2, 800ce0a <_vfiprintf_r+0x86>
 800ce06:	2a25      	cmp	r2, #37	@ 0x25
 800ce08:	d1f9      	bne.n	800cdfe <_vfiprintf_r+0x7a>
 800ce0a:	ebba 0b04 	subs.w	fp, sl, r4
 800ce0e:	d00b      	beq.n	800ce28 <_vfiprintf_r+0xa4>
 800ce10:	465b      	mov	r3, fp
 800ce12:	4622      	mov	r2, r4
 800ce14:	4629      	mov	r1, r5
 800ce16:	4630      	mov	r0, r6
 800ce18:	f7ff ffa2 	bl	800cd60 <__sfputs_r>
 800ce1c:	3001      	adds	r0, #1
 800ce1e:	f000 80a7 	beq.w	800cf70 <_vfiprintf_r+0x1ec>
 800ce22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce24:	445a      	add	r2, fp
 800ce26:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce28:	f89a 3000 	ldrb.w	r3, [sl]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f000 809f 	beq.w	800cf70 <_vfiprintf_r+0x1ec>
 800ce32:	2300      	movs	r3, #0
 800ce34:	f04f 32ff 	mov.w	r2, #4294967295
 800ce38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce3c:	f10a 0a01 	add.w	sl, sl, #1
 800ce40:	9304      	str	r3, [sp, #16]
 800ce42:	9307      	str	r3, [sp, #28]
 800ce44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce48:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce4a:	4654      	mov	r4, sl
 800ce4c:	2205      	movs	r2, #5
 800ce4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce52:	4853      	ldr	r0, [pc, #332]	@ (800cfa0 <_vfiprintf_r+0x21c>)
 800ce54:	f7f3 f9bc 	bl	80001d0 <memchr>
 800ce58:	9a04      	ldr	r2, [sp, #16]
 800ce5a:	b9d8      	cbnz	r0, 800ce94 <_vfiprintf_r+0x110>
 800ce5c:	06d1      	lsls	r1, r2, #27
 800ce5e:	bf44      	itt	mi
 800ce60:	2320      	movmi	r3, #32
 800ce62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce66:	0713      	lsls	r3, r2, #28
 800ce68:	bf44      	itt	mi
 800ce6a:	232b      	movmi	r3, #43	@ 0x2b
 800ce6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce70:	f89a 3000 	ldrb.w	r3, [sl]
 800ce74:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce76:	d015      	beq.n	800cea4 <_vfiprintf_r+0x120>
 800ce78:	9a07      	ldr	r2, [sp, #28]
 800ce7a:	4654      	mov	r4, sl
 800ce7c:	2000      	movs	r0, #0
 800ce7e:	f04f 0c0a 	mov.w	ip, #10
 800ce82:	4621      	mov	r1, r4
 800ce84:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce88:	3b30      	subs	r3, #48	@ 0x30
 800ce8a:	2b09      	cmp	r3, #9
 800ce8c:	d94b      	bls.n	800cf26 <_vfiprintf_r+0x1a2>
 800ce8e:	b1b0      	cbz	r0, 800cebe <_vfiprintf_r+0x13a>
 800ce90:	9207      	str	r2, [sp, #28]
 800ce92:	e014      	b.n	800cebe <_vfiprintf_r+0x13a>
 800ce94:	eba0 0308 	sub.w	r3, r0, r8
 800ce98:	fa09 f303 	lsl.w	r3, r9, r3
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	9304      	str	r3, [sp, #16]
 800cea0:	46a2      	mov	sl, r4
 800cea2:	e7d2      	b.n	800ce4a <_vfiprintf_r+0xc6>
 800cea4:	9b03      	ldr	r3, [sp, #12]
 800cea6:	1d19      	adds	r1, r3, #4
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	9103      	str	r1, [sp, #12]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	bfbb      	ittet	lt
 800ceb0:	425b      	neglt	r3, r3
 800ceb2:	f042 0202 	orrlt.w	r2, r2, #2
 800ceb6:	9307      	strge	r3, [sp, #28]
 800ceb8:	9307      	strlt	r3, [sp, #28]
 800ceba:	bfb8      	it	lt
 800cebc:	9204      	strlt	r2, [sp, #16]
 800cebe:	7823      	ldrb	r3, [r4, #0]
 800cec0:	2b2e      	cmp	r3, #46	@ 0x2e
 800cec2:	d10a      	bne.n	800ceda <_vfiprintf_r+0x156>
 800cec4:	7863      	ldrb	r3, [r4, #1]
 800cec6:	2b2a      	cmp	r3, #42	@ 0x2a
 800cec8:	d132      	bne.n	800cf30 <_vfiprintf_r+0x1ac>
 800ceca:	9b03      	ldr	r3, [sp, #12]
 800cecc:	1d1a      	adds	r2, r3, #4
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	9203      	str	r2, [sp, #12]
 800ced2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ced6:	3402      	adds	r4, #2
 800ced8:	9305      	str	r3, [sp, #20]
 800ceda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cfb0 <_vfiprintf_r+0x22c>
 800cede:	7821      	ldrb	r1, [r4, #0]
 800cee0:	2203      	movs	r2, #3
 800cee2:	4650      	mov	r0, sl
 800cee4:	f7f3 f974 	bl	80001d0 <memchr>
 800cee8:	b138      	cbz	r0, 800cefa <_vfiprintf_r+0x176>
 800ceea:	9b04      	ldr	r3, [sp, #16]
 800ceec:	eba0 000a 	sub.w	r0, r0, sl
 800cef0:	2240      	movs	r2, #64	@ 0x40
 800cef2:	4082      	lsls	r2, r0
 800cef4:	4313      	orrs	r3, r2
 800cef6:	3401      	adds	r4, #1
 800cef8:	9304      	str	r3, [sp, #16]
 800cefa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cefe:	4829      	ldr	r0, [pc, #164]	@ (800cfa4 <_vfiprintf_r+0x220>)
 800cf00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf04:	2206      	movs	r2, #6
 800cf06:	f7f3 f963 	bl	80001d0 <memchr>
 800cf0a:	2800      	cmp	r0, #0
 800cf0c:	d03f      	beq.n	800cf8e <_vfiprintf_r+0x20a>
 800cf0e:	4b26      	ldr	r3, [pc, #152]	@ (800cfa8 <_vfiprintf_r+0x224>)
 800cf10:	bb1b      	cbnz	r3, 800cf5a <_vfiprintf_r+0x1d6>
 800cf12:	9b03      	ldr	r3, [sp, #12]
 800cf14:	3307      	adds	r3, #7
 800cf16:	f023 0307 	bic.w	r3, r3, #7
 800cf1a:	3308      	adds	r3, #8
 800cf1c:	9303      	str	r3, [sp, #12]
 800cf1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf20:	443b      	add	r3, r7
 800cf22:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf24:	e76a      	b.n	800cdfc <_vfiprintf_r+0x78>
 800cf26:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf2a:	460c      	mov	r4, r1
 800cf2c:	2001      	movs	r0, #1
 800cf2e:	e7a8      	b.n	800ce82 <_vfiprintf_r+0xfe>
 800cf30:	2300      	movs	r3, #0
 800cf32:	3401      	adds	r4, #1
 800cf34:	9305      	str	r3, [sp, #20]
 800cf36:	4619      	mov	r1, r3
 800cf38:	f04f 0c0a 	mov.w	ip, #10
 800cf3c:	4620      	mov	r0, r4
 800cf3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf42:	3a30      	subs	r2, #48	@ 0x30
 800cf44:	2a09      	cmp	r2, #9
 800cf46:	d903      	bls.n	800cf50 <_vfiprintf_r+0x1cc>
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d0c6      	beq.n	800ceda <_vfiprintf_r+0x156>
 800cf4c:	9105      	str	r1, [sp, #20]
 800cf4e:	e7c4      	b.n	800ceda <_vfiprintf_r+0x156>
 800cf50:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf54:	4604      	mov	r4, r0
 800cf56:	2301      	movs	r3, #1
 800cf58:	e7f0      	b.n	800cf3c <_vfiprintf_r+0x1b8>
 800cf5a:	ab03      	add	r3, sp, #12
 800cf5c:	9300      	str	r3, [sp, #0]
 800cf5e:	462a      	mov	r2, r5
 800cf60:	4b12      	ldr	r3, [pc, #72]	@ (800cfac <_vfiprintf_r+0x228>)
 800cf62:	a904      	add	r1, sp, #16
 800cf64:	4630      	mov	r0, r6
 800cf66:	f7fd fc77 	bl	800a858 <_printf_float>
 800cf6a:	4607      	mov	r7, r0
 800cf6c:	1c78      	adds	r0, r7, #1
 800cf6e:	d1d6      	bne.n	800cf1e <_vfiprintf_r+0x19a>
 800cf70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf72:	07d9      	lsls	r1, r3, #31
 800cf74:	d405      	bmi.n	800cf82 <_vfiprintf_r+0x1fe>
 800cf76:	89ab      	ldrh	r3, [r5, #12]
 800cf78:	059a      	lsls	r2, r3, #22
 800cf7a:	d402      	bmi.n	800cf82 <_vfiprintf_r+0x1fe>
 800cf7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf7e:	f7fe f9eb 	bl	800b358 <__retarget_lock_release_recursive>
 800cf82:	89ab      	ldrh	r3, [r5, #12]
 800cf84:	065b      	lsls	r3, r3, #25
 800cf86:	f53f af1f 	bmi.w	800cdc8 <_vfiprintf_r+0x44>
 800cf8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf8c:	e71e      	b.n	800cdcc <_vfiprintf_r+0x48>
 800cf8e:	ab03      	add	r3, sp, #12
 800cf90:	9300      	str	r3, [sp, #0]
 800cf92:	462a      	mov	r2, r5
 800cf94:	4b05      	ldr	r3, [pc, #20]	@ (800cfac <_vfiprintf_r+0x228>)
 800cf96:	a904      	add	r1, sp, #16
 800cf98:	4630      	mov	r0, r6
 800cf9a:	f7fd fef5 	bl	800ad88 <_printf_i>
 800cf9e:	e7e4      	b.n	800cf6a <_vfiprintf_r+0x1e6>
 800cfa0:	0800e84a 	.word	0x0800e84a
 800cfa4:	0800e854 	.word	0x0800e854
 800cfa8:	0800a859 	.word	0x0800a859
 800cfac:	0800cd61 	.word	0x0800cd61
 800cfb0:	0800e850 	.word	0x0800e850

0800cfb4 <__swbuf_r>:
 800cfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfb6:	460e      	mov	r6, r1
 800cfb8:	4614      	mov	r4, r2
 800cfba:	4605      	mov	r5, r0
 800cfbc:	b118      	cbz	r0, 800cfc6 <__swbuf_r+0x12>
 800cfbe:	6a03      	ldr	r3, [r0, #32]
 800cfc0:	b90b      	cbnz	r3, 800cfc6 <__swbuf_r+0x12>
 800cfc2:	f7fe f88b 	bl	800b0dc <__sinit>
 800cfc6:	69a3      	ldr	r3, [r4, #24]
 800cfc8:	60a3      	str	r3, [r4, #8]
 800cfca:	89a3      	ldrh	r3, [r4, #12]
 800cfcc:	071a      	lsls	r2, r3, #28
 800cfce:	d501      	bpl.n	800cfd4 <__swbuf_r+0x20>
 800cfd0:	6923      	ldr	r3, [r4, #16]
 800cfd2:	b943      	cbnz	r3, 800cfe6 <__swbuf_r+0x32>
 800cfd4:	4621      	mov	r1, r4
 800cfd6:	4628      	mov	r0, r5
 800cfd8:	f000 f82a 	bl	800d030 <__swsetup_r>
 800cfdc:	b118      	cbz	r0, 800cfe6 <__swbuf_r+0x32>
 800cfde:	f04f 37ff 	mov.w	r7, #4294967295
 800cfe2:	4638      	mov	r0, r7
 800cfe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfe6:	6823      	ldr	r3, [r4, #0]
 800cfe8:	6922      	ldr	r2, [r4, #16]
 800cfea:	1a98      	subs	r0, r3, r2
 800cfec:	6963      	ldr	r3, [r4, #20]
 800cfee:	b2f6      	uxtb	r6, r6
 800cff0:	4283      	cmp	r3, r0
 800cff2:	4637      	mov	r7, r6
 800cff4:	dc05      	bgt.n	800d002 <__swbuf_r+0x4e>
 800cff6:	4621      	mov	r1, r4
 800cff8:	4628      	mov	r0, r5
 800cffa:	f7ff fda9 	bl	800cb50 <_fflush_r>
 800cffe:	2800      	cmp	r0, #0
 800d000:	d1ed      	bne.n	800cfde <__swbuf_r+0x2a>
 800d002:	68a3      	ldr	r3, [r4, #8]
 800d004:	3b01      	subs	r3, #1
 800d006:	60a3      	str	r3, [r4, #8]
 800d008:	6823      	ldr	r3, [r4, #0]
 800d00a:	1c5a      	adds	r2, r3, #1
 800d00c:	6022      	str	r2, [r4, #0]
 800d00e:	701e      	strb	r6, [r3, #0]
 800d010:	6962      	ldr	r2, [r4, #20]
 800d012:	1c43      	adds	r3, r0, #1
 800d014:	429a      	cmp	r2, r3
 800d016:	d004      	beq.n	800d022 <__swbuf_r+0x6e>
 800d018:	89a3      	ldrh	r3, [r4, #12]
 800d01a:	07db      	lsls	r3, r3, #31
 800d01c:	d5e1      	bpl.n	800cfe2 <__swbuf_r+0x2e>
 800d01e:	2e0a      	cmp	r6, #10
 800d020:	d1df      	bne.n	800cfe2 <__swbuf_r+0x2e>
 800d022:	4621      	mov	r1, r4
 800d024:	4628      	mov	r0, r5
 800d026:	f7ff fd93 	bl	800cb50 <_fflush_r>
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d0d9      	beq.n	800cfe2 <__swbuf_r+0x2e>
 800d02e:	e7d6      	b.n	800cfde <__swbuf_r+0x2a>

0800d030 <__swsetup_r>:
 800d030:	b538      	push	{r3, r4, r5, lr}
 800d032:	4b29      	ldr	r3, [pc, #164]	@ (800d0d8 <__swsetup_r+0xa8>)
 800d034:	4605      	mov	r5, r0
 800d036:	6818      	ldr	r0, [r3, #0]
 800d038:	460c      	mov	r4, r1
 800d03a:	b118      	cbz	r0, 800d044 <__swsetup_r+0x14>
 800d03c:	6a03      	ldr	r3, [r0, #32]
 800d03e:	b90b      	cbnz	r3, 800d044 <__swsetup_r+0x14>
 800d040:	f7fe f84c 	bl	800b0dc <__sinit>
 800d044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d048:	0719      	lsls	r1, r3, #28
 800d04a:	d422      	bmi.n	800d092 <__swsetup_r+0x62>
 800d04c:	06da      	lsls	r2, r3, #27
 800d04e:	d407      	bmi.n	800d060 <__swsetup_r+0x30>
 800d050:	2209      	movs	r2, #9
 800d052:	602a      	str	r2, [r5, #0]
 800d054:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d058:	81a3      	strh	r3, [r4, #12]
 800d05a:	f04f 30ff 	mov.w	r0, #4294967295
 800d05e:	e033      	b.n	800d0c8 <__swsetup_r+0x98>
 800d060:	0758      	lsls	r0, r3, #29
 800d062:	d512      	bpl.n	800d08a <__swsetup_r+0x5a>
 800d064:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d066:	b141      	cbz	r1, 800d07a <__swsetup_r+0x4a>
 800d068:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d06c:	4299      	cmp	r1, r3
 800d06e:	d002      	beq.n	800d076 <__swsetup_r+0x46>
 800d070:	4628      	mov	r0, r5
 800d072:	f7fe ffcd 	bl	800c010 <_free_r>
 800d076:	2300      	movs	r3, #0
 800d078:	6363      	str	r3, [r4, #52]	@ 0x34
 800d07a:	89a3      	ldrh	r3, [r4, #12]
 800d07c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d080:	81a3      	strh	r3, [r4, #12]
 800d082:	2300      	movs	r3, #0
 800d084:	6063      	str	r3, [r4, #4]
 800d086:	6923      	ldr	r3, [r4, #16]
 800d088:	6023      	str	r3, [r4, #0]
 800d08a:	89a3      	ldrh	r3, [r4, #12]
 800d08c:	f043 0308 	orr.w	r3, r3, #8
 800d090:	81a3      	strh	r3, [r4, #12]
 800d092:	6923      	ldr	r3, [r4, #16]
 800d094:	b94b      	cbnz	r3, 800d0aa <__swsetup_r+0x7a>
 800d096:	89a3      	ldrh	r3, [r4, #12]
 800d098:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d09c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d0a0:	d003      	beq.n	800d0aa <__swsetup_r+0x7a>
 800d0a2:	4621      	mov	r1, r4
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	f000 f883 	bl	800d1b0 <__smakebuf_r>
 800d0aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0ae:	f013 0201 	ands.w	r2, r3, #1
 800d0b2:	d00a      	beq.n	800d0ca <__swsetup_r+0x9a>
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	60a2      	str	r2, [r4, #8]
 800d0b8:	6962      	ldr	r2, [r4, #20]
 800d0ba:	4252      	negs	r2, r2
 800d0bc:	61a2      	str	r2, [r4, #24]
 800d0be:	6922      	ldr	r2, [r4, #16]
 800d0c0:	b942      	cbnz	r2, 800d0d4 <__swsetup_r+0xa4>
 800d0c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d0c6:	d1c5      	bne.n	800d054 <__swsetup_r+0x24>
 800d0c8:	bd38      	pop	{r3, r4, r5, pc}
 800d0ca:	0799      	lsls	r1, r3, #30
 800d0cc:	bf58      	it	pl
 800d0ce:	6962      	ldrpl	r2, [r4, #20]
 800d0d0:	60a2      	str	r2, [r4, #8]
 800d0d2:	e7f4      	b.n	800d0be <__swsetup_r+0x8e>
 800d0d4:	2000      	movs	r0, #0
 800d0d6:	e7f7      	b.n	800d0c8 <__swsetup_r+0x98>
 800d0d8:	2000003c 	.word	0x2000003c

0800d0dc <_raise_r>:
 800d0dc:	291f      	cmp	r1, #31
 800d0de:	b538      	push	{r3, r4, r5, lr}
 800d0e0:	4605      	mov	r5, r0
 800d0e2:	460c      	mov	r4, r1
 800d0e4:	d904      	bls.n	800d0f0 <_raise_r+0x14>
 800d0e6:	2316      	movs	r3, #22
 800d0e8:	6003      	str	r3, [r0, #0]
 800d0ea:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ee:	bd38      	pop	{r3, r4, r5, pc}
 800d0f0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d0f2:	b112      	cbz	r2, 800d0fa <_raise_r+0x1e>
 800d0f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d0f8:	b94b      	cbnz	r3, 800d10e <_raise_r+0x32>
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	f000 f830 	bl	800d160 <_getpid_r>
 800d100:	4622      	mov	r2, r4
 800d102:	4601      	mov	r1, r0
 800d104:	4628      	mov	r0, r5
 800d106:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d10a:	f000 b817 	b.w	800d13c <_kill_r>
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d00a      	beq.n	800d128 <_raise_r+0x4c>
 800d112:	1c59      	adds	r1, r3, #1
 800d114:	d103      	bne.n	800d11e <_raise_r+0x42>
 800d116:	2316      	movs	r3, #22
 800d118:	6003      	str	r3, [r0, #0]
 800d11a:	2001      	movs	r0, #1
 800d11c:	e7e7      	b.n	800d0ee <_raise_r+0x12>
 800d11e:	2100      	movs	r1, #0
 800d120:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d124:	4620      	mov	r0, r4
 800d126:	4798      	blx	r3
 800d128:	2000      	movs	r0, #0
 800d12a:	e7e0      	b.n	800d0ee <_raise_r+0x12>

0800d12c <raise>:
 800d12c:	4b02      	ldr	r3, [pc, #8]	@ (800d138 <raise+0xc>)
 800d12e:	4601      	mov	r1, r0
 800d130:	6818      	ldr	r0, [r3, #0]
 800d132:	f7ff bfd3 	b.w	800d0dc <_raise_r>
 800d136:	bf00      	nop
 800d138:	2000003c 	.word	0x2000003c

0800d13c <_kill_r>:
 800d13c:	b538      	push	{r3, r4, r5, lr}
 800d13e:	4d07      	ldr	r5, [pc, #28]	@ (800d15c <_kill_r+0x20>)
 800d140:	2300      	movs	r3, #0
 800d142:	4604      	mov	r4, r0
 800d144:	4608      	mov	r0, r1
 800d146:	4611      	mov	r1, r2
 800d148:	602b      	str	r3, [r5, #0]
 800d14a:	f7f4 ff81 	bl	8002050 <_kill>
 800d14e:	1c43      	adds	r3, r0, #1
 800d150:	d102      	bne.n	800d158 <_kill_r+0x1c>
 800d152:	682b      	ldr	r3, [r5, #0]
 800d154:	b103      	cbz	r3, 800d158 <_kill_r+0x1c>
 800d156:	6023      	str	r3, [r4, #0]
 800d158:	bd38      	pop	{r3, r4, r5, pc}
 800d15a:	bf00      	nop
 800d15c:	20000c6c 	.word	0x20000c6c

0800d160 <_getpid_r>:
 800d160:	f7f4 bf6e 	b.w	8002040 <_getpid>

0800d164 <__swhatbuf_r>:
 800d164:	b570      	push	{r4, r5, r6, lr}
 800d166:	460c      	mov	r4, r1
 800d168:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d16c:	2900      	cmp	r1, #0
 800d16e:	b096      	sub	sp, #88	@ 0x58
 800d170:	4615      	mov	r5, r2
 800d172:	461e      	mov	r6, r3
 800d174:	da0d      	bge.n	800d192 <__swhatbuf_r+0x2e>
 800d176:	89a3      	ldrh	r3, [r4, #12]
 800d178:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d17c:	f04f 0100 	mov.w	r1, #0
 800d180:	bf14      	ite	ne
 800d182:	2340      	movne	r3, #64	@ 0x40
 800d184:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d188:	2000      	movs	r0, #0
 800d18a:	6031      	str	r1, [r6, #0]
 800d18c:	602b      	str	r3, [r5, #0]
 800d18e:	b016      	add	sp, #88	@ 0x58
 800d190:	bd70      	pop	{r4, r5, r6, pc}
 800d192:	466a      	mov	r2, sp
 800d194:	f000 f848 	bl	800d228 <_fstat_r>
 800d198:	2800      	cmp	r0, #0
 800d19a:	dbec      	blt.n	800d176 <__swhatbuf_r+0x12>
 800d19c:	9901      	ldr	r1, [sp, #4]
 800d19e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d1a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d1a6:	4259      	negs	r1, r3
 800d1a8:	4159      	adcs	r1, r3
 800d1aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1ae:	e7eb      	b.n	800d188 <__swhatbuf_r+0x24>

0800d1b0 <__smakebuf_r>:
 800d1b0:	898b      	ldrh	r3, [r1, #12]
 800d1b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1b4:	079d      	lsls	r5, r3, #30
 800d1b6:	4606      	mov	r6, r0
 800d1b8:	460c      	mov	r4, r1
 800d1ba:	d507      	bpl.n	800d1cc <__smakebuf_r+0x1c>
 800d1bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d1c0:	6023      	str	r3, [r4, #0]
 800d1c2:	6123      	str	r3, [r4, #16]
 800d1c4:	2301      	movs	r3, #1
 800d1c6:	6163      	str	r3, [r4, #20]
 800d1c8:	b003      	add	sp, #12
 800d1ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1cc:	ab01      	add	r3, sp, #4
 800d1ce:	466a      	mov	r2, sp
 800d1d0:	f7ff ffc8 	bl	800d164 <__swhatbuf_r>
 800d1d4:	9f00      	ldr	r7, [sp, #0]
 800d1d6:	4605      	mov	r5, r0
 800d1d8:	4639      	mov	r1, r7
 800d1da:	4630      	mov	r0, r6
 800d1dc:	f7fd fa10 	bl	800a600 <_malloc_r>
 800d1e0:	b948      	cbnz	r0, 800d1f6 <__smakebuf_r+0x46>
 800d1e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1e6:	059a      	lsls	r2, r3, #22
 800d1e8:	d4ee      	bmi.n	800d1c8 <__smakebuf_r+0x18>
 800d1ea:	f023 0303 	bic.w	r3, r3, #3
 800d1ee:	f043 0302 	orr.w	r3, r3, #2
 800d1f2:	81a3      	strh	r3, [r4, #12]
 800d1f4:	e7e2      	b.n	800d1bc <__smakebuf_r+0xc>
 800d1f6:	89a3      	ldrh	r3, [r4, #12]
 800d1f8:	6020      	str	r0, [r4, #0]
 800d1fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1fe:	81a3      	strh	r3, [r4, #12]
 800d200:	9b01      	ldr	r3, [sp, #4]
 800d202:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d206:	b15b      	cbz	r3, 800d220 <__smakebuf_r+0x70>
 800d208:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d20c:	4630      	mov	r0, r6
 800d20e:	f000 f81d 	bl	800d24c <_isatty_r>
 800d212:	b128      	cbz	r0, 800d220 <__smakebuf_r+0x70>
 800d214:	89a3      	ldrh	r3, [r4, #12]
 800d216:	f023 0303 	bic.w	r3, r3, #3
 800d21a:	f043 0301 	orr.w	r3, r3, #1
 800d21e:	81a3      	strh	r3, [r4, #12]
 800d220:	89a3      	ldrh	r3, [r4, #12]
 800d222:	431d      	orrs	r5, r3
 800d224:	81a5      	strh	r5, [r4, #12]
 800d226:	e7cf      	b.n	800d1c8 <__smakebuf_r+0x18>

0800d228 <_fstat_r>:
 800d228:	b538      	push	{r3, r4, r5, lr}
 800d22a:	4d07      	ldr	r5, [pc, #28]	@ (800d248 <_fstat_r+0x20>)
 800d22c:	2300      	movs	r3, #0
 800d22e:	4604      	mov	r4, r0
 800d230:	4608      	mov	r0, r1
 800d232:	4611      	mov	r1, r2
 800d234:	602b      	str	r3, [r5, #0]
 800d236:	f7f4 ff6b 	bl	8002110 <_fstat>
 800d23a:	1c43      	adds	r3, r0, #1
 800d23c:	d102      	bne.n	800d244 <_fstat_r+0x1c>
 800d23e:	682b      	ldr	r3, [r5, #0]
 800d240:	b103      	cbz	r3, 800d244 <_fstat_r+0x1c>
 800d242:	6023      	str	r3, [r4, #0]
 800d244:	bd38      	pop	{r3, r4, r5, pc}
 800d246:	bf00      	nop
 800d248:	20000c6c 	.word	0x20000c6c

0800d24c <_isatty_r>:
 800d24c:	b538      	push	{r3, r4, r5, lr}
 800d24e:	4d06      	ldr	r5, [pc, #24]	@ (800d268 <_isatty_r+0x1c>)
 800d250:	2300      	movs	r3, #0
 800d252:	4604      	mov	r4, r0
 800d254:	4608      	mov	r0, r1
 800d256:	602b      	str	r3, [r5, #0]
 800d258:	f7f4 ff6a 	bl	8002130 <_isatty>
 800d25c:	1c43      	adds	r3, r0, #1
 800d25e:	d102      	bne.n	800d266 <_isatty_r+0x1a>
 800d260:	682b      	ldr	r3, [r5, #0]
 800d262:	b103      	cbz	r3, 800d266 <_isatty_r+0x1a>
 800d264:	6023      	str	r3, [r4, #0]
 800d266:	bd38      	pop	{r3, r4, r5, pc}
 800d268:	20000c6c 	.word	0x20000c6c
 800d26c:	00000000 	.word	0x00000000

0800d270 <log10>:
 800d270:	b538      	push	{r3, r4, r5, lr}
 800d272:	ed2d 8b02 	vpush	{d8}
 800d276:	ec55 4b10 	vmov	r4, r5, d0
 800d27a:	f000 f8bd 	bl	800d3f8 <__ieee754_log10>
 800d27e:	4622      	mov	r2, r4
 800d280:	462b      	mov	r3, r5
 800d282:	4620      	mov	r0, r4
 800d284:	4629      	mov	r1, r5
 800d286:	eeb0 8a40 	vmov.f32	s16, s0
 800d28a:	eef0 8a60 	vmov.f32	s17, s1
 800d28e:	f7f3 fc4d 	bl	8000b2c <__aeabi_dcmpun>
 800d292:	b998      	cbnz	r0, 800d2bc <log10+0x4c>
 800d294:	2200      	movs	r2, #0
 800d296:	2300      	movs	r3, #0
 800d298:	4620      	mov	r0, r4
 800d29a:	4629      	mov	r1, r5
 800d29c:	f7f3 fc28 	bl	8000af0 <__aeabi_dcmple>
 800d2a0:	b160      	cbz	r0, 800d2bc <log10+0x4c>
 800d2a2:	2200      	movs	r2, #0
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	4620      	mov	r0, r4
 800d2a8:	4629      	mov	r1, r5
 800d2aa:	f7f3 fc0d 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2ae:	b160      	cbz	r0, 800d2ca <log10+0x5a>
 800d2b0:	f7fe f826 	bl	800b300 <__errno>
 800d2b4:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800d2e0 <log10+0x70>
 800d2b8:	2322      	movs	r3, #34	@ 0x22
 800d2ba:	6003      	str	r3, [r0, #0]
 800d2bc:	eeb0 0a48 	vmov.f32	s0, s16
 800d2c0:	eef0 0a68 	vmov.f32	s1, s17
 800d2c4:	ecbd 8b02 	vpop	{d8}
 800d2c8:	bd38      	pop	{r3, r4, r5, pc}
 800d2ca:	f7fe f819 	bl	800b300 <__errno>
 800d2ce:	ecbd 8b02 	vpop	{d8}
 800d2d2:	2321      	movs	r3, #33	@ 0x21
 800d2d4:	6003      	str	r3, [r0, #0]
 800d2d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2da:	4803      	ldr	r0, [pc, #12]	@ (800d2e8 <log10+0x78>)
 800d2dc:	f000 b884 	b.w	800d3e8 <nan>
 800d2e0:	00000000 	.word	0x00000000
 800d2e4:	fff00000 	.word	0xfff00000
 800d2e8:	0800e8a0 	.word	0x0800e8a0

0800d2ec <pow>:
 800d2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2ee:	ed2d 8b02 	vpush	{d8}
 800d2f2:	eeb0 8a40 	vmov.f32	s16, s0
 800d2f6:	eef0 8a60 	vmov.f32	s17, s1
 800d2fa:	ec55 4b11 	vmov	r4, r5, d1
 800d2fe:	f000 f907 	bl	800d510 <__ieee754_pow>
 800d302:	4622      	mov	r2, r4
 800d304:	462b      	mov	r3, r5
 800d306:	4620      	mov	r0, r4
 800d308:	4629      	mov	r1, r5
 800d30a:	ec57 6b10 	vmov	r6, r7, d0
 800d30e:	f7f3 fc0d 	bl	8000b2c <__aeabi_dcmpun>
 800d312:	2800      	cmp	r0, #0
 800d314:	d13b      	bne.n	800d38e <pow+0xa2>
 800d316:	ec51 0b18 	vmov	r0, r1, d8
 800d31a:	2200      	movs	r2, #0
 800d31c:	2300      	movs	r3, #0
 800d31e:	f7f3 fbd3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d322:	b1b8      	cbz	r0, 800d354 <pow+0x68>
 800d324:	2200      	movs	r2, #0
 800d326:	2300      	movs	r3, #0
 800d328:	4620      	mov	r0, r4
 800d32a:	4629      	mov	r1, r5
 800d32c:	f7f3 fbcc 	bl	8000ac8 <__aeabi_dcmpeq>
 800d330:	2800      	cmp	r0, #0
 800d332:	d146      	bne.n	800d3c2 <pow+0xd6>
 800d334:	ec45 4b10 	vmov	d0, r4, r5
 800d338:	f000 f848 	bl	800d3cc <finite>
 800d33c:	b338      	cbz	r0, 800d38e <pow+0xa2>
 800d33e:	2200      	movs	r2, #0
 800d340:	2300      	movs	r3, #0
 800d342:	4620      	mov	r0, r4
 800d344:	4629      	mov	r1, r5
 800d346:	f7f3 fbc9 	bl	8000adc <__aeabi_dcmplt>
 800d34a:	b300      	cbz	r0, 800d38e <pow+0xa2>
 800d34c:	f7fd ffd8 	bl	800b300 <__errno>
 800d350:	2322      	movs	r3, #34	@ 0x22
 800d352:	e01b      	b.n	800d38c <pow+0xa0>
 800d354:	ec47 6b10 	vmov	d0, r6, r7
 800d358:	f000 f838 	bl	800d3cc <finite>
 800d35c:	b9e0      	cbnz	r0, 800d398 <pow+0xac>
 800d35e:	eeb0 0a48 	vmov.f32	s0, s16
 800d362:	eef0 0a68 	vmov.f32	s1, s17
 800d366:	f000 f831 	bl	800d3cc <finite>
 800d36a:	b1a8      	cbz	r0, 800d398 <pow+0xac>
 800d36c:	ec45 4b10 	vmov	d0, r4, r5
 800d370:	f000 f82c 	bl	800d3cc <finite>
 800d374:	b180      	cbz	r0, 800d398 <pow+0xac>
 800d376:	4632      	mov	r2, r6
 800d378:	463b      	mov	r3, r7
 800d37a:	4630      	mov	r0, r6
 800d37c:	4639      	mov	r1, r7
 800d37e:	f7f3 fbd5 	bl	8000b2c <__aeabi_dcmpun>
 800d382:	2800      	cmp	r0, #0
 800d384:	d0e2      	beq.n	800d34c <pow+0x60>
 800d386:	f7fd ffbb 	bl	800b300 <__errno>
 800d38a:	2321      	movs	r3, #33	@ 0x21
 800d38c:	6003      	str	r3, [r0, #0]
 800d38e:	ecbd 8b02 	vpop	{d8}
 800d392:	ec47 6b10 	vmov	d0, r6, r7
 800d396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d398:	2200      	movs	r2, #0
 800d39a:	2300      	movs	r3, #0
 800d39c:	4630      	mov	r0, r6
 800d39e:	4639      	mov	r1, r7
 800d3a0:	f7f3 fb92 	bl	8000ac8 <__aeabi_dcmpeq>
 800d3a4:	2800      	cmp	r0, #0
 800d3a6:	d0f2      	beq.n	800d38e <pow+0xa2>
 800d3a8:	eeb0 0a48 	vmov.f32	s0, s16
 800d3ac:	eef0 0a68 	vmov.f32	s1, s17
 800d3b0:	f000 f80c 	bl	800d3cc <finite>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	d0ea      	beq.n	800d38e <pow+0xa2>
 800d3b8:	ec45 4b10 	vmov	d0, r4, r5
 800d3bc:	f000 f806 	bl	800d3cc <finite>
 800d3c0:	e7c3      	b.n	800d34a <pow+0x5e>
 800d3c2:	4f01      	ldr	r7, [pc, #4]	@ (800d3c8 <pow+0xdc>)
 800d3c4:	2600      	movs	r6, #0
 800d3c6:	e7e2      	b.n	800d38e <pow+0xa2>
 800d3c8:	3ff00000 	.word	0x3ff00000

0800d3cc <finite>:
 800d3cc:	b082      	sub	sp, #8
 800d3ce:	ed8d 0b00 	vstr	d0, [sp]
 800d3d2:	9801      	ldr	r0, [sp, #4]
 800d3d4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800d3d8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800d3dc:	0fc0      	lsrs	r0, r0, #31
 800d3de:	b002      	add	sp, #8
 800d3e0:	4770      	bx	lr
 800d3e2:	0000      	movs	r0, r0
 800d3e4:	0000      	movs	r0, r0
	...

0800d3e8 <nan>:
 800d3e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d3f0 <nan+0x8>
 800d3ec:	4770      	bx	lr
 800d3ee:	bf00      	nop
 800d3f0:	00000000 	.word	0x00000000
 800d3f4:	7ff80000 	.word	0x7ff80000

0800d3f8 <__ieee754_log10>:
 800d3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3fc:	ec55 4b10 	vmov	r4, r5, d0
 800d400:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800d404:	ed2d 8b02 	vpush	{d8}
 800d408:	462b      	mov	r3, r5
 800d40a:	da2e      	bge.n	800d46a <__ieee754_log10+0x72>
 800d40c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800d410:	4322      	orrs	r2, r4
 800d412:	d10b      	bne.n	800d42c <__ieee754_log10+0x34>
 800d414:	493a      	ldr	r1, [pc, #232]	@ (800d500 <__ieee754_log10+0x108>)
 800d416:	2200      	movs	r2, #0
 800d418:	2300      	movs	r3, #0
 800d41a:	2000      	movs	r0, #0
 800d41c:	f7f3 fa16 	bl	800084c <__aeabi_ddiv>
 800d420:	ecbd 8b02 	vpop	{d8}
 800d424:	ec41 0b10 	vmov	d0, r0, r1
 800d428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d42c:	2d00      	cmp	r5, #0
 800d42e:	da07      	bge.n	800d440 <__ieee754_log10+0x48>
 800d430:	4622      	mov	r2, r4
 800d432:	4620      	mov	r0, r4
 800d434:	4629      	mov	r1, r5
 800d436:	f7f2 ff27 	bl	8000288 <__aeabi_dsub>
 800d43a:	2200      	movs	r2, #0
 800d43c:	2300      	movs	r3, #0
 800d43e:	e7ed      	b.n	800d41c <__ieee754_log10+0x24>
 800d440:	4b30      	ldr	r3, [pc, #192]	@ (800d504 <__ieee754_log10+0x10c>)
 800d442:	2200      	movs	r2, #0
 800d444:	4620      	mov	r0, r4
 800d446:	4629      	mov	r1, r5
 800d448:	f7f3 f8d6 	bl	80005f8 <__aeabi_dmul>
 800d44c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800d450:	4604      	mov	r4, r0
 800d452:	460d      	mov	r5, r1
 800d454:	460b      	mov	r3, r1
 800d456:	492c      	ldr	r1, [pc, #176]	@ (800d508 <__ieee754_log10+0x110>)
 800d458:	428b      	cmp	r3, r1
 800d45a:	dd08      	ble.n	800d46e <__ieee754_log10+0x76>
 800d45c:	4622      	mov	r2, r4
 800d45e:	462b      	mov	r3, r5
 800d460:	4620      	mov	r0, r4
 800d462:	4629      	mov	r1, r5
 800d464:	f7f2 ff12 	bl	800028c <__adddf3>
 800d468:	e7da      	b.n	800d420 <__ieee754_log10+0x28>
 800d46a:	2200      	movs	r2, #0
 800d46c:	e7f3      	b.n	800d456 <__ieee754_log10+0x5e>
 800d46e:	1518      	asrs	r0, r3, #20
 800d470:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800d474:	4410      	add	r0, r2
 800d476:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800d47a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800d47e:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800d482:	f7f3 f84f 	bl	8000524 <__aeabi_i2d>
 800d486:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800d48a:	3303      	adds	r3, #3
 800d48c:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800d490:	a315      	add	r3, pc, #84	@ (adr r3, 800d4e8 <__ieee754_log10+0xf0>)
 800d492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d496:	ec45 4b18 	vmov	d8, r4, r5
 800d49a:	4606      	mov	r6, r0
 800d49c:	460f      	mov	r7, r1
 800d49e:	f7f3 f8ab 	bl	80005f8 <__aeabi_dmul>
 800d4a2:	eeb0 0a48 	vmov.f32	s0, s16
 800d4a6:	eef0 0a68 	vmov.f32	s1, s17
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	460d      	mov	r5, r1
 800d4ae:	f000 ff13 	bl	800e2d8 <__ieee754_log>
 800d4b2:	a30f      	add	r3, pc, #60	@ (adr r3, 800d4f0 <__ieee754_log10+0xf8>)
 800d4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b8:	ec51 0b10 	vmov	r0, r1, d0
 800d4bc:	f7f3 f89c 	bl	80005f8 <__aeabi_dmul>
 800d4c0:	4622      	mov	r2, r4
 800d4c2:	462b      	mov	r3, r5
 800d4c4:	f7f2 fee2 	bl	800028c <__adddf3>
 800d4c8:	a30b      	add	r3, pc, #44	@ (adr r3, 800d4f8 <__ieee754_log10+0x100>)
 800d4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ce:	4604      	mov	r4, r0
 800d4d0:	460d      	mov	r5, r1
 800d4d2:	4630      	mov	r0, r6
 800d4d4:	4639      	mov	r1, r7
 800d4d6:	f7f3 f88f 	bl	80005f8 <__aeabi_dmul>
 800d4da:	4602      	mov	r2, r0
 800d4dc:	460b      	mov	r3, r1
 800d4de:	4620      	mov	r0, r4
 800d4e0:	4629      	mov	r1, r5
 800d4e2:	e7bf      	b.n	800d464 <__ieee754_log10+0x6c>
 800d4e4:	f3af 8000 	nop.w
 800d4e8:	11f12b36 	.word	0x11f12b36
 800d4ec:	3d59fef3 	.word	0x3d59fef3
 800d4f0:	1526e50e 	.word	0x1526e50e
 800d4f4:	3fdbcb7b 	.word	0x3fdbcb7b
 800d4f8:	509f6000 	.word	0x509f6000
 800d4fc:	3fd34413 	.word	0x3fd34413
 800d500:	c3500000 	.word	0xc3500000
 800d504:	43500000 	.word	0x43500000
 800d508:	7fefffff 	.word	0x7fefffff
 800d50c:	00000000 	.word	0x00000000

0800d510 <__ieee754_pow>:
 800d510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d514:	b091      	sub	sp, #68	@ 0x44
 800d516:	ed8d 1b00 	vstr	d1, [sp]
 800d51a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800d51e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800d522:	ea5a 0001 	orrs.w	r0, sl, r1
 800d526:	ec57 6b10 	vmov	r6, r7, d0
 800d52a:	d113      	bne.n	800d554 <__ieee754_pow+0x44>
 800d52c:	19b3      	adds	r3, r6, r6
 800d52e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800d532:	4152      	adcs	r2, r2
 800d534:	4298      	cmp	r0, r3
 800d536:	4b9a      	ldr	r3, [pc, #616]	@ (800d7a0 <__ieee754_pow+0x290>)
 800d538:	4193      	sbcs	r3, r2
 800d53a:	f080 84ee 	bcs.w	800df1a <__ieee754_pow+0xa0a>
 800d53e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d542:	4630      	mov	r0, r6
 800d544:	4639      	mov	r1, r7
 800d546:	f7f2 fea1 	bl	800028c <__adddf3>
 800d54a:	ec41 0b10 	vmov	d0, r0, r1
 800d54e:	b011      	add	sp, #68	@ 0x44
 800d550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d554:	4a93      	ldr	r2, [pc, #588]	@ (800d7a4 <__ieee754_pow+0x294>)
 800d556:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800d55a:	4295      	cmp	r5, r2
 800d55c:	46b8      	mov	r8, r7
 800d55e:	4633      	mov	r3, r6
 800d560:	d80a      	bhi.n	800d578 <__ieee754_pow+0x68>
 800d562:	d104      	bne.n	800d56e <__ieee754_pow+0x5e>
 800d564:	2e00      	cmp	r6, #0
 800d566:	d1ea      	bne.n	800d53e <__ieee754_pow+0x2e>
 800d568:	45aa      	cmp	sl, r5
 800d56a:	d8e8      	bhi.n	800d53e <__ieee754_pow+0x2e>
 800d56c:	e001      	b.n	800d572 <__ieee754_pow+0x62>
 800d56e:	4592      	cmp	sl, r2
 800d570:	d802      	bhi.n	800d578 <__ieee754_pow+0x68>
 800d572:	4592      	cmp	sl, r2
 800d574:	d10f      	bne.n	800d596 <__ieee754_pow+0x86>
 800d576:	b171      	cbz	r1, 800d596 <__ieee754_pow+0x86>
 800d578:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800d57c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d580:	ea58 0803 	orrs.w	r8, r8, r3
 800d584:	d1db      	bne.n	800d53e <__ieee754_pow+0x2e>
 800d586:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d58a:	18db      	adds	r3, r3, r3
 800d58c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800d590:	4152      	adcs	r2, r2
 800d592:	4598      	cmp	r8, r3
 800d594:	e7cf      	b.n	800d536 <__ieee754_pow+0x26>
 800d596:	f1b8 0f00 	cmp.w	r8, #0
 800d59a:	46ab      	mov	fp, r5
 800d59c:	da43      	bge.n	800d626 <__ieee754_pow+0x116>
 800d59e:	4a82      	ldr	r2, [pc, #520]	@ (800d7a8 <__ieee754_pow+0x298>)
 800d5a0:	4592      	cmp	sl, r2
 800d5a2:	d856      	bhi.n	800d652 <__ieee754_pow+0x142>
 800d5a4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800d5a8:	4592      	cmp	sl, r2
 800d5aa:	f240 84c5 	bls.w	800df38 <__ieee754_pow+0xa28>
 800d5ae:	ea4f 522a 	mov.w	r2, sl, asr #20
 800d5b2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800d5b6:	2a14      	cmp	r2, #20
 800d5b8:	dd18      	ble.n	800d5ec <__ieee754_pow+0xdc>
 800d5ba:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800d5be:	fa21 f402 	lsr.w	r4, r1, r2
 800d5c2:	fa04 f202 	lsl.w	r2, r4, r2
 800d5c6:	428a      	cmp	r2, r1
 800d5c8:	f040 84b6 	bne.w	800df38 <__ieee754_pow+0xa28>
 800d5cc:	f004 0401 	and.w	r4, r4, #1
 800d5d0:	f1c4 0402 	rsb	r4, r4, #2
 800d5d4:	2900      	cmp	r1, #0
 800d5d6:	d159      	bne.n	800d68c <__ieee754_pow+0x17c>
 800d5d8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800d5dc:	d148      	bne.n	800d670 <__ieee754_pow+0x160>
 800d5de:	4632      	mov	r2, r6
 800d5e0:	463b      	mov	r3, r7
 800d5e2:	4630      	mov	r0, r6
 800d5e4:	4639      	mov	r1, r7
 800d5e6:	f7f3 f807 	bl	80005f8 <__aeabi_dmul>
 800d5ea:	e7ae      	b.n	800d54a <__ieee754_pow+0x3a>
 800d5ec:	2900      	cmp	r1, #0
 800d5ee:	d14c      	bne.n	800d68a <__ieee754_pow+0x17a>
 800d5f0:	f1c2 0214 	rsb	r2, r2, #20
 800d5f4:	fa4a f402 	asr.w	r4, sl, r2
 800d5f8:	fa04 f202 	lsl.w	r2, r4, r2
 800d5fc:	4552      	cmp	r2, sl
 800d5fe:	f040 8498 	bne.w	800df32 <__ieee754_pow+0xa22>
 800d602:	f004 0401 	and.w	r4, r4, #1
 800d606:	f1c4 0402 	rsb	r4, r4, #2
 800d60a:	4a68      	ldr	r2, [pc, #416]	@ (800d7ac <__ieee754_pow+0x29c>)
 800d60c:	4592      	cmp	sl, r2
 800d60e:	d1e3      	bne.n	800d5d8 <__ieee754_pow+0xc8>
 800d610:	f1b9 0f00 	cmp.w	r9, #0
 800d614:	f280 8489 	bge.w	800df2a <__ieee754_pow+0xa1a>
 800d618:	4964      	ldr	r1, [pc, #400]	@ (800d7ac <__ieee754_pow+0x29c>)
 800d61a:	4632      	mov	r2, r6
 800d61c:	463b      	mov	r3, r7
 800d61e:	2000      	movs	r0, #0
 800d620:	f7f3 f914 	bl	800084c <__aeabi_ddiv>
 800d624:	e791      	b.n	800d54a <__ieee754_pow+0x3a>
 800d626:	2400      	movs	r4, #0
 800d628:	bb81      	cbnz	r1, 800d68c <__ieee754_pow+0x17c>
 800d62a:	4a5e      	ldr	r2, [pc, #376]	@ (800d7a4 <__ieee754_pow+0x294>)
 800d62c:	4592      	cmp	sl, r2
 800d62e:	d1ec      	bne.n	800d60a <__ieee754_pow+0xfa>
 800d630:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800d634:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800d638:	431a      	orrs	r2, r3
 800d63a:	f000 846e 	beq.w	800df1a <__ieee754_pow+0xa0a>
 800d63e:	4b5c      	ldr	r3, [pc, #368]	@ (800d7b0 <__ieee754_pow+0x2a0>)
 800d640:	429d      	cmp	r5, r3
 800d642:	d908      	bls.n	800d656 <__ieee754_pow+0x146>
 800d644:	f1b9 0f00 	cmp.w	r9, #0
 800d648:	f280 846b 	bge.w	800df22 <__ieee754_pow+0xa12>
 800d64c:	2000      	movs	r0, #0
 800d64e:	2100      	movs	r1, #0
 800d650:	e77b      	b.n	800d54a <__ieee754_pow+0x3a>
 800d652:	2402      	movs	r4, #2
 800d654:	e7e8      	b.n	800d628 <__ieee754_pow+0x118>
 800d656:	f1b9 0f00 	cmp.w	r9, #0
 800d65a:	f04f 0000 	mov.w	r0, #0
 800d65e:	f04f 0100 	mov.w	r1, #0
 800d662:	f6bf af72 	bge.w	800d54a <__ieee754_pow+0x3a>
 800d666:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d66a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d66e:	e76c      	b.n	800d54a <__ieee754_pow+0x3a>
 800d670:	4a50      	ldr	r2, [pc, #320]	@ (800d7b4 <__ieee754_pow+0x2a4>)
 800d672:	4591      	cmp	r9, r2
 800d674:	d10a      	bne.n	800d68c <__ieee754_pow+0x17c>
 800d676:	f1b8 0f00 	cmp.w	r8, #0
 800d67a:	db07      	blt.n	800d68c <__ieee754_pow+0x17c>
 800d67c:	ec47 6b10 	vmov	d0, r6, r7
 800d680:	b011      	add	sp, #68	@ 0x44
 800d682:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d686:	f000 bd4f 	b.w	800e128 <__ieee754_sqrt>
 800d68a:	2400      	movs	r4, #0
 800d68c:	ec47 6b10 	vmov	d0, r6, r7
 800d690:	9302      	str	r3, [sp, #8]
 800d692:	f000 fc87 	bl	800dfa4 <fabs>
 800d696:	9b02      	ldr	r3, [sp, #8]
 800d698:	ec51 0b10 	vmov	r0, r1, d0
 800d69c:	bb43      	cbnz	r3, 800d6f0 <__ieee754_pow+0x1e0>
 800d69e:	4b43      	ldr	r3, [pc, #268]	@ (800d7ac <__ieee754_pow+0x29c>)
 800d6a0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800d6a4:	429a      	cmp	r2, r3
 800d6a6:	d000      	beq.n	800d6aa <__ieee754_pow+0x19a>
 800d6a8:	bb15      	cbnz	r5, 800d6f0 <__ieee754_pow+0x1e0>
 800d6aa:	f1b9 0f00 	cmp.w	r9, #0
 800d6ae:	da05      	bge.n	800d6bc <__ieee754_pow+0x1ac>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	460b      	mov	r3, r1
 800d6b4:	2000      	movs	r0, #0
 800d6b6:	493d      	ldr	r1, [pc, #244]	@ (800d7ac <__ieee754_pow+0x29c>)
 800d6b8:	f7f3 f8c8 	bl	800084c <__aeabi_ddiv>
 800d6bc:	f1b8 0f00 	cmp.w	r8, #0
 800d6c0:	f6bf af43 	bge.w	800d54a <__ieee754_pow+0x3a>
 800d6c4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800d6c8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800d6cc:	4325      	orrs	r5, r4
 800d6ce:	d108      	bne.n	800d6e2 <__ieee754_pow+0x1d2>
 800d6d0:	4602      	mov	r2, r0
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	4610      	mov	r0, r2
 800d6d6:	4619      	mov	r1, r3
 800d6d8:	f7f2 fdd6 	bl	8000288 <__aeabi_dsub>
 800d6dc:	4602      	mov	r2, r0
 800d6de:	460b      	mov	r3, r1
 800d6e0:	e79e      	b.n	800d620 <__ieee754_pow+0x110>
 800d6e2:	2c01      	cmp	r4, #1
 800d6e4:	f47f af31 	bne.w	800d54a <__ieee754_pow+0x3a>
 800d6e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d6ec:	4619      	mov	r1, r3
 800d6ee:	e72c      	b.n	800d54a <__ieee754_pow+0x3a>
 800d6f0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800d6f4:	3b01      	subs	r3, #1
 800d6f6:	ea53 0204 	orrs.w	r2, r3, r4
 800d6fa:	d102      	bne.n	800d702 <__ieee754_pow+0x1f2>
 800d6fc:	4632      	mov	r2, r6
 800d6fe:	463b      	mov	r3, r7
 800d700:	e7e8      	b.n	800d6d4 <__ieee754_pow+0x1c4>
 800d702:	3c01      	subs	r4, #1
 800d704:	431c      	orrs	r4, r3
 800d706:	d016      	beq.n	800d736 <__ieee754_pow+0x226>
 800d708:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d790 <__ieee754_pow+0x280>
 800d70c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d710:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d714:	f240 8110 	bls.w	800d938 <__ieee754_pow+0x428>
 800d718:	4b27      	ldr	r3, [pc, #156]	@ (800d7b8 <__ieee754_pow+0x2a8>)
 800d71a:	459a      	cmp	sl, r3
 800d71c:	4b24      	ldr	r3, [pc, #144]	@ (800d7b0 <__ieee754_pow+0x2a0>)
 800d71e:	d916      	bls.n	800d74e <__ieee754_pow+0x23e>
 800d720:	429d      	cmp	r5, r3
 800d722:	d80b      	bhi.n	800d73c <__ieee754_pow+0x22c>
 800d724:	f1b9 0f00 	cmp.w	r9, #0
 800d728:	da0b      	bge.n	800d742 <__ieee754_pow+0x232>
 800d72a:	2000      	movs	r0, #0
 800d72c:	b011      	add	sp, #68	@ 0x44
 800d72e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d732:	f000 bcf1 	b.w	800e118 <__math_oflow>
 800d736:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800d798 <__ieee754_pow+0x288>
 800d73a:	e7e7      	b.n	800d70c <__ieee754_pow+0x1fc>
 800d73c:	f1b9 0f00 	cmp.w	r9, #0
 800d740:	dcf3      	bgt.n	800d72a <__ieee754_pow+0x21a>
 800d742:	2000      	movs	r0, #0
 800d744:	b011      	add	sp, #68	@ 0x44
 800d746:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d74a:	f000 bcdd 	b.w	800e108 <__math_uflow>
 800d74e:	429d      	cmp	r5, r3
 800d750:	d20c      	bcs.n	800d76c <__ieee754_pow+0x25c>
 800d752:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d756:	2200      	movs	r2, #0
 800d758:	2300      	movs	r3, #0
 800d75a:	f7f3 f9bf 	bl	8000adc <__aeabi_dcmplt>
 800d75e:	3800      	subs	r0, #0
 800d760:	bf18      	it	ne
 800d762:	2001      	movne	r0, #1
 800d764:	f1b9 0f00 	cmp.w	r9, #0
 800d768:	daec      	bge.n	800d744 <__ieee754_pow+0x234>
 800d76a:	e7df      	b.n	800d72c <__ieee754_pow+0x21c>
 800d76c:	4b0f      	ldr	r3, [pc, #60]	@ (800d7ac <__ieee754_pow+0x29c>)
 800d76e:	429d      	cmp	r5, r3
 800d770:	f04f 0200 	mov.w	r2, #0
 800d774:	d922      	bls.n	800d7bc <__ieee754_pow+0x2ac>
 800d776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d77a:	2300      	movs	r3, #0
 800d77c:	f7f3 f9ae 	bl	8000adc <__aeabi_dcmplt>
 800d780:	3800      	subs	r0, #0
 800d782:	bf18      	it	ne
 800d784:	2001      	movne	r0, #1
 800d786:	f1b9 0f00 	cmp.w	r9, #0
 800d78a:	dccf      	bgt.n	800d72c <__ieee754_pow+0x21c>
 800d78c:	e7da      	b.n	800d744 <__ieee754_pow+0x234>
 800d78e:	bf00      	nop
 800d790:	00000000 	.word	0x00000000
 800d794:	3ff00000 	.word	0x3ff00000
 800d798:	00000000 	.word	0x00000000
 800d79c:	bff00000 	.word	0xbff00000
 800d7a0:	fff00000 	.word	0xfff00000
 800d7a4:	7ff00000 	.word	0x7ff00000
 800d7a8:	433fffff 	.word	0x433fffff
 800d7ac:	3ff00000 	.word	0x3ff00000
 800d7b0:	3fefffff 	.word	0x3fefffff
 800d7b4:	3fe00000 	.word	0x3fe00000
 800d7b8:	43f00000 	.word	0x43f00000
 800d7bc:	4b5a      	ldr	r3, [pc, #360]	@ (800d928 <__ieee754_pow+0x418>)
 800d7be:	f7f2 fd63 	bl	8000288 <__aeabi_dsub>
 800d7c2:	a351      	add	r3, pc, #324	@ (adr r3, 800d908 <__ieee754_pow+0x3f8>)
 800d7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7c8:	4604      	mov	r4, r0
 800d7ca:	460d      	mov	r5, r1
 800d7cc:	f7f2 ff14 	bl	80005f8 <__aeabi_dmul>
 800d7d0:	a34f      	add	r3, pc, #316	@ (adr r3, 800d910 <__ieee754_pow+0x400>)
 800d7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d6:	4606      	mov	r6, r0
 800d7d8:	460f      	mov	r7, r1
 800d7da:	4620      	mov	r0, r4
 800d7dc:	4629      	mov	r1, r5
 800d7de:	f7f2 ff0b 	bl	80005f8 <__aeabi_dmul>
 800d7e2:	4b52      	ldr	r3, [pc, #328]	@ (800d92c <__ieee754_pow+0x41c>)
 800d7e4:	4682      	mov	sl, r0
 800d7e6:	468b      	mov	fp, r1
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	4629      	mov	r1, r5
 800d7ee:	f7f2 ff03 	bl	80005f8 <__aeabi_dmul>
 800d7f2:	4602      	mov	r2, r0
 800d7f4:	460b      	mov	r3, r1
 800d7f6:	a148      	add	r1, pc, #288	@ (adr r1, 800d918 <__ieee754_pow+0x408>)
 800d7f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d7fc:	f7f2 fd44 	bl	8000288 <__aeabi_dsub>
 800d800:	4622      	mov	r2, r4
 800d802:	462b      	mov	r3, r5
 800d804:	f7f2 fef8 	bl	80005f8 <__aeabi_dmul>
 800d808:	4602      	mov	r2, r0
 800d80a:	460b      	mov	r3, r1
 800d80c:	2000      	movs	r0, #0
 800d80e:	4948      	ldr	r1, [pc, #288]	@ (800d930 <__ieee754_pow+0x420>)
 800d810:	f7f2 fd3a 	bl	8000288 <__aeabi_dsub>
 800d814:	4622      	mov	r2, r4
 800d816:	4680      	mov	r8, r0
 800d818:	4689      	mov	r9, r1
 800d81a:	462b      	mov	r3, r5
 800d81c:	4620      	mov	r0, r4
 800d81e:	4629      	mov	r1, r5
 800d820:	f7f2 feea 	bl	80005f8 <__aeabi_dmul>
 800d824:	4602      	mov	r2, r0
 800d826:	460b      	mov	r3, r1
 800d828:	4640      	mov	r0, r8
 800d82a:	4649      	mov	r1, r9
 800d82c:	f7f2 fee4 	bl	80005f8 <__aeabi_dmul>
 800d830:	a33b      	add	r3, pc, #236	@ (adr r3, 800d920 <__ieee754_pow+0x410>)
 800d832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d836:	f7f2 fedf 	bl	80005f8 <__aeabi_dmul>
 800d83a:	4602      	mov	r2, r0
 800d83c:	460b      	mov	r3, r1
 800d83e:	4650      	mov	r0, sl
 800d840:	4659      	mov	r1, fp
 800d842:	f7f2 fd21 	bl	8000288 <__aeabi_dsub>
 800d846:	4602      	mov	r2, r0
 800d848:	460b      	mov	r3, r1
 800d84a:	4680      	mov	r8, r0
 800d84c:	4689      	mov	r9, r1
 800d84e:	4630      	mov	r0, r6
 800d850:	4639      	mov	r1, r7
 800d852:	f7f2 fd1b 	bl	800028c <__adddf3>
 800d856:	2400      	movs	r4, #0
 800d858:	4632      	mov	r2, r6
 800d85a:	463b      	mov	r3, r7
 800d85c:	4620      	mov	r0, r4
 800d85e:	460d      	mov	r5, r1
 800d860:	f7f2 fd12 	bl	8000288 <__aeabi_dsub>
 800d864:	4602      	mov	r2, r0
 800d866:	460b      	mov	r3, r1
 800d868:	4640      	mov	r0, r8
 800d86a:	4649      	mov	r1, r9
 800d86c:	f7f2 fd0c 	bl	8000288 <__aeabi_dsub>
 800d870:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d874:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d878:	2300      	movs	r3, #0
 800d87a:	9304      	str	r3, [sp, #16]
 800d87c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d880:	4606      	mov	r6, r0
 800d882:	460f      	mov	r7, r1
 800d884:	465b      	mov	r3, fp
 800d886:	4652      	mov	r2, sl
 800d888:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d88c:	f7f2 fcfc 	bl	8000288 <__aeabi_dsub>
 800d890:	4622      	mov	r2, r4
 800d892:	462b      	mov	r3, r5
 800d894:	f7f2 feb0 	bl	80005f8 <__aeabi_dmul>
 800d898:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d89c:	4680      	mov	r8, r0
 800d89e:	4689      	mov	r9, r1
 800d8a0:	4630      	mov	r0, r6
 800d8a2:	4639      	mov	r1, r7
 800d8a4:	f7f2 fea8 	bl	80005f8 <__aeabi_dmul>
 800d8a8:	4602      	mov	r2, r0
 800d8aa:	460b      	mov	r3, r1
 800d8ac:	4640      	mov	r0, r8
 800d8ae:	4649      	mov	r1, r9
 800d8b0:	f7f2 fcec 	bl	800028c <__adddf3>
 800d8b4:	465b      	mov	r3, fp
 800d8b6:	4606      	mov	r6, r0
 800d8b8:	460f      	mov	r7, r1
 800d8ba:	4652      	mov	r2, sl
 800d8bc:	4620      	mov	r0, r4
 800d8be:	4629      	mov	r1, r5
 800d8c0:	f7f2 fe9a 	bl	80005f8 <__aeabi_dmul>
 800d8c4:	460b      	mov	r3, r1
 800d8c6:	4602      	mov	r2, r0
 800d8c8:	4680      	mov	r8, r0
 800d8ca:	4689      	mov	r9, r1
 800d8cc:	4630      	mov	r0, r6
 800d8ce:	4639      	mov	r1, r7
 800d8d0:	f7f2 fcdc 	bl	800028c <__adddf3>
 800d8d4:	4b17      	ldr	r3, [pc, #92]	@ (800d934 <__ieee754_pow+0x424>)
 800d8d6:	4299      	cmp	r1, r3
 800d8d8:	4604      	mov	r4, r0
 800d8da:	460d      	mov	r5, r1
 800d8dc:	468b      	mov	fp, r1
 800d8de:	f340 820b 	ble.w	800dcf8 <__ieee754_pow+0x7e8>
 800d8e2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d8e6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d8ea:	4303      	orrs	r3, r0
 800d8ec:	f000 81ea 	beq.w	800dcc4 <__ieee754_pow+0x7b4>
 800d8f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	f7f3 f8f0 	bl	8000adc <__aeabi_dcmplt>
 800d8fc:	3800      	subs	r0, #0
 800d8fe:	bf18      	it	ne
 800d900:	2001      	movne	r0, #1
 800d902:	e713      	b.n	800d72c <__ieee754_pow+0x21c>
 800d904:	f3af 8000 	nop.w
 800d908:	60000000 	.word	0x60000000
 800d90c:	3ff71547 	.word	0x3ff71547
 800d910:	f85ddf44 	.word	0xf85ddf44
 800d914:	3e54ae0b 	.word	0x3e54ae0b
 800d918:	55555555 	.word	0x55555555
 800d91c:	3fd55555 	.word	0x3fd55555
 800d920:	652b82fe 	.word	0x652b82fe
 800d924:	3ff71547 	.word	0x3ff71547
 800d928:	3ff00000 	.word	0x3ff00000
 800d92c:	3fd00000 	.word	0x3fd00000
 800d930:	3fe00000 	.word	0x3fe00000
 800d934:	408fffff 	.word	0x408fffff
 800d938:	4bd5      	ldr	r3, [pc, #852]	@ (800dc90 <__ieee754_pow+0x780>)
 800d93a:	ea08 0303 	and.w	r3, r8, r3
 800d93e:	2200      	movs	r2, #0
 800d940:	b92b      	cbnz	r3, 800d94e <__ieee754_pow+0x43e>
 800d942:	4bd4      	ldr	r3, [pc, #848]	@ (800dc94 <__ieee754_pow+0x784>)
 800d944:	f7f2 fe58 	bl	80005f8 <__aeabi_dmul>
 800d948:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d94c:	468b      	mov	fp, r1
 800d94e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d952:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d956:	4413      	add	r3, r2
 800d958:	930a      	str	r3, [sp, #40]	@ 0x28
 800d95a:	4bcf      	ldr	r3, [pc, #828]	@ (800dc98 <__ieee754_pow+0x788>)
 800d95c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d960:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d964:	459b      	cmp	fp, r3
 800d966:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d96a:	dd08      	ble.n	800d97e <__ieee754_pow+0x46e>
 800d96c:	4bcb      	ldr	r3, [pc, #812]	@ (800dc9c <__ieee754_pow+0x78c>)
 800d96e:	459b      	cmp	fp, r3
 800d970:	f340 81a5 	ble.w	800dcbe <__ieee754_pow+0x7ae>
 800d974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d976:	3301      	adds	r3, #1
 800d978:	930a      	str	r3, [sp, #40]	@ 0x28
 800d97a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d97e:	f04f 0a00 	mov.w	sl, #0
 800d982:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d986:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d988:	4bc5      	ldr	r3, [pc, #788]	@ (800dca0 <__ieee754_pow+0x790>)
 800d98a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d98e:	ed93 7b00 	vldr	d7, [r3]
 800d992:	4629      	mov	r1, r5
 800d994:	ec53 2b17 	vmov	r2, r3, d7
 800d998:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d99c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d9a0:	f7f2 fc72 	bl	8000288 <__aeabi_dsub>
 800d9a4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d9a8:	4606      	mov	r6, r0
 800d9aa:	460f      	mov	r7, r1
 800d9ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d9b0:	f7f2 fc6c 	bl	800028c <__adddf3>
 800d9b4:	4602      	mov	r2, r0
 800d9b6:	460b      	mov	r3, r1
 800d9b8:	2000      	movs	r0, #0
 800d9ba:	49ba      	ldr	r1, [pc, #744]	@ (800dca4 <__ieee754_pow+0x794>)
 800d9bc:	f7f2 ff46 	bl	800084c <__aeabi_ddiv>
 800d9c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	460b      	mov	r3, r1
 800d9c8:	4630      	mov	r0, r6
 800d9ca:	4639      	mov	r1, r7
 800d9cc:	f7f2 fe14 	bl	80005f8 <__aeabi_dmul>
 800d9d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d9d4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800d9d8:	106d      	asrs	r5, r5, #1
 800d9da:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800d9de:	f04f 0b00 	mov.w	fp, #0
 800d9e2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800d9e6:	4661      	mov	r1, ip
 800d9e8:	2200      	movs	r2, #0
 800d9ea:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d9ee:	4658      	mov	r0, fp
 800d9f0:	46e1      	mov	r9, ip
 800d9f2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800d9f6:	4614      	mov	r4, r2
 800d9f8:	461d      	mov	r5, r3
 800d9fa:	f7f2 fdfd 	bl	80005f8 <__aeabi_dmul>
 800d9fe:	4602      	mov	r2, r0
 800da00:	460b      	mov	r3, r1
 800da02:	4630      	mov	r0, r6
 800da04:	4639      	mov	r1, r7
 800da06:	f7f2 fc3f 	bl	8000288 <__aeabi_dsub>
 800da0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da0e:	4606      	mov	r6, r0
 800da10:	460f      	mov	r7, r1
 800da12:	4620      	mov	r0, r4
 800da14:	4629      	mov	r1, r5
 800da16:	f7f2 fc37 	bl	8000288 <__aeabi_dsub>
 800da1a:	4602      	mov	r2, r0
 800da1c:	460b      	mov	r3, r1
 800da1e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800da22:	f7f2 fc31 	bl	8000288 <__aeabi_dsub>
 800da26:	465a      	mov	r2, fp
 800da28:	464b      	mov	r3, r9
 800da2a:	f7f2 fde5 	bl	80005f8 <__aeabi_dmul>
 800da2e:	4602      	mov	r2, r0
 800da30:	460b      	mov	r3, r1
 800da32:	4630      	mov	r0, r6
 800da34:	4639      	mov	r1, r7
 800da36:	f7f2 fc27 	bl	8000288 <__aeabi_dsub>
 800da3a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800da3e:	f7f2 fddb 	bl	80005f8 <__aeabi_dmul>
 800da42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da46:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800da4a:	4610      	mov	r0, r2
 800da4c:	4619      	mov	r1, r3
 800da4e:	f7f2 fdd3 	bl	80005f8 <__aeabi_dmul>
 800da52:	a37d      	add	r3, pc, #500	@ (adr r3, 800dc48 <__ieee754_pow+0x738>)
 800da54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da58:	4604      	mov	r4, r0
 800da5a:	460d      	mov	r5, r1
 800da5c:	f7f2 fdcc 	bl	80005f8 <__aeabi_dmul>
 800da60:	a37b      	add	r3, pc, #492	@ (adr r3, 800dc50 <__ieee754_pow+0x740>)
 800da62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da66:	f7f2 fc11 	bl	800028c <__adddf3>
 800da6a:	4622      	mov	r2, r4
 800da6c:	462b      	mov	r3, r5
 800da6e:	f7f2 fdc3 	bl	80005f8 <__aeabi_dmul>
 800da72:	a379      	add	r3, pc, #484	@ (adr r3, 800dc58 <__ieee754_pow+0x748>)
 800da74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da78:	f7f2 fc08 	bl	800028c <__adddf3>
 800da7c:	4622      	mov	r2, r4
 800da7e:	462b      	mov	r3, r5
 800da80:	f7f2 fdba 	bl	80005f8 <__aeabi_dmul>
 800da84:	a376      	add	r3, pc, #472	@ (adr r3, 800dc60 <__ieee754_pow+0x750>)
 800da86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da8a:	f7f2 fbff 	bl	800028c <__adddf3>
 800da8e:	4622      	mov	r2, r4
 800da90:	462b      	mov	r3, r5
 800da92:	f7f2 fdb1 	bl	80005f8 <__aeabi_dmul>
 800da96:	a374      	add	r3, pc, #464	@ (adr r3, 800dc68 <__ieee754_pow+0x758>)
 800da98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9c:	f7f2 fbf6 	bl	800028c <__adddf3>
 800daa0:	4622      	mov	r2, r4
 800daa2:	462b      	mov	r3, r5
 800daa4:	f7f2 fda8 	bl	80005f8 <__aeabi_dmul>
 800daa8:	a371      	add	r3, pc, #452	@ (adr r3, 800dc70 <__ieee754_pow+0x760>)
 800daaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daae:	f7f2 fbed 	bl	800028c <__adddf3>
 800dab2:	4622      	mov	r2, r4
 800dab4:	4606      	mov	r6, r0
 800dab6:	460f      	mov	r7, r1
 800dab8:	462b      	mov	r3, r5
 800daba:	4620      	mov	r0, r4
 800dabc:	4629      	mov	r1, r5
 800dabe:	f7f2 fd9b 	bl	80005f8 <__aeabi_dmul>
 800dac2:	4602      	mov	r2, r0
 800dac4:	460b      	mov	r3, r1
 800dac6:	4630      	mov	r0, r6
 800dac8:	4639      	mov	r1, r7
 800daca:	f7f2 fd95 	bl	80005f8 <__aeabi_dmul>
 800dace:	465a      	mov	r2, fp
 800dad0:	4604      	mov	r4, r0
 800dad2:	460d      	mov	r5, r1
 800dad4:	464b      	mov	r3, r9
 800dad6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dada:	f7f2 fbd7 	bl	800028c <__adddf3>
 800dade:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dae2:	f7f2 fd89 	bl	80005f8 <__aeabi_dmul>
 800dae6:	4622      	mov	r2, r4
 800dae8:	462b      	mov	r3, r5
 800daea:	f7f2 fbcf 	bl	800028c <__adddf3>
 800daee:	465a      	mov	r2, fp
 800daf0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800daf4:	464b      	mov	r3, r9
 800daf6:	4658      	mov	r0, fp
 800daf8:	4649      	mov	r1, r9
 800dafa:	f7f2 fd7d 	bl	80005f8 <__aeabi_dmul>
 800dafe:	4b6a      	ldr	r3, [pc, #424]	@ (800dca8 <__ieee754_pow+0x798>)
 800db00:	2200      	movs	r2, #0
 800db02:	4606      	mov	r6, r0
 800db04:	460f      	mov	r7, r1
 800db06:	f7f2 fbc1 	bl	800028c <__adddf3>
 800db0a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800db0e:	f7f2 fbbd 	bl	800028c <__adddf3>
 800db12:	46d8      	mov	r8, fp
 800db14:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800db18:	460d      	mov	r5, r1
 800db1a:	465a      	mov	r2, fp
 800db1c:	460b      	mov	r3, r1
 800db1e:	4640      	mov	r0, r8
 800db20:	4649      	mov	r1, r9
 800db22:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800db26:	f7f2 fd67 	bl	80005f8 <__aeabi_dmul>
 800db2a:	465c      	mov	r4, fp
 800db2c:	4680      	mov	r8, r0
 800db2e:	4689      	mov	r9, r1
 800db30:	4b5d      	ldr	r3, [pc, #372]	@ (800dca8 <__ieee754_pow+0x798>)
 800db32:	2200      	movs	r2, #0
 800db34:	4620      	mov	r0, r4
 800db36:	4629      	mov	r1, r5
 800db38:	f7f2 fba6 	bl	8000288 <__aeabi_dsub>
 800db3c:	4632      	mov	r2, r6
 800db3e:	463b      	mov	r3, r7
 800db40:	f7f2 fba2 	bl	8000288 <__aeabi_dsub>
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800db4c:	f7f2 fb9c 	bl	8000288 <__aeabi_dsub>
 800db50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800db54:	f7f2 fd50 	bl	80005f8 <__aeabi_dmul>
 800db58:	4622      	mov	r2, r4
 800db5a:	4606      	mov	r6, r0
 800db5c:	460f      	mov	r7, r1
 800db5e:	462b      	mov	r3, r5
 800db60:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800db64:	f7f2 fd48 	bl	80005f8 <__aeabi_dmul>
 800db68:	4602      	mov	r2, r0
 800db6a:	460b      	mov	r3, r1
 800db6c:	4630      	mov	r0, r6
 800db6e:	4639      	mov	r1, r7
 800db70:	f7f2 fb8c 	bl	800028c <__adddf3>
 800db74:	4606      	mov	r6, r0
 800db76:	460f      	mov	r7, r1
 800db78:	4602      	mov	r2, r0
 800db7a:	460b      	mov	r3, r1
 800db7c:	4640      	mov	r0, r8
 800db7e:	4649      	mov	r1, r9
 800db80:	f7f2 fb84 	bl	800028c <__adddf3>
 800db84:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800db88:	a33b      	add	r3, pc, #236	@ (adr r3, 800dc78 <__ieee754_pow+0x768>)
 800db8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8e:	4658      	mov	r0, fp
 800db90:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800db94:	460d      	mov	r5, r1
 800db96:	f7f2 fd2f 	bl	80005f8 <__aeabi_dmul>
 800db9a:	465c      	mov	r4, fp
 800db9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dba0:	4642      	mov	r2, r8
 800dba2:	464b      	mov	r3, r9
 800dba4:	4620      	mov	r0, r4
 800dba6:	4629      	mov	r1, r5
 800dba8:	f7f2 fb6e 	bl	8000288 <__aeabi_dsub>
 800dbac:	4602      	mov	r2, r0
 800dbae:	460b      	mov	r3, r1
 800dbb0:	4630      	mov	r0, r6
 800dbb2:	4639      	mov	r1, r7
 800dbb4:	f7f2 fb68 	bl	8000288 <__aeabi_dsub>
 800dbb8:	a331      	add	r3, pc, #196	@ (adr r3, 800dc80 <__ieee754_pow+0x770>)
 800dbba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbbe:	f7f2 fd1b 	bl	80005f8 <__aeabi_dmul>
 800dbc2:	a331      	add	r3, pc, #196	@ (adr r3, 800dc88 <__ieee754_pow+0x778>)
 800dbc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc8:	4606      	mov	r6, r0
 800dbca:	460f      	mov	r7, r1
 800dbcc:	4620      	mov	r0, r4
 800dbce:	4629      	mov	r1, r5
 800dbd0:	f7f2 fd12 	bl	80005f8 <__aeabi_dmul>
 800dbd4:	4602      	mov	r2, r0
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4630      	mov	r0, r6
 800dbda:	4639      	mov	r1, r7
 800dbdc:	f7f2 fb56 	bl	800028c <__adddf3>
 800dbe0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dbe2:	4b32      	ldr	r3, [pc, #200]	@ (800dcac <__ieee754_pow+0x79c>)
 800dbe4:	4413      	add	r3, r2
 800dbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbea:	f7f2 fb4f 	bl	800028c <__adddf3>
 800dbee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800dbf2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800dbf4:	f7f2 fc96 	bl	8000524 <__aeabi_i2d>
 800dbf8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800dbfa:	4b2d      	ldr	r3, [pc, #180]	@ (800dcb0 <__ieee754_pow+0x7a0>)
 800dbfc:	4413      	add	r3, r2
 800dbfe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dc02:	4606      	mov	r6, r0
 800dc04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dc08:	460f      	mov	r7, r1
 800dc0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dc0e:	f7f2 fb3d 	bl	800028c <__adddf3>
 800dc12:	4642      	mov	r2, r8
 800dc14:	464b      	mov	r3, r9
 800dc16:	f7f2 fb39 	bl	800028c <__adddf3>
 800dc1a:	4632      	mov	r2, r6
 800dc1c:	463b      	mov	r3, r7
 800dc1e:	f7f2 fb35 	bl	800028c <__adddf3>
 800dc22:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800dc26:	4632      	mov	r2, r6
 800dc28:	463b      	mov	r3, r7
 800dc2a:	4658      	mov	r0, fp
 800dc2c:	460d      	mov	r5, r1
 800dc2e:	f7f2 fb2b 	bl	8000288 <__aeabi_dsub>
 800dc32:	4642      	mov	r2, r8
 800dc34:	464b      	mov	r3, r9
 800dc36:	f7f2 fb27 	bl	8000288 <__aeabi_dsub>
 800dc3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dc3e:	f7f2 fb23 	bl	8000288 <__aeabi_dsub>
 800dc42:	465c      	mov	r4, fp
 800dc44:	e036      	b.n	800dcb4 <__ieee754_pow+0x7a4>
 800dc46:	bf00      	nop
 800dc48:	4a454eef 	.word	0x4a454eef
 800dc4c:	3fca7e28 	.word	0x3fca7e28
 800dc50:	93c9db65 	.word	0x93c9db65
 800dc54:	3fcd864a 	.word	0x3fcd864a
 800dc58:	a91d4101 	.word	0xa91d4101
 800dc5c:	3fd17460 	.word	0x3fd17460
 800dc60:	518f264d 	.word	0x518f264d
 800dc64:	3fd55555 	.word	0x3fd55555
 800dc68:	db6fabff 	.word	0xdb6fabff
 800dc6c:	3fdb6db6 	.word	0x3fdb6db6
 800dc70:	33333303 	.word	0x33333303
 800dc74:	3fe33333 	.word	0x3fe33333
 800dc78:	e0000000 	.word	0xe0000000
 800dc7c:	3feec709 	.word	0x3feec709
 800dc80:	dc3a03fd 	.word	0xdc3a03fd
 800dc84:	3feec709 	.word	0x3feec709
 800dc88:	145b01f5 	.word	0x145b01f5
 800dc8c:	be3e2fe0 	.word	0xbe3e2fe0
 800dc90:	7ff00000 	.word	0x7ff00000
 800dc94:	43400000 	.word	0x43400000
 800dc98:	0003988e 	.word	0x0003988e
 800dc9c:	000bb679 	.word	0x000bb679
 800dca0:	0800eac8 	.word	0x0800eac8
 800dca4:	3ff00000 	.word	0x3ff00000
 800dca8:	40080000 	.word	0x40080000
 800dcac:	0800eaa8 	.word	0x0800eaa8
 800dcb0:	0800eab8 	.word	0x0800eab8
 800dcb4:	4602      	mov	r2, r0
 800dcb6:	460b      	mov	r3, r1
 800dcb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcbc:	e5d6      	b.n	800d86c <__ieee754_pow+0x35c>
 800dcbe:	f04f 0a01 	mov.w	sl, #1
 800dcc2:	e65e      	b.n	800d982 <__ieee754_pow+0x472>
 800dcc4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800df9c <__ieee754_pow+0xa8c>)
 800dcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcca:	4630      	mov	r0, r6
 800dccc:	4639      	mov	r1, r7
 800dcce:	f7f2 fadd 	bl	800028c <__adddf3>
 800dcd2:	4642      	mov	r2, r8
 800dcd4:	e9cd 0100 	strd	r0, r1, [sp]
 800dcd8:	464b      	mov	r3, r9
 800dcda:	4620      	mov	r0, r4
 800dcdc:	4629      	mov	r1, r5
 800dcde:	f7f2 fad3 	bl	8000288 <__aeabi_dsub>
 800dce2:	4602      	mov	r2, r0
 800dce4:	460b      	mov	r3, r1
 800dce6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dcea:	f7f2 ff15 	bl	8000b18 <__aeabi_dcmpgt>
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	f47f adfe 	bne.w	800d8f0 <__ieee754_pow+0x3e0>
 800dcf4:	4ba2      	ldr	r3, [pc, #648]	@ (800df80 <__ieee754_pow+0xa70>)
 800dcf6:	e022      	b.n	800dd3e <__ieee754_pow+0x82e>
 800dcf8:	4ca2      	ldr	r4, [pc, #648]	@ (800df84 <__ieee754_pow+0xa74>)
 800dcfa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dcfe:	42a3      	cmp	r3, r4
 800dd00:	d919      	bls.n	800dd36 <__ieee754_pow+0x826>
 800dd02:	4ba1      	ldr	r3, [pc, #644]	@ (800df88 <__ieee754_pow+0xa78>)
 800dd04:	440b      	add	r3, r1
 800dd06:	4303      	orrs	r3, r0
 800dd08:	d009      	beq.n	800dd1e <__ieee754_pow+0x80e>
 800dd0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd0e:	2200      	movs	r2, #0
 800dd10:	2300      	movs	r3, #0
 800dd12:	f7f2 fee3 	bl	8000adc <__aeabi_dcmplt>
 800dd16:	3800      	subs	r0, #0
 800dd18:	bf18      	it	ne
 800dd1a:	2001      	movne	r0, #1
 800dd1c:	e512      	b.n	800d744 <__ieee754_pow+0x234>
 800dd1e:	4642      	mov	r2, r8
 800dd20:	464b      	mov	r3, r9
 800dd22:	f7f2 fab1 	bl	8000288 <__aeabi_dsub>
 800dd26:	4632      	mov	r2, r6
 800dd28:	463b      	mov	r3, r7
 800dd2a:	f7f2 feeb 	bl	8000b04 <__aeabi_dcmpge>
 800dd2e:	2800      	cmp	r0, #0
 800dd30:	d1eb      	bne.n	800dd0a <__ieee754_pow+0x7fa>
 800dd32:	4b96      	ldr	r3, [pc, #600]	@ (800df8c <__ieee754_pow+0xa7c>)
 800dd34:	e003      	b.n	800dd3e <__ieee754_pow+0x82e>
 800dd36:	4a96      	ldr	r2, [pc, #600]	@ (800df90 <__ieee754_pow+0xa80>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	f240 80e7 	bls.w	800df0c <__ieee754_pow+0x9fc>
 800dd3e:	151b      	asrs	r3, r3, #20
 800dd40:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800dd44:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800dd48:	fa4a fa03 	asr.w	sl, sl, r3
 800dd4c:	44da      	add	sl, fp
 800dd4e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800dd52:	4890      	ldr	r0, [pc, #576]	@ (800df94 <__ieee754_pow+0xa84>)
 800dd54:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800dd58:	4108      	asrs	r0, r1
 800dd5a:	ea00 030a 	and.w	r3, r0, sl
 800dd5e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800dd62:	f1c1 0114 	rsb	r1, r1, #20
 800dd66:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800dd6a:	fa4a fa01 	asr.w	sl, sl, r1
 800dd6e:	f1bb 0f00 	cmp.w	fp, #0
 800dd72:	4640      	mov	r0, r8
 800dd74:	4649      	mov	r1, r9
 800dd76:	f04f 0200 	mov.w	r2, #0
 800dd7a:	bfb8      	it	lt
 800dd7c:	f1ca 0a00 	rsblt	sl, sl, #0
 800dd80:	f7f2 fa82 	bl	8000288 <__aeabi_dsub>
 800dd84:	4680      	mov	r8, r0
 800dd86:	4689      	mov	r9, r1
 800dd88:	4632      	mov	r2, r6
 800dd8a:	463b      	mov	r3, r7
 800dd8c:	4640      	mov	r0, r8
 800dd8e:	4649      	mov	r1, r9
 800dd90:	f7f2 fa7c 	bl	800028c <__adddf3>
 800dd94:	2400      	movs	r4, #0
 800dd96:	a36a      	add	r3, pc, #424	@ (adr r3, 800df40 <__ieee754_pow+0xa30>)
 800dd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd9c:	4620      	mov	r0, r4
 800dd9e:	460d      	mov	r5, r1
 800dda0:	f7f2 fc2a 	bl	80005f8 <__aeabi_dmul>
 800dda4:	4642      	mov	r2, r8
 800dda6:	e9cd 0100 	strd	r0, r1, [sp]
 800ddaa:	464b      	mov	r3, r9
 800ddac:	4620      	mov	r0, r4
 800ddae:	4629      	mov	r1, r5
 800ddb0:	f7f2 fa6a 	bl	8000288 <__aeabi_dsub>
 800ddb4:	4602      	mov	r2, r0
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	4630      	mov	r0, r6
 800ddba:	4639      	mov	r1, r7
 800ddbc:	f7f2 fa64 	bl	8000288 <__aeabi_dsub>
 800ddc0:	a361      	add	r3, pc, #388	@ (adr r3, 800df48 <__ieee754_pow+0xa38>)
 800ddc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc6:	f7f2 fc17 	bl	80005f8 <__aeabi_dmul>
 800ddca:	a361      	add	r3, pc, #388	@ (adr r3, 800df50 <__ieee754_pow+0xa40>)
 800ddcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd0:	4680      	mov	r8, r0
 800ddd2:	4689      	mov	r9, r1
 800ddd4:	4620      	mov	r0, r4
 800ddd6:	4629      	mov	r1, r5
 800ddd8:	f7f2 fc0e 	bl	80005f8 <__aeabi_dmul>
 800dddc:	4602      	mov	r2, r0
 800ddde:	460b      	mov	r3, r1
 800dde0:	4640      	mov	r0, r8
 800dde2:	4649      	mov	r1, r9
 800dde4:	f7f2 fa52 	bl	800028c <__adddf3>
 800dde8:	4604      	mov	r4, r0
 800ddea:	460d      	mov	r5, r1
 800ddec:	4602      	mov	r2, r0
 800ddee:	460b      	mov	r3, r1
 800ddf0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ddf4:	f7f2 fa4a 	bl	800028c <__adddf3>
 800ddf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddfc:	4680      	mov	r8, r0
 800ddfe:	4689      	mov	r9, r1
 800de00:	f7f2 fa42 	bl	8000288 <__aeabi_dsub>
 800de04:	4602      	mov	r2, r0
 800de06:	460b      	mov	r3, r1
 800de08:	4620      	mov	r0, r4
 800de0a:	4629      	mov	r1, r5
 800de0c:	f7f2 fa3c 	bl	8000288 <__aeabi_dsub>
 800de10:	4642      	mov	r2, r8
 800de12:	4606      	mov	r6, r0
 800de14:	460f      	mov	r7, r1
 800de16:	464b      	mov	r3, r9
 800de18:	4640      	mov	r0, r8
 800de1a:	4649      	mov	r1, r9
 800de1c:	f7f2 fbec 	bl	80005f8 <__aeabi_dmul>
 800de20:	a34d      	add	r3, pc, #308	@ (adr r3, 800df58 <__ieee754_pow+0xa48>)
 800de22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de26:	4604      	mov	r4, r0
 800de28:	460d      	mov	r5, r1
 800de2a:	f7f2 fbe5 	bl	80005f8 <__aeabi_dmul>
 800de2e:	a34c      	add	r3, pc, #304	@ (adr r3, 800df60 <__ieee754_pow+0xa50>)
 800de30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de34:	f7f2 fa28 	bl	8000288 <__aeabi_dsub>
 800de38:	4622      	mov	r2, r4
 800de3a:	462b      	mov	r3, r5
 800de3c:	f7f2 fbdc 	bl	80005f8 <__aeabi_dmul>
 800de40:	a349      	add	r3, pc, #292	@ (adr r3, 800df68 <__ieee754_pow+0xa58>)
 800de42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de46:	f7f2 fa21 	bl	800028c <__adddf3>
 800de4a:	4622      	mov	r2, r4
 800de4c:	462b      	mov	r3, r5
 800de4e:	f7f2 fbd3 	bl	80005f8 <__aeabi_dmul>
 800de52:	a347      	add	r3, pc, #284	@ (adr r3, 800df70 <__ieee754_pow+0xa60>)
 800de54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de58:	f7f2 fa16 	bl	8000288 <__aeabi_dsub>
 800de5c:	4622      	mov	r2, r4
 800de5e:	462b      	mov	r3, r5
 800de60:	f7f2 fbca 	bl	80005f8 <__aeabi_dmul>
 800de64:	a344      	add	r3, pc, #272	@ (adr r3, 800df78 <__ieee754_pow+0xa68>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	f7f2 fa0f 	bl	800028c <__adddf3>
 800de6e:	4622      	mov	r2, r4
 800de70:	462b      	mov	r3, r5
 800de72:	f7f2 fbc1 	bl	80005f8 <__aeabi_dmul>
 800de76:	4602      	mov	r2, r0
 800de78:	460b      	mov	r3, r1
 800de7a:	4640      	mov	r0, r8
 800de7c:	4649      	mov	r1, r9
 800de7e:	f7f2 fa03 	bl	8000288 <__aeabi_dsub>
 800de82:	4604      	mov	r4, r0
 800de84:	460d      	mov	r5, r1
 800de86:	4602      	mov	r2, r0
 800de88:	460b      	mov	r3, r1
 800de8a:	4640      	mov	r0, r8
 800de8c:	4649      	mov	r1, r9
 800de8e:	f7f2 fbb3 	bl	80005f8 <__aeabi_dmul>
 800de92:	2200      	movs	r2, #0
 800de94:	e9cd 0100 	strd	r0, r1, [sp]
 800de98:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800de9c:	4620      	mov	r0, r4
 800de9e:	4629      	mov	r1, r5
 800dea0:	f7f2 f9f2 	bl	8000288 <__aeabi_dsub>
 800dea4:	4602      	mov	r2, r0
 800dea6:	460b      	mov	r3, r1
 800dea8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800deac:	f7f2 fcce 	bl	800084c <__aeabi_ddiv>
 800deb0:	4632      	mov	r2, r6
 800deb2:	4604      	mov	r4, r0
 800deb4:	460d      	mov	r5, r1
 800deb6:	463b      	mov	r3, r7
 800deb8:	4640      	mov	r0, r8
 800deba:	4649      	mov	r1, r9
 800debc:	f7f2 fb9c 	bl	80005f8 <__aeabi_dmul>
 800dec0:	4632      	mov	r2, r6
 800dec2:	463b      	mov	r3, r7
 800dec4:	f7f2 f9e2 	bl	800028c <__adddf3>
 800dec8:	4602      	mov	r2, r0
 800deca:	460b      	mov	r3, r1
 800decc:	4620      	mov	r0, r4
 800dece:	4629      	mov	r1, r5
 800ded0:	f7f2 f9da 	bl	8000288 <__aeabi_dsub>
 800ded4:	4642      	mov	r2, r8
 800ded6:	464b      	mov	r3, r9
 800ded8:	f7f2 f9d6 	bl	8000288 <__aeabi_dsub>
 800dedc:	460b      	mov	r3, r1
 800dede:	4602      	mov	r2, r0
 800dee0:	492d      	ldr	r1, [pc, #180]	@ (800df98 <__ieee754_pow+0xa88>)
 800dee2:	2000      	movs	r0, #0
 800dee4:	f7f2 f9d0 	bl	8000288 <__aeabi_dsub>
 800dee8:	ec41 0b10 	vmov	d0, r0, r1
 800deec:	ee10 3a90 	vmov	r3, s1
 800def0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800def4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800def8:	da0b      	bge.n	800df12 <__ieee754_pow+0xa02>
 800defa:	4650      	mov	r0, sl
 800defc:	f000 f85c 	bl	800dfb8 <scalbn>
 800df00:	ec51 0b10 	vmov	r0, r1, d0
 800df04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800df08:	f7ff bb6d 	b.w	800d5e6 <__ieee754_pow+0xd6>
 800df0c:	f8dd a010 	ldr.w	sl, [sp, #16]
 800df10:	e73a      	b.n	800dd88 <__ieee754_pow+0x878>
 800df12:	ec51 0b10 	vmov	r0, r1, d0
 800df16:	4619      	mov	r1, r3
 800df18:	e7f4      	b.n	800df04 <__ieee754_pow+0x9f4>
 800df1a:	491f      	ldr	r1, [pc, #124]	@ (800df98 <__ieee754_pow+0xa88>)
 800df1c:	2000      	movs	r0, #0
 800df1e:	f7ff bb14 	b.w	800d54a <__ieee754_pow+0x3a>
 800df22:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df26:	f7ff bb10 	b.w	800d54a <__ieee754_pow+0x3a>
 800df2a:	4630      	mov	r0, r6
 800df2c:	4639      	mov	r1, r7
 800df2e:	f7ff bb0c 	b.w	800d54a <__ieee754_pow+0x3a>
 800df32:	460c      	mov	r4, r1
 800df34:	f7ff bb69 	b.w	800d60a <__ieee754_pow+0xfa>
 800df38:	2400      	movs	r4, #0
 800df3a:	f7ff bb4b 	b.w	800d5d4 <__ieee754_pow+0xc4>
 800df3e:	bf00      	nop
 800df40:	00000000 	.word	0x00000000
 800df44:	3fe62e43 	.word	0x3fe62e43
 800df48:	fefa39ef 	.word	0xfefa39ef
 800df4c:	3fe62e42 	.word	0x3fe62e42
 800df50:	0ca86c39 	.word	0x0ca86c39
 800df54:	be205c61 	.word	0xbe205c61
 800df58:	72bea4d0 	.word	0x72bea4d0
 800df5c:	3e663769 	.word	0x3e663769
 800df60:	c5d26bf1 	.word	0xc5d26bf1
 800df64:	3ebbbd41 	.word	0x3ebbbd41
 800df68:	af25de2c 	.word	0xaf25de2c
 800df6c:	3f11566a 	.word	0x3f11566a
 800df70:	16bebd93 	.word	0x16bebd93
 800df74:	3f66c16c 	.word	0x3f66c16c
 800df78:	5555553e 	.word	0x5555553e
 800df7c:	3fc55555 	.word	0x3fc55555
 800df80:	40900000 	.word	0x40900000
 800df84:	4090cbff 	.word	0x4090cbff
 800df88:	3f6f3400 	.word	0x3f6f3400
 800df8c:	4090cc00 	.word	0x4090cc00
 800df90:	3fe00000 	.word	0x3fe00000
 800df94:	fff00000 	.word	0xfff00000
 800df98:	3ff00000 	.word	0x3ff00000
 800df9c:	652b82fe 	.word	0x652b82fe
 800dfa0:	3c971547 	.word	0x3c971547

0800dfa4 <fabs>:
 800dfa4:	ec51 0b10 	vmov	r0, r1, d0
 800dfa8:	4602      	mov	r2, r0
 800dfaa:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dfae:	ec43 2b10 	vmov	d0, r2, r3
 800dfb2:	4770      	bx	lr
 800dfb4:	0000      	movs	r0, r0
	...

0800dfb8 <scalbn>:
 800dfb8:	b570      	push	{r4, r5, r6, lr}
 800dfba:	ec55 4b10 	vmov	r4, r5, d0
 800dfbe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800dfc2:	4606      	mov	r6, r0
 800dfc4:	462b      	mov	r3, r5
 800dfc6:	b991      	cbnz	r1, 800dfee <scalbn+0x36>
 800dfc8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800dfcc:	4323      	orrs	r3, r4
 800dfce:	d03b      	beq.n	800e048 <scalbn+0x90>
 800dfd0:	4b33      	ldr	r3, [pc, #204]	@ (800e0a0 <scalbn+0xe8>)
 800dfd2:	4620      	mov	r0, r4
 800dfd4:	4629      	mov	r1, r5
 800dfd6:	2200      	movs	r2, #0
 800dfd8:	f7f2 fb0e 	bl	80005f8 <__aeabi_dmul>
 800dfdc:	4b31      	ldr	r3, [pc, #196]	@ (800e0a4 <scalbn+0xec>)
 800dfde:	429e      	cmp	r6, r3
 800dfe0:	4604      	mov	r4, r0
 800dfe2:	460d      	mov	r5, r1
 800dfe4:	da0f      	bge.n	800e006 <scalbn+0x4e>
 800dfe6:	a326      	add	r3, pc, #152	@ (adr r3, 800e080 <scalbn+0xc8>)
 800dfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfec:	e01e      	b.n	800e02c <scalbn+0x74>
 800dfee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800dff2:	4291      	cmp	r1, r2
 800dff4:	d10b      	bne.n	800e00e <scalbn+0x56>
 800dff6:	4622      	mov	r2, r4
 800dff8:	4620      	mov	r0, r4
 800dffa:	4629      	mov	r1, r5
 800dffc:	f7f2 f946 	bl	800028c <__adddf3>
 800e000:	4604      	mov	r4, r0
 800e002:	460d      	mov	r5, r1
 800e004:	e020      	b.n	800e048 <scalbn+0x90>
 800e006:	460b      	mov	r3, r1
 800e008:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e00c:	3936      	subs	r1, #54	@ 0x36
 800e00e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e012:	4296      	cmp	r6, r2
 800e014:	dd0d      	ble.n	800e032 <scalbn+0x7a>
 800e016:	2d00      	cmp	r5, #0
 800e018:	a11b      	add	r1, pc, #108	@ (adr r1, 800e088 <scalbn+0xd0>)
 800e01a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e01e:	da02      	bge.n	800e026 <scalbn+0x6e>
 800e020:	a11b      	add	r1, pc, #108	@ (adr r1, 800e090 <scalbn+0xd8>)
 800e022:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e026:	a318      	add	r3, pc, #96	@ (adr r3, 800e088 <scalbn+0xd0>)
 800e028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02c:	f7f2 fae4 	bl	80005f8 <__aeabi_dmul>
 800e030:	e7e6      	b.n	800e000 <scalbn+0x48>
 800e032:	1872      	adds	r2, r6, r1
 800e034:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e038:	428a      	cmp	r2, r1
 800e03a:	dcec      	bgt.n	800e016 <scalbn+0x5e>
 800e03c:	2a00      	cmp	r2, #0
 800e03e:	dd06      	ble.n	800e04e <scalbn+0x96>
 800e040:	f36f 531e 	bfc	r3, #20, #11
 800e044:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e048:	ec45 4b10 	vmov	d0, r4, r5
 800e04c:	bd70      	pop	{r4, r5, r6, pc}
 800e04e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e052:	da08      	bge.n	800e066 <scalbn+0xae>
 800e054:	2d00      	cmp	r5, #0
 800e056:	a10a      	add	r1, pc, #40	@ (adr r1, 800e080 <scalbn+0xc8>)
 800e058:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e05c:	dac3      	bge.n	800dfe6 <scalbn+0x2e>
 800e05e:	a10e      	add	r1, pc, #56	@ (adr r1, 800e098 <scalbn+0xe0>)
 800e060:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e064:	e7bf      	b.n	800dfe6 <scalbn+0x2e>
 800e066:	3236      	adds	r2, #54	@ 0x36
 800e068:	f36f 531e 	bfc	r3, #20, #11
 800e06c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e070:	4620      	mov	r0, r4
 800e072:	4b0d      	ldr	r3, [pc, #52]	@ (800e0a8 <scalbn+0xf0>)
 800e074:	4629      	mov	r1, r5
 800e076:	2200      	movs	r2, #0
 800e078:	e7d8      	b.n	800e02c <scalbn+0x74>
 800e07a:	bf00      	nop
 800e07c:	f3af 8000 	nop.w
 800e080:	c2f8f359 	.word	0xc2f8f359
 800e084:	01a56e1f 	.word	0x01a56e1f
 800e088:	8800759c 	.word	0x8800759c
 800e08c:	7e37e43c 	.word	0x7e37e43c
 800e090:	8800759c 	.word	0x8800759c
 800e094:	fe37e43c 	.word	0xfe37e43c
 800e098:	c2f8f359 	.word	0xc2f8f359
 800e09c:	81a56e1f 	.word	0x81a56e1f
 800e0a0:	43500000 	.word	0x43500000
 800e0a4:	ffff3cb0 	.word	0xffff3cb0
 800e0a8:	3c900000 	.word	0x3c900000

0800e0ac <with_errno>:
 800e0ac:	b510      	push	{r4, lr}
 800e0ae:	ed2d 8b02 	vpush	{d8}
 800e0b2:	eeb0 8a40 	vmov.f32	s16, s0
 800e0b6:	eef0 8a60 	vmov.f32	s17, s1
 800e0ba:	4604      	mov	r4, r0
 800e0bc:	f7fd f920 	bl	800b300 <__errno>
 800e0c0:	eeb0 0a48 	vmov.f32	s0, s16
 800e0c4:	eef0 0a68 	vmov.f32	s1, s17
 800e0c8:	ecbd 8b02 	vpop	{d8}
 800e0cc:	6004      	str	r4, [r0, #0]
 800e0ce:	bd10      	pop	{r4, pc}

0800e0d0 <xflow>:
 800e0d0:	4603      	mov	r3, r0
 800e0d2:	b507      	push	{r0, r1, r2, lr}
 800e0d4:	ec51 0b10 	vmov	r0, r1, d0
 800e0d8:	b183      	cbz	r3, 800e0fc <xflow+0x2c>
 800e0da:	4602      	mov	r2, r0
 800e0dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e0e0:	e9cd 2300 	strd	r2, r3, [sp]
 800e0e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e0e8:	f7f2 fa86 	bl	80005f8 <__aeabi_dmul>
 800e0ec:	ec41 0b10 	vmov	d0, r0, r1
 800e0f0:	2022      	movs	r0, #34	@ 0x22
 800e0f2:	b003      	add	sp, #12
 800e0f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e0f8:	f7ff bfd8 	b.w	800e0ac <with_errno>
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	460b      	mov	r3, r1
 800e100:	e7ee      	b.n	800e0e0 <xflow+0x10>
 800e102:	0000      	movs	r0, r0
 800e104:	0000      	movs	r0, r0
	...

0800e108 <__math_uflow>:
 800e108:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e110 <__math_uflow+0x8>
 800e10c:	f7ff bfe0 	b.w	800e0d0 <xflow>
 800e110:	00000000 	.word	0x00000000
 800e114:	10000000 	.word	0x10000000

0800e118 <__math_oflow>:
 800e118:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e120 <__math_oflow+0x8>
 800e11c:	f7ff bfd8 	b.w	800e0d0 <xflow>
 800e120:	00000000 	.word	0x00000000
 800e124:	70000000 	.word	0x70000000

0800e128 <__ieee754_sqrt>:
 800e128:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e12c:	4a66      	ldr	r2, [pc, #408]	@ (800e2c8 <__ieee754_sqrt+0x1a0>)
 800e12e:	ec55 4b10 	vmov	r4, r5, d0
 800e132:	43aa      	bics	r2, r5
 800e134:	462b      	mov	r3, r5
 800e136:	4621      	mov	r1, r4
 800e138:	d110      	bne.n	800e15c <__ieee754_sqrt+0x34>
 800e13a:	4622      	mov	r2, r4
 800e13c:	4620      	mov	r0, r4
 800e13e:	4629      	mov	r1, r5
 800e140:	f7f2 fa5a 	bl	80005f8 <__aeabi_dmul>
 800e144:	4602      	mov	r2, r0
 800e146:	460b      	mov	r3, r1
 800e148:	4620      	mov	r0, r4
 800e14a:	4629      	mov	r1, r5
 800e14c:	f7f2 f89e 	bl	800028c <__adddf3>
 800e150:	4604      	mov	r4, r0
 800e152:	460d      	mov	r5, r1
 800e154:	ec45 4b10 	vmov	d0, r4, r5
 800e158:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e15c:	2d00      	cmp	r5, #0
 800e15e:	dc0e      	bgt.n	800e17e <__ieee754_sqrt+0x56>
 800e160:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e164:	4322      	orrs	r2, r4
 800e166:	d0f5      	beq.n	800e154 <__ieee754_sqrt+0x2c>
 800e168:	b19d      	cbz	r5, 800e192 <__ieee754_sqrt+0x6a>
 800e16a:	4622      	mov	r2, r4
 800e16c:	4620      	mov	r0, r4
 800e16e:	4629      	mov	r1, r5
 800e170:	f7f2 f88a 	bl	8000288 <__aeabi_dsub>
 800e174:	4602      	mov	r2, r0
 800e176:	460b      	mov	r3, r1
 800e178:	f7f2 fb68 	bl	800084c <__aeabi_ddiv>
 800e17c:	e7e8      	b.n	800e150 <__ieee754_sqrt+0x28>
 800e17e:	152a      	asrs	r2, r5, #20
 800e180:	d115      	bne.n	800e1ae <__ieee754_sqrt+0x86>
 800e182:	2000      	movs	r0, #0
 800e184:	e009      	b.n	800e19a <__ieee754_sqrt+0x72>
 800e186:	0acb      	lsrs	r3, r1, #11
 800e188:	3a15      	subs	r2, #21
 800e18a:	0549      	lsls	r1, r1, #21
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d0fa      	beq.n	800e186 <__ieee754_sqrt+0x5e>
 800e190:	e7f7      	b.n	800e182 <__ieee754_sqrt+0x5a>
 800e192:	462a      	mov	r2, r5
 800e194:	e7fa      	b.n	800e18c <__ieee754_sqrt+0x64>
 800e196:	005b      	lsls	r3, r3, #1
 800e198:	3001      	adds	r0, #1
 800e19a:	02dc      	lsls	r4, r3, #11
 800e19c:	d5fb      	bpl.n	800e196 <__ieee754_sqrt+0x6e>
 800e19e:	1e44      	subs	r4, r0, #1
 800e1a0:	1b12      	subs	r2, r2, r4
 800e1a2:	f1c0 0420 	rsb	r4, r0, #32
 800e1a6:	fa21 f404 	lsr.w	r4, r1, r4
 800e1aa:	4323      	orrs	r3, r4
 800e1ac:	4081      	lsls	r1, r0
 800e1ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1b2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e1b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e1ba:	07d2      	lsls	r2, r2, #31
 800e1bc:	bf5c      	itt	pl
 800e1be:	005b      	lslpl	r3, r3, #1
 800e1c0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e1c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e1c8:	bf58      	it	pl
 800e1ca:	0049      	lslpl	r1, r1, #1
 800e1cc:	2600      	movs	r6, #0
 800e1ce:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e1d2:	107f      	asrs	r7, r7, #1
 800e1d4:	0049      	lsls	r1, r1, #1
 800e1d6:	2016      	movs	r0, #22
 800e1d8:	4632      	mov	r2, r6
 800e1da:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e1de:	1915      	adds	r5, r2, r4
 800e1e0:	429d      	cmp	r5, r3
 800e1e2:	bfde      	ittt	le
 800e1e4:	192a      	addle	r2, r5, r4
 800e1e6:	1b5b      	suble	r3, r3, r5
 800e1e8:	1936      	addle	r6, r6, r4
 800e1ea:	0fcd      	lsrs	r5, r1, #31
 800e1ec:	3801      	subs	r0, #1
 800e1ee:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e1f2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e1f6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e1fa:	d1f0      	bne.n	800e1de <__ieee754_sqrt+0xb6>
 800e1fc:	4605      	mov	r5, r0
 800e1fe:	2420      	movs	r4, #32
 800e200:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e204:	4293      	cmp	r3, r2
 800e206:	eb0c 0e00 	add.w	lr, ip, r0
 800e20a:	dc02      	bgt.n	800e212 <__ieee754_sqrt+0xea>
 800e20c:	d113      	bne.n	800e236 <__ieee754_sqrt+0x10e>
 800e20e:	458e      	cmp	lr, r1
 800e210:	d811      	bhi.n	800e236 <__ieee754_sqrt+0x10e>
 800e212:	f1be 0f00 	cmp.w	lr, #0
 800e216:	eb0e 000c 	add.w	r0, lr, ip
 800e21a:	da3f      	bge.n	800e29c <__ieee754_sqrt+0x174>
 800e21c:	2800      	cmp	r0, #0
 800e21e:	db3d      	blt.n	800e29c <__ieee754_sqrt+0x174>
 800e220:	f102 0801 	add.w	r8, r2, #1
 800e224:	1a9b      	subs	r3, r3, r2
 800e226:	458e      	cmp	lr, r1
 800e228:	bf88      	it	hi
 800e22a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e22e:	eba1 010e 	sub.w	r1, r1, lr
 800e232:	4465      	add	r5, ip
 800e234:	4642      	mov	r2, r8
 800e236:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e23a:	3c01      	subs	r4, #1
 800e23c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e240:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e244:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e248:	d1dc      	bne.n	800e204 <__ieee754_sqrt+0xdc>
 800e24a:	4319      	orrs	r1, r3
 800e24c:	d01b      	beq.n	800e286 <__ieee754_sqrt+0x15e>
 800e24e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e2cc <__ieee754_sqrt+0x1a4>
 800e252:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e2d0 <__ieee754_sqrt+0x1a8>
 800e256:	e9da 0100 	ldrd	r0, r1, [sl]
 800e25a:	e9db 2300 	ldrd	r2, r3, [fp]
 800e25e:	f7f2 f813 	bl	8000288 <__aeabi_dsub>
 800e262:	e9da 8900 	ldrd	r8, r9, [sl]
 800e266:	4602      	mov	r2, r0
 800e268:	460b      	mov	r3, r1
 800e26a:	4640      	mov	r0, r8
 800e26c:	4649      	mov	r1, r9
 800e26e:	f7f2 fc3f 	bl	8000af0 <__aeabi_dcmple>
 800e272:	b140      	cbz	r0, 800e286 <__ieee754_sqrt+0x15e>
 800e274:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e278:	e9da 0100 	ldrd	r0, r1, [sl]
 800e27c:	e9db 2300 	ldrd	r2, r3, [fp]
 800e280:	d10e      	bne.n	800e2a0 <__ieee754_sqrt+0x178>
 800e282:	3601      	adds	r6, #1
 800e284:	4625      	mov	r5, r4
 800e286:	1073      	asrs	r3, r6, #1
 800e288:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e28c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e290:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e294:	086b      	lsrs	r3, r5, #1
 800e296:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e29a:	e759      	b.n	800e150 <__ieee754_sqrt+0x28>
 800e29c:	4690      	mov	r8, r2
 800e29e:	e7c1      	b.n	800e224 <__ieee754_sqrt+0xfc>
 800e2a0:	f7f1 fff4 	bl	800028c <__adddf3>
 800e2a4:	e9da 8900 	ldrd	r8, r9, [sl]
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	460b      	mov	r3, r1
 800e2ac:	4640      	mov	r0, r8
 800e2ae:	4649      	mov	r1, r9
 800e2b0:	f7f2 fc14 	bl	8000adc <__aeabi_dcmplt>
 800e2b4:	b120      	cbz	r0, 800e2c0 <__ieee754_sqrt+0x198>
 800e2b6:	1cab      	adds	r3, r5, #2
 800e2b8:	bf08      	it	eq
 800e2ba:	3601      	addeq	r6, #1
 800e2bc:	3502      	adds	r5, #2
 800e2be:	e7e2      	b.n	800e286 <__ieee754_sqrt+0x15e>
 800e2c0:	1c6b      	adds	r3, r5, #1
 800e2c2:	f023 0501 	bic.w	r5, r3, #1
 800e2c6:	e7de      	b.n	800e286 <__ieee754_sqrt+0x15e>
 800e2c8:	7ff00000 	.word	0x7ff00000
 800e2cc:	0800eae0 	.word	0x0800eae0
 800e2d0:	0800ead8 	.word	0x0800ead8
 800e2d4:	00000000 	.word	0x00000000

0800e2d8 <__ieee754_log>:
 800e2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2dc:	ec51 0b10 	vmov	r0, r1, d0
 800e2e0:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800e2e4:	b087      	sub	sp, #28
 800e2e6:	460d      	mov	r5, r1
 800e2e8:	da26      	bge.n	800e338 <__ieee754_log+0x60>
 800e2ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e2ee:	4303      	orrs	r3, r0
 800e2f0:	4602      	mov	r2, r0
 800e2f2:	d10a      	bne.n	800e30a <__ieee754_log+0x32>
 800e2f4:	49ce      	ldr	r1, [pc, #824]	@ (800e630 <__ieee754_log+0x358>)
 800e2f6:	2200      	movs	r2, #0
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	2000      	movs	r0, #0
 800e2fc:	f7f2 faa6 	bl	800084c <__aeabi_ddiv>
 800e300:	ec41 0b10 	vmov	d0, r0, r1
 800e304:	b007      	add	sp, #28
 800e306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e30a:	2900      	cmp	r1, #0
 800e30c:	da05      	bge.n	800e31a <__ieee754_log+0x42>
 800e30e:	460b      	mov	r3, r1
 800e310:	f7f1 ffba 	bl	8000288 <__aeabi_dsub>
 800e314:	2200      	movs	r2, #0
 800e316:	2300      	movs	r3, #0
 800e318:	e7f0      	b.n	800e2fc <__ieee754_log+0x24>
 800e31a:	4bc6      	ldr	r3, [pc, #792]	@ (800e634 <__ieee754_log+0x35c>)
 800e31c:	2200      	movs	r2, #0
 800e31e:	f7f2 f96b 	bl	80005f8 <__aeabi_dmul>
 800e322:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800e326:	460d      	mov	r5, r1
 800e328:	4ac3      	ldr	r2, [pc, #780]	@ (800e638 <__ieee754_log+0x360>)
 800e32a:	4295      	cmp	r5, r2
 800e32c:	dd06      	ble.n	800e33c <__ieee754_log+0x64>
 800e32e:	4602      	mov	r2, r0
 800e330:	460b      	mov	r3, r1
 800e332:	f7f1 ffab 	bl	800028c <__adddf3>
 800e336:	e7e3      	b.n	800e300 <__ieee754_log+0x28>
 800e338:	2300      	movs	r3, #0
 800e33a:	e7f5      	b.n	800e328 <__ieee754_log+0x50>
 800e33c:	152c      	asrs	r4, r5, #20
 800e33e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800e342:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e346:	441c      	add	r4, r3
 800e348:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800e34c:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800e350:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e354:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800e358:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800e35c:	ea42 0105 	orr.w	r1, r2, r5
 800e360:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e364:	2200      	movs	r2, #0
 800e366:	4bb5      	ldr	r3, [pc, #724]	@ (800e63c <__ieee754_log+0x364>)
 800e368:	f7f1 ff8e 	bl	8000288 <__aeabi_dsub>
 800e36c:	1cab      	adds	r3, r5, #2
 800e36e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e372:	2b02      	cmp	r3, #2
 800e374:	4682      	mov	sl, r0
 800e376:	468b      	mov	fp, r1
 800e378:	f04f 0200 	mov.w	r2, #0
 800e37c:	dc53      	bgt.n	800e426 <__ieee754_log+0x14e>
 800e37e:	2300      	movs	r3, #0
 800e380:	f7f2 fba2 	bl	8000ac8 <__aeabi_dcmpeq>
 800e384:	b1d0      	cbz	r0, 800e3bc <__ieee754_log+0xe4>
 800e386:	2c00      	cmp	r4, #0
 800e388:	f000 8120 	beq.w	800e5cc <__ieee754_log+0x2f4>
 800e38c:	4620      	mov	r0, r4
 800e38e:	f7f2 f8c9 	bl	8000524 <__aeabi_i2d>
 800e392:	a391      	add	r3, pc, #580	@ (adr r3, 800e5d8 <__ieee754_log+0x300>)
 800e394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e398:	4606      	mov	r6, r0
 800e39a:	460f      	mov	r7, r1
 800e39c:	f7f2 f92c 	bl	80005f8 <__aeabi_dmul>
 800e3a0:	a38f      	add	r3, pc, #572	@ (adr r3, 800e5e0 <__ieee754_log+0x308>)
 800e3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	460d      	mov	r5, r1
 800e3aa:	4630      	mov	r0, r6
 800e3ac:	4639      	mov	r1, r7
 800e3ae:	f7f2 f923 	bl	80005f8 <__aeabi_dmul>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	4629      	mov	r1, r5
 800e3ba:	e7ba      	b.n	800e332 <__ieee754_log+0x5a>
 800e3bc:	a38a      	add	r3, pc, #552	@ (adr r3, 800e5e8 <__ieee754_log+0x310>)
 800e3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3c2:	4650      	mov	r0, sl
 800e3c4:	4659      	mov	r1, fp
 800e3c6:	f7f2 f917 	bl	80005f8 <__aeabi_dmul>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	2000      	movs	r0, #0
 800e3d0:	499b      	ldr	r1, [pc, #620]	@ (800e640 <__ieee754_log+0x368>)
 800e3d2:	f7f1 ff59 	bl	8000288 <__aeabi_dsub>
 800e3d6:	4652      	mov	r2, sl
 800e3d8:	4606      	mov	r6, r0
 800e3da:	460f      	mov	r7, r1
 800e3dc:	465b      	mov	r3, fp
 800e3de:	4650      	mov	r0, sl
 800e3e0:	4659      	mov	r1, fp
 800e3e2:	f7f2 f909 	bl	80005f8 <__aeabi_dmul>
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	4630      	mov	r0, r6
 800e3ec:	4639      	mov	r1, r7
 800e3ee:	f7f2 f903 	bl	80005f8 <__aeabi_dmul>
 800e3f2:	4606      	mov	r6, r0
 800e3f4:	460f      	mov	r7, r1
 800e3f6:	b914      	cbnz	r4, 800e3fe <__ieee754_log+0x126>
 800e3f8:	4632      	mov	r2, r6
 800e3fa:	463b      	mov	r3, r7
 800e3fc:	e0a0      	b.n	800e540 <__ieee754_log+0x268>
 800e3fe:	4620      	mov	r0, r4
 800e400:	f7f2 f890 	bl	8000524 <__aeabi_i2d>
 800e404:	a374      	add	r3, pc, #464	@ (adr r3, 800e5d8 <__ieee754_log+0x300>)
 800e406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40a:	4680      	mov	r8, r0
 800e40c:	4689      	mov	r9, r1
 800e40e:	f7f2 f8f3 	bl	80005f8 <__aeabi_dmul>
 800e412:	a373      	add	r3, pc, #460	@ (adr r3, 800e5e0 <__ieee754_log+0x308>)
 800e414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e418:	4604      	mov	r4, r0
 800e41a:	460d      	mov	r5, r1
 800e41c:	4640      	mov	r0, r8
 800e41e:	4649      	mov	r1, r9
 800e420:	f7f2 f8ea 	bl	80005f8 <__aeabi_dmul>
 800e424:	e0a5      	b.n	800e572 <__ieee754_log+0x29a>
 800e426:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e42a:	f7f1 ff2f 	bl	800028c <__adddf3>
 800e42e:	4602      	mov	r2, r0
 800e430:	460b      	mov	r3, r1
 800e432:	4650      	mov	r0, sl
 800e434:	4659      	mov	r1, fp
 800e436:	f7f2 fa09 	bl	800084c <__aeabi_ddiv>
 800e43a:	e9cd 0100 	strd	r0, r1, [sp]
 800e43e:	4620      	mov	r0, r4
 800e440:	f7f2 f870 	bl	8000524 <__aeabi_i2d>
 800e444:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e448:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e44c:	4610      	mov	r0, r2
 800e44e:	4619      	mov	r1, r3
 800e450:	f7f2 f8d2 	bl	80005f8 <__aeabi_dmul>
 800e454:	4602      	mov	r2, r0
 800e456:	460b      	mov	r3, r1
 800e458:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e45c:	f7f2 f8cc 	bl	80005f8 <__aeabi_dmul>
 800e460:	a363      	add	r3, pc, #396	@ (adr r3, 800e5f0 <__ieee754_log+0x318>)
 800e462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e466:	4680      	mov	r8, r0
 800e468:	4689      	mov	r9, r1
 800e46a:	f7f2 f8c5 	bl	80005f8 <__aeabi_dmul>
 800e46e:	a362      	add	r3, pc, #392	@ (adr r3, 800e5f8 <__ieee754_log+0x320>)
 800e470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e474:	f7f1 ff0a 	bl	800028c <__adddf3>
 800e478:	4642      	mov	r2, r8
 800e47a:	464b      	mov	r3, r9
 800e47c:	f7f2 f8bc 	bl	80005f8 <__aeabi_dmul>
 800e480:	a35f      	add	r3, pc, #380	@ (adr r3, 800e600 <__ieee754_log+0x328>)
 800e482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e486:	f7f1 ff01 	bl	800028c <__adddf3>
 800e48a:	4642      	mov	r2, r8
 800e48c:	464b      	mov	r3, r9
 800e48e:	f7f2 f8b3 	bl	80005f8 <__aeabi_dmul>
 800e492:	a35d      	add	r3, pc, #372	@ (adr r3, 800e608 <__ieee754_log+0x330>)
 800e494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e498:	f7f1 fef8 	bl	800028c <__adddf3>
 800e49c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e4a0:	f7f2 f8aa 	bl	80005f8 <__aeabi_dmul>
 800e4a4:	a35a      	add	r3, pc, #360	@ (adr r3, 800e610 <__ieee754_log+0x338>)
 800e4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4ae:	4640      	mov	r0, r8
 800e4b0:	4649      	mov	r1, r9
 800e4b2:	f7f2 f8a1 	bl	80005f8 <__aeabi_dmul>
 800e4b6:	a358      	add	r3, pc, #352	@ (adr r3, 800e618 <__ieee754_log+0x340>)
 800e4b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4bc:	f7f1 fee6 	bl	800028c <__adddf3>
 800e4c0:	4642      	mov	r2, r8
 800e4c2:	464b      	mov	r3, r9
 800e4c4:	f7f2 f898 	bl	80005f8 <__aeabi_dmul>
 800e4c8:	a355      	add	r3, pc, #340	@ (adr r3, 800e620 <__ieee754_log+0x348>)
 800e4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ce:	f7f1 fedd 	bl	800028c <__adddf3>
 800e4d2:	4642      	mov	r2, r8
 800e4d4:	464b      	mov	r3, r9
 800e4d6:	f7f2 f88f 	bl	80005f8 <__aeabi_dmul>
 800e4da:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800e4de:	4602      	mov	r2, r0
 800e4e0:	460b      	mov	r3, r1
 800e4e2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800e4e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4ea:	f7f1 fecf 	bl	800028c <__adddf3>
 800e4ee:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800e4f2:	3551      	adds	r5, #81	@ 0x51
 800e4f4:	4335      	orrs	r5, r6
 800e4f6:	2d00      	cmp	r5, #0
 800e4f8:	4680      	mov	r8, r0
 800e4fa:	4689      	mov	r9, r1
 800e4fc:	dd48      	ble.n	800e590 <__ieee754_log+0x2b8>
 800e4fe:	4b50      	ldr	r3, [pc, #320]	@ (800e640 <__ieee754_log+0x368>)
 800e500:	2200      	movs	r2, #0
 800e502:	4650      	mov	r0, sl
 800e504:	4659      	mov	r1, fp
 800e506:	f7f2 f877 	bl	80005f8 <__aeabi_dmul>
 800e50a:	4652      	mov	r2, sl
 800e50c:	465b      	mov	r3, fp
 800e50e:	f7f2 f873 	bl	80005f8 <__aeabi_dmul>
 800e512:	4602      	mov	r2, r0
 800e514:	460b      	mov	r3, r1
 800e516:	4606      	mov	r6, r0
 800e518:	460f      	mov	r7, r1
 800e51a:	4640      	mov	r0, r8
 800e51c:	4649      	mov	r1, r9
 800e51e:	f7f1 feb5 	bl	800028c <__adddf3>
 800e522:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e526:	f7f2 f867 	bl	80005f8 <__aeabi_dmul>
 800e52a:	4680      	mov	r8, r0
 800e52c:	4689      	mov	r9, r1
 800e52e:	b964      	cbnz	r4, 800e54a <__ieee754_log+0x272>
 800e530:	4602      	mov	r2, r0
 800e532:	460b      	mov	r3, r1
 800e534:	4630      	mov	r0, r6
 800e536:	4639      	mov	r1, r7
 800e538:	f7f1 fea6 	bl	8000288 <__aeabi_dsub>
 800e53c:	4602      	mov	r2, r0
 800e53e:	460b      	mov	r3, r1
 800e540:	4650      	mov	r0, sl
 800e542:	4659      	mov	r1, fp
 800e544:	f7f1 fea0 	bl	8000288 <__aeabi_dsub>
 800e548:	e6da      	b.n	800e300 <__ieee754_log+0x28>
 800e54a:	a323      	add	r3, pc, #140	@ (adr r3, 800e5d8 <__ieee754_log+0x300>)
 800e54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e550:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e554:	f7f2 f850 	bl	80005f8 <__aeabi_dmul>
 800e558:	a321      	add	r3, pc, #132	@ (adr r3, 800e5e0 <__ieee754_log+0x308>)
 800e55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55e:	4604      	mov	r4, r0
 800e560:	460d      	mov	r5, r1
 800e562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e566:	f7f2 f847 	bl	80005f8 <__aeabi_dmul>
 800e56a:	4642      	mov	r2, r8
 800e56c:	464b      	mov	r3, r9
 800e56e:	f7f1 fe8d 	bl	800028c <__adddf3>
 800e572:	4602      	mov	r2, r0
 800e574:	460b      	mov	r3, r1
 800e576:	4630      	mov	r0, r6
 800e578:	4639      	mov	r1, r7
 800e57a:	f7f1 fe85 	bl	8000288 <__aeabi_dsub>
 800e57e:	4652      	mov	r2, sl
 800e580:	465b      	mov	r3, fp
 800e582:	f7f1 fe81 	bl	8000288 <__aeabi_dsub>
 800e586:	4602      	mov	r2, r0
 800e588:	460b      	mov	r3, r1
 800e58a:	4620      	mov	r0, r4
 800e58c:	4629      	mov	r1, r5
 800e58e:	e7d9      	b.n	800e544 <__ieee754_log+0x26c>
 800e590:	4602      	mov	r2, r0
 800e592:	460b      	mov	r3, r1
 800e594:	4650      	mov	r0, sl
 800e596:	4659      	mov	r1, fp
 800e598:	f7f1 fe76 	bl	8000288 <__aeabi_dsub>
 800e59c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5a0:	f7f2 f82a 	bl	80005f8 <__aeabi_dmul>
 800e5a4:	4606      	mov	r6, r0
 800e5a6:	460f      	mov	r7, r1
 800e5a8:	2c00      	cmp	r4, #0
 800e5aa:	f43f af25 	beq.w	800e3f8 <__ieee754_log+0x120>
 800e5ae:	a30a      	add	r3, pc, #40	@ (adr r3, 800e5d8 <__ieee754_log+0x300>)
 800e5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5b8:	f7f2 f81e 	bl	80005f8 <__aeabi_dmul>
 800e5bc:	a308      	add	r3, pc, #32	@ (adr r3, 800e5e0 <__ieee754_log+0x308>)
 800e5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	460d      	mov	r5, r1
 800e5c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e5ca:	e729      	b.n	800e420 <__ieee754_log+0x148>
 800e5cc:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800e628 <__ieee754_log+0x350>
 800e5d0:	e698      	b.n	800e304 <__ieee754_log+0x2c>
 800e5d2:	bf00      	nop
 800e5d4:	f3af 8000 	nop.w
 800e5d8:	fee00000 	.word	0xfee00000
 800e5dc:	3fe62e42 	.word	0x3fe62e42
 800e5e0:	35793c76 	.word	0x35793c76
 800e5e4:	3dea39ef 	.word	0x3dea39ef
 800e5e8:	55555555 	.word	0x55555555
 800e5ec:	3fd55555 	.word	0x3fd55555
 800e5f0:	df3e5244 	.word	0xdf3e5244
 800e5f4:	3fc2f112 	.word	0x3fc2f112
 800e5f8:	96cb03de 	.word	0x96cb03de
 800e5fc:	3fc74664 	.word	0x3fc74664
 800e600:	94229359 	.word	0x94229359
 800e604:	3fd24924 	.word	0x3fd24924
 800e608:	55555593 	.word	0x55555593
 800e60c:	3fe55555 	.word	0x3fe55555
 800e610:	d078c69f 	.word	0xd078c69f
 800e614:	3fc39a09 	.word	0x3fc39a09
 800e618:	1d8e78af 	.word	0x1d8e78af
 800e61c:	3fcc71c5 	.word	0x3fcc71c5
 800e620:	9997fa04 	.word	0x9997fa04
 800e624:	3fd99999 	.word	0x3fd99999
	...
 800e630:	c3500000 	.word	0xc3500000
 800e634:	43500000 	.word	0x43500000
 800e638:	7fefffff 	.word	0x7fefffff
 800e63c:	3ff00000 	.word	0x3ff00000
 800e640:	3fe00000 	.word	0x3fe00000

0800e644 <_init>:
 800e644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e646:	bf00      	nop
 800e648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e64a:	bc08      	pop	{r3}
 800e64c:	469e      	mov	lr, r3
 800e64e:	4770      	bx	lr

0800e650 <_fini>:
 800e650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e652:	bf00      	nop
 800e654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e656:	bc08      	pop	{r3}
 800e658:	469e      	mov	lr, r3
 800e65a:	4770      	bx	lr
