#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028d6e39a850 .scope module, "IEEE754_Adder_Testbench" "IEEE754_Adder_Testbench" 2 1;
 .timescale 0 0;
v0000028d6e391df0_0 .var "A", 31 0;
v0000028d6e391a30_0 .var "B", 31 0;
v0000028d6e391990_0 .net "O", 31 0, v0000028d6e38a560_0;  1 drivers
S_0000028d6e39a9e0 .scope module, "UUT" "IEEE754_Adder" 2 7, 3 1 0, S_0000028d6e39a850;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "O";
v0000028d6e346b30_0 .net "A", 31 0, v0000028d6e391df0_0;  1 drivers
v0000028d6e388fd0_0 .net "B", 31 0, v0000028d6e391a30_0;  1 drivers
v0000028d6e38a560_0 .var "O", 31 0;
v0000028d6e39ab70_0 .var "exp_A", 7 0;
v0000028d6e39ac10_0 .var "exp_B", 7 0;
v0000028d6e38b930_0 .var "exp_O", 7 0;
v0000028d6e38b9d0_0 .var "mantissa_A", 31 0;
v0000028d6e346360_0 .var "mantissa_B", 31 0;
v0000028d6e346400_0 .var "mantissa_O", 31 0;
v0000028d6e3464a0_0 .var "sign_A", 0 0;
v0000028d6e346540_0 .var "sign_B", 0 0;
v0000028d6e3465e0_0 .var "sign_O", 0 0;
E_0000028d6e34a0f0 .event anyedge, v0000028d6e3465e0_0, v0000028d6e38b930_0, v0000028d6e346400_0;
E_0000028d6e34a5f0/0 .event anyedge, v0000028d6e39ab70_0, v0000028d6e39ac10_0, v0000028d6e346360_0, v0000028d6e38b9d0_0;
E_0000028d6e34a5f0/1 .event anyedge, v0000028d6e3464a0_0, v0000028d6e346540_0, v0000028d6e346400_0, v0000028d6e38b930_0;
E_0000028d6e34a5f0 .event/or E_0000028d6e34a5f0/0, E_0000028d6e34a5f0/1;
E_0000028d6e34aa70 .event anyedge, v0000028d6e388fd0_0;
E_0000028d6e349ff0 .event anyedge, v0000028d6e346b30_0;
    .scope S_0000028d6e39a9e0;
T_0 ;
    %wait E_0000028d6e349ff0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000028d6e346b30_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000028d6e38b9d0_0, 0, 32;
    %load/vec4 v0000028d6e346b30_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000028d6e39ab70_0, 0, 8;
    %load/vec4 v0000028d6e346b30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000028d6e3464a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028d6e39a9e0;
T_1 ;
    %wait E_0000028d6e34aa70;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000028d6e388fd0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000028d6e346360_0, 0, 32;
    %load/vec4 v0000028d6e388fd0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0000028d6e39ac10_0, 0, 8;
    %load/vec4 v0000028d6e388fd0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000028d6e346540_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028d6e39a9e0;
T_2 ;
    %wait E_0000028d6e34a5f0;
    %load/vec4 v0000028d6e39ac10_0;
    %load/vec4 v0000028d6e39ab70_0;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %load/vec4 v0000028d6e346360_0;
    %load/vec4 v0000028d6e39ab70_0;
    %load/vec4 v0000028d6e39ac10_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028d6e346360_0, 0, 32;
    %load/vec4 v0000028d6e39ab70_0;
    %store/vec4 v0000028d6e38b930_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028d6e38b9d0_0;
    %load/vec4 v0000028d6e39ac10_0;
    %load/vec4 v0000028d6e39ab70_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000028d6e38b9d0_0, 0, 32;
    %load/vec4 v0000028d6e39ac10_0;
    %store/vec4 v0000028d6e38b930_0, 0, 8;
T_2.1 ;
    %load/vec4 v0000028d6e3464a0_0;
    %load/vec4 v0000028d6e346540_0;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000028d6e38b9d0_0;
    %load/vec4 v0000028d6e346360_0;
    %add;
    %store/vec4 v0000028d6e346400_0, 0, 32;
    %load/vec4 v0000028d6e3464a0_0;
    %store/vec4 v0000028d6e3465e0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000028d6e38b9d0_0;
    %load/vec4 v0000028d6e346360_0;
    %sub;
    %store/vec4 v0000028d6e346400_0, 0, 32;
    %load/vec4 v0000028d6e346360_0;
    %load/vec4 v0000028d6e38b9d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0000028d6e3464a0_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0000028d6e346540_0;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0000028d6e3465e0_0, 0, 1;
T_2.3 ;
    %load/vec4 v0000028d6e346400_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000028d6e346400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000028d6e346400_0, 0, 32;
    %load/vec4 v0000028d6e38b930_0;
    %addi 1, 0, 8;
    %store/vec4 v0000028d6e38b930_0, 0, 8;
T_2.6 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028d6e39a9e0;
T_3 ;
    %wait E_0000028d6e34a0f0;
    %load/vec4 v0000028d6e3465e0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028d6e38a560_0, 4, 1;
    %load/vec4 v0000028d6e38b930_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028d6e38a560_0, 4, 8;
    %load/vec4 v0000028d6e346400_0;
    %parti/s 23, 1, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000028d6e38a560_0, 4, 23;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000028d6e39a850;
T_4 ;
    %pushi/real 1677721600, 4068; load=6.25000
    %vpi_func 2 16 "$realtobits" 64, W<0,r> {0 1 0};
    %pad/u 32;
    %store/vec4 v0000028d6e391df0_0, 0, 32;
    %pushi/real 1073741824, 4065; load=0.500000
    %vpi_func 2 17 "$realtobits" 64, W<0,r> {0 1 0};
    %pad/u 32;
    %store/vec4 v0000028d6e391a30_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 19 "$display", "Test case 1:" {0 0 0};
    %vpi_func 2 20 "$bitstoshortreal" 32, v0000028d6e391df0_0 {0 0 0};
    %vpi_call 2 20 "$display", "A = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 21 "$bitstoshortreal" 32, v0000028d6e391a30_0 {0 0 0};
    %vpi_call 2 21 "$display", "B = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 22 "$bitstoshortreal" 32, 32'b01000000110100000000000000000000 {0 0 0};
    %vpi_call 2 22 "$display", "Expected Output = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 23 "$bitstoshortreal" 32, v0000028d6e391990_0 {0 0 0};
    %vpi_call 2 23 "$display", "Actual Output = %f", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 24 "$display", "\000" {0 0 0};
    %pushi/real 1073741824, 4067; load=2.00000
    %vpi_func 2 27 "$realtobits" 64, W<0,r> {0 1 0};
    %pad/u 32;
    %store/vec4 v0000028d6e391df0_0, 0, 32;
    %pushi/real 1073741824, 20451; load=-2.00000
    %vpi_func 2 28 "$realtobits" 64, W<0,r> {0 1 0};
    %pad/u 32;
    %store/vec4 v0000028d6e391a30_0, 0, 32;
    %delay 10, 0;
    %vpi_call 2 30 "$display", "Test case 2:" {0 0 0};
    %vpi_func 2 31 "$bitstoshortreal" 32, v0000028d6e391df0_0 {0 0 0};
    %vpi_call 2 31 "$display", "A = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 32 "$bitstoshortreal" 32, v0000028d6e391a30_0 {0 0 0};
    %vpi_call 2 32 "$display", "B = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 33 "$bitstoshortreal" 32, 32'b00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 33 "$display", "Expected Output = %f", S<0,vec4,u32> {1 0 0};
    %vpi_func 2 34 "$bitstoshortreal" 32, v0000028d6e391990_0 {0 0 0};
    %vpi_call 2 34 "$display", "Actual Output = %f", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 35 "$display", "\000" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "assignment_tb.v";
    "assignment.v";
