
RTES_FB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015030  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d24  080151c0  080151c0  000251c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015ee4  08015ee4  000306e0  2**0
                  CONTENTS
  4 .ARM          00000008  08015ee4  08015ee4  00025ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015eec  08015eec  000306e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015eec  08015eec  00025eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015ef0  08015ef0  00025ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006e0  20000000  08015ef4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000103b8  200006e0  080165d4  000306e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20010a98  080165d4  00030a98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000306e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004a884  00000000  00000000  00030710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006bdd  00000000  00000000  0007af94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003180  00000000  00000000  00081b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002f08  00000000  00000000  00084cf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f3b8  00000000  00000000  00087c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002fbde  00000000  00000000  000b6fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114397  00000000  00000000  000e6b96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001faf2d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000e4e0  00000000  00000000  001faf80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200006e0 	.word	0x200006e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080151a8 	.word	0x080151a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200006e4 	.word	0x200006e4
 80001cc:	080151a8 	.word	0x080151a8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	4a07      	ldr	r2, [pc, #28]	; (8000ecc <vApplicationGetIdleTaskMemory+0x2c>)
 8000eb0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	4a06      	ldr	r2, [pc, #24]	; (8000ed0 <vApplicationGetIdleTaskMemory+0x30>)
 8000eb6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2280      	movs	r2, #128	; 0x80
 8000ebc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000ebe:	bf00      	nop
 8000ec0:	3714      	adds	r7, #20
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
 8000eca:	bf00      	nop
 8000ecc:	200006fc 	.word	0x200006fc
 8000ed0:	200007c0 	.word	0x200007c0

08000ed4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t *)ptr,len,10);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	b29a      	uxth	r2, r3
 8000ee4:	230a      	movs	r3, #10
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	4803      	ldr	r0, [pc, #12]	; (8000ef8 <_write+0x24>)
 8000eea:	f00e f8d1 	bl	800f090 <HAL_UART_Transmit>
	return len;
 8000eee:	687b      	ldr	r3, [r7, #4]
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3710      	adds	r7, #16
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	2001087c 	.word	0x2001087c

08000efc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000efc:	b5b0      	push	{r4, r5, r7, lr}
 8000efe:	b0b4      	sub	sp, #208	; 0xd0
 8000f00:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f02:	f009 ff15 	bl	800ad30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f06:	f000 f8e1 	bl	80010cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f0a:	f000 fa1f 	bl	800134c <MX_GPIO_Init>
  MX_I2C2_Init();
 8000f0e:	f000 f93f 	bl	8001190 <MX_I2C2_Init>
  MX_SPI3_Init();
 8000f12:	f000 f97d 	bl	8001210 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8000f16:	f000 f9b9 	bl	800128c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8000f1a:	f000 f9e7 	bl	80012ec <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

	//Proximity

	VL53L0X_PROXIMITY_Init();
 8000f1e:	f009 fdbf 	bl	800aaa0 <VL53L0X_PROXIMITY_Init>

	//User button
	BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000f22:	2100      	movs	r1, #0
 8000f24:	2000      	movs	r0, #0
 8000f26:	f001 f8bf 	bl	80020a8 <BSP_PB_Init>

	//Temperature
	BSP_TSENSOR_Init();
 8000f2a:	f002 f9a1 	bl	8003270 <BSP_TSENSOR_Init>

	//	//Humidity
	BSP_HSENSOR_Init();
 8000f2e:	f001 ff4d 	bl	8002dcc <BSP_HSENSOR_Init>

	//	//Pressure
	BSP_PSENSOR_Init();
 8000f32:	f002 f96f 	bl	8003214 <BSP_PSENSOR_Init>

	//Motion sensors

	//BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Init(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 8000f36:	2102      	movs	r1, #2
 8000f38:	2000      	movs	r0, #0
 8000f3a:	f001 ff75 	bl	8002e28 <BSP_MOTION_SENSOR_Init>

	//BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_GYRO);
	BSP_MOTION_SENSOR_Enable(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO);
 8000f3e:	2102      	movs	r1, #2
 8000f40:	2000      	movs	r0, #0
 8000f42:	f001 ffc1 	bl	8002ec8 <BSP_MOTION_SENSOR_Enable>

	//Struct elements initialization

	sensors.humidity_value = 0;
 8000f46:	4b51      	ldr	r3, [pc, #324]	; (800108c <main+0x190>)
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	605a      	str	r2, [r3, #4]
	sensors.pressure_value = 0;
 8000f4e:	4b4f      	ldr	r3, [pc, #316]	; (800108c <main+0x190>)
 8000f50:	f04f 0200 	mov.w	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
	sensors.temperature_value = 0;
 8000f56:	4b4d      	ldr	r3, [pc, #308]	; (800108c <main+0x190>)
 8000f58:	f04f 0200 	mov.w	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
	sensors.proximity = 0;
 8000f5e:	4b4b      	ldr	r3, [pc, #300]	; (800108c <main+0x190>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	831a      	strh	r2, [r3, #24]

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of sensorsMutex */
  osMutexDef(sensorsMutex);
 8000f64:	2300      	movs	r3, #0
 8000f66:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  sensorsMutexHandle = osMutexCreate(osMutex(sensorsMutex));
 8000f70:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f74:	4618      	mov	r0, r3
 8000f76:	f00e fda1 	bl	800fabc <osMutexCreate>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a44      	ldr	r2, [pc, #272]	; (8001090 <main+0x194>)
 8000f7e:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of greenLightTask */
  osThreadDef(greenLightTask, startGreenLightTask, osPriorityNormal, 0, 1024);
 8000f80:	4b44      	ldr	r3, [pc, #272]	; (8001094 <main+0x198>)
 8000f82:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000f86:	461d      	mov	r5, r3
 8000f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f90:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  greenLightTaskHandle = osThreadCreate(osThread(greenLightTask), NULL);
 8000f94:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00e fd2e 	bl	800f9fc <osThreadCreate>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	4a3d      	ldr	r2, [pc, #244]	; (8001098 <main+0x19c>)
 8000fa4:	6013      	str	r3, [r2, #0]

  /* definition and creation of trackDataPrintTask */
  osThreadDef(trackDataPrintTask, startTrackDataPrintTask, osPriorityAboveNormal, 0, 1024);
 8000fa6:	4b3d      	ldr	r3, [pc, #244]	; (800109c <main+0x1a0>)
 8000fa8:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000fac:	461d      	mov	r5, r3
 8000fae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fb2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  trackDataPrintTaskHandle = osThreadCreate(osThread(trackDataPrintTask), NULL);
 8000fba:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f00e fd1b 	bl	800f9fc <osThreadCreate>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a35      	ldr	r2, [pc, #212]	; (80010a0 <main+0x1a4>)
 8000fca:	6013      	str	r3, [r2, #0]

  /* definition and creation of userButtonTask */
  osThreadDef(userButtonTask, startUserButtonTask, osPriorityAboveNormal, 0, 1024);
 8000fcc:	4b35      	ldr	r3, [pc, #212]	; (80010a4 <main+0x1a8>)
 8000fce:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000fd2:	461d      	mov	r5, r3
 8000fd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fd8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fdc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  userButtonTaskHandle = osThreadCreate(osThread(userButtonTask), NULL);
 8000fe0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f00e fd08 	bl	800f9fc <osThreadCreate>
 8000fec:	4603      	mov	r3, r0
 8000fee:	4a2e      	ldr	r2, [pc, #184]	; (80010a8 <main+0x1ac>)
 8000ff0:	6013      	str	r3, [r2, #0]

  /* definition and creation of environmentalSensorsTask */
  osThreadDef(environmentalSensorsTask, startEnvironmentalSensorsTask, osPriorityAboveNormal, 0, 1024);
 8000ff2:	4b2e      	ldr	r3, [pc, #184]	; (80010ac <main+0x1b0>)
 8000ff4:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000ff8:	461d      	mov	r5, r3
 8000ffa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001002:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  environmentalSensorsTaskHandle = osThreadCreate(osThread(environmentalSensorsTask), NULL);
 8001006:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f00e fcf5 	bl	800f9fc <osThreadCreate>
 8001012:	4603      	mov	r3, r0
 8001014:	4a26      	ldr	r2, [pc, #152]	; (80010b0 <main+0x1b4>)
 8001016:	6013      	str	r3, [r2, #0]

  /* definition and creation of proximitySensorTask */
  osThreadDef(proximitySensorTask, startProximitySensorTask, osPriorityNormal, 0, 1024);
 8001018:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <main+0x1b8>)
 800101a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800101e:	461d      	mov	r5, r3
 8001020:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001022:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001024:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001028:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  proximitySensorTaskHandle = osThreadCreate(osThread(proximitySensorTask), NULL);
 800102c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001030:	2100      	movs	r1, #0
 8001032:	4618      	mov	r0, r3
 8001034:	f00e fce2 	bl	800f9fc <osThreadCreate>
 8001038:	4603      	mov	r3, r0
 800103a:	4a1f      	ldr	r2, [pc, #124]	; (80010b8 <main+0x1bc>)
 800103c:	6013      	str	r3, [r2, #0]

  /* definition and creation of raceDataPrintTask */
  osThreadDef(raceDataPrintTask, startRaceDataPrintTask, osPriorityNormal, 0, 1024);
 800103e:	4b1f      	ldr	r3, [pc, #124]	; (80010bc <main+0x1c0>)
 8001040:	f107 0420 	add.w	r4, r7, #32
 8001044:	461d      	mov	r5, r3
 8001046:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001048:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800104a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800104e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  raceDataPrintTaskHandle = osThreadCreate(osThread(raceDataPrintTask), NULL);
 8001052:	f107 0320 	add.w	r3, r7, #32
 8001056:	2100      	movs	r1, #0
 8001058:	4618      	mov	r0, r3
 800105a:	f00e fccf 	bl	800f9fc <osThreadCreate>
 800105e:	4603      	mov	r3, r0
 8001060:	4a17      	ldr	r2, [pc, #92]	; (80010c0 <main+0x1c4>)
 8001062:	6013      	str	r3, [r2, #0]

  /* definition and creation of accelerometerTask */
  osThreadDef(accelerometerTask, startAccelerometerTask, osPriorityNormal, 0, 1024);
 8001064:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <main+0x1c8>)
 8001066:	1d3c      	adds	r4, r7, #4
 8001068:	461d      	mov	r5, r3
 800106a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800106e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001072:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  accelerometerTaskHandle = osThreadCreate(osThread(accelerometerTask), NULL);
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f00e fcbe 	bl	800f9fc <osThreadCreate>
 8001080:	4603      	mov	r3, r0
 8001082:	4a11      	ldr	r2, [pc, #68]	; (80010c8 <main+0x1cc>)
 8001084:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001086:	f00e fcb2 	bl	800f9ee <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800108a:	e7fe      	b.n	800108a <main+0x18e>
 800108c:	2001090c 	.word	0x2001090c
 8001090:	20010908 	.word	0x20010908
 8001094:	0801524c 	.word	0x0801524c
 8001098:	200107b8 	.word	0x200107b8
 800109c:	08015268 	.word	0x08015268
 80010a0:	20010904 	.word	0x20010904
 80010a4:	08015284 	.word	0x08015284
 80010a8:	20010874 	.word	0x20010874
 80010ac:	080152a0 	.word	0x080152a0
 80010b0:	20010878 	.word	0x20010878
 80010b4:	080152bc 	.word	0x080152bc
 80010b8:	20010900 	.word	0x20010900
 80010bc:	080152d8 	.word	0x080152d8
 80010c0:	20010870 	.word	0x20010870
 80010c4:	080152f4 	.word	0x080152f4
 80010c8:	20010808 	.word	0x20010808

080010cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b096      	sub	sp, #88	; 0x58
 80010d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	2244      	movs	r2, #68	; 0x44
 80010d8:	2100      	movs	r1, #0
 80010da:	4618      	mov	r0, r3
 80010dc:	f011 f987 	bl	80123ee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010f2:	f00b fa71 	bl	800c5d8 <HAL_PWREx_ControlVoltageScaling>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010fc:	f000 fc80 	bl	8001a00 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001100:	f00b fa4c 	bl	800c59c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <SystemClock_Config+0xc0>)
 8001106:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800110a:	4a20      	ldr	r2, [pc, #128]	; (800118c <SystemClock_Config+0xc0>)
 800110c:	f023 0318 	bic.w	r3, r3, #24
 8001110:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001114:	2314      	movs	r3, #20
 8001116:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001118:	2301      	movs	r3, #1
 800111a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800111c:	2301      	movs	r3, #1
 800111e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001120:	2300      	movs	r3, #0
 8001122:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001124:	2360      	movs	r3, #96	; 0x60
 8001126:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001128:	2302      	movs	r3, #2
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800112c:	2301      	movs	r3, #1
 800112e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001130:	2301      	movs	r3, #1
 8001132:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001134:	2328      	movs	r3, #40	; 0x28
 8001136:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001138:	2307      	movs	r3, #7
 800113a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800113c:	2302      	movs	r3, #2
 800113e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001140:	2302      	movs	r3, #2
 8001142:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4618      	mov	r0, r3
 800114a:	f00b fa9b 	bl	800c684 <HAL_RCC_OscConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001154:	f000 fc54 	bl	8001a00 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001158:	230f      	movs	r3, #15
 800115a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115c:	2303      	movs	r3, #3
 800115e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001160:	2300      	movs	r3, #0
 8001162:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001164:	2300      	movs	r3, #0
 8001166:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001168:	2300      	movs	r3, #0
 800116a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800116c:	463b      	mov	r3, r7
 800116e:	2104      	movs	r1, #4
 8001170:	4618      	mov	r0, r3
 8001172:	f00b fe6d 	bl	800ce50 <HAL_RCC_ClockConfig>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d001      	beq.n	8001180 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800117c:	f000 fc40 	bl	8001a00 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001180:	f00d f8f2 	bl	800e368 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001184:	bf00      	nop
 8001186:	3758      	adds	r7, #88	; 0x58
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40021000 	.word	0x40021000

08001190 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001194:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <MX_I2C2_Init+0x74>)
 8001196:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <MX_I2C2_Init+0x78>)
 8001198:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800119a:	4b1a      	ldr	r3, [pc, #104]	; (8001204 <MX_I2C2_Init+0x74>)
 800119c:	4a1b      	ldr	r2, [pc, #108]	; (800120c <MX_I2C2_Init+0x7c>)
 800119e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011a0:	4b18      	ldr	r3, [pc, #96]	; (8001204 <MX_I2C2_Init+0x74>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a6:	4b17      	ldr	r3, [pc, #92]	; (8001204 <MX_I2C2_Init+0x74>)
 80011a8:	2201      	movs	r2, #1
 80011aa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ac:	4b15      	ldr	r3, [pc, #84]	; (8001204 <MX_I2C2_Init+0x74>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011b2:	4b14      	ldr	r3, [pc, #80]	; (8001204 <MX_I2C2_Init+0x74>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011b8:	4b12      	ldr	r3, [pc, #72]	; (8001204 <MX_I2C2_Init+0x74>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <MX_I2C2_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c4:	4b0f      	ldr	r3, [pc, #60]	; (8001204 <MX_I2C2_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80011ca:	480e      	ldr	r0, [pc, #56]	; (8001204 <MX_I2C2_Init+0x74>)
 80011cc:	f00a f9d6 	bl	800b57c <HAL_I2C_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80011d6:	f000 fc13 	bl	8001a00 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011da:	2100      	movs	r1, #0
 80011dc:	4809      	ldr	r0, [pc, #36]	; (8001204 <MX_I2C2_Init+0x74>)
 80011de:	f00b f945 	bl	800c46c <HAL_I2CEx_ConfigAnalogFilter>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80011e8:	f000 fc0a 	bl	8001a00 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80011ec:	2100      	movs	r1, #0
 80011ee:	4805      	ldr	r0, [pc, #20]	; (8001204 <MX_I2C2_Init+0x74>)
 80011f0:	f00b f987 	bl	800c502 <HAL_I2CEx_ConfigDigitalFilter>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80011fa:	f000 fc01 	bl	8001a00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200107bc 	.word	0x200107bc
 8001208:	40005800 	.word	0x40005800
 800120c:	10909cec 	.word	0x10909cec

08001210 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001214:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <MX_SPI3_Init+0x74>)
 8001216:	4a1c      	ldr	r2, [pc, #112]	; (8001288 <MX_SPI3_Init+0x78>)
 8001218:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800121a:	4b1a      	ldr	r3, [pc, #104]	; (8001284 <MX_SPI3_Init+0x74>)
 800121c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001220:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001222:	4b18      	ldr	r3, [pc, #96]	; (8001284 <MX_SPI3_Init+0x74>)
 8001224:	2200      	movs	r2, #0
 8001226:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8001228:	4b16      	ldr	r3, [pc, #88]	; (8001284 <MX_SPI3_Init+0x74>)
 800122a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800122e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001230:	4b14      	ldr	r3, [pc, #80]	; (8001284 <MX_SPI3_Init+0x74>)
 8001232:	2200      	movs	r2, #0
 8001234:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <MX_SPI3_Init+0x74>)
 8001238:	2200      	movs	r2, #0
 800123a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800123c:	4b11      	ldr	r3, [pc, #68]	; (8001284 <MX_SPI3_Init+0x74>)
 800123e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001242:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001244:	4b0f      	ldr	r3, [pc, #60]	; (8001284 <MX_SPI3_Init+0x74>)
 8001246:	2200      	movs	r2, #0
 8001248:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <MX_SPI3_Init+0x74>)
 800124c:	2200      	movs	r2, #0
 800124e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001250:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <MX_SPI3_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <MX_SPI3_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800125c:	4b09      	ldr	r3, [pc, #36]	; (8001284 <MX_SPI3_Init+0x74>)
 800125e:	2207      	movs	r2, #7
 8001260:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001262:	4b08      	ldr	r3, [pc, #32]	; (8001284 <MX_SPI3_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001268:	4b06      	ldr	r3, [pc, #24]	; (8001284 <MX_SPI3_Init+0x74>)
 800126a:	2208      	movs	r2, #8
 800126c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800126e:	4805      	ldr	r0, [pc, #20]	; (8001284 <MX_SPI3_Init+0x74>)
 8001270:	f00d fb4c 	bl	800e90c <HAL_SPI_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800127a:	f000 fbc1 	bl	8001a00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	2001080c 	.word	0x2001080c
 8001288:	40003c00 	.word	0x40003c00

0800128c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001290:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 8001292:	4a15      	ldr	r2, [pc, #84]	; (80012e8 <MX_USART1_UART_Init+0x5c>)
 8001294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001296:	4b13      	ldr	r3, [pc, #76]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 8001298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800129c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800129e:	4b11      	ldr	r3, [pc, #68]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012a4:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012aa:	4b0e      	ldr	r3, [pc, #56]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b0:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012b2:	220c      	movs	r2, #12
 80012b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b6:	4b0b      	ldr	r3, [pc, #44]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012bc:	4b09      	ldr	r3, [pc, #36]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012ce:	4805      	ldr	r0, [pc, #20]	; (80012e4 <MX_USART1_UART_Init+0x58>)
 80012d0:	f00d fe90 	bl	800eff4 <HAL_UART_Init>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80012da:	f000 fb91 	bl	8001a00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2001087c 	.word	0x2001087c
 80012e8:	40013800 	.word	0x40013800

080012ec <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012f0:	4b14      	ldr	r3, [pc, #80]	; (8001344 <MX_USART3_UART_Init+0x58>)
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <MX_USART3_UART_Init+0x5c>)
 80012f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012f6:	4b13      	ldr	r3, [pc, #76]	; (8001344 <MX_USART3_UART_Init+0x58>)
 80012f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_USART3_UART_Init+0x58>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001310:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001312:	220c      	movs	r2, #12
 8001314:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800131c:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_USART3_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_USART3_UART_Init+0x58>)
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_USART3_UART_Init+0x58>)
 8001330:	f00d fe60 	bl	800eff4 <HAL_UART_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800133a:	f000 fb61 	bl	8001a00 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20010734 	.word	0x20010734
 8001348:	40004800 	.word	0x40004800

0800134c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
 8001360:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001362:	4bba      	ldr	r3, [pc, #744]	; (800164c <MX_GPIO_Init+0x300>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001366:	4ab9      	ldr	r2, [pc, #740]	; (800164c <MX_GPIO_Init+0x300>)
 8001368:	f043 0310 	orr.w	r3, r3, #16
 800136c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800136e:	4bb7      	ldr	r3, [pc, #732]	; (800164c <MX_GPIO_Init+0x300>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001372:	f003 0310 	and.w	r3, r3, #16
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800137a:	4bb4      	ldr	r3, [pc, #720]	; (800164c <MX_GPIO_Init+0x300>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137e:	4ab3      	ldr	r2, [pc, #716]	; (800164c <MX_GPIO_Init+0x300>)
 8001380:	f043 0304 	orr.w	r3, r3, #4
 8001384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001386:	4bb1      	ldr	r3, [pc, #708]	; (800164c <MX_GPIO_Init+0x300>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800138a:	f003 0304 	and.w	r3, r3, #4
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4bae      	ldr	r3, [pc, #696]	; (800164c <MX_GPIO_Init+0x300>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001396:	4aad      	ldr	r2, [pc, #692]	; (800164c <MX_GPIO_Init+0x300>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800139e:	4bab      	ldr	r3, [pc, #684]	; (800164c <MX_GPIO_Init+0x300>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a2:	f003 0301 	and.w	r3, r3, #1
 80013a6:	60bb      	str	r3, [r7, #8]
 80013a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4ba8      	ldr	r3, [pc, #672]	; (800164c <MX_GPIO_Init+0x300>)
 80013ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ae:	4aa7      	ldr	r2, [pc, #668]	; (800164c <MX_GPIO_Init+0x300>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013b6:	4ba5      	ldr	r3, [pc, #660]	; (800164c <MX_GPIO_Init+0x300>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013c2:	4ba2      	ldr	r3, [pc, #648]	; (800164c <MX_GPIO_Init+0x300>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c6:	4aa1      	ldr	r2, [pc, #644]	; (800164c <MX_GPIO_Init+0x300>)
 80013c8:	f043 0308 	orr.w	r3, r3, #8
 80013cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ce:	4b9f      	ldr	r3, [pc, #636]	; (800164c <MX_GPIO_Init+0x300>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	603b      	str	r3, [r7, #0]
 80013d8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 80013da:	2200      	movs	r2, #0
 80013dc:	f44f 718a 	mov.w	r1, #276	; 0x114
 80013e0:	489b      	ldr	r0, [pc, #620]	; (8001650 <MX_GPIO_Init+0x304>)
 80013e2:	f00a f881 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f248 1104 	movw	r1, #33028	; 0x8104
 80013ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013f0:	f00a f87a 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80013f4:	2200      	movs	r2, #0
 80013f6:	f24f 0114 	movw	r1, #61460	; 0xf014
 80013fa:	4896      	ldr	r0, [pc, #600]	; (8001654 <MX_GPIO_Init+0x308>)
 80013fc:	f00a f874 	bl	800b4e8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	f241 0181 	movw	r1, #4225	; 0x1081
 8001406:	4894      	ldr	r0, [pc, #592]	; (8001658 <MX_GPIO_Init+0x30c>)
 8001408:	f00a f86e 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 800140c:	2201      	movs	r2, #1
 800140e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001412:	4891      	ldr	r0, [pc, #580]	; (8001658 <MX_GPIO_Init+0x30c>)
 8001414:	f00a f868 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 8001418:	2200      	movs	r2, #0
 800141a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800141e:	488f      	ldr	r0, [pc, #572]	; (800165c <MX_GPIO_Init+0x310>)
 8001420:	f00a f862 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001424:	2201      	movs	r2, #1
 8001426:	2120      	movs	r1, #32
 8001428:	488a      	ldr	r0, [pc, #552]	; (8001654 <MX_GPIO_Init+0x308>)
 800142a:	f00a f85d 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800142e:	2201      	movs	r2, #1
 8001430:	2101      	movs	r1, #1
 8001432:	4887      	ldr	r0, [pc, #540]	; (8001650 <MX_GPIO_Init+0x304>)
 8001434:	f00a f858 	bl	800b4e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001438:	f240 1315 	movw	r3, #277	; 0x115
 800143c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143e:	2301      	movs	r3, #1
 8001440:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	4619      	mov	r1, r3
 8001450:	487f      	ldr	r0, [pc, #508]	; (8001650 <MX_GPIO_Init+0x304>)
 8001452:	f009 fdab 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001456:	236a      	movs	r3, #106	; 0x6a
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800145a:	4b81      	ldr	r3, [pc, #516]	; (8001660 <MX_GPIO_Init+0x314>)
 800145c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145e:	2300      	movs	r3, #0
 8001460:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	4619      	mov	r1, r3
 8001468:	4879      	ldr	r0, [pc, #484]	; (8001650 <MX_GPIO_Init+0x304>)
 800146a:	f009 fd9f 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800146e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001474:	4b7b      	ldr	r3, [pc, #492]	; (8001664 <MX_GPIO_Init+0x318>)
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	4876      	ldr	r0, [pc, #472]	; (800165c <MX_GPIO_Init+0x310>)
 8001484:	f009 fd92 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 8001488:	233f      	movs	r3, #63	; 0x3f
 800148a:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800148c:	230b      	movs	r3, #11
 800148e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	4870      	ldr	r0, [pc, #448]	; (800165c <MX_GPIO_Init+0x310>)
 800149c:	f009 fd86 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80014a0:	2303      	movs	r3, #3
 80014a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a8:	2300      	movs	r3, #0
 80014aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ac:	2303      	movs	r3, #3
 80014ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80014b0:	2308      	movs	r3, #8
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014b4:	f107 0314 	add.w	r3, r7, #20
 80014b8:	4619      	mov	r1, r3
 80014ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014be:	f009 fd75 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 80014c2:	f248 1304 	movw	r3, #33028	; 0x8104
 80014c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c8:	2301      	movs	r3, #1
 80014ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d0:	2300      	movs	r3, #0
 80014d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014de:	f009 fd65 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80014e2:	2308      	movs	r3, #8
 80014e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e6:	2302      	movs	r3, #2
 80014e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2300      	movs	r3, #0
 80014f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80014f2:	2301      	movs	r3, #1
 80014f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001500:	f009 fd54 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8001504:	2310      	movs	r3, #16
 8001506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001508:	230b      	movs	r3, #11
 800150a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800151a:	f009 fd47 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800151e:	23e0      	movs	r3, #224	; 0xe0
 8001520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152a:	2303      	movs	r3, #3
 800152c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800152e:	2305      	movs	r3, #5
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f009 fd36 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001540:	2301      	movs	r3, #1
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001544:	4b46      	ldr	r3, [pc, #280]	; (8001660 <MX_GPIO_Init+0x314>)
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4619      	mov	r1, r3
 8001552:	4840      	ldr	r0, [pc, #256]	; (8001654 <MX_GPIO_Init+0x308>)
 8001554:	f009 fd2a 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001558:	2302      	movs	r3, #2
 800155a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800155c:	230b      	movs	r3, #11
 800155e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001564:	f107 0314 	add.w	r3, r7, #20
 8001568:	4619      	mov	r1, r3
 800156a:	483a      	ldr	r0, [pc, #232]	; (8001654 <MX_GPIO_Init+0x308>)
 800156c:	f009 fd1e 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001570:	f24f 0334 	movw	r3, #61492	; 0xf034
 8001574:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001576:	2301      	movs	r3, #1
 8001578:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157e:	2300      	movs	r3, #0
 8001580:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001582:	f107 0314 	add.w	r3, r7, #20
 8001586:	4619      	mov	r1, r3
 8001588:	4832      	ldr	r0, [pc, #200]	; (8001654 <MX_GPIO_Init+0x308>)
 800158a:	f009 fd0f 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800158e:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159c:	2300      	movs	r3, #0
 800159e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80015a0:	2306      	movs	r3, #6
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015a4:	f107 0314 	add.w	r3, r7, #20
 80015a8:	4619      	mov	r1, r3
 80015aa:	4829      	ldr	r0, [pc, #164]	; (8001650 <MX_GPIO_Init+0x304>)
 80015ac:	f009 fcfe 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80015b0:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80015b4:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015be:	2303      	movs	r3, #3
 80015c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80015c2:	230a      	movs	r3, #10
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	4820      	ldr	r0, [pc, #128]	; (8001650 <MX_GPIO_Init+0x304>)
 80015ce:	f009 fced 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 80015d2:	f64c 4304 	movw	r3, #52228	; 0xcc04
 80015d6:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015d8:	4b21      	ldr	r3, [pc, #132]	; (8001660 <MX_GPIO_Init+0x314>)
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015e0:	f107 0314 	add.w	r3, r7, #20
 80015e4:	4619      	mov	r1, r3
 80015e6:	481c      	ldr	r0, [pc, #112]	; (8001658 <MX_GPIO_Init+0x30c>)
 80015e8:	f009 fce0 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 80015ec:	f243 0381 	movw	r3, #12417	; 0x3081
 80015f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f2:	2301      	movs	r3, #1
 80015f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fa:	2300      	movs	r3, #0
 80015fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	4814      	ldr	r0, [pc, #80]	; (8001658 <MX_GPIO_Init+0x30c>)
 8001606:	f009 fcd1 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800160a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800160e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001610:	2301      	movs	r3, #1
 8001612:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800161c:	f107 0314 	add.w	r3, r7, #20
 8001620:	4619      	mov	r1, r3
 8001622:	480e      	ldr	r0, [pc, #56]	; (800165c <MX_GPIO_Init+0x310>)
 8001624:	f009 fcc2 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001628:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800162c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800162e:	4b0c      	ldr	r3, [pc, #48]	; (8001660 <MX_GPIO_Init+0x314>)
 8001630:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001636:	f107 0314 	add.w	r3, r7, #20
 800163a:	4619      	mov	r1, r3
 800163c:	4807      	ldr	r0, [pc, #28]	; (800165c <MX_GPIO_Init+0x310>)
 800163e:	f009 fcb5 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8001642:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001646:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	e00d      	b.n	8001668 <MX_GPIO_Init+0x31c>
 800164c:	40021000 	.word	0x40021000
 8001650:	48001000 	.word	0x48001000
 8001654:	48000400 	.word	0x48000400
 8001658:	48000c00 	.word	0x48000c00
 800165c:	48000800 	.word	0x48000800
 8001660:	10110000 	.word	0x10110000
 8001664:	10210000 	.word	0x10210000
 8001668:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800166a:	2300      	movs	r3, #0
 800166c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800166e:	f107 0314 	add.w	r3, r7, #20
 8001672:	4619      	mov	r1, r3
 8001674:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001678:	f009 fc98 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800167c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001680:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001682:	2302      	movs	r3, #2
 8001684:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001686:	2300      	movs	r3, #0
 8001688:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800168a:	2303      	movs	r3, #3
 800168c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800168e:	230a      	movs	r3, #10
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001692:	f107 0314 	add.w	r3, r7, #20
 8001696:	4619      	mov	r1, r3
 8001698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800169c:	f009 fc86 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 80016a0:	2302      	movs	r3, #2
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ac:	2303      	movs	r3, #3
 80016ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016b0:	2305      	movs	r3, #5
 80016b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4619      	mov	r1, r3
 80016ba:	481c      	ldr	r0, [pc, #112]	; (800172c <MX_GPIO_Init+0x3e0>)
 80016bc:	f009 fc76 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 80016c0:	2378      	movs	r3, #120	; 0x78
 80016c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016cc:	2303      	movs	r3, #3
 80016ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016d0:	2307      	movs	r3, #7
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4814      	ldr	r0, [pc, #80]	; (800172c <MX_GPIO_Init+0x3e0>)
 80016dc:	f009 fc66 	bl	800afac <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80016e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e6:	2312      	movs	r3, #18
 80016e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016f2:	2304      	movs	r3, #4
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	480c      	ldr	r0, [pc, #48]	; (8001730 <MX_GPIO_Init+0x3e4>)
 80016fe:	f009 fc55 	bl	800afac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001702:	2200      	movs	r2, #0
 8001704:	2105      	movs	r1, #5
 8001706:	2017      	movs	r0, #23
 8001708:	f009 fc26 	bl	800af58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800170c:	2017      	movs	r0, #23
 800170e:	f009 fc3f 	bl	800af90 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001712:	2200      	movs	r2, #0
 8001714:	2105      	movs	r1, #5
 8001716:	2028      	movs	r0, #40	; 0x28
 8001718:	f009 fc1e 	bl	800af58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800171c:	2028      	movs	r0, #40	; 0x28
 800171e:	f009 fc37 	bl	800af90 <HAL_NVIC_EnableIRQ>

}
 8001722:	bf00      	nop
 8001724:	3728      	adds	r7, #40	; 0x28
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	48000c00 	.word	0x48000c00
 8001730:	48000400 	.word	0x48000400

08001734 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	4603      	mov	r3, r0
 800173c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == USER_BUTTON_PIN) {
 800173e:	88fb      	ldrh	r3, [r7, #6]
 8001740:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001744:	d102      	bne.n	800174c <HAL_GPIO_EXTI_Callback+0x18>
		printf("Received interrupt from user button \r\n");
 8001746:	4803      	ldr	r0, [pc, #12]	; (8001754 <HAL_GPIO_EXTI_Callback+0x20>)
 8001748:	f011 fba4 	bl	8012e94 <puts>

		//TODO: release semaphore for the other tasks
	}
}
 800174c:	bf00      	nop
 800174e:	3708      	adds	r7, #8
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	08015310 	.word	0x08015310

08001758 <startGreenLightTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_startGreenLightTask */
void startGreenLightTask(void const * argument)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for(;;)
	{
		BSP_LED_Toggle(LED2);
 8001760:	2000      	movs	r0, #0
 8001762:	f000 fc8b 	bl	800207c <BSP_LED_Toggle>
		osDelay(OS_DELAY_RACING);
 8001766:	20fa      	movs	r0, #250	; 0xfa
 8001768:	f00e f994 	bl	800fa94 <osDelay>
		BSP_LED_Toggle(LED2);
 800176c:	e7f8      	b.n	8001760 <startGreenLightTask+0x8>
	...

08001770 <startTrackDataPrintTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startTrackDataPrintTask */
void startTrackDataPrintTask(void const * argument)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	; 0x28
 8001774:	af02      	add	r7, sp, #8
 8001776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startTrackDataPrintTask */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001778:	4b3b      	ldr	r3, [pc, #236]	; (8001868 <startTrackDataPrintTask+0xf8>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f04f 31ff 	mov.w	r1, #4294967295
 8001780:	4618      	mov	r0, r3
 8001782:	f00e f9b3 	bl	800faec <osMutexWait>

		//Pressure

		int normalized = sensors.pressure_value;
 8001786:	4b39      	ldr	r3, [pc, #228]	; (800186c <startTrackDataPrintTask+0xfc>)
 8001788:	edd3 7a02 	vldr	s15, [r3, #8]
 800178c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001790:	ee17 3a90 	vmov	r3, s15
 8001794:	61fb      	str	r3, [r7, #28]
		snprintf(str_prs,100," Track pressure update: %d mBar \n\r", normalized);
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	4a35      	ldr	r2, [pc, #212]	; (8001870 <startTrackDataPrintTask+0x100>)
 800179a:	2164      	movs	r1, #100	; 0x64
 800179c:	4835      	ldr	r0, [pc, #212]	; (8001874 <startTrackDataPrintTask+0x104>)
 800179e:	f011 fbfb 	bl	8012f98 <sniprintf>
		HAL_UART_Transmit(&huart1,( uint8_t * )str_prs,sizeof(str_prs),1000);
 80017a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017a6:	2264      	movs	r2, #100	; 0x64
 80017a8:	4932      	ldr	r1, [pc, #200]	; (8001874 <startTrackDataPrintTask+0x104>)
 80017aa:	4833      	ldr	r0, [pc, #204]	; (8001878 <startTrackDataPrintTask+0x108>)
 80017ac:	f00d fc70 	bl	800f090 <HAL_UART_Transmit>

		//Temperature

		float temp_value = sensors.temperature_value;
 80017b0:	4b2e      	ldr	r3, [pc, #184]	; (800186c <startTrackDataPrintTask+0xfc>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	61bb      	str	r3, [r7, #24]
		int tmpInt1 = temp_value;
 80017b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80017ba:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017be:	ee17 3a90 	vmov	r3, s15
 80017c2:	617b      	str	r3, [r7, #20]
		float tmpFrac = temp_value - tmpInt1;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	ee07 3a90 	vmov	s15, r3
 80017ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ce:	ed97 7a06 	vldr	s14, [r7, #24]
 80017d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017d6:	edc7 7a04 	vstr	s15, [r7, #16]
		int tmpInt2 = trunc(tmpFrac * 100);
 80017da:	edd7 7a04 	vldr	s15, [r7, #16]
 80017de:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800187c <startTrackDataPrintTask+0x10c>
 80017e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017e6:	ee17 0a90 	vmov	r0, s15
 80017ea:	f7fe fead 	bl	8000548 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	ec43 2b10 	vmov	d0, r2, r3
 80017f6:	f013 fca5 	bl	8015144 <trunc>
 80017fa:	ec53 2b10 	vmov	r2, r3, d0
 80017fe:	4610      	mov	r0, r2
 8001800:	4619      	mov	r1, r3
 8001802:	f7ff f9a9 	bl	8000b58 <__aeabi_d2iz>
 8001806:	4603      	mov	r3, r0
 8001808:	60fb      	str	r3, [r7, #12]
		snprintf(str_tmp,100," Track temperature update: %d.%02d C\n\r", tmpInt1, tmpInt2);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	4a1b      	ldr	r2, [pc, #108]	; (8001880 <startTrackDataPrintTask+0x110>)
 8001812:	2164      	movs	r1, #100	; 0x64
 8001814:	481b      	ldr	r0, [pc, #108]	; (8001884 <startTrackDataPrintTask+0x114>)
 8001816:	f011 fbbf 	bl	8012f98 <sniprintf>
		HAL_UART_Transmit(&huart1,( uint8_t * )str_tmp,sizeof(str_tmp),1000);
 800181a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181e:	2264      	movs	r2, #100	; 0x64
 8001820:	4918      	ldr	r1, [pc, #96]	; (8001884 <startTrackDataPrintTask+0x114>)
 8001822:	4815      	ldr	r0, [pc, #84]	; (8001878 <startTrackDataPrintTask+0x108>)
 8001824:	f00d fc34 	bl	800f090 <HAL_UART_Transmit>

		//Humidity

		int hmd = sensors.humidity_value;
 8001828:	4b10      	ldr	r3, [pc, #64]	; (800186c <startTrackDataPrintTask+0xfc>)
 800182a:	edd3 7a01 	vldr	s15, [r3, #4]
 800182e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001832:	ee17 3a90 	vmov	r3, s15
 8001836:	60bb      	str	r3, [r7, #8]
		snprintf(str_hmd,100," Track humidity update: %d %%\n\r", hmd);
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4a13      	ldr	r2, [pc, #76]	; (8001888 <startTrackDataPrintTask+0x118>)
 800183c:	2164      	movs	r1, #100	; 0x64
 800183e:	4813      	ldr	r0, [pc, #76]	; (800188c <startTrackDataPrintTask+0x11c>)
 8001840:	f011 fbaa 	bl	8012f98 <sniprintf>
		HAL_UART_Transmit(&huart1,( uint8_t * )str_hmd,sizeof(str_hmd),1000);
 8001844:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001848:	2264      	movs	r2, #100	; 0x64
 800184a:	4910      	ldr	r1, [pc, #64]	; (800188c <startTrackDataPrintTask+0x11c>)
 800184c:	480a      	ldr	r0, [pc, #40]	; (8001878 <startTrackDataPrintTask+0x108>)
 800184e:	f00d fc1f 	bl	800f090 <HAL_UART_Transmit>

		osMutexRelease(sensorsMutexHandle);
 8001852:	4b05      	ldr	r3, [pc, #20]	; (8001868 <startTrackDataPrintTask+0xf8>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f00e f996 	bl	800fb88 <osMutexRelease>

		osDelay(OS_DELAY_WAITING);
 800185c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001860:	f00e f918 	bl	800fa94 <osDelay>
	{
 8001864:	e788      	b.n	8001778 <startTrackDataPrintTask+0x8>
 8001866:	bf00      	nop
 8001868:	20010908 	.word	0x20010908
 800186c:	2001090c 	.word	0x2001090c
 8001870:	08015338 	.word	0x08015338
 8001874:	20000a88 	.word	0x20000a88
 8001878:	2001087c 	.word	0x2001087c
 800187c:	42c80000 	.word	0x42c80000
 8001880:	0801535c 	.word	0x0801535c
 8001884:	200009c0 	.word	0x200009c0
 8001888:	08015384 	.word	0x08015384
 800188c:	20000a24 	.word	0x20000a24

08001890 <startUserButtonTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startUserButtonTask */
void startUserButtonTask(void const * argument)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{
		//Callback is handled in the HAL_GPIO_EXTI_Callback method

		printf("\033[2J");
 8001898:	4805      	ldr	r0, [pc, #20]	; (80018b0 <startUserButtonTask+0x20>)
 800189a:	f011 fa75 	bl	8012d88 <iprintf>

		printf("Press the USER button to start the Grand Prix\r\n");
 800189e:	4805      	ldr	r0, [pc, #20]	; (80018b4 <startUserButtonTask+0x24>)
 80018a0:	f011 faf8 	bl	8012e94 <puts>

		osDelay(OS_DELAY_WAITING);
 80018a4:	f241 3088 	movw	r0, #5000	; 0x1388
 80018a8:	f00e f8f4 	bl	800fa94 <osDelay>
		printf("\033[2J");
 80018ac:	e7f4      	b.n	8001898 <startUserButtonTask+0x8>
 80018ae:	bf00      	nop
 80018b0:	080153a4 	.word	0x080153a4
 80018b4:	080153ac 	.word	0x080153ac

080018b8 <startEnvironmentalSensorsTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startEnvironmentalSensorsTask */
void startEnvironmentalSensorsTask(void const * argument)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startEnvironmentalSensorsTask */
	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 80018c0:	4b12      	ldr	r3, [pc, #72]	; (800190c <startEnvironmentalSensorsTask+0x54>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	4618      	mov	r0, r3
 80018ca:	f00e f90f 	bl	800faec <osMutexWait>

		sensors.temperature_value = BSP_TSENSOR_ReadTemp();
 80018ce:	f001 fceb 	bl	80032a8 <BSP_TSENSOR_ReadTemp>
 80018d2:	eef0 7a40 	vmov.f32	s15, s0
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <startEnvironmentalSensorsTask+0x58>)
 80018d8:	edc3 7a00 	vstr	s15, [r3]

		sensors.humidity_value = BSP_HSENSOR_ReadHumidity();
 80018dc:	f001 fa96 	bl	8002e0c <BSP_HSENSOR_ReadHumidity>
 80018e0:	eef0 7a40 	vmov.f32	s15, s0
 80018e4:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <startEnvironmentalSensorsTask+0x58>)
 80018e6:	edc3 7a01 	vstr	s15, [r3, #4]

		sensors.pressure_value = BSP_PSENSOR_ReadPressure();
 80018ea:	f001 fcb3 	bl	8003254 <BSP_PSENSOR_ReadPressure>
 80018ee:	eef0 7a40 	vmov.f32	s15, s0
 80018f2:	4b07      	ldr	r3, [pc, #28]	; (8001910 <startEnvironmentalSensorsTask+0x58>)
 80018f4:	edc3 7a02 	vstr	s15, [r3, #8]

		osMutexRelease(sensorsMutexHandle);
 80018f8:	4b04      	ldr	r3, [pc, #16]	; (800190c <startEnvironmentalSensorsTask+0x54>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f00e f943 	bl	800fb88 <osMutexRelease>

		osDelay(OS_DELAY_WAITING);
 8001902:	f241 3088 	movw	r0, #5000	; 0x1388
 8001906:	f00e f8c5 	bl	800fa94 <osDelay>
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 800190a:	e7d9      	b.n	80018c0 <startEnvironmentalSensorsTask+0x8>
 800190c:	20010908 	.word	0x20010908
 8001910:	2001090c 	.word	0x2001090c

08001914 <startProximitySensorTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startProximitySensorTask */
void startProximitySensorTask(void const * argument)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startProximitySensorTask */

	/* Infinite loop */
	for(;;)
	{
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <startProximitySensorTask+0x3c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f04f 31ff 	mov.w	r1, #4294967295
 8001924:	4618      	mov	r0, r3
 8001926:	f00e f8e1 	bl	800faec <osMutexWait>

		uint16_t proximity_value = 0;
 800192a:	2300      	movs	r3, #0
 800192c:	81fb      	strh	r3, [r7, #14]

		proximity_value = VL53L0X_PROXIMITY_GetDistance();
 800192e:	f009 f8ff 	bl	800ab30 <VL53L0X_PROXIMITY_GetDistance>
 8001932:	4603      	mov	r3, r0
 8001934:	81fb      	strh	r3, [r7, #14]

		sensors.proximity = proximity_value;
 8001936:	4a07      	ldr	r2, [pc, #28]	; (8001954 <startProximitySensorTask+0x40>)
 8001938:	89fb      	ldrh	r3, [r7, #14]
 800193a:	8313      	strh	r3, [r2, #24]

		osMutexRelease(sensorsMutexHandle);
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <startProximitySensorTask+0x3c>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f00e f921 	bl	800fb88 <osMutexRelease>

		osDelay(OS_DELAY_RACING);
 8001946:	20fa      	movs	r0, #250	; 0xfa
 8001948:	f00e f8a4 	bl	800fa94 <osDelay>
	{
 800194c:	e7e6      	b.n	800191c <startProximitySensorTask+0x8>
 800194e:	bf00      	nop
 8001950:	20010908 	.word	0x20010908
 8001954:	2001090c 	.word	0x2001090c

08001958 <startRaceDataPrintTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_startRaceDataPrintTask */
void startRaceDataPrintTask(void const * argument)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	for(;;)
	{

		//TODO: check why this starts even if is normal priority!
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 8001960:	4b07      	ldr	r3, [pc, #28]	; (8001980 <startRaceDataPrintTask+0x28>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f04f 31ff 	mov.w	r1, #4294967295
 8001968:	4618      	mov	r0, r3
 800196a:	f00e f8bf 	bl	800faec <osMutexWait>

//		snprintf(str_acc,100, computeCurrentCarPosition(sensors.accelerometer_value.x));
//		HAL_UART_Transmit(&huart1,( uint8_t * )str_acc,sizeof(str_acc),100);

		osMutexRelease(sensorsMutexHandle);
 800196e:	4b04      	ldr	r3, [pc, #16]	; (8001980 <startRaceDataPrintTask+0x28>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f00e f908 	bl	800fb88 <osMutexRelease>

		osDelay(OS_DELAY_RACING);
 8001978:	20fa      	movs	r0, #250	; 0xfa
 800197a:	f00e f88b 	bl	800fa94 <osDelay>
		osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 800197e:	e7ef      	b.n	8001960 <startRaceDataPrintTask+0x8>
 8001980:	20010908 	.word	0x20010908

08001984 <startAccelerometerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startAccelerometerTask */
void startAccelerometerTask(void const * argument)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startAccelerometerTask */
  /* Infinite loop */
  for(;;)
  {
	  osMutexWait(sensorsMutexHandle, MUTEX_WAIT_TIMEOUT);
 800198c:	4b11      	ldr	r3, [pc, #68]	; (80019d4 <startAccelerometerTask+0x50>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f04f 31ff 	mov.w	r1, #4294967295
 8001994:	4618      	mov	r0, r3
 8001996:	f00e f8a9 	bl	800faec <osMutexWait>

	  BSP_MOTION_SENSOR_Axes_t  acc_value = {0, 0, 0};
 800199a:	2300      	movs	r3, #0
 800199c:	60fb      	str	r3, [r7, #12]
 800199e:	2300      	movs	r3, #0
 80019a0:	613b      	str	r3, [r7, #16]
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]

	  BSP_MOTION_SENSOR_GetAxes(INSTANCE_GYROSCOPE_ACCELEROMETER, MOTION_ACCELERO, &acc_value);
 80019a6:	f107 030c 	add.w	r3, r7, #12
 80019aa:	461a      	mov	r2, r3
 80019ac:	2102      	movs	r1, #2
 80019ae:	2000      	movs	r0, #0
 80019b0:	f001 faea 	bl	8002f88 <BSP_MOTION_SENSOR_GetAxes>

	  sensors.accelerometer_value = acc_value;
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <startAccelerometerTask+0x54>)
 80019b6:	330c      	adds	r3, #12
 80019b8:	f107 020c 	add.w	r2, r7, #12
 80019bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80019be:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	  osMutexRelease(sensorsMutexHandle);
 80019c2:	4b04      	ldr	r3, [pc, #16]	; (80019d4 <startAccelerometerTask+0x50>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f00e f8de 	bl	800fb88 <osMutexRelease>

	  osDelay(OS_DELAY_RACING);
 80019cc:	20fa      	movs	r0, #250	; 0xfa
 80019ce:	f00e f861 	bl	800fa94 <osDelay>
  {
 80019d2:	e7db      	b.n	800198c <startAccelerometerTask+0x8>
 80019d4:	20010908 	.word	0x20010908
 80019d8:	2001090c 	.word	0x2001090c

080019dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a04      	ldr	r2, [pc, #16]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d101      	bne.n	80019f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80019ee:	f009 f9b7 	bl	800ad60 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80019f2:	bf00      	nop
 80019f4:	3708      	adds	r7, #8
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40001000 	.word	0x40001000

08001a00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a04:	b672      	cpsid	i
}
 8001a06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001a08:	e7fe      	b.n	8001a08 <Error_Handler+0x8>
	...

08001a0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a12:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a16:	4a10      	ldr	r2, [pc, #64]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a18:	f043 0301 	orr.w	r3, r3, #1
 8001a1c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a22:	f003 0301 	and.w	r3, r3, #1
 8001a26:	607b      	str	r3, [r7, #4]
 8001a28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a34:	6593      	str	r3, [r2, #88]	; 0x58
 8001a36:	4b08      	ldr	r3, [pc, #32]	; (8001a58 <HAL_MspInit+0x4c>)
 8001a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3e:	603b      	str	r3, [r7, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a42:	2200      	movs	r2, #0
 8001a44:	210f      	movs	r1, #15
 8001a46:	f06f 0001 	mvn.w	r0, #1
 8001a4a:	f009 fa85 	bl	800af58 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40021000 	.word	0x40021000

08001a5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b0ac      	sub	sp, #176	; 0xb0
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a74:	f107 0314 	add.w	r3, r7, #20
 8001a78:	2288      	movs	r2, #136	; 0x88
 8001a7a:	2100      	movs	r1, #0
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f010 fcb6 	bl	80123ee <memset>
  if(hi2c->Instance==I2C2)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a21      	ldr	r2, [pc, #132]	; (8001b0c <HAL_I2C_MspInit+0xb0>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d13b      	bne.n	8001b04 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001a90:	2300      	movs	r3, #0
 8001a92:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f00b fc11 	bl	800d2c0 <HAL_RCCEx_PeriphCLKConfig>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001aa4:	f7ff ffac 	bl	8001a00 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aac:	4a18      	ldr	r2, [pc, #96]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aae:	f043 0302 	orr.w	r3, r3, #2
 8001ab2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab4:	4b16      	ldr	r3, [pc, #88]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	613b      	str	r3, [r7, #16]
 8001abe:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001ac0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ac4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ac8:	2312      	movs	r3, #18
 8001aca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ada:	2304      	movs	r3, #4
 8001adc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	480b      	ldr	r0, [pc, #44]	; (8001b14 <HAL_I2C_MspInit+0xb8>)
 8001ae8:	f009 fa60 	bl	800afac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001aec:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001af0:	4a07      	ldr	r2, [pc, #28]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001af2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001af6:	6593      	str	r3, [r2, #88]	; 0x58
 8001af8:	4b05      	ldr	r3, [pc, #20]	; (8001b10 <HAL_I2C_MspInit+0xb4>)
 8001afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001afc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b04:	bf00      	nop
 8001b06:	37b0      	adds	r7, #176	; 0xb0
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40005800 	.word	0x40005800
 8001b10:	40021000 	.word	0x40021000
 8001b14:	48000400 	.word	0x48000400

08001b18 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a0b      	ldr	r2, [pc, #44]	; (8001b54 <HAL_I2C_MspDeInit+0x3c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d10f      	bne.n	8001b4a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_I2C_MspDeInit+0x40>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	; (8001b58 <HAL_I2C_MspDeInit+0x40>)
 8001b30:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001b34:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(INTERNAL_I2C2_SCL_GPIO_Port, INTERNAL_I2C2_SCL_Pin);
 8001b36:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b3a:	4808      	ldr	r0, [pc, #32]	; (8001b5c <HAL_I2C_MspDeInit+0x44>)
 8001b3c:	f009 fbe0 	bl	800b300 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(INTERNAL_I2C2_SDA_GPIO_Port, INTERNAL_I2C2_SDA_Pin);
 8001b40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b44:	4805      	ldr	r0, [pc, #20]	; (8001b5c <HAL_I2C_MspDeInit+0x44>)
 8001b46:	f009 fbdb 	bl	800b300 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40005800 	.word	0x40005800
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48000400 	.word	0x48000400

08001b60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	; 0x28
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 0314 	add.w	r3, r7, #20
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a17      	ldr	r2, [pc, #92]	; (8001bdc <HAL_SPI_MspInit+0x7c>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d128      	bne.n	8001bd4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001b82:	4b17      	ldr	r3, [pc, #92]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001b84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b86:	4a16      	ldr	r2, [pc, #88]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b8c:	6593      	str	r3, [r2, #88]	; 0x58
 8001b8e:	4b14      	ldr	r3, [pc, #80]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b96:	613b      	str	r3, [r7, #16]
 8001b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9a:	4b11      	ldr	r3, [pc, #68]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b9e:	4a10      	ldr	r2, [pc, #64]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001ba0:	f043 0304 	orr.w	r3, r3, #4
 8001ba4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <HAL_SPI_MspInit+0x80>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8001bb2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001bb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001bc4:	2306      	movs	r3, #6
 8001bc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bc8:	f107 0314 	add.w	r3, r7, #20
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <HAL_SPI_MspInit+0x84>)
 8001bd0:	f009 f9ec 	bl	800afac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001bd4:	bf00      	nop
 8001bd6:	3728      	adds	r7, #40	; 0x28
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40003c00 	.word	0x40003c00
 8001be0:	40021000 	.word	0x40021000
 8001be4:	48000800 	.word	0x48000800

08001be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b0ae      	sub	sp, #184	; 0xb8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c00:	f107 031c 	add.w	r3, r7, #28
 8001c04:	2288      	movs	r2, #136	; 0x88
 8001c06:	2100      	movs	r1, #0
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f010 fbf0 	bl	80123ee <memset>
  if(huart->Instance==USART1)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a42      	ldr	r2, [pc, #264]	; (8001d1c <HAL_UART_MspInit+0x134>)
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d13b      	bne.n	8001c90 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c20:	f107 031c 	add.w	r3, r7, #28
 8001c24:	4618      	mov	r0, r3
 8001c26:	f00b fb4b 	bl	800d2c0 <HAL_RCCEx_PeriphCLKConfig>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d001      	beq.n	8001c34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c30:	f7ff fee6 	bl	8001a00 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c34:	4b3a      	ldr	r3, [pc, #232]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c38:	4a39      	ldr	r2, [pc, #228]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c3e:	6613      	str	r3, [r2, #96]	; 0x60
 8001c40:	4b37      	ldr	r3, [pc, #220]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c48:	61bb      	str	r3, [r7, #24]
 8001c4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c4c:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c50:	4a33      	ldr	r2, [pc, #204]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c52:	f043 0302 	orr.w	r3, r3, #2
 8001c56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c58:	4b31      	ldr	r3, [pc, #196]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001c64:	23c0      	movs	r3, #192	; 0xc0
 8001c66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c70:	2300      	movs	r3, #0
 8001c72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c76:	2303      	movs	r3, #3
 8001c78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c7c:	2307      	movs	r3, #7
 8001c7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c82:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001c86:	4619      	mov	r1, r3
 8001c88:	4826      	ldr	r0, [pc, #152]	; (8001d24 <HAL_UART_MspInit+0x13c>)
 8001c8a:	f009 f98f 	bl	800afac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c8e:	e040      	b.n	8001d12 <HAL_UART_MspInit+0x12a>
  else if(huart->Instance==USART3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a24      	ldr	r2, [pc, #144]	; (8001d28 <HAL_UART_MspInit+0x140>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d13b      	bne.n	8001d12 <HAL_UART_MspInit+0x12a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c9a:	2304      	movs	r3, #4
 8001c9c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ca2:	f107 031c 	add.w	r3, r7, #28
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f00b fb0a 	bl	800d2c0 <HAL_RCCEx_PeriphCLKConfig>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_UART_MspInit+0xce>
      Error_Handler();
 8001cb2:	f7ff fea5 	bl	8001a00 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cba:	4a19      	ldr	r2, [pc, #100]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cc0:	6593      	str	r3, [r2, #88]	; 0x58
 8001cc2:	4b17      	ldr	r3, [pc, #92]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cce:	4b14      	ldr	r3, [pc, #80]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cd2:	4a13      	ldr	r2, [pc, #76]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cd4:	f043 0308 	orr.w	r3, r3, #8
 8001cd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cda:	4b11      	ldr	r3, [pc, #68]	; (8001d20 <HAL_UART_MspInit+0x138>)
 8001cdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8001ce6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001cea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	2302      	movs	r3, #2
 8001cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d00:	2307      	movs	r3, #7
 8001d02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d06:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4807      	ldr	r0, [pc, #28]	; (8001d2c <HAL_UART_MspInit+0x144>)
 8001d0e:	f009 f94d 	bl	800afac <HAL_GPIO_Init>
}
 8001d12:	bf00      	nop
 8001d14:	37b8      	adds	r7, #184	; 0xb8
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40013800 	.word	0x40013800
 8001d20:	40021000 	.word	0x40021000
 8001d24:	48000400 	.word	0x48000400
 8001d28:	40004800 	.word	0x40004800
 8001d2c:	48000c00 	.word	0x48000c00

08001d30 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b08c      	sub	sp, #48	; 0x30
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001d40:	2200      	movs	r2, #0
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	2036      	movs	r0, #54	; 0x36
 8001d46:	f009 f907 	bl	800af58 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d4a:	2036      	movs	r0, #54	; 0x36
 8001d4c:	f009 f920 	bl	800af90 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d50:	4b1e      	ldr	r3, [pc, #120]	; (8001dcc <HAL_InitTick+0x9c>)
 8001d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d54:	4a1d      	ldr	r2, [pc, #116]	; (8001dcc <HAL_InitTick+0x9c>)
 8001d56:	f043 0310 	orr.w	r3, r3, #16
 8001d5a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <HAL_InitTick+0x9c>)
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d60:	f003 0310 	and.w	r3, r3, #16
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d68:	f107 0210 	add.w	r2, r7, #16
 8001d6c:	f107 0314 	add.w	r3, r7, #20
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f00b fa12 	bl	800d19c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d78:	f00b f9e4 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 8001d7c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d80:	4a13      	ldr	r2, [pc, #76]	; (8001dd0 <HAL_InitTick+0xa0>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	0c9b      	lsrs	r3, r3, #18
 8001d88:	3b01      	subs	r3, #1
 8001d8a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001d8e:	4a12      	ldr	r2, [pc, #72]	; (8001dd8 <HAL_InitTick+0xa8>)
 8001d90:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d92:	4b10      	ldr	r3, [pc, #64]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001d94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d98:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d9a:	4a0e      	ldr	r2, [pc, #56]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d9e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001dac:	4809      	ldr	r0, [pc, #36]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001dae:	f00c fe50 	bl	800ea52 <HAL_TIM_Base_Init>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d104      	bne.n	8001dc2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001db8:	4806      	ldr	r0, [pc, #24]	; (8001dd4 <HAL_InitTick+0xa4>)
 8001dba:	f00c feab 	bl	800eb14 <HAL_TIM_Base_Start_IT>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	e000      	b.n	8001dc4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3730      	adds	r7, #48	; 0x30
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40021000 	.word	0x40021000
 8001dd0:	431bde83 	.word	0x431bde83
 8001dd4:	20010928 	.word	0x20010928
 8001dd8:	40001000 	.word	0x40001000

08001ddc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001de0:	e7fe      	b.n	8001de0 <NMI_Handler+0x4>

08001de2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de6:	e7fe      	b.n	8001de6 <HardFault_Handler+0x4>

08001de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dec:	e7fe      	b.n	8001dec <MemManage_Handler+0x4>

08001dee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df2:	e7fe      	b.n	8001df2 <BusFault_Handler+0x4>

08001df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df8:	e7fe      	b.n	8001df8 <UsageFault_Handler+0x4>

08001dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8001e0c:	2020      	movs	r0, #32
 8001e0e:	f009 fb9d 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 8001e12:	2040      	movs	r0, #64	; 0x40
 8001e14:	f009 fb9a 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D11_Pin);
 8001e18:	2080      	movs	r0, #128	; 0x80
 8001e1a:	f009 fb97 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ISM43362_RST_Pin);
 8001e1e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001e22:	f009 fb93 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_CLK_Pin);
 8001e2e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001e32:	f009 fb8b 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUADSPI_NCS_Pin);
 8001e36:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e3a:	f009 fb87 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001e3e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e42:	f009 fb83 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO2_Pin);
 8001e46:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e4a:	f009 fb7f 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(QUAD_SPI_BK1_IO3_Pin);
 8001e4e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001e52:	f009 fb7b 	bl	800b54c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
	...

08001e5c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e60:	4802      	ldr	r0, [pc, #8]	; (8001e6c <TIM6_DAC_IRQHandler+0x10>)
 8001e62:	f00c fec7 	bl	800ebf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20010928 	.word	0x20010928

08001e70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
	return 1;
 8001e74:	2301      	movs	r3, #1
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_kill>:

int _kill(int pid, int sig)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e8a:	f010 f97f 	bl	801218c <__errno>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2216      	movs	r2, #22
 8001e92:	601a      	str	r2, [r3, #0]
	return -1;
 8001e94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <_exit>:

void _exit (int status)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ffe7 	bl	8001e80 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001eb2:	e7fe      	b.n	8001eb2 <_exit+0x12>

08001eb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]
 8001ec4:	e00a      	b.n	8001edc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001ec6:	f3af 8000 	nop.w
 8001eca:	4601      	mov	r1, r0
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	60ba      	str	r2, [r7, #8]
 8001ed2:	b2ca      	uxtb	r2, r1
 8001ed4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	617b      	str	r3, [r7, #20]
 8001edc:	697a      	ldr	r2, [r7, #20]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	dbf0      	blt.n	8001ec6 <_read+0x12>
	}

return len;
 8001ee4:	687b      	ldr	r3, [r7, #4]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <_close>:
	}
	return len;
}

int _close(int file)
{
 8001eee:	b480      	push	{r7}
 8001ef0:	b083      	sub	sp, #12
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
	return -1;
 8001ef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001efa:	4618      	mov	r0, r3
 8001efc:	370c      	adds	r7, #12
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr

08001f06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f06:	b480      	push	{r7}
 8001f08:	b083      	sub	sp, #12
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f16:	605a      	str	r2, [r3, #4]
	return 0;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <_isatty>:

int _isatty(int file)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
	return 1;
 8001f2e:	2301      	movs	r3, #1
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	370c      	adds	r7, #12
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b085      	sub	sp, #20
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
	return 0;
 8001f48:	2300      	movs	r3, #0
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	3714      	adds	r7, #20
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
	...

08001f58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b086      	sub	sp, #24
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f60:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <_sbrk+0x5c>)
 8001f62:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <_sbrk+0x60>)
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f6c:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <_sbrk+0x64>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d102      	bne.n	8001f7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f74:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <_sbrk+0x64>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <_sbrk+0x68>)
 8001f78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f7a:	4b10      	ldr	r3, [pc, #64]	; (8001fbc <_sbrk+0x64>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d207      	bcs.n	8001f98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f88:	f010 f900 	bl	801218c <__errno>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	220c      	movs	r2, #12
 8001f90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295
 8001f96:	e009      	b.n	8001fac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f98:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <_sbrk+0x64>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9e:	4b07      	ldr	r3, [pc, #28]	; (8001fbc <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <_sbrk+0x64>)
 8001fa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001faa:	68fb      	ldr	r3, [r7, #12]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3718      	adds	r7, #24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20018000 	.word	0x20018000
 8001fb8:	00000400 	.word	0x00000400
 8001fbc:	20000aec 	.word	0x20000aec
 8001fc0:	20010a98 	.word	0x20010a98

08001fc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fc8:	4b15      	ldr	r3, [pc, #84]	; (8002020 <SystemInit+0x5c>)
 8001fca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fce:	4a14      	ldr	r2, [pc, #80]	; (8002020 <SystemInit+0x5c>)
 8001fd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001fd8:	4b12      	ldr	r3, [pc, #72]	; (8002024 <SystemInit+0x60>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <SystemInit+0x60>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	; (8002024 <SystemInit+0x60>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	; (8002024 <SystemInit+0x60>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a0d      	ldr	r2, [pc, #52]	; (8002024 <SystemInit+0x60>)
 8001ff0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001ff4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001ff8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001ffa:	4b0a      	ldr	r3, [pc, #40]	; (8002024 <SystemInit+0x60>)
 8001ffc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002000:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002002:	4b08      	ldr	r3, [pc, #32]	; (8002024 <SystemInit+0x60>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a07      	ldr	r2, [pc, #28]	; (8002024 <SystemInit+0x60>)
 8002008:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800200c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800200e:	4b05      	ldr	r3, [pc, #20]	; (8002024 <SystemInit+0x60>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	e000ed00 	.word	0xe000ed00
 8002024:	40021000 	.word	0x40021000

08002028 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002060 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800202c:	f7ff ffca 	bl	8001fc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002030:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002032:	e003      	b.n	800203c <LoopCopyDataInit>

08002034 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002036:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002038:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800203a:	3104      	adds	r1, #4

0800203c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800203c:	480a      	ldr	r0, [pc, #40]	; (8002068 <LoopForever+0xa>)
	ldr	r3, =_edata
 800203e:	4b0b      	ldr	r3, [pc, #44]	; (800206c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002040:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002042:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002044:	d3f6      	bcc.n	8002034 <CopyDataInit>
	ldr	r2, =_sbss
 8002046:	4a0a      	ldr	r2, [pc, #40]	; (8002070 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002048:	e002      	b.n	8002050 <LoopFillZerobss>

0800204a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800204a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800204c:	f842 3b04 	str.w	r3, [r2], #4

08002050 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002050:	4b08      	ldr	r3, [pc, #32]	; (8002074 <LoopForever+0x16>)
	cmp	r2, r3
 8002052:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002054:	d3f9      	bcc.n	800204a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002056:	f010 f995 	bl	8012384 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800205a:	f7fe ff4f 	bl	8000efc <main>

0800205e <LoopForever>:

LoopForever:
    b LoopForever
 800205e:	e7fe      	b.n	800205e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002060:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002064:	08015ef4 	.word	0x08015ef4
	ldr	r0, =_sdata
 8002068:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800206c:	200006e0 	.word	0x200006e0
	ldr	r2, =_sbss
 8002070:	200006e0 	.word	0x200006e0
	ldr	r3, = _ebss
 8002074:	20010a98 	.word	0x20010a98

08002078 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002078:	e7fe      	b.n	8002078 <ADC1_2_IRQHandler>
	...

0800207c <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	4603      	mov	r3, r0
 8002084:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	4a06      	ldr	r2, [pc, #24]	; (80020a4 <BSP_LED_Toggle+0x28>)
 800208a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002092:	b292      	uxth	r2, r2
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f009 fa3e 	bl	800b518 <HAL_GPIO_TogglePin>
}
 800209c:	bf00      	nop
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000004 	.word	0x20000004

080020a8 <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b088      	sub	sp, #32
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	460a      	mov	r2, r1
 80020b2:	71fb      	strb	r3, [r7, #7]
 80020b4:	4613      	mov	r3, r2
 80020b6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80020b8:	4b23      	ldr	r3, [pc, #140]	; (8002148 <BSP_PB_Init+0xa0>)
 80020ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020bc:	4a22      	ldr	r2, [pc, #136]	; (8002148 <BSP_PB_Init+0xa0>)
 80020be:	f043 0304 	orr.w	r3, r3, #4
 80020c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020c4:	4b20      	ldr	r3, [pc, #128]	; (8002148 <BSP_PB_Init+0xa0>)
 80020c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020c8:	f003 0304 	and.w	r3, r3, #4
 80020cc:	60bb      	str	r3, [r7, #8]
 80020ce:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80020d0:	79bb      	ldrb	r3, [r7, #6]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d112      	bne.n	80020fc <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80020d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020da:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80020dc:	2300      	movs	r3, #0
 80020de:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80020e0:	2301      	movs	r3, #1
 80020e2:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80020e4:	2302      	movs	r3, #2
 80020e6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80020e8:	79fb      	ldrb	r3, [r7, #7]
 80020ea:	4a18      	ldr	r2, [pc, #96]	; (800214c <BSP_PB_Init+0xa4>)
 80020ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f0:	f107 020c 	add.w	r2, r7, #12
 80020f4:	4611      	mov	r1, r2
 80020f6:	4618      	mov	r0, r3
 80020f8:	f008 ff58 	bl	800afac <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80020fc:	79bb      	ldrb	r3, [r7, #6]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d11e      	bne.n	8002140 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 8002102:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002106:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 8002108:	2301      	movs	r3, #1
 800210a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800210c:	2303      	movs	r3, #3
 800210e:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <BSP_PB_Init+0xa8>)
 8002112:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	4a0d      	ldr	r2, [pc, #52]	; (800214c <BSP_PB_Init+0xa4>)
 8002118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211c:	f107 020c 	add.w	r2, r7, #12
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f008 ff42 	bl	800afac <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8002128:	2328      	movs	r3, #40	; 0x28
 800212a:	b25b      	sxtb	r3, r3
 800212c:	2200      	movs	r2, #0
 800212e:	210f      	movs	r1, #15
 8002130:	4618      	mov	r0, r3
 8002132:	f008 ff11 	bl	800af58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8002136:	2328      	movs	r3, #40	; 0x28
 8002138:	b25b      	sxtb	r3, r3
 800213a:	4618      	mov	r0, r3
 800213c:	f008 ff28 	bl	800af90 <HAL_NVIC_EnableIRQ>
  }
}
 8002140:	bf00      	nop
 8002142:	3720      	adds	r7, #32
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	40021000 	.word	0x40021000
 800214c:	20000008 	.word	0x20000008
 8002150:	10110000 	.word	0x10110000

08002154 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b08a      	sub	sp, #40	; 0x28
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800215c:	4b27      	ldr	r3, [pc, #156]	; (80021fc <I2Cx_MspInit+0xa8>)
 800215e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002160:	4a26      	ldr	r2, [pc, #152]	; (80021fc <I2Cx_MspInit+0xa8>)
 8002162:	f043 0302 	orr.w	r3, r3, #2
 8002166:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002168:	4b24      	ldr	r3, [pc, #144]	; (80021fc <I2Cx_MspInit+0xa8>)
 800216a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216c:	f003 0302 	and.w	r3, r3, #2
 8002170:	613b      	str	r3, [r7, #16]
 8002172:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8002174:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002178:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800217a:	2312      	movs	r3, #18
 800217c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800217e:	2301      	movs	r3, #1
 8002180:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002182:	2303      	movs	r3, #3
 8002184:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8002186:	2304      	movs	r3, #4
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800218a:	f107 0314 	add.w	r3, r7, #20
 800218e:	4619      	mov	r1, r3
 8002190:	481b      	ldr	r0, [pc, #108]	; (8002200 <I2Cx_MspInit+0xac>)
 8002192:	f008 ff0b 	bl	800afac <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4619      	mov	r1, r3
 800219c:	4818      	ldr	r0, [pc, #96]	; (8002200 <I2Cx_MspInit+0xac>)
 800219e:	f008 ff05 	bl	800afac <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80021a2:	4b16      	ldr	r3, [pc, #88]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021a6:	4a15      	ldr	r2, [pc, #84]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021ac:	6593      	str	r3, [r2, #88]	; 0x58
 80021ae:	4b13      	ldr	r3, [pc, #76]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80021ba:	4b10      	ldr	r3, [pc, #64]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	4a0f      	ldr	r2, [pc, #60]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80021c4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ca:	4a0c      	ldr	r2, [pc, #48]	; (80021fc <I2Cx_MspInit+0xa8>)
 80021cc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80021d0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	210f      	movs	r1, #15
 80021d6:	2021      	movs	r0, #33	; 0x21
 80021d8:	f008 febe 	bl	800af58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80021dc:	2021      	movs	r0, #33	; 0x21
 80021de:	f008 fed7 	bl	800af90 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80021e2:	2200      	movs	r2, #0
 80021e4:	210f      	movs	r1, #15
 80021e6:	2022      	movs	r0, #34	; 0x22
 80021e8:	f008 feb6 	bl	800af58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 80021ec:	2022      	movs	r0, #34	; 0x22
 80021ee:	f008 fecf 	bl	800af90 <HAL_NVIC_EnableIRQ>
}
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	; 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	40021000 	.word	0x40021000
 8002200:	48000400 	.word	0x48000400

08002204 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a12      	ldr	r2, [pc, #72]	; (8002258 <I2Cx_Init+0x54>)
 8002210:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4a11      	ldr	r2, [pc, #68]	; (800225c <I2Cx_Init+0x58>)
 8002216:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2201      	movs	r2, #1
 8002222:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2200      	movs	r2, #0
 8002234:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff ff89 	bl	8002154 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f009 f99a 	bl	800b57c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8002248:	2100      	movs	r1, #0
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f00a f90e 	bl	800c46c <HAL_I2CEx_ConfigAnalogFilter>
}
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40005800 	.word	0x40005800
 800225c:	00702681 	.word	0x00702681

08002260 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b08a      	sub	sp, #40	; 0x28
 8002264:	af04      	add	r7, sp, #16
 8002266:	60f8      	str	r0, [r7, #12]
 8002268:	4608      	mov	r0, r1
 800226a:	4611      	mov	r1, r2
 800226c:	461a      	mov	r2, r3
 800226e:	4603      	mov	r3, r0
 8002270:	72fb      	strb	r3, [r7, #11]
 8002272:	460b      	mov	r3, r1
 8002274:	813b      	strh	r3, [r7, #8]
 8002276:	4613      	mov	r3, r2
 8002278:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800227e:	7afb      	ldrb	r3, [r7, #11]
 8002280:	b299      	uxth	r1, r3
 8002282:	88f8      	ldrh	r0, [r7, #6]
 8002284:	893a      	ldrh	r2, [r7, #8]
 8002286:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800228a:	9302      	str	r3, [sp, #8]
 800228c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800228e:	9301      	str	r3, [sp, #4]
 8002290:	6a3b      	ldr	r3, [r7, #32]
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	4603      	mov	r3, r0
 8002296:	68f8      	ldr	r0, [r7, #12]
 8002298:	f009 fd2c 	bl	800bcf4 <HAL_I2C_Mem_Read>
 800229c:	4603      	mov	r3, r0
 800229e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80022a0:	7dfb      	ldrb	r3, [r7, #23]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d004      	beq.n	80022b0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80022a6:	7afb      	ldrb	r3, [r7, #11]
 80022a8:	4619      	mov	r1, r3
 80022aa:	68f8      	ldr	r0, [r7, #12]
 80022ac:	f000 f832 	bl	8002314 <I2Cx_Error>
  }
  return status;
 80022b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3718      	adds	r7, #24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}

080022ba <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	b08a      	sub	sp, #40	; 0x28
 80022be:	af04      	add	r7, sp, #16
 80022c0:	60f8      	str	r0, [r7, #12]
 80022c2:	4608      	mov	r0, r1
 80022c4:	4611      	mov	r1, r2
 80022c6:	461a      	mov	r2, r3
 80022c8:	4603      	mov	r3, r0
 80022ca:	72fb      	strb	r3, [r7, #11]
 80022cc:	460b      	mov	r3, r1
 80022ce:	813b      	strh	r3, [r7, #8]
 80022d0:	4613      	mov	r3, r2
 80022d2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80022d4:	2300      	movs	r3, #0
 80022d6:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80022d8:	7afb      	ldrb	r3, [r7, #11]
 80022da:	b299      	uxth	r1, r3
 80022dc:	88f8      	ldrh	r0, [r7, #6]
 80022de:	893a      	ldrh	r2, [r7, #8]
 80022e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022e4:	9302      	str	r3, [sp, #8]
 80022e6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80022e8:	9301      	str	r3, [sp, #4]
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	4603      	mov	r3, r0
 80022f0:	68f8      	ldr	r0, [r7, #12]
 80022f2:	f009 fbeb 	bl	800bacc <HAL_I2C_Mem_Write>
 80022f6:	4603      	mov	r3, r0
 80022f8:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80022fa:	7dfb      	ldrb	r3, [r7, #23]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d004      	beq.n	800230a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002300:	7afb      	ldrb	r3, [r7, #11]
 8002302:	4619      	mov	r1, r3
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f805 	bl	8002314 <I2Cx_Error>
  }
  return status;
 800230a:	7dfb      	ldrb	r3, [r7, #23]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	460b      	mov	r3, r1
 800231e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f009 f9ba 	bl	800b69a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff ff6c 	bl	8002204 <I2Cx_Init>
}
 800232c:	bf00      	nop
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8002338:	4802      	ldr	r0, [pc, #8]	; (8002344 <SENSOR_IO_Init+0x10>)
 800233a:	f7ff ff63 	bl	8002204 <I2Cx_Init>
}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200109f8 	.word	0x200109f8

08002348 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af02      	add	r7, sp, #8
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
 8002352:	460b      	mov	r3, r1
 8002354:	71bb      	strb	r3, [r7, #6]
 8002356:	4613      	mov	r3, r2
 8002358:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800235a:	79bb      	ldrb	r3, [r7, #6]
 800235c:	b29a      	uxth	r2, r3
 800235e:	79f9      	ldrb	r1, [r7, #7]
 8002360:	2301      	movs	r3, #1
 8002362:	9301      	str	r3, [sp, #4]
 8002364:	1d7b      	adds	r3, r7, #5
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	2301      	movs	r3, #1
 800236a:	4803      	ldr	r0, [pc, #12]	; (8002378 <SENSOR_IO_Write+0x30>)
 800236c:	f7ff ffa5 	bl	80022ba <I2Cx_WriteMultiple>
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	200109f8 	.word	0x200109f8

0800237c <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af02      	add	r7, sp, #8
 8002382:	4603      	mov	r3, r0
 8002384:	460a      	mov	r2, r1
 8002386:	71fb      	strb	r3, [r7, #7]
 8002388:	4613      	mov	r3, r2
 800238a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800238c:	2300      	movs	r3, #0
 800238e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002390:	79bb      	ldrb	r3, [r7, #6]
 8002392:	b29a      	uxth	r2, r3
 8002394:	79f9      	ldrb	r1, [r7, #7]
 8002396:	2301      	movs	r3, #1
 8002398:	9301      	str	r3, [sp, #4]
 800239a:	f107 030f 	add.w	r3, r7, #15
 800239e:	9300      	str	r3, [sp, #0]
 80023a0:	2301      	movs	r3, #1
 80023a2:	4804      	ldr	r0, [pc, #16]	; (80023b4 <SENSOR_IO_Read+0x38>)
 80023a4:	f7ff ff5c 	bl	8002260 <I2Cx_ReadMultiple>

  return read_value;
 80023a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200109f8 	.word	0x200109f8

080023b8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af02      	add	r7, sp, #8
 80023be:	603a      	str	r2, [r7, #0]
 80023c0:	461a      	mov	r2, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	71fb      	strb	r3, [r7, #7]
 80023c6:	460b      	mov	r3, r1
 80023c8:	71bb      	strb	r3, [r7, #6]
 80023ca:	4613      	mov	r3, r2
 80023cc:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80023ce:	79bb      	ldrb	r3, [r7, #6]
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	79f9      	ldrb	r1, [r7, #7]
 80023d4:	88bb      	ldrh	r3, [r7, #4]
 80023d6:	9301      	str	r3, [sp, #4]
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	9300      	str	r3, [sp, #0]
 80023dc:	2301      	movs	r3, #1
 80023de:	4804      	ldr	r0, [pc, #16]	; (80023f0 <SENSOR_IO_ReadMultiple+0x38>)
 80023e0:	f7ff ff3e 	bl	8002260 <I2Cx_ReadMultiple>
 80023e4:	4603      	mov	r3, r0
 80023e6:	b29b      	uxth	r3, r3
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	200109f8 	.word	0x200109f8

080023f4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	607b      	str	r3, [r7, #4]

  hbus_i2c2.Instance = BUS_I2C2;
 80023fe:	4b19      	ldr	r3, [pc, #100]	; (8002464 <BSP_I2C2_Init+0x70>)
 8002400:	4a19      	ldr	r2, [pc, #100]	; (8002468 <BSP_I2C2_Init+0x74>)
 8002402:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 8002404:	4b19      	ldr	r3, [pc, #100]	; (800246c <BSP_I2C2_Init+0x78>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d11b      	bne.n	8002444 <BSP_I2C2_Init+0x50>
  {
    if (HAL_I2C_GetState(&hbus_i2c2) == HAL_I2C_STATE_RESET)
 800240c:	4815      	ldr	r0, [pc, #84]	; (8002464 <BSP_I2C2_Init+0x70>)
 800240e:	f009 fd8b 	bl	800bf28 <HAL_I2C_GetState>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d115      	bne.n	8002444 <BSP_I2C2_Init+0x50>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C1 Msp */
      I2C2_MspInit(&hbus_i2c2);
 8002418:	4812      	ldr	r0, [pc, #72]	; (8002464 <BSP_I2C2_Init+0x70>)
 800241a:	f000 f8b3 	bl	8002584 <I2C2_MspInit>

      if (MX_I2C2_Init(&hbus_i2c2, I2C_GetTiming(HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2C2), BUS_I2C2_FREQUENCY)) != HAL_OK)
 800241e:	2080      	movs	r0, #128	; 0x80
 8002420:	f00b fa38 	bl	800d894 <HAL_RCCEx_GetPeriphCLKFreq>
 8002424:	4603      	mov	r3, r0
 8002426:	4912      	ldr	r1, [pc, #72]	; (8002470 <BSP_I2C2_Init+0x7c>)
 8002428:	4618      	mov	r0, r3
 800242a:	f000 f9c7 	bl	80027bc <I2C_GetTiming>
 800242e:	4603      	mov	r3, r0
 8002430:	4619      	mov	r1, r3
 8002432:	480c      	ldr	r0, [pc, #48]	; (8002464 <BSP_I2C2_Init+0x70>)
 8002434:	f000 f876 	bl	8002524 <MX_I2C2_Init>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d002      	beq.n	8002444 <BSP_I2C2_Init+0x50>
      {
        status = BSP_ERROR_BUS_FAILURE;
 800243e:	f06f 0307 	mvn.w	r3, #7
 8002442:	607b      	str	r3, [r7, #4]
        }
      }
#endif
    }
  }
  if (I2c2InitCounter < 0xFFFFFFFFU)
 8002444:	4b09      	ldr	r3, [pc, #36]	; (800246c <BSP_I2C2_Init+0x78>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d004      	beq.n	8002458 <BSP_I2C2_Init+0x64>
  {
    I2c2InitCounter++;
 800244e:	4b07      	ldr	r3, [pc, #28]	; (800246c <BSP_I2C2_Init+0x78>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	3301      	adds	r3, #1
 8002454:	4a05      	ldr	r2, [pc, #20]	; (800246c <BSP_I2C2_Init+0x78>)
 8002456:	6013      	str	r3, [r2, #0]
  }
  return status;
 8002458:	687b      	ldr	r3, [r7, #4]
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000af4 	.word	0x20000af4
 8002468:	40005800 	.word	0x40005800
 800246c:	20000af0 	.word	0x20000af0
 8002470:	000186a0 	.word	0x000186a0

08002474 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize BSP I2C2.
  * @retval BSP status.
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b082      	sub	sp, #8
 8002478:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800247a:	2300      	movs	r3, #0
 800247c:	607b      	str	r3, [r7, #4]

  if (I2c2InitCounter > 0U)
 800247e:	4b0f      	ldr	r3, [pc, #60]	; (80024bc <BSP_I2C2_DeInit+0x48>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d014      	beq.n	80024b0 <BSP_I2C2_DeInit+0x3c>
  {
    I2c2InitCounter--;
 8002486:	4b0d      	ldr	r3, [pc, #52]	; (80024bc <BSP_I2C2_DeInit+0x48>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	3b01      	subs	r3, #1
 800248c:	4a0b      	ldr	r2, [pc, #44]	; (80024bc <BSP_I2C2_DeInit+0x48>)
 800248e:	6013      	str	r3, [r2, #0]
    if (I2c2InitCounter == 0U)
 8002490:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <BSP_I2C2_DeInit+0x48>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d10b      	bne.n	80024b0 <BSP_I2C2_DeInit+0x3c>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      I2C2_MspDeInit(&hbus_i2c2);
 8002498:	4809      	ldr	r0, [pc, #36]	; (80024c0 <BSP_I2C2_DeInit+0x4c>)
 800249a:	f000 f8cb 	bl	8002634 <I2C2_MspDeInit>
#endif

      /* De-Init the I2C */
      if (HAL_I2C_DeInit(&hbus_i2c2) != HAL_OK)
 800249e:	4808      	ldr	r0, [pc, #32]	; (80024c0 <BSP_I2C2_DeInit+0x4c>)
 80024a0:	f009 f8fb 	bl	800b69a <HAL_I2C_DeInit>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <BSP_I2C2_DeInit+0x3c>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 80024aa:	f06f 0303 	mvn.w	r3, #3
 80024ae:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 80024b0:	687b      	ldr	r3, [r7, #4]
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	20000af0 	.word	0x20000af0
 80024c0:	20000af4 	.word	0x20000af4

080024c4 <BSP_I2C2_WriteReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af02      	add	r7, sp, #8
 80024ca:	60ba      	str	r2, [r7, #8]
 80024cc:	461a      	mov	r2, r3
 80024ce:	4603      	mov	r3, r0
 80024d0:	81fb      	strh	r3, [r7, #14]
 80024d2:	460b      	mov	r3, r1
 80024d4:	81bb      	strh	r3, [r7, #12]
 80024d6:	4613      	mov	r3, r2
 80024d8:	80fb      	strh	r3, [r7, #6]
  return I2C2_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 80024da:	89b9      	ldrh	r1, [r7, #12]
 80024dc:	89f8      	ldrh	r0, [r7, #14]
 80024de:	88fb      	ldrh	r3, [r7, #6]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f000 f8c1 	bl	800266c <I2C2_WriteReg>
 80024ea:	4603      	mov	r3, r0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <BSP_I2C2_ReadReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status
  */
int32_t BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af02      	add	r7, sp, #8
 80024fa:	60ba      	str	r2, [r7, #8]
 80024fc:	461a      	mov	r2, r3
 80024fe:	4603      	mov	r3, r0
 8002500:	81fb      	strh	r3, [r7, #14]
 8002502:	460b      	mov	r3, r1
 8002504:	81bb      	strh	r3, [r7, #12]
 8002506:	4613      	mov	r3, r2
 8002508:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 800250a:	89b9      	ldrh	r1, [r7, #12]
 800250c:	89f8      	ldrh	r0, [r7, #14]
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2201      	movs	r2, #1
 8002516:	f000 f8fd 	bl	8002714 <I2C2_ReadReg>
 800251a:	4603      	mov	r3, r0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3710      	adds	r7, #16
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <MX_I2C2_Init>:
  * @param  hI2c I2C handle.
  * @param  timing I2C timing.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  hI2c->Init.Timing           = timing;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2200      	movs	r2, #0
 8002556:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	621a      	str	r2, [r3, #32]

  return HAL_I2C_Init(hI2c);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f009 f80c 	bl	800b57c <HAL_I2C_Init>
 8002564:	4603      	mov	r3, r0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <BSP_GetTick>:
/**
  * @brief  Provide a tick value in millisecond.
  * @retval Tick value.
  */
int32_t BSP_GetTick(void)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
  uint32_t ret;
  ret = HAL_GetTick();
 8002574:	f008 fc08 	bl	800ad88 <HAL_GetTick>
 8002578:	6078      	str	r0, [r7, #4]
  return (int32_t)ret;
 800257a:	687b      	ldr	r3, [r7, #4]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3708      	adds	r7, #8
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}

08002584 <I2C2_MspInit>:
  * @brief  Initialize I2C2 MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hI2c)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08a      	sub	sp, #40	; 0x28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  BUS_I2C2_SDA_GPIO_CLK_ENABLE();
 800258c:	4b27      	ldr	r3, [pc, #156]	; (800262c <I2C2_MspInit+0xa8>)
 800258e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002590:	4a26      	ldr	r2, [pc, #152]	; (800262c <I2C2_MspInit+0xa8>)
 8002592:	f043 0302 	orr.w	r3, r3, #2
 8002596:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002598:	4b24      	ldr	r3, [pc, #144]	; (800262c <I2C2_MspInit+0xa8>)
 800259a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	613b      	str	r3, [r7, #16]
 80025a2:	693b      	ldr	r3, [r7, #16]
  BUS_I2C2_SCL_GPIO_CLK_ENABLE();
 80025a4:	4b21      	ldr	r3, [pc, #132]	; (800262c <I2C2_MspInit+0xa8>)
 80025a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a8:	4a20      	ldr	r2, [pc, #128]	; (800262c <I2C2_MspInit+0xa8>)
 80025aa:	f043 0302 	orr.w	r3, r3, #2
 80025ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <I2C2_MspInit+0xa8>)
 80025b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C SCL as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SCL_GPIO_PIN;
 80025bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025c0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 80025c2:	2312      	movs	r3, #18
 80025c4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80025ca:	2302      	movs	r3, #2
 80025cc:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C2_SCL_GPIO_AF;
 80025ce:	2304      	movs	r3, #4
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &gpio_init_structure);
 80025d2:	f107 0314 	add.w	r3, r7, #20
 80025d6:	4619      	mov	r1, r3
 80025d8:	4815      	ldr	r0, [pc, #84]	; (8002630 <I2C2_MspInit+0xac>)
 80025da:	f008 fce7 	bl	800afac <HAL_GPIO_Init>

  /* Configure I2C SDA as alternate function */
  gpio_init_structure.Pin       = BUS_I2C2_SDA_GPIO_PIN;
 80025de:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025e2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Alternate = BUS_I2C2_SDA_GPIO_AF;
 80025e4:	2304      	movs	r3, #4
 80025e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &gpio_init_structure);
 80025e8:	f107 0314 	add.w	r3, r7, #20
 80025ec:	4619      	mov	r1, r3
 80025ee:	4810      	ldr	r0, [pc, #64]	; (8002630 <I2C2_MspInit+0xac>)
 80025f0:	f008 fcdc 	bl	800afac <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C2_CLK_ENABLE();
 80025f4:	4b0d      	ldr	r3, [pc, #52]	; (800262c <I2C2_MspInit+0xa8>)
 80025f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <I2C2_MspInit+0xa8>)
 80025fa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80025fe:	6593      	str	r3, [r2, #88]	; 0x58
 8002600:	4b0a      	ldr	r3, [pc, #40]	; (800262c <I2C2_MspInit+0xa8>)
 8002602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002604:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C2_FORCE_RESET();
 800260c:	4b07      	ldr	r3, [pc, #28]	; (800262c <I2C2_MspInit+0xa8>)
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	4a06      	ldr	r2, [pc, #24]	; (800262c <I2C2_MspInit+0xa8>)
 8002612:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002616:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  BUS_I2C2_RELEASE_RESET();
 8002618:	4b04      	ldr	r3, [pc, #16]	; (800262c <I2C2_MspInit+0xa8>)
 800261a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800261c:	4a03      	ldr	r2, [pc, #12]	; (800262c <I2C2_MspInit+0xa8>)
 800261e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002622:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002624:	bf00      	nop
 8002626:	3728      	adds	r7, #40	; 0x28
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40021000 	.word	0x40021000
 8002630:	48000400 	.word	0x48000400

08002634 <I2C2_MspDeInit>:
  * @brief  DeInitialize I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b082      	sub	sp, #8
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* De-initialiaze I2C SCL and SDA */
  HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 800263c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002640:	4808      	ldr	r0, [pc, #32]	; (8002664 <I2C2_MspDeInit+0x30>)
 8002642:	f008 fe5d 	bl	800b300 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8002646:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800264a:	4806      	ldr	r0, [pc, #24]	; (8002664 <I2C2_MspDeInit+0x30>)
 800264c:	f008 fe58 	bl	800b300 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C2_CLK_DISABLE();
 8002650:	4b05      	ldr	r3, [pc, #20]	; (8002668 <I2C2_MspDeInit+0x34>)
 8002652:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002654:	4a04      	ldr	r2, [pc, #16]	; (8002668 <I2C2_MspDeInit+0x34>)
 8002656:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800265a:	6593      	str	r3, [r2, #88]	; 0x58
}
 800265c:	bf00      	nop
 800265e:	3708      	adds	r7, #8
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	48000400 	.word	0x48000400
 8002668:	40021000 	.word	0x40021000

0800266c <I2C2_WriteReg>:
  * @param  pData      The target register values to be written.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af04      	add	r7, sp, #16
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	4603      	mov	r3, r0
 8002676:	81fb      	strh	r3, [r7, #14]
 8002678:	460b      	mov	r3, r1
 800267a:	81bb      	strh	r3, [r7, #12]
 800267c:	4613      	mov	r3, r2
 800267e:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 8002680:	2300      	movs	r3, #0
 8002682:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Write(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 8002684:	8978      	ldrh	r0, [r7, #10]
 8002686:	89ba      	ldrh	r2, [r7, #12]
 8002688:	89f9      	ldrh	r1, [r7, #14]
 800268a:	f242 7310 	movw	r3, #10000	; 0x2710
 800268e:	9302      	str	r3, [sp, #8]
 8002690:	8c3b      	ldrh	r3, [r7, #32]
 8002692:	9301      	str	r3, [sp, #4]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	9300      	str	r3, [sp, #0]
 8002698:	4603      	mov	r3, r0
 800269a:	481d      	ldr	r0, [pc, #116]	; (8002710 <I2C2_WriteReg+0xa4>)
 800269c:	f009 fa16 	bl	800bacc <HAL_I2C_Mem_Write>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d02f      	beq.n	8002706 <I2C2_WriteReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 80026a6:	481a      	ldr	r0, [pc, #104]	; (8002710 <I2C2_WriteReg+0xa4>)
 80026a8:	f009 fc4c 	bl	800bf44 <HAL_I2C_GetError>
 80026ac:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <I2C2_WriteReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 80026b8:	f06f 0366 	mvn.w	r3, #102	; 0x66
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	e022      	b.n	8002706 <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <I2C2_WriteReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 80026ca:	f06f 0364 	mvn.w	r3, #100	; 0x64
 80026ce:	617b      	str	r3, [r7, #20]
 80026d0:	e019      	b.n	8002706 <I2C2_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d003      	beq.n	80026e4 <I2C2_WriteReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 80026dc:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80026e0:	617b      	str	r3, [r7, #20]
 80026e2:	e010      	b.n	8002706 <I2C2_WriteReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	f003 0320 	and.w	r3, r3, #32
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d104      	bne.n	80026f8 <I2C2_WriteReg+0x8c>
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d003      	beq.n	8002700 <I2C2_WriteReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 80026f8:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	e002      	b.n	8002706 <I2C2_WriteReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 8002700:	f06f 0303 	mvn.w	r3, #3
 8002704:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 8002706:	697b      	ldr	r3, [r7, #20]
}
 8002708:	4618      	mov	r0, r3
 800270a:	3718      	adds	r7, #24
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20000af4 	.word	0x20000af4

08002714 <I2C2_ReadReg>:
  * @param  pData      The target register values to be read.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af04      	add	r7, sp, #16
 800271a:	607b      	str	r3, [r7, #4]
 800271c:	4603      	mov	r3, r0
 800271e:	81fb      	strh	r3, [r7, #14]
 8002720:	460b      	mov	r3, r1
 8002722:	81bb      	strh	r3, [r7, #12]
 8002724:	4613      	mov	r3, r2
 8002726:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Read(&hbus_i2c2, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C2_TIMEOUT) != HAL_OK)
 800272c:	8978      	ldrh	r0, [r7, #10]
 800272e:	89ba      	ldrh	r2, [r7, #12]
 8002730:	89f9      	ldrh	r1, [r7, #14]
 8002732:	f242 7310 	movw	r3, #10000	; 0x2710
 8002736:	9302      	str	r3, [sp, #8]
 8002738:	8c3b      	ldrh	r3, [r7, #32]
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	4603      	mov	r3, r0
 8002742:	481d      	ldr	r0, [pc, #116]	; (80027b8 <I2C2_ReadReg+0xa4>)
 8002744:	f009 fad6 	bl	800bcf4 <HAL_I2C_Mem_Read>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d02f      	beq.n	80027ae <I2C2_ReadReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c2);
 800274e:	481a      	ldr	r0, [pc, #104]	; (80027b8 <I2C2_ReadReg+0xa4>)
 8002750:	f009 fbf8 	bl	800bf44 <HAL_I2C_GetError>
 8002754:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <I2C2_ReadReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 8002760:	f06f 0366 	mvn.w	r3, #102	; 0x66
 8002764:	617b      	str	r3, [r7, #20]
 8002766:	e022      	b.n	80027ae <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <I2C2_ReadReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 8002772:	f06f 0364 	mvn.w	r3, #100	; 0x64
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	e019      	b.n	80027ae <I2C2_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	d003      	beq.n	800278c <I2C2_ReadReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002784:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8002788:	617b      	str	r3, [r7, #20]
 800278a:	e010      	b.n	80027ae <I2C2_ReadReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	f003 0320 	and.w	r3, r3, #32
 8002792:	2b00      	cmp	r3, #0
 8002794:	d104      	bne.n	80027a0 <I2C2_ReadReg+0x8c>
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <I2C2_ReadReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 80027a0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80027a4:	617b      	str	r3, [r7, #20]
 80027a6:	e002      	b.n	80027ae <I2C2_ReadReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 80027a8:	f06f 0303 	mvn.w	r3, #3
 80027ac:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 80027ae:	697b      	ldr	r3, [r7, #20]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000af4 	.word	0x20000af4

080027bc <I2C_GetTiming>:
  * @param  clock_src_hz I2C clock source in Hz.
  * @param  i2cfreq_hz Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_hz, uint32_t i2cfreq_hz)
{
 80027bc:	b5b0      	push	{r4, r5, r7, lr}
 80027be:	f5ad 7d46 	sub.w	sp, sp, #792	; 0x318
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	6018      	str	r0, [r3, #0]
 80027c8:	463b      	mov	r3, r7
 80027ca:	6019      	str	r1, [r3, #0]
  uint32_t ret = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  uint32_t speed;
  uint32_t is_valid_speed = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
  uint32_t p_prev = PRESC_MAX;
 80027d8:	2310      	movs	r3, #16
 80027da:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
  int32_t  sdadel_min, sdadel_max;
  int32_t  scldel_min;
  struct   i2c_timings_s *s;
  struct   i2c_timings_s valid_timing[VALID_PRESC_NBR];
  uint16_t p, l, a, h;
  uint32_t valid_timing_nbr = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec

  const struct i2c_specs_s i2c_specs[3] =
 80027e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80027e8:	4ad1      	ldr	r2, [pc, #836]	; (8002b30 <I2C_GetTiming+0x374>)
 80027ea:	4618      	mov	r0, r3
 80027ec:	4611      	mov	r1, r2
 80027ee:	2378      	movs	r3, #120	; 0x78
 80027f0:	461a      	mov	r2, r3
 80027f2:	f00f fdee 	bl	80123d2 <memcpy>
      .sudat_min = 50,
      .l_min = 500,
      .h_min = 260,
    }
  };
  const struct i2c_setup_s i2c_user_setup[3] =
 80027f6:	f107 030c 	add.w	r3, r7, #12
 80027fa:	4ace      	ldr	r2, [pc, #824]	; (8002b34 <I2C_GetTiming+0x378>)
 80027fc:	461c      	mov	r4, r3
 80027fe:	4615      	mov	r5, r2
 8002800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002808:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800280c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      .dnf = 0,
      .analog_filter = 1
    }
  };

  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 8002810:	2300      	movs	r3, #0
 8002812:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002816:	e026      	b.n	8002866 <I2C_GetTiming+0xaa>
  {
    if ((i2cfreq_hz >= i2c_specs[speed].rate_min) && (i2cfreq_hz <= i2c_specs[speed].rate_max))
 8002818:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800281c:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	440b      	add	r3, r1
 800282a:	3304      	adds	r3, #4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	463a      	mov	r2, r7
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	429a      	cmp	r2, r3
 8002834:	d312      	bcc.n	800285c <I2C_GetTiming+0xa0>
 8002836:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800283a:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 800283e:	4613      	mov	r3, r2
 8002840:	009b      	lsls	r3, r3, #2
 8002842:	4413      	add	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	440b      	add	r3, r1
 8002848:	3308      	adds	r3, #8
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	463a      	mov	r2, r7
 800284e:	6812      	ldr	r2, [r2, #0]
 8002850:	429a      	cmp	r2, r3
 8002852:	d803      	bhi.n	800285c <I2C_GetTiming+0xa0>
    {
      is_valid_speed = 1;
 8002854:	2301      	movs	r3, #1
 8002856:	f8c7 330c 	str.w	r3, [r7, #780]	; 0x30c
      break;
 800285a:	e008      	b.n	800286e <I2C_GetTiming+0xb2>
  for (speed = 0; speed <= (uint32_t) I2C_SPEED_FAST_PLUS; speed++)
 800285c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002860:	3301      	adds	r3, #1
 8002862:	f8c7 3310 	str.w	r3, [r7, #784]	; 0x310
 8002866:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800286a:	2b02      	cmp	r3, #2
 800286c:	d9d4      	bls.n	8002818 <I2C_GetTiming+0x5c>
    }
  }

  if ((is_valid_speed != 0U) && (speed  <= (uint32_t) I2C_SPEED_FAST_PLUS))
 800286e:	f8d7 330c 	ldr.w	r3, [r7, #780]	; 0x30c
 8002872:	2b00      	cmp	r3, #0
 8002874:	f000 82a1 	beq.w	8002dba <I2C_GetTiming+0x5fe>
 8002878:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 800287c:	2b02      	cmp	r3, #2
 800287e:	f200 829c 	bhi.w	8002dba <I2C_GetTiming+0x5fe>
  {
    i2cclk = DIV_ROUND_CLOSEST(NSEC_PER_SEC, clock_src_hz);
 8002882:	1d3b      	adds	r3, r7, #4
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	085a      	lsrs	r2, r3, #1
 8002888:	4bab      	ldr	r3, [pc, #684]	; (8002b38 <I2C_GetTiming+0x37c>)
 800288a:	4413      	add	r3, r2
 800288c:	1d3a      	adds	r2, r7, #4
 800288e:	6812      	ldr	r2, [r2, #0]
 8002890:	fbb3 f3f2 	udiv	r3, r3, r2
 8002894:	f8c7 32e0 	str.w	r3, [r7, #736]	; 0x2e0
    i2cspeed = DIV_ROUND_CLOSEST(NSEC_PER_SEC, i2cfreq_hz);
 8002898:	463b      	mov	r3, r7
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	085a      	lsrs	r2, r3, #1
 800289e:	4ba6      	ldr	r3, [pc, #664]	; (8002b38 <I2C_GetTiming+0x37c>)
 80028a0:	4413      	add	r3, r2
 80028a2:	463a      	mov	r2, r7
 80028a4:	6812      	ldr	r2, [r2, #0]
 80028a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80028aa:	f8c7 32dc 	str.w	r3, [r7, #732]	; 0x2dc
    clk_error_prev = i2cspeed;
 80028ae:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 80028b2:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304

    /* Analog and Digital Filters */
    af_delay_min = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 80028b6:	f107 020c 	add.w	r2, r7, #12
 80028ba:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80028be:	011b      	lsls	r3, r3, #4
 80028c0:	4413      	add	r3, r2
 80028c2:	330c      	adds	r3, #12
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d101      	bne.n	80028ce <I2C_GetTiming+0x112>
 80028ca:	2332      	movs	r3, #50	; 0x32
 80028cc:	e000      	b.n	80028d0 <I2C_GetTiming+0x114>
 80028ce:	2300      	movs	r3, #0
 80028d0:	f8c7 32d8 	str.w	r3, [r7, #728]	; 0x2d8
    af_delay_max = (i2c_user_setup[speed].analog_filter == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 80028d4:	f107 020c 	add.w	r2, r7, #12
 80028d8:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	4413      	add	r3, r2
 80028e0:	330c      	adds	r3, #12
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d102      	bne.n	80028ee <I2C_GetTiming+0x132>
 80028e8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80028ec:	e000      	b.n	80028f0 <I2C_GetTiming+0x134>
 80028ee:	2300      	movs	r3, #0
 80028f0:	f8c7 32d4 	str.w	r3, [r7, #724]	; 0x2d4
    dnf_delay    = i2c_user_setup[speed].dnf * i2cclk;
 80028f4:	f107 020c 	add.w	r2, r7, #12
 80028f8:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80028fc:	011b      	lsls	r3, r3, #4
 80028fe:	4413      	add	r3, r2
 8002900:	3308      	adds	r3, #8
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002908:	fb02 f303 	mul.w	r3, r2, r3
 800290c:	f8c7 32d0 	str.w	r3, [r7, #720]	; 0x2d0
    sdadel_min   = (int32_t) i2c_user_setup[speed].fall_time - (int32_t) i2c_specs[speed].hddat_min - (int32_t) af_delay_min - (((int32_t) i2c_user_setup[speed].dnf + 3) * (int32_t) i2cclk);
 8002910:	f107 020c 	add.w	r2, r7, #12
 8002914:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002918:	011b      	lsls	r3, r3, #4
 800291a:	4413      	add	r3, r2
 800291c:	3304      	adds	r3, #4
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002926:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 800292a:	4613      	mov	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	4413      	add	r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	440b      	add	r3, r1
 8002934:	3314      	adds	r3, #20
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	1ac2      	subs	r2, r0, r3
 800293a:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 800293e:	1ad2      	subs	r2, r2, r3
 8002940:	f107 010c 	add.w	r1, r7, #12
 8002944:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002948:	011b      	lsls	r3, r3, #4
 800294a:	440b      	add	r3, r1
 800294c:	3308      	adds	r3, #8
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	3303      	adds	r3, #3
 8002952:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 8002956:	fb01 f303 	mul.w	r3, r1, r3
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    sdadel_max   = (int32_t) i2c_specs[speed].vddat_max - (int32_t) i2c_user_setup[speed].rise_time - (int32_t) af_delay_max - (((int32_t) i2c_user_setup[speed].dnf + 4) * (int32_t) i2cclk);
 8002960:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002964:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002968:	4613      	mov	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	4413      	add	r3, r2
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	440b      	add	r3, r1
 8002972:	3318      	adds	r3, #24
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4619      	mov	r1, r3
 8002978:	f107 020c 	add.w	r2, r7, #12
 800297c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002980:	011b      	lsls	r3, r3, #4
 8002982:	4413      	add	r3, r2
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	1aca      	subs	r2, r1, r3
 8002988:	f8d7 32d4 	ldr.w	r3, [r7, #724]	; 0x2d4
 800298c:	1ad2      	subs	r2, r2, r3
 800298e:	f107 010c 	add.w	r1, r7, #12
 8002992:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	440b      	add	r3, r1
 800299a:	3308      	adds	r3, #8
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3304      	adds	r3, #4
 80029a0:	f8d7 12e0 	ldr.w	r1, [r7, #736]	; 0x2e0
 80029a4:	fb01 f303 	mul.w	r3, r1, r3
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    scldel_min   = (int32_t) i2c_user_setup[speed].rise_time + (int32_t) i2c_specs[speed].sudat_min;
 80029ae:	f107 020c 	add.w	r2, r7, #12
 80029b2:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 80029b6:	011b      	lsls	r3, r3, #4
 80029b8:	4413      	add	r3, r2
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80029c2:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 80029c6:	4613      	mov	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	00db      	lsls	r3, r3, #3
 80029ce:	440b      	add	r3, r1
 80029d0:	331c      	adds	r3, #28
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4403      	add	r3, r0
 80029d6:	f8c7 32cc 	str.w	r3, [r7, #716]	; 0x2cc
    if (sdadel_min < 0)
 80029da:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 80029de:	2b00      	cmp	r3, #0
 80029e0:	da02      	bge.n	80029e8 <I2C_GetTiming+0x22c>
    {
      sdadel_min = 0;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 3300 	str.w	r3, [r7, #768]	; 0x300
    }
    if (sdadel_max < 0)
 80029e8:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	da02      	bge.n	80029f6 <I2C_GetTiming+0x23a>
    {
      sdadel_max = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	f8c7 32fc 	str.w	r3, [r7, #764]	; 0x2fc
    }

    /* Compute possible values for PRESC, SCLDEL and SDADEL */
    for (p = 0; p < PRESC_MAX; p++)
 80029f6:	2300      	movs	r3, #0
 80029f8:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 80029fc:	e08b      	b.n	8002b16 <I2C_GetTiming+0x35a>
    {
      for (l = 0; l < SCLDEL_MAX; l++)
 80029fe:	2300      	movs	r3, #0
 8002a00:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002a04:	e07d      	b.n	8002b02 <I2C_GetTiming+0x346>
      {
        int32_t scldel = ((int32_t) l + 1) * ((int32_t) p + 1) * (int32_t) i2cclk;
 8002a06:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002a0a:	3301      	adds	r3, #1
 8002a0c:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 8002a10:	3201      	adds	r2, #1
 8002a12:	fb02 f303 	mul.w	r3, r2, r3
 8002a16:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	f8c7 32c8 	str.w	r3, [r7, #712]	; 0x2c8
        if (scldel < scldel_min)
 8002a22:	f8d7 22c8 	ldr.w	r2, [r7, #712]	; 0x2c8
 8002a26:	f8d7 32cc 	ldr.w	r3, [r7, #716]	; 0x2cc
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	db63      	blt.n	8002af6 <I2C_GetTiming+0x33a>
        {
          continue;
        }
        for (a = 0; a < SDADEL_MAX; a++)
 8002a2e:	2300      	movs	r3, #0
 8002a30:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8002a34:	e05a      	b.n	8002aec <I2C_GetTiming+0x330>
        {
          int32_t sdadel = (((int32_t) a * ((int32_t) p + 1)) + 1) * (int32_t) i2cclk;
 8002a36:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002a3a:	f8b7 22f6 	ldrh.w	r2, [r7, #758]	; 0x2f6
 8002a3e:	3201      	adds	r2, #1
 8002a40:	fb02 f303 	mul.w	r3, r2, r3
 8002a44:	3301      	adds	r3, #1
 8002a46:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	f8c7 32c4 	str.w	r3, [r7, #708]	; 0x2c4
          if (((sdadel >= sdadel_min) && (sdadel <= sdadel_max))&& (p != p_prev))
 8002a52:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8002a56:	f8d7 3300 	ldr.w	r3, [r7, #768]	; 0x300
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	db41      	blt.n	8002ae2 <I2C_GetTiming+0x326>
 8002a5e:	f8d7 22c4 	ldr.w	r2, [r7, #708]	; 0x2c4
 8002a62:	f8d7 32fc 	ldr.w	r3, [r7, #764]	; 0x2fc
 8002a66:	429a      	cmp	r2, r3
 8002a68:	dc3b      	bgt.n	8002ae2 <I2C_GetTiming+0x326>
 8002a6a:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002a6e:	f8d7 2308 	ldr.w	r2, [r7, #776]	; 0x308
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d035      	beq.n	8002ae2 <I2C_GetTiming+0x326>
          {
            valid_timing[valid_timing_nbr].presc = (uint8_t) p;
 8002a76:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002a7a:	b2d8      	uxtb	r0, r3
 8002a7c:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002a80:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002a84:	4613      	mov	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	4413      	add	r3, r2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].scldel = (uint8_t) l;
 8002a90:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002a94:	b2d8      	uxtb	r0, r3
 8002a96:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002a9a:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	4413      	add	r3, r2
 8002aa4:	440b      	add	r3, r1
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	701a      	strb	r2, [r3, #0]
            valid_timing[valid_timing_nbr].sdadel = (uint8_t) a;
 8002aac:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002ab0:	b2d8      	uxtb	r0, r3
 8002ab2:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002ab6:	f8d7 22ec 	ldr.w	r2, [r7, #748]	; 0x2ec
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	3302      	adds	r3, #2
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	701a      	strb	r2, [r3, #0]
            p_prev = p;
 8002ac8:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002acc:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
            valid_timing_nbr ++;
 8002ad0:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	f8c7 32ec 	str.w	r3, [r7, #748]	; 0x2ec
            if(valid_timing_nbr >= VALID_PRESC_NBR)
 8002ada:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002ade:	2b63      	cmp	r3, #99	; 0x63
 8002ae0:	d824      	bhi.n	8002b2c <I2C_GetTiming+0x370>
        for (a = 0; a < SDADEL_MAX; a++)
 8002ae2:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f8a7 32f2 	strh.w	r3, [r7, #754]	; 0x2f2
 8002aec:	f8b7 32f2 	ldrh.w	r3, [r7, #754]	; 0x2f2
 8002af0:	2b0f      	cmp	r3, #15
 8002af2:	d9a0      	bls.n	8002a36 <I2C_GetTiming+0x27a>
 8002af4:	e000      	b.n	8002af8 <I2C_GetTiming+0x33c>
          continue;
 8002af6:	bf00      	nop
      for (l = 0; l < SCLDEL_MAX; l++)
 8002af8:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002afc:	3301      	adds	r3, #1
 8002afe:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002b02:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002b06:	2b0f      	cmp	r3, #15
 8002b08:	f67f af7d 	bls.w	8002a06 <I2C_GetTiming+0x24a>
    for (p = 0; p < PRESC_MAX; p++)
 8002b0c:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002b10:	3301      	adds	r3, #1
 8002b12:	f8a7 32f6 	strh.w	r3, [r7, #758]	; 0x2f6
 8002b16:	f8b7 32f6 	ldrh.w	r3, [r7, #758]	; 0x2f6
 8002b1a:	2b0f      	cmp	r3, #15
 8002b1c:	f67f af6f 	bls.w	80029fe <I2C_GetTiming+0x242>
          }
        }
      }
    }

    if (valid_timing_nbr == 0U)
 8002b20:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d109      	bne.n	8002b3c <I2C_GetTiming+0x380>
    {
      return 0;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	e148      	b.n	8002dbe <I2C_GetTiming+0x602>
              goto Compute_scll_sclh;
 8002b2c:	bf00      	nop
 8002b2e:	e006      	b.n	8002b3e <I2C_GetTiming+0x382>
 8002b30:	080153dc 	.word	0x080153dc
 8002b34:	08015454 	.word	0x08015454
 8002b38:	3b9aca00 	.word	0x3b9aca00
    }

Compute_scll_sclh:
 8002b3c:	bf00      	nop
    tsync = af_delay_min + dnf_delay + (2U * i2cclk);
 8002b3e:	f8d7 22d8 	ldr.w	r2, [r7, #728]	; 0x2d8
 8002b42:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 8002b46:	441a      	add	r2, r3
 8002b48:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	f8c7 32c0 	str.w	r3, [r7, #704]	; 0x2c0
    s = NULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
    clk_max = NSEC_PER_SEC / i2c_specs[speed].rate_min;
 8002b5a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002b5e:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	440b      	add	r3, r1
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a95      	ldr	r2, [pc, #596]	; (8002dc8 <I2C_GetTiming+0x60c>)
 8002b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b76:	f8c7 32bc 	str.w	r3, [r7, #700]	; 0x2bc
    clk_min = NSEC_PER_SEC / i2c_specs[speed].rate_max;
 8002b7a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002b7e:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002b82:	4613      	mov	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	4413      	add	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	440b      	add	r3, r1
 8002b8c:	3308      	adds	r3, #8
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a8d      	ldr	r2, [pc, #564]	; (8002dc8 <I2C_GetTiming+0x60c>)
 8002b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b96:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
    *   (SCL Low Period - Analog/Digital filters) / 4.
    * - SCL High Period has to be lower than High Period of the SCL Clock
    *   defined by I2C Specification
    * - I2C Clock has to be lower than SCL High Period
    */
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8002ba0:	e0e1      	b.n	8002d66 <I2C_GetTiming+0x5aa>
    {
      uint32_t prescaler = ((uint32_t) valid_timing[count].presc + 1U) * i2cclk;
 8002ba2:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002ba6:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	f8d7 32e0 	ldr.w	r3, [r7, #736]	; 0x2e0
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	f8c7 32b4 	str.w	r3, [r7, #692]	; 0x2b4
      for (l = 0; l < SCLL_MAX; l++)
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002bc8:	e0c3      	b.n	8002d52 <I2C_GetTiming+0x596>
      {
        uint32_t tscl_l = (((uint32_t) l + 1U) * prescaler) + tsync;
 8002bca:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002bce:	3301      	adds	r3, #1
 8002bd0:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8002bd4:	fb02 f303 	mul.w	r3, r2, r3
 8002bd8:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8002bdc:	4413      	add	r3, r2
 8002bde:	f8c7 32b0 	str.w	r3, [r7, #688]	; 0x2b0
        if ((tscl_l < i2c_specs[speed].l_min) || (i2cclk >= ((tscl_l - af_delay_min - dnf_delay) / 4U)))
 8002be2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002be6:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3320      	adds	r3, #32
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	f0c0 80a2 	bcc.w	8002d46 <I2C_GetTiming+0x58a>
 8002c02:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002c06:	f8d7 32d8 	ldr.w	r3, [r7, #728]	; 0x2d8
 8002c0a:	1ad2      	subs	r2, r2, r3
 8002c0c:	f8d7 32d0 	ldr.w	r3, [r7, #720]	; 0x2d0
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	089b      	lsrs	r3, r3, #2
 8002c14:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	f080 8094 	bcs.w	8002d46 <I2C_GetTiming+0x58a>
        {
          continue;
        }
        for (h = 0; h < SCLH_MAX; h++)
 8002c1e:	2300      	movs	r3, #0
 8002c20:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 8002c24:	e089      	b.n	8002d3a <I2C_GetTiming+0x57e>
        {
          uint32_t tscl_h = (((uint32_t) h + 1U) * prescaler) + tsync;
 8002c26:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	f8d7 22b4 	ldr.w	r2, [r7, #692]	; 0x2b4
 8002c30:	fb02 f303 	mul.w	r3, r2, r3
 8002c34:	f8d7 22c0 	ldr.w	r2, [r7, #704]	; 0x2c0
 8002c38:	4413      	add	r3, r2
 8002c3a:	f8c7 32ac 	str.w	r3, [r7, #684]	; 0x2ac
          uint32_t tscl = tscl_l + tscl_h + i2c_user_setup[speed].rise_time + i2c_user_setup[speed].fall_time;
 8002c3e:	f8d7 22b0 	ldr.w	r2, [r7, #688]	; 0x2b0
 8002c42:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002c46:	441a      	add	r2, r3
 8002c48:	f107 010c 	add.w	r1, r7, #12
 8002c4c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	440b      	add	r3, r1
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	441a      	add	r2, r3
 8002c58:	f107 010c 	add.w	r1, r7, #12
 8002c5c:	f8d7 3310 	ldr.w	r3, [r7, #784]	; 0x310
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	440b      	add	r3, r1
 8002c64:	3304      	adds	r3, #4
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4413      	add	r3, r2
 8002c6a:	f8c7 32a8 	str.w	r3, [r7, #680]	; 0x2a8
          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= i2c_specs[speed].h_min) && (i2cclk < tscl_h))
 8002c6e:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002c72:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d35a      	bcc.n	8002d30 <I2C_GetTiming+0x574>
 8002c7a:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002c7e:	f8d7 32bc 	ldr.w	r3, [r7, #700]	; 0x2bc
 8002c82:	429a      	cmp	r2, r3
 8002c84:	d854      	bhi.n	8002d30 <I2C_GetTiming+0x574>
 8002c86:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 8002c8a:	f8d7 2310 	ldr.w	r2, [r7, #784]	; 0x310
 8002c8e:	4613      	mov	r3, r2
 8002c90:	009b      	lsls	r3, r3, #2
 8002c92:	4413      	add	r3, r2
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	440b      	add	r3, r1
 8002c98:	3324      	adds	r3, #36	; 0x24
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f8d7 22ac 	ldr.w	r2, [r7, #684]	; 0x2ac
 8002ca0:	429a      	cmp	r2, r3
 8002ca2:	d345      	bcc.n	8002d30 <I2C_GetTiming+0x574>
 8002ca4:	f8d7 22e0 	ldr.w	r2, [r7, #736]	; 0x2e0
 8002ca8:	f8d7 32ac 	ldr.w	r3, [r7, #684]	; 0x2ac
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d23f      	bcs.n	8002d30 <I2C_GetTiming+0x574>
          {
            int32_t clk_error = (int32_t) tscl - (int32_t) i2cspeed;
 8002cb0:	f8d7 22a8 	ldr.w	r2, [r7, #680]	; 0x2a8
 8002cb4:	f8d7 32dc 	ldr.w	r3, [r7, #732]	; 0x2dc
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            if (clk_error < 0)
 8002cbe:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	da04      	bge.n	8002cd0 <I2C_GetTiming+0x514>
            {
              clk_error = -clk_error;
 8002cc6:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002cca:	425b      	negs	r3, r3
 8002ccc:	f8c7 32e4 	str.w	r3, [r7, #740]	; 0x2e4
            }
            /* save the solution with the lowest clock error */
            if (clk_error < (int32_t) clk_error_prev)
 8002cd0:	f8d7 3304 	ldr.w	r3, [r7, #772]	; 0x304
 8002cd4:	f8d7 22e4 	ldr.w	r2, [r7, #740]	; 0x2e4
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	da29      	bge.n	8002d30 <I2C_GetTiming+0x574>
            {
              clk_error_prev = (uint32_t) clk_error;
 8002cdc:	f8d7 32e4 	ldr.w	r3, [r7, #740]	; 0x2e4
 8002ce0:	f8c7 3304 	str.w	r3, [r7, #772]	; 0x304
              valid_timing[count].scll = (uint8_t) l;
 8002ce4:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002ce8:	b2d8      	uxtb	r0, r3
 8002cea:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002cee:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	4413      	add	r3, r2
 8002cf8:	440b      	add	r3, r1
 8002cfa:	3304      	adds	r3, #4
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	701a      	strb	r2, [r3, #0]
              valid_timing[count].sclh = (uint8_t) h;
 8002d00:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002d04:	b2d8      	uxtb	r0, r3
 8002d06:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002d0a:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	440b      	add	r3, r1
 8002d16:	3303      	adds	r3, #3
 8002d18:	4602      	mov	r2, r0
 8002d1a:	701a      	strb	r2, [r3, #0]
              s = &valid_timing[count];
 8002d1c:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8002d20:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	f8c7 32f8 	str.w	r3, [r7, #760]	; 0x2f8
        for (h = 0; h < SCLH_MAX; h++)
 8002d30:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002d34:	3301      	adds	r3, #1
 8002d36:	f8a7 32f0 	strh.w	r3, [r7, #752]	; 0x2f0
 8002d3a:	f8b7 32f0 	ldrh.w	r3, [r7, #752]	; 0x2f0
 8002d3e:	2bff      	cmp	r3, #255	; 0xff
 8002d40:	f67f af71 	bls.w	8002c26 <I2C_GetTiming+0x46a>
 8002d44:	e000      	b.n	8002d48 <I2C_GetTiming+0x58c>
          continue;
 8002d46:	bf00      	nop
      for (l = 0; l < SCLL_MAX; l++)
 8002d48:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	f8a7 32f4 	strh.w	r3, [r7, #756]	; 0x2f4
 8002d52:	f8b7 32f4 	ldrh.w	r3, [r7, #756]	; 0x2f4
 8002d56:	2bff      	cmp	r3, #255	; 0xff
 8002d58:	f67f af37 	bls.w	8002bca <I2C_GetTiming+0x40e>
    for (uint32_t count = 0; count < valid_timing_nbr; count++)
 8002d5c:	f8d7 32e8 	ldr.w	r3, [r7, #744]	; 0x2e8
 8002d60:	3301      	adds	r3, #1
 8002d62:	f8c7 32e8 	str.w	r3, [r7, #744]	; 0x2e8
 8002d66:	f8d7 22e8 	ldr.w	r2, [r7, #744]	; 0x2e8
 8002d6a:	f8d7 32ec 	ldr.w	r3, [r7, #748]	; 0x2ec
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	f4ff af17 	bcc.w	8002ba2 <I2C_GetTiming+0x3e6>
            }
          }
        }
      }
    }
    if (s == NULL)
 8002d74:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <I2C_GetTiming+0x5c4>
    {
      return 0;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	e01e      	b.n	8002dbe <I2C_GetTiming+0x602>
    }
    ret = (((uint32_t) s->presc & 0xFU) << 28) | (((uint32_t) s->scldel & 0xFU) << 20) | (((uint32_t) s->sdadel & 0xFU) << 16) | (((uint32_t) s->sclh & 0xFFU) << 8) | (((uint32_t) s->scll & 0xFFU) << 0);
 8002d80:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	071a      	lsls	r2, r3, #28
 8002d88:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002d8c:	785b      	ldrb	r3, [r3, #1]
 8002d8e:	051b      	lsls	r3, r3, #20
 8002d90:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8002d94:	431a      	orrs	r2, r3
 8002d96:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002d9a:	789b      	ldrb	r3, [r3, #2]
 8002d9c:	041b      	lsls	r3, r3, #16
 8002d9e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002da2:	431a      	orrs	r2, r3
 8002da4:	f8d7 32f8 	ldr.w	r3, [r7, #760]	; 0x2f8
 8002da8:	78db      	ldrb	r3, [r3, #3]
 8002daa:	021b      	lsls	r3, r3, #8
 8002dac:	4313      	orrs	r3, r2
 8002dae:	f8d7 22f8 	ldr.w	r2, [r7, #760]	; 0x2f8
 8002db2:	7912      	ldrb	r2, [r2, #4]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	f8c7 3314 	str.w	r3, [r7, #788]	; 0x314
  }
  
  return ret;
 8002dba:	f8d7 3314 	ldr.w	r3, [r7, #788]	; 0x314
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f507 7746 	add.w	r7, r7, #792	; 0x318
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bdb0      	pop	{r4, r5, r7, pc}
 8002dc8:	3b9aca00 	.word	0x3b9aca00

08002dcc <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8002dd2:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <BSP_HSENSOR_Init+0x38>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	20be      	movs	r0, #190	; 0xbe
 8002dd8:	4798      	blx	r3
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2bbc      	cmp	r3, #188	; 0xbc
 8002dde:	d002      	beq.n	8002de6 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	607b      	str	r3, [r7, #4]
 8002de4:	e009      	b.n	8002dfa <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8002de6:	4b08      	ldr	r3, [pc, #32]	; (8002e08 <BSP_HSENSOR_Init+0x3c>)
 8002de8:	4a06      	ldr	r2, [pc, #24]	; (8002e04 <BSP_HSENSOR_Init+0x38>)
 8002dea:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8002dec:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <BSP_HSENSOR_Init+0x3c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	20be      	movs	r0, #190	; 0xbe
 8002df4:	4798      	blx	r3
    ret = HSENSOR_OK;
 8002df6:	2300      	movs	r3, #0
 8002df8:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8002dfa:	687b      	ldr	r3, [r7, #4]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3708      	adds	r7, #8
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	2000000c 	.word	0x2000000c
 8002e08:	20000b40 	.word	0x20000b40

08002e0c <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8002e10:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <BSP_HSENSOR_ReadHumidity+0x18>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	20be      	movs	r0, #190	; 0xbe
 8002e18:	4798      	blx	r3
 8002e1a:	eef0 7a40 	vmov.f32	s15, s0
}
 8002e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000b40 	.word	0x20000b40

08002e28 <BSP_MOTION_SENSOR_Init>:
  *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	60fb      	str	r3, [r7, #12]

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d903      	bls.n	8002e44 <BSP_MOTION_SENSOR_Init+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8002e3c:	f06f 0301 	mvn.w	r3, #1
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	e03a      	b.n	8002eba <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 0U) && ((Functions & MOTION_MAGNETO) != 0U))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d108      	bne.n	8002e5c <BSP_MOTION_SENSOR_Init+0x34>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d003      	beq.n	8002e5c <BSP_MOTION_SENSOR_Init+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002e54:	f06f 030a 	mvn.w	r3, #10
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	e02e      	b.n	8002eba <BSP_MOTION_SENSOR_Init+0x92>
  }
  else if ((Instance == 1U) && ((Functions & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d108      	bne.n	8002e74 <BSP_MOTION_SENSOR_Init+0x4c>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	f003 0303 	and.w	r3, r3, #3
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d003      	beq.n	8002e74 <BSP_MOTION_SENSOR_Init+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002e6c:	f06f 030a 	mvn.w	r3, #10
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	e022      	b.n	8002eba <BSP_MOTION_SENSOR_Init+0x92>
  }
  else
  {
    /* Probe the motion sensor */
    if (Instance == 0U)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d109      	bne.n	8002e8e <BSP_MOTION_SENSOR_Init+0x66>
    {
      if (LSM6DSL_Probe(Functions) != BSP_ERROR_NONE)
 8002e7a:	6838      	ldr	r0, [r7, #0]
 8002e7c:	f000 f8e8 	bl	8003050 <LSM6DSL_Probe>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00c      	beq.n	8002ea0 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8002e86:	f06f 0304 	mvn.w	r3, #4
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	e008      	b.n	8002ea0 <BSP_MOTION_SENSOR_Init+0x78>
      }
    }
    else /* Instance = 1 */
    {
      if (LIS3MDL_Probe(Functions) != BSP_ERROR_NONE)
 8002e8e:	6838      	ldr	r0, [r7, #0]
 8002e90:	f000 f954 	bl	800313c <LIS3MDL_Probe>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d002      	beq.n	8002ea0 <BSP_MOTION_SENSOR_Init+0x78>
      {
        status = BSP_ERROR_COMPONENT_FAILURE;
 8002e9a:	f06f 0304 	mvn.w	r3, #4
 8002e9e:	60fb      	str	r3, [r7, #12]
      }
    }
    
    if (status == BSP_ERROR_NONE)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d109      	bne.n	8002eba <BSP_MOTION_SENSOR_Init+0x92>
    {
      /* Store current initialized functions */
      Motion_Sensor_Ctx[Instance].Functions |= Functions;
 8002ea6:	4a07      	ldr	r2, [pc, #28]	; (8002ec4 <BSP_MOTION_SENSOR_Init+0x9c>)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	4904      	ldr	r1, [pc, #16]	; (8002ec4 <BSP_MOTION_SENSOR_Init+0x9c>)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
  }
  return status;
 8002eba:	68fb      	ldr	r3, [r7, #12]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000b44 	.word	0x20000b44

08002ec8 <BSP_MOTION_SENSOR_Enable>:
  *         - MOTION_GYRO or MOTION_ACCELERO for instance 0
  *         - MOTION_MAGNETO for instance 1
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]
  int32_t status = BSP_ERROR_NONE;
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	60fb      	str	r3, [r7, #12]
  uint8_t index;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d903      	bls.n	8002ee4 <BSP_MOTION_SENSOR_Enable+0x1c>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8002edc:	f06f 0301 	mvn.w	r3, #1
 8002ee0:	60fb      	str	r3, [r7, #12]
 8002ee2:	e045      	b.n	8002f70 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d108      	bne.n	8002efc <BSP_MOTION_SENSOR_Enable+0x34>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <BSP_MOTION_SENSOR_Enable+0x34>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002ef4:	f06f 030a 	mvn.w	r3, #10
 8002ef8:	60fb      	str	r3, [r7, #12]
 8002efa:	e039      	b.n	8002f70 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d108      	bne.n	8002f14 <BSP_MOTION_SENSOR_Enable+0x4c>
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	f003 0303 	and.w	r3, r3, #3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <BSP_MOTION_SENSOR_Enable+0x4c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002f0c:	f06f 030a 	mvn.w	r3, #10
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	e02d      	b.n	8002f70 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8002f14:	4a19      	ldr	r2, [pc, #100]	; (8002f7c <BSP_MOTION_SENSOR_Enable+0xb4>)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d103      	bne.n	8002f2c <BSP_MOTION_SENSOR_Enable+0x64>
  {
    status = BSP_ERROR_NO_INIT;
 8002f24:	f04f 33ff 	mov.w	r3, #4294967295
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	e021      	b.n	8002f70 <BSP_MOTION_SENSOR_Enable+0xa8>
  }
  else
  {
    /* Enable the motion sensor function */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d006      	beq.n	8002f40 <BSP_MOTION_SENSOR_Enable+0x78>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d101      	bne.n	8002f3c <BSP_MOTION_SENSOR_Enable+0x74>
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e002      	b.n	8002f42 <BSP_MOTION_SENSOR_Enable+0x7a>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e000      	b.n	8002f42 <BSP_MOTION_SENSOR_Enable+0x7a>
 8002f40:	2300      	movs	r3, #0
 8002f42:	72fb      	strb	r3, [r7, #11]
    if(Motion_Sensor_FuncDrv[Instance][index]->Enable(Motion_Sensor_CompObj[Instance]) < 0)
 8002f44:	7af9      	ldrb	r1, [r7, #11]
 8002f46:	480e      	ldr	r0, [pc, #56]	; (8002f80 <BSP_MOTION_SENSOR_Enable+0xb8>)
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	440b      	add	r3, r1
 8002f52:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	490a      	ldr	r1, [pc, #40]	; (8002f84 <BSP_MOTION_SENSOR_Enable+0xbc>)
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002f60:	4610      	mov	r0, r2
 8002f62:	4798      	blx	r3
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	da02      	bge.n	8002f70 <BSP_MOTION_SENSOR_Enable+0xa8>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8002f6a:	f06f 0304 	mvn.w	r3, #4
 8002f6e:	60fb      	str	r3, [r7, #12]
    }
  }

  return status;
 8002f70:	68fb      	ldr	r3, [r7, #12]
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	3710      	adds	r7, #16
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000b44 	.word	0x20000b44
 8002f80:	20000b5c 	.word	0x20000b5c
 8002f84:	20000b4c 	.word	0x20000b4c

08002f88 <BSP_MOTION_SENSOR_GetAxes>:
  *         - MOTION_MAGNETO for instance 1
  * @param  Axes Pointer to motion sensor axes.
  * @retval BSP status.
  */
int32_t BSP_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, BSP_MOTION_SENSOR_Axes_t *Axes)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b086      	sub	sp, #24
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
  int32_t status = BSP_ERROR_NONE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	617b      	str	r3, [r7, #20]
  uint8_t index;

  if ((Instance >= MOTION_SENSOR_INSTANCES_NBR) || (Axes == NULL))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d802      	bhi.n	8002fa4 <BSP_MOTION_SENSOR_GetAxes+0x1c>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d103      	bne.n	8002fac <BSP_MOTION_SENSOR_GetAxes+0x24>
  {
    status = BSP_ERROR_WRONG_PARAM;
 8002fa4:	f06f 0301 	mvn.w	r3, #1
 8002fa8:	617b      	str	r3, [r7, #20]
 8002faa:	e046      	b.n	800303a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 0U) && ((Function & MOTION_MAGNETO) != 0U))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d108      	bne.n	8002fc4 <BSP_MOTION_SENSOR_GetAxes+0x3c>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d003      	beq.n	8002fc4 <BSP_MOTION_SENSOR_GetAxes+0x3c>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002fbc:	f06f 030a 	mvn.w	r3, #10
 8002fc0:	617b      	str	r3, [r7, #20]
 8002fc2:	e03a      	b.n	800303a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Instance == 1U) && ((Function & (MOTION_GYRO | MOTION_ACCELERO)) != 0U))
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d108      	bne.n	8002fdc <BSP_MOTION_SENSOR_GetAxes+0x54>
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	f003 0303 	and.w	r3, r3, #3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <BSP_MOTION_SENSOR_GetAxes+0x54>
  {
    status = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8002fd4:	f06f 030a 	mvn.w	r3, #10
 8002fd8:	617b      	str	r3, [r7, #20]
 8002fda:	e02e      	b.n	800303a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else if ((Motion_Sensor_Ctx[Instance].Functions & Function) == 0U)
 8002fdc:	4a19      	ldr	r2, [pc, #100]	; (8003044 <BSP_MOTION_SENSOR_GetAxes+0xbc>)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d103      	bne.n	8002ff4 <BSP_MOTION_SENSOR_GetAxes+0x6c>
  {
    status = BSP_ERROR_NO_INIT;
 8002fec:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff0:	617b      	str	r3, [r7, #20]
 8002ff2:	e022      	b.n	800303a <BSP_MOTION_SENSOR_GetAxes+0xb2>
  }
  else
  {
    /* Get the motion sensor axes */
    index = (Function == MOTION_GYRO) ? GyroIdx : ((Function == MOTION_ACCELERO) ? AcceleroIdx : MagnetoIdx);
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d006      	beq.n	8003008 <BSP_MOTION_SENSOR_GetAxes+0x80>
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d101      	bne.n	8003004 <BSP_MOTION_SENSOR_GetAxes+0x7c>
 8003000:	2301      	movs	r3, #1
 8003002:	e002      	b.n	800300a <BSP_MOTION_SENSOR_GetAxes+0x82>
 8003004:	2302      	movs	r3, #2
 8003006:	e000      	b.n	800300a <BSP_MOTION_SENSOR_GetAxes+0x82>
 8003008:	2300      	movs	r3, #0
 800300a:	74fb      	strb	r3, [r7, #19]
    if (Motion_Sensor_FuncDrv[Instance][index]->GetAxes(Motion_Sensor_CompObj[Instance], Axes) < 0)
 800300c:	7cf9      	ldrb	r1, [r7, #19]
 800300e:	480e      	ldr	r0, [pc, #56]	; (8003048 <BSP_MOTION_SENSOR_GetAxes+0xc0>)
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	4613      	mov	r3, r2
 8003014:	005b      	lsls	r3, r3, #1
 8003016:	4413      	add	r3, r2
 8003018:	440b      	add	r3, r1
 800301a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	490a      	ldr	r1, [pc, #40]	; (800304c <BSP_MOTION_SENSOR_GetAxes+0xc4>)
 8003022:	68fa      	ldr	r2, [r7, #12]
 8003024:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4610      	mov	r0, r2
 800302c:	4798      	blx	r3
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	da02      	bge.n	800303a <BSP_MOTION_SENSOR_GetAxes+0xb2>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 8003034:	f06f 0304 	mvn.w	r3, #4
 8003038:	617b      	str	r3, [r7, #20]
    }
  }

  return status;
 800303a:	697b      	ldr	r3, [r7, #20]
}
 800303c:	4618      	mov	r0, r3
 800303e:	3718      	adds	r7, #24
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20000b44 	.word	0x20000b44
 8003048:	20000b5c 	.word	0x20000b5c
 800304c:	20000b4c 	.word	0x20000b4c

08003050 <LSM6DSL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_GYRO and/or MOTION_ACCELERO
  * @retval BSP status.
  */
static int32_t LSM6DSL_Probe(uint32_t Functions)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08c      	sub	sp, #48	; 0x30
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 8003058:	2300      	movs	r3, #0
 800305a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LSM6DSL_IO_t            IOCtx;
  uint8_t                 lsm6dsl_id;
  static LSM6DSL_Object_t LSM6DSL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LSM6DSL_I2C_BUS;
 800305c:	2300      	movs	r3, #0
 800305e:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LSM6DSL_I2C_ADD_L;
 8003060:	23d5      	movs	r3, #213	; 0xd5
 8003062:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 8003064:	4b29      	ldr	r3, [pc, #164]	; (800310c <LSM6DSL_Probe+0xbc>)
 8003066:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 8003068:	4b29      	ldr	r3, [pc, #164]	; (8003110 <LSM6DSL_Probe+0xc0>)
 800306a:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 800306c:	4b29      	ldr	r3, [pc, #164]	; (8003114 <LSM6DSL_Probe+0xc4>)
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 8003070:	4b29      	ldr	r3, [pc, #164]	; (8003118 <LSM6DSL_Probe+0xc8>)
 8003072:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 8003074:	4b29      	ldr	r3, [pc, #164]	; (800311c <LSM6DSL_Probe+0xcc>)
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LSM6DSL_RegisterBusIO(&LSM6DSL_Obj, &IOCtx) != LSM6DSL_OK)
 8003078:	f107 0310 	add.w	r3, r7, #16
 800307c:	4619      	mov	r1, r3
 800307e:	4828      	ldr	r0, [pc, #160]	; (8003120 <LSM6DSL_Probe+0xd0>)
 8003080:	f001 fa3a 	bl	80044f8 <LSM6DSL_RegisterBusIO>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <LSM6DSL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 800308a:	f06f 0307 	mvn.w	r3, #7
 800308e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003090:	e037      	b.n	8003102 <LSM6DSL_Probe+0xb2>
  }
  else if (LSM6DSL_ReadID(&LSM6DSL_Obj, &lsm6dsl_id) != LSM6DSL_OK)
 8003092:	f107 030f 	add.w	r3, r7, #15
 8003096:	4619      	mov	r1, r3
 8003098:	4821      	ldr	r0, [pc, #132]	; (8003120 <LSM6DSL_Probe+0xd0>)
 800309a:	f001 fb23 	bl	80046e4 <LSM6DSL_ReadID>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d003      	beq.n	80030ac <LSM6DSL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 80030a4:	f06f 0304 	mvn.w	r3, #4
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030aa:	e02a      	b.n	8003102 <LSM6DSL_Probe+0xb2>
  }
  else if (lsm6dsl_id != LSM6DSL_ID)
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b6a      	cmp	r3, #106	; 0x6a
 80030b0:	d003      	beq.n	80030ba <LSM6DSL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 80030b2:	f06f 0306 	mvn.w	r3, #6
 80030b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030b8:	e023      	b.n	8003102 <LSM6DSL_Probe+0xb2>
  }
  else
  {
    Motion_Sensor_CompObj[0] = &LSM6DSL_Obj;
 80030ba:	4b1a      	ldr	r3, [pc, #104]	; (8003124 <LSM6DSL_Probe+0xd4>)
 80030bc:	4a18      	ldr	r2, [pc, #96]	; (8003120 <LSM6DSL_Probe+0xd0>)
 80030be:	601a      	str	r2, [r3, #0]
    Motion_Sensor_Drv[0]     = (MOTION_SENSOR_CommonDrv_t *) &LSM6DSL_COMMON_Driver;
 80030c0:	4b19      	ldr	r3, [pc, #100]	; (8003128 <LSM6DSL_Probe+0xd8>)
 80030c2:	4a1a      	ldr	r2, [pc, #104]	; (800312c <LSM6DSL_Probe+0xdc>)
 80030c4:	601a      	str	r2, [r3, #0]
    if (Motion_Sensor_Drv[0]->Init(Motion_Sensor_CompObj[0]) < 0)
 80030c6:	4b18      	ldr	r3, [pc, #96]	; (8003128 <LSM6DSL_Probe+0xd8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a15      	ldr	r2, [pc, #84]	; (8003124 <LSM6DSL_Probe+0xd4>)
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	4610      	mov	r0, r2
 80030d2:	4798      	blx	r3
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	da03      	bge.n	80030e2 <LSM6DSL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80030da:	f06f 0304 	mvn.w	r3, #4
 80030de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030e0:	e00f      	b.n	8003102 <LSM6DSL_Probe+0xb2>
    }
    else
    {
      if ((Functions & MOTION_GYRO) != 0U)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f003 0301 	and.w	r3, r3, #1
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <LSM6DSL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[0][GyroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_GYRO_Driver;
 80030ec:	4b10      	ldr	r3, [pc, #64]	; (8003130 <LSM6DSL_Probe+0xe0>)
 80030ee:	4a11      	ldr	r2, [pc, #68]	; (8003134 <LSM6DSL_Probe+0xe4>)
 80030f0:	601a      	str	r2, [r3, #0]
      }
      if ((Functions & MOTION_ACCELERO) != 0U)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d002      	beq.n	8003102 <LSM6DSL_Probe+0xb2>
      {
        Motion_Sensor_FuncDrv[0][AcceleroIdx] = (MOTION_SENSOR_FuncDrv_t *) &LSM6DSL_ACC_Driver;
 80030fc:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <LSM6DSL_Probe+0xe0>)
 80030fe:	4a0e      	ldr	r2, [pc, #56]	; (8003138 <LSM6DSL_Probe+0xe8>)
 8003100:	605a      	str	r2, [r3, #4]
      }
    }
  }

  return status;
 8003102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003104:	4618      	mov	r0, r3
 8003106:	3730      	adds	r7, #48	; 0x30
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	080023f5 	.word	0x080023f5
 8003110:	08002475 	.word	0x08002475
 8003114:	080024f5 	.word	0x080024f5
 8003118:	080024c5 	.word	0x080024c5
 800311c:	0800256f 	.word	0x0800256f
 8003120:	20000b74 	.word	0x20000b74
 8003124:	20000b4c 	.word	0x20000b4c
 8003128:	20000b54 	.word	0x20000b54
 800312c:	20000068 	.word	0x20000068
 8003130:	20000b5c 	.word	0x20000b5c
 8003134:	2000009c 	.word	0x2000009c
 8003138:	20000078 	.word	0x20000078

0800313c <LIS3MDL_Probe>:
  * @param  Functions Motion sensor functions. Could be :
  *         - MOTION_MAGNETO
  * @retval BSP status.
  */
static int32_t LIS3MDL_Probe(uint32_t Functions)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b08c      	sub	sp, #48	; 0x30
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  int32_t                 status = BSP_ERROR_NONE;
 8003144:	2300      	movs	r3, #0
 8003146:	62fb      	str	r3, [r7, #44]	; 0x2c
  LIS3MDL_IO_t            IOCtx;
  uint8_t                 lis3mdl_id;
  static LIS3MDL_Object_t LIS3MDL_Obj;

  /* Configure the motion sensor driver */
  IOCtx.BusType     = LIS3MDL_I2C_BUS;
 8003148:	2300      	movs	r3, #0
 800314a:	61bb      	str	r3, [r7, #24]
  IOCtx.Address     = LIS3MDL_I2C_ADD_H;
 800314c:	233d      	movs	r3, #61	; 0x3d
 800314e:	773b      	strb	r3, [r7, #28]
  IOCtx.Init        = BSP_I2C2_Init;
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <LIS3MDL_Probe+0xac>)
 8003152:	613b      	str	r3, [r7, #16]
  IOCtx.DeInit      = BSP_I2C2_DeInit;
 8003154:	4b25      	ldr	r3, [pc, #148]	; (80031ec <LIS3MDL_Probe+0xb0>)
 8003156:	617b      	str	r3, [r7, #20]
  IOCtx.ReadReg     = BSP_I2C2_ReadReg;
 8003158:	4b25      	ldr	r3, [pc, #148]	; (80031f0 <LIS3MDL_Probe+0xb4>)
 800315a:	627b      	str	r3, [r7, #36]	; 0x24
  IOCtx.WriteReg    = BSP_I2C2_WriteReg;
 800315c:	4b25      	ldr	r3, [pc, #148]	; (80031f4 <LIS3MDL_Probe+0xb8>)
 800315e:	623b      	str	r3, [r7, #32]
  IOCtx.GetTick     = BSP_GetTick;
 8003160:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <LIS3MDL_Probe+0xbc>)
 8003162:	62bb      	str	r3, [r7, #40]	; 0x28

  if (LIS3MDL_RegisterBusIO(&LIS3MDL_Obj, &IOCtx) != LIS3MDL_OK)
 8003164:	f107 0310 	add.w	r3, r7, #16
 8003168:	4619      	mov	r1, r3
 800316a:	4824      	ldr	r0, [pc, #144]	; (80031fc <LIS3MDL_Probe+0xc0>)
 800316c:	f000 fa3c 	bl	80035e8 <LIS3MDL_RegisterBusIO>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d003      	beq.n	800317e <LIS3MDL_Probe+0x42>
  {
    status = BSP_ERROR_BUS_FAILURE;
 8003176:	f06f 0307 	mvn.w	r3, #7
 800317a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800317c:	e02f      	b.n	80031de <LIS3MDL_Probe+0xa2>
  }
  else if (LIS3MDL_ReadID(&LIS3MDL_Obj, &lis3mdl_id) != LIS3MDL_OK)
 800317e:	f107 030f 	add.w	r3, r7, #15
 8003182:	4619      	mov	r1, r3
 8003184:	481d      	ldr	r0, [pc, #116]	; (80031fc <LIS3MDL_Probe+0xc0>)
 8003186:	f000 fae7 	bl	8003758 <LIS3MDL_ReadID>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <LIS3MDL_Probe+0x5c>
  {
    status = BSP_ERROR_COMPONENT_FAILURE;
 8003190:	f06f 0304 	mvn.w	r3, #4
 8003194:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003196:	e022      	b.n	80031de <LIS3MDL_Probe+0xa2>
  }
  else if (lis3mdl_id != LIS3MDL_ID)
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b3d      	cmp	r3, #61	; 0x3d
 800319c:	d003      	beq.n	80031a6 <LIS3MDL_Probe+0x6a>
  {
    status = BSP_ERROR_UNKNOWN_COMPONENT;
 800319e:	f06f 0306 	mvn.w	r3, #6
 80031a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031a4:	e01b      	b.n	80031de <LIS3MDL_Probe+0xa2>
  }
  else
  {
    Motion_Sensor_CompObj[1] = &LIS3MDL_Obj;
 80031a6:	4b16      	ldr	r3, [pc, #88]	; (8003200 <LIS3MDL_Probe+0xc4>)
 80031a8:	4a14      	ldr	r2, [pc, #80]	; (80031fc <LIS3MDL_Probe+0xc0>)
 80031aa:	605a      	str	r2, [r3, #4]
    Motion_Sensor_Drv[1]     = (MOTION_SENSOR_CommonDrv_t *) &LIS3MDL_COMMON_Driver;
 80031ac:	4b15      	ldr	r3, [pc, #84]	; (8003204 <LIS3MDL_Probe+0xc8>)
 80031ae:	4a16      	ldr	r2, [pc, #88]	; (8003208 <LIS3MDL_Probe+0xcc>)
 80031b0:	605a      	str	r2, [r3, #4]
    if (Motion_Sensor_Drv[1]->Init(Motion_Sensor_CompObj[1]) < 0)
 80031b2:	4b14      	ldr	r3, [pc, #80]	; (8003204 <LIS3MDL_Probe+0xc8>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a11      	ldr	r2, [pc, #68]	; (8003200 <LIS3MDL_Probe+0xc4>)
 80031ba:	6852      	ldr	r2, [r2, #4]
 80031bc:	4610      	mov	r0, r2
 80031be:	4798      	blx	r3
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	da03      	bge.n	80031ce <LIS3MDL_Probe+0x92>
    {
      status = BSP_ERROR_COMPONENT_FAILURE;
 80031c6:	f06f 0304 	mvn.w	r3, #4
 80031ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031cc:	e007      	b.n	80031de <LIS3MDL_Probe+0xa2>
    }
    else
    {
      if ((Functions & MOTION_MAGNETO) != 0U)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f003 0304 	and.w	r3, r3, #4
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d002      	beq.n	80031de <LIS3MDL_Probe+0xa2>
      {
        Motion_Sensor_FuncDrv[1][MagnetoIdx] = (MOTION_SENSOR_FuncDrv_t *) &LIS3MDL_MAG_Driver;
 80031d8:	4b0c      	ldr	r3, [pc, #48]	; (800320c <LIS3MDL_Probe+0xd0>)
 80031da:	4a0d      	ldr	r2, [pc, #52]	; (8003210 <LIS3MDL_Probe+0xd4>)
 80031dc:	615a      	str	r2, [r3, #20]
      }
    }
  }

  return status;
 80031de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3730      	adds	r7, #48	; 0x30
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	080023f5 	.word	0x080023f5
 80031ec:	08002475 	.word	0x08002475
 80031f0:	080024f5 	.word	0x080024f5
 80031f4:	080024c5 	.word	0x080024c5
 80031f8:	0800256f 	.word	0x0800256f
 80031fc:	20000ba4 	.word	0x20000ba4
 8003200:	20000b4c 	.word	0x20000b4c
 8003204:	20000b54 	.word	0x20000b54
 8003208:	20000028 	.word	0x20000028
 800320c:	20000b5c 	.word	0x20000b5c
 8003210:	20000038 	.word	0x20000038

08003214 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 800321a:	4b0c      	ldr	r3, [pc, #48]	; (800324c <BSP_PSENSOR_Init+0x38>)
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	20ba      	movs	r0, #186	; 0xba
 8003220:	4798      	blx	r3
 8003222:	4603      	mov	r3, r0
 8003224:	2bb1      	cmp	r3, #177	; 0xb1
 8003226:	d002      	beq.n	800322e <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	607b      	str	r3, [r7, #4]
 800322c:	e009      	b.n	8003242 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <BSP_PSENSOR_Init+0x3c>)
 8003230:	4a06      	ldr	r2, [pc, #24]	; (800324c <BSP_PSENSOR_Init+0x38>)
 8003232:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <BSP_PSENSOR_Init+0x3c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	20ba      	movs	r0, #186	; 0xba
 800323c:	4798      	blx	r3
    ret = PSENSOR_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8003242:	687b      	ldr	r3, [r7, #4]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3708      	adds	r7, #8
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	2000005c 	.word	0x2000005c
 8003250:	20000bd0 	.word	0x20000bd0

08003254 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8003258:	4b04      	ldr	r3, [pc, #16]	; (800326c <BSP_PSENSOR_ReadPressure+0x18>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	20ba      	movs	r0, #186	; 0xba
 8003260:	4798      	blx	r3
 8003262:	eef0 7a40 	vmov.f32	s15, s0
}
 8003266:	eeb0 0a67 	vmov.f32	s0, s15
 800326a:	bd80      	pop	{r7, pc}
 800326c:	20000bd0 	.word	0x20000bd0

08003270 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 800327a:	4b09      	ldr	r3, [pc, #36]	; (80032a0 <BSP_TSENSOR_Init+0x30>)
 800327c:	4a09      	ldr	r2, [pc, #36]	; (80032a4 <BSP_TSENSOR_Init+0x34>)
 800327e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8003280:	f7ff f858 	bl	8002334 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8003284:	4b06      	ldr	r3, [pc, #24]	; (80032a0 <BSP_TSENSOR_Init+0x30>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2100      	movs	r1, #0
 800328c:	20be      	movs	r0, #190	; 0xbe
 800328e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003294:	79fb      	ldrb	r3, [r7, #7]
}
 8003296:	4618      	mov	r0, r3
 8003298:	3708      	adds	r7, #8
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	20000bd4 	.word	0x20000bd4
 80032a4:	20000018 	.word	0x20000018

080032a8 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80032ac:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <BSP_TSENSOR_ReadTemp+0x18>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	20be      	movs	r0, #190	; 0xbe
 80032b4:	4798      	blx	r3
 80032b6:	eef0 7a40 	vmov.f32	s15, s0
}
 80032ba:	eeb0 0a67 	vmov.f32	s0, s15
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20000bd4 	.word	0x20000bd4

080032c4 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	4603      	mov	r3, r0
 80032cc:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2120      	movs	r1, #32
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff f851 	bl	800237c <SENSOR_IO_Read>
 80032da:	4603      	mov	r3, r0
 80032dc:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80032de:	7bfb      	ldrb	r3, [r7, #15]
 80032e0:	f023 0304 	bic.w	r3, r3, #4
 80032e4:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	f043 0304 	orr.w	r3, r3, #4
 80032ec:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80032ee:	7bfb      	ldrb	r3, [r7, #15]
 80032f0:	f023 0303 	bic.w	r3, r3, #3
 80032f4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80032fe:	7bfb      	ldrb	r3, [r7, #15]
 8003300:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003304:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8003306:	88fb      	ldrh	r3, [r7, #6]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	7bfa      	ldrb	r2, [r7, #15]
 800330c:	2120      	movs	r1, #32
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff f81a 	bl	8002348 <SENSOR_IO_Write>
}
 8003314:	bf00      	nop
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003326:	2300      	movs	r3, #0
 8003328:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 800332a:	f7ff f803 	bl	8002334 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	210f      	movs	r1, #15
 8003334:	4618      	mov	r0, r3
 8003336:	f7ff f821 	bl	800237c <SENSOR_IO_Read>
 800333a:	4603      	mov	r3, r0
 800333c:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800333e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af00      	add	r7, sp, #0
 800334e:	4603      	mov	r3, r0
 8003350:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8003352:	88fb      	ldrh	r3, [r7, #6]
 8003354:	b2d8      	uxtb	r0, r3
 8003356:	f107 020c 	add.w	r2, r7, #12
 800335a:	2302      	movs	r3, #2
 800335c:	21b0      	movs	r1, #176	; 0xb0
 800335e:	f7ff f82b 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8003362:	7b3b      	ldrb	r3, [r7, #12]
 8003364:	085b      	lsrs	r3, r3, #1
 8003366:	b2db      	uxtb	r3, r3
 8003368:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800336a:	7b7b      	ldrb	r3, [r7, #13]
 800336c:	085b      	lsrs	r3, r3, #1
 800336e:	b2db      	uxtb	r3, r3
 8003370:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8003372:	88fb      	ldrh	r3, [r7, #6]
 8003374:	b2d8      	uxtb	r0, r3
 8003376:	f107 020c 	add.w	r2, r7, #12
 800337a:	2302      	movs	r3, #2
 800337c:	21b6      	movs	r1, #182	; 0xb6
 800337e:	f7ff f81b 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003382:	7b7b      	ldrb	r3, [r7, #13]
 8003384:	021b      	lsls	r3, r3, #8
 8003386:	b21a      	sxth	r2, r3
 8003388:	7b3b      	ldrb	r3, [r7, #12]
 800338a:	b21b      	sxth	r3, r3
 800338c:	4313      	orrs	r3, r2
 800338e:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8003390:	88fb      	ldrh	r3, [r7, #6]
 8003392:	b2d8      	uxtb	r0, r3
 8003394:	f107 020c 	add.w	r2, r7, #12
 8003398:	2302      	movs	r3, #2
 800339a:	21ba      	movs	r1, #186	; 0xba
 800339c:	f7ff f80c 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80033a0:	7b7b      	ldrb	r3, [r7, #13]
 80033a2:	021b      	lsls	r3, r3, #8
 80033a4:	b21a      	sxth	r2, r3
 80033a6:	7b3b      	ldrb	r3, [r7, #12]
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	4313      	orrs	r3, r2
 80033ac:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	b2d8      	uxtb	r0, r3
 80033b2:	f107 020c 	add.w	r2, r7, #12
 80033b6:	2302      	movs	r3, #2
 80033b8:	21a8      	movs	r1, #168	; 0xa8
 80033ba:	f7fe fffd 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80033be:	7b7b      	ldrb	r3, [r7, #13]
 80033c0:	021b      	lsls	r3, r3, #8
 80033c2:	b21a      	sxth	r2, r3
 80033c4:	7b3b      	ldrb	r3, [r7, #12]
 80033c6:	b21b      	sxth	r3, r3
 80033c8:	4313      	orrs	r3, r2
 80033ca:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80033cc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80033d0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	ee07 3a90 	vmov	s15, r3
 80033da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033de:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80033e2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	ee07 3a90 	vmov	s15, r3
 80033ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033f0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80033f4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80033f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	ee07 3a90 	vmov	s15, r3
 8003402:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800340a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800340e:	ee07 3a90 	vmov	s15, r3
 8003412:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003416:	ee77 7a27 	vadd.f32	s15, s14, s15
 800341a:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800341e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003422:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800342a:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800342e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003432:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003478 <HTS221_H_ReadHumidity+0x130>
 8003436:	eef4 7ac7 	vcmpe.f32	s15, s14
 800343a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800343e:	dd01      	ble.n	8003444 <HTS221_H_ReadHumidity+0xfc>
 8003440:	4b0e      	ldr	r3, [pc, #56]	; (800347c <HTS221_H_ReadHumidity+0x134>)
 8003442:	e00a      	b.n	800345a <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8003444:	edd7 7a04 	vldr	s15, [r7, #16]
 8003448:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800344c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003450:	d502      	bpl.n	8003458 <HTS221_H_ReadHumidity+0x110>
 8003452:	f04f 0300 	mov.w	r3, #0
 8003456:	e000      	b.n	800345a <HTS221_H_ReadHumidity+0x112>
 8003458:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800345a:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800345c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003460:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003464:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003468:	eef0 7a66 	vmov.f32	s15, s13
}
 800346c:	eeb0 0a67 	vmov.f32	s0, s15
 8003470:	3720      	adds	r7, #32
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	447a0000 	.word	0x447a0000
 800347c:	447a0000 	.word	0x447a0000

08003480 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	4603      	mov	r3, r0
 8003488:	6039      	str	r1, [r7, #0]
 800348a:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800348c:	88fb      	ldrh	r3, [r7, #6]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2120      	movs	r1, #32
 8003492:	4618      	mov	r0, r3
 8003494:	f7fe ff72 	bl	800237c <SENSOR_IO_Read>
 8003498:	4603      	mov	r3, r0
 800349a:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	f023 0304 	bic.w	r3, r3, #4
 80034a2:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80034a4:	7bfb      	ldrb	r3, [r7, #15]
 80034a6:	f043 0304 	orr.w	r3, r3, #4
 80034aa:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
 80034ae:	f023 0303 	bic.w	r3, r3, #3
 80034b2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80034bc:	7bfb      	ldrb	r3, [r7, #15]
 80034be:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034c2:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	7bfa      	ldrb	r2, [r7, #15]
 80034ca:	2120      	movs	r1, #32
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7fe ff3b 	bl	8002348 <SENSOR_IO_Write>
}
 80034d2:	bf00      	nop
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b088      	sub	sp, #32
 80034de:	af00      	add	r7, sp, #0
 80034e0:	4603      	mov	r3, r0
 80034e2:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 80034e4:	88fb      	ldrh	r3, [r7, #6]
 80034e6:	b2d8      	uxtb	r0, r3
 80034e8:	f107 0208 	add.w	r2, r7, #8
 80034ec:	2302      	movs	r3, #2
 80034ee:	21b2      	movs	r1, #178	; 0xb2
 80034f0:	f7fe ff62 	bl	80023b8 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 80034f4:	88fb      	ldrh	r3, [r7, #6]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2135      	movs	r1, #53	; 0x35
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe ff3e 	bl	800237c <SENSOR_IO_Read>
 8003500:	4603      	mov	r3, r0
 8003502:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8003504:	7ffb      	ldrb	r3, [r7, #31]
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	b21b      	sxth	r3, r3
 800350a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800350e:	b21a      	sxth	r2, r3
 8003510:	7a3b      	ldrb	r3, [r7, #8]
 8003512:	b21b      	sxth	r3, r3
 8003514:	4313      	orrs	r3, r2
 8003516:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8003518:	7ffb      	ldrb	r3, [r7, #31]
 800351a:	019b      	lsls	r3, r3, #6
 800351c:	b21b      	sxth	r3, r3
 800351e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003522:	b21a      	sxth	r2, r3
 8003524:	7a7b      	ldrb	r3, [r7, #9]
 8003526:	b21b      	sxth	r3, r3
 8003528:	4313      	orrs	r3, r2
 800352a:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 800352c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8003530:	10db      	asrs	r3, r3, #3
 8003532:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8003534:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003538:	10db      	asrs	r3, r3, #3
 800353a:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 800353c:	88fb      	ldrh	r3, [r7, #6]
 800353e:	b2d8      	uxtb	r0, r3
 8003540:	f107 0208 	add.w	r2, r7, #8
 8003544:	2304      	movs	r3, #4
 8003546:	21bc      	movs	r1, #188	; 0xbc
 8003548:	f7fe ff36 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800354c:	7a7b      	ldrb	r3, [r7, #9]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	b21a      	sxth	r2, r3
 8003552:	7a3b      	ldrb	r3, [r7, #8]
 8003554:	b21b      	sxth	r3, r3
 8003556:	4313      	orrs	r3, r2
 8003558:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 800355a:	7afb      	ldrb	r3, [r7, #11]
 800355c:	021b      	lsls	r3, r3, #8
 800355e:	b21a      	sxth	r2, r3
 8003560:	7abb      	ldrb	r3, [r7, #10]
 8003562:	b21b      	sxth	r3, r3
 8003564:	4313      	orrs	r3, r2
 8003566:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8003568:	88fb      	ldrh	r3, [r7, #6]
 800356a:	b2d8      	uxtb	r0, r3
 800356c:	f107 0208 	add.w	r2, r7, #8
 8003570:	2302      	movs	r3, #2
 8003572:	21aa      	movs	r1, #170	; 0xaa
 8003574:	f7fe ff20 	bl	80023b8 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003578:	7a7b      	ldrb	r3, [r7, #9]
 800357a:	021b      	lsls	r3, r3, #8
 800357c:	b21a      	sxth	r2, r3
 800357e:	7a3b      	ldrb	r3, [r7, #8]
 8003580:	b21b      	sxth	r3, r3
 8003582:	4313      	orrs	r3, r2
 8003584:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8003586:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800358a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	ee07 3a90 	vmov	s15, r3
 8003594:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003598:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800359c:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	ee07 3a90 	vmov	s15, r3
 80035a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035aa:	ee67 6a27 	vmul.f32	s13, s14, s15
 80035ae:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80035b2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	ee07 3a90 	vmov	s15, r3
 80035bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035c4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80035c8:	ee07 3a90 	vmov	s15, r3
 80035cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035d4:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	ee07 3a90 	vmov	s15, r3
}
 80035de:	eeb0 0a67 	vmov.f32	s0, s15
 80035e2:	3720      	adds	r7, #32
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <LIS3MDL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_RegisterBusIO(LIS3MDL_Object_t *pObj, LIS3MDL_IO_t *pIO)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  int32_t ret = LIS3MDL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d103      	bne.n	8003604 <LIS3MDL_RegisterBusIO+0x1c>
  {
    ret = LIS3MDL_ERROR;
 80035fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003600:	60fb      	str	r3, [r7, #12]
 8003602:	e04d      	b.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	681a      	ldr	r2, [r3, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	7b1a      	ldrb	r2, [r3, #12]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	691a      	ldr	r2, [r3, #16]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	699a      	ldr	r2, [r3, #24]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a1b      	ldr	r2, [pc, #108]	; (80036ac <LIS3MDL_RegisterBusIO+0xc4>)
 8003640:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a1a      	ldr	r2, [pc, #104]	; (80036b0 <LIS3MDL_RegisterBusIO+0xc8>)
 8003646:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d103      	bne.n	800365e <LIS3MDL_RegisterBusIO+0x76>
    {
      ret = LIS3MDL_ERROR;
 8003656:	f04f 33ff 	mov.w	r3, #4294967295
 800365a:	60fb      	str	r3, [r7, #12]
 800365c:	e020      	b.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LIS3MDL_OK)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4798      	blx	r3
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <LIS3MDL_RegisterBusIO+0x8a>
    {
      ret = LIS3MDL_ERROR;
 800366a:	f04f 33ff 	mov.w	r3, #4294967295
 800366e:	60fb      	str	r3, [r7, #12]
 8003670:	e016      	b.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LIS3MDL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	2b02      	cmp	r3, #2
 8003678:	d112      	bne.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003680:	2b00      	cmp	r3, #0
 8003682:	d10d      	bne.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x07;
 8003684:	2307      	movs	r3, #7
 8003686:	72fb      	strb	r3, [r7, #11]

          if (LIS3MDL_Write_Reg(pObj, LIS3MDL_CTRL_REG3, data) != LIS3MDL_OK)
 8003688:	7afb      	ldrb	r3, [r7, #11]
 800368a:	461a      	mov	r2, r3
 800368c:	2122      	movs	r1, #34	; 0x22
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f000 fb51 	bl	8003d36 <LIS3MDL_Write_Reg>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d002      	beq.n	80036a0 <LIS3MDL_RegisterBusIO+0xb8>
          {
            ret = LIS3MDL_ERROR;
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	60fb      	str	r3, [r7, #12]
          }
        }
      }
    }
  }
  return ret;
 80036a0:	68fb      	ldr	r3, [r7, #12]
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	08003d6d 	.word	0x08003d6d
 80036b0:	08003dcf 	.word	0x08003dcf

080036b4 <LIS3MDL_Init>:
  * @brief  Component initialization
  * @param  Component object pointer
  * @retval Component status
  */
int32_t LIS3MDL_Init(LIS3MDL_Object_t *pObj)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	331c      	adds	r3, #28
 80036c0:	2102      	movs	r1, #2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f000 fdac 	bl	8004220 <lis3mdl_operating_mode_set>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d002      	beq.n	80036d4 <LIS3MDL_Init+0x20>
  {
    return LIS3MDL_ERROR;
 80036ce:	f04f 33ff 	mov.w	r3, #4294967295
 80036d2:	e025      	b.n	8003720 <LIS3MDL_Init+0x6c>
  }

  /* Enable BDU */
  if (lis3mdl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LIS3MDL_OK)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	331c      	adds	r3, #28
 80036d8:	2101      	movs	r1, #1
 80036da:	4618      	mov	r0, r3
 80036dc:	f000 fdc6 	bl	800426c <lis3mdl_block_data_update_set>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d002      	beq.n	80036ec <LIS3MDL_Init+0x38>
  {
    return LIS3MDL_ERROR;
 80036e6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ea:	e019      	b.n	8003720 <LIS3MDL_Init+0x6c>
  }

  /* Set Output data rate. */
  if (LIS3MDL_MAG_SetOutputDataRate(pObj, 80.0f) != LIS3MDL_OK)
 80036ec:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8003728 <LIS3MDL_Init+0x74>
 80036f0:	6878      	ldr	r0, [r7, #4]
 80036f2:	f000 f9db 	bl	8003aac <LIS3MDL_MAG_SetOutputDataRate>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d002      	beq.n	8003702 <LIS3MDL_Init+0x4e>
  {
    return LIS3MDL_ERROR;
 80036fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003700:	e00e      	b.n	8003720 <LIS3MDL_Init+0x6c>
  }

  /* Full scale selection. */
  if (LIS3MDL_MAG_SetFullScale(pObj, 4) != LIS3MDL_OK)
 8003702:	2104      	movs	r1, #4
 8003704:	6878      	ldr	r0, [r7, #4]
 8003706:	f000 fa73 	bl	8003bf0 <LIS3MDL_MAG_SetFullScale>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d002      	beq.n	8003716 <LIS3MDL_Init+0x62>
  {
    return LIS3MDL_ERROR;
 8003710:	f04f 33ff 	mov.w	r3, #4294967295
 8003714:	e004      	b.n	8003720 <LIS3MDL_Init+0x6c>
  }

  pObj->is_initialized = 1;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2201      	movs	r2, #1
 800371a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	42a00000 	.word	0x42a00000

0800372c <LIS3MDL_DeInit>:
 * @brief Deinitialize the LIS3MDL sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_DeInit(LIS3MDL_Object_t *pObj)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b082      	sub	sp, #8
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LIS3MDL_MAG_Disable(pObj) != LIS3MDL_OK)
 8003734:	6878      	ldr	r0, [r7, #4]
 8003736:	f000 f873 	bl	8003820 <LIS3MDL_MAG_Disable>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d002      	beq.n	8003746 <LIS3MDL_DeInit+0x1a>
  {
    return LIS3MDL_ERROR;
 8003740:	f04f 33ff 	mov.w	r3, #4294967295
 8003744:	e004      	b.n	8003750 <LIS3MDL_DeInit+0x24>
  }

  pObj->is_initialized = 0;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LIS3MDL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}

08003758 <LIS3MDL_ReadID>:
  * @param  pObj pointer to Component object
  * @param  Id pointer to Component ID
  * @retval Component status
  */
int32_t LIS3MDL_ReadID(LIS3MDL_Object_t *pObj, uint8_t *Id)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b082      	sub	sp, #8
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  if (lis3mdl_device_id_get(&(pObj->Ctx), Id) != LIS3MDL_OK)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	331c      	adds	r3, #28
 8003766:	6839      	ldr	r1, [r7, #0]
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fdf0 	bl	800434e <lis3mdl_device_id_get>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d002      	beq.n	800377a <LIS3MDL_ReadID+0x22>
  {
    return LIS3MDL_ERROR;
 8003774:	f04f 33ff 	mov.w	r3, #4294967295
 8003778:	e000      	b.n	800377c <LIS3MDL_ReadID+0x24>
  }

  return LIS3MDL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3708      	adds	r7, #8
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <LIS3MDL_GetCapabilities>:
  * @param  pObj pointer to Component object
  * @param  Capabilities pointer to LIS3MDL sensor capabilities
  * @retval Component status
  */
int32_t LIS3MDL_GetCapabilities(LIS3MDL_Object_t *pObj, LIS3MDL_Capabilities_t *Capabilities)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
 800378c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 0;
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	2200      	movs	r2, #0
 8003792:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 0;
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	2200      	movs	r2, #0
 8003798:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 1;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	2201      	movs	r2, #1
 800379e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	2200      	movs	r2, #0
 80037a4:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 0;
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2200      	movs	r2, #0
 80037aa:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 0;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	2200      	movs	r2, #0
 80037b0:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 16;
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2210      	movs	r2, #16
 80037b6:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 0.0f;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	f04f 0200 	mov.w	r2, #0
 80037be:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 0.0f;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	f04f 0200 	mov.w	r2, #0
 80037c6:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 80.0f;
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	4a04      	ldr	r2, [pc, #16]	; (80037dc <LIS3MDL_GetCapabilities+0x58>)
 80037cc:	619a      	str	r2, [r3, #24]
  return LIS3MDL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	42a00000 	.word	0x42a00000

080037e0 <LIS3MDL_MAG_Enable>:
 * @brief Enable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Enable(LIS3MDL_Object_t *pObj)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->mag_is_enabled == 1U)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d101      	bne.n	80037f6 <LIS3MDL_MAG_Enable+0x16>
  {
    return LIS3MDL_OK;
 80037f2:	2300      	movs	r3, #0
 80037f4:	e010      	b.n	8003818 <LIS3MDL_MAG_Enable+0x38>
  }

  /* Operating mode selection - continuous */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_CONTINUOUS_MODE) != LIS3MDL_OK)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	331c      	adds	r3, #28
 80037fa:	2100      	movs	r1, #0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f000 fd0f 	bl	8004220 <lis3mdl_operating_mode_set>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <LIS3MDL_MAG_Enable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003808:	f04f 33ff 	mov.w	r3, #4294967295
 800380c:	e004      	b.n	8003818 <LIS3MDL_MAG_Enable+0x38>
  }

  pObj->mag_is_enabled = 1;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <LIS3MDL_MAG_Disable>:
 * @brief Disable the LIS3MDL accelerometer sensor
 * @param pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_Disable(LIS3MDL_Object_t *pObj)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->mag_is_enabled == 0U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <LIS3MDL_MAG_Disable+0x16>
  {
    return LIS3MDL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	e010      	b.n	8003858 <LIS3MDL_MAG_Disable+0x38>
  }

  /* Operating mode selection - power down */
  if (lis3mdl_operating_mode_set(&(pObj->Ctx), LIS3MDL_POWER_DOWN) != LIS3MDL_OK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	331c      	adds	r3, #28
 800383a:	2102      	movs	r1, #2
 800383c:	4618      	mov	r0, r3
 800383e:	f000 fcef 	bl	8004220 <lis3mdl_operating_mode_set>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d002      	beq.n	800384e <LIS3MDL_MAG_Disable+0x2e>
  {
    return LIS3MDL_ERROR;
 8003848:	f04f 33ff 	mov.w	r3, #4294967295
 800384c:	e004      	b.n	8003858 <LIS3MDL_MAG_Disable+0x38>
  }

  pObj->mag_is_enabled = 0;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LIS3MDL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3708      	adds	r7, #8
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <LIS3MDL_MAG_GetSensitivity>:
 * @param pObj the device pObj
 * @param Sensitivity pointer to Sensitivity value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetSensitivity(LIS3MDL_Object_t *pObj, float *Sensitivity)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &full_scale) != LIS3MDL_OK)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	331c      	adds	r3, #28
 800386e:	f107 020f 	add.w	r2, r7, #15
 8003872:	4611      	mov	r1, r2
 8003874:	4618      	mov	r0, r3
 8003876:	f000 fc9b 	bl	80041b0 <lis3mdl_full_scale_get>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <LIS3MDL_MAG_GetSensitivity+0x26>
  {
    return LIS3MDL_ERROR;
 8003880:	f04f 33ff 	mov.w	r3, #4294967295
 8003884:	e020      	b.n	80038c8 <LIS3MDL_MAG_GetSensitivity+0x68>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d81b      	bhi.n	80038c4 <LIS3MDL_MAG_GetSensitivity+0x64>
 800388c:	a201      	add	r2, pc, #4	; (adr r2, 8003894 <LIS3MDL_MAG_GetSensitivity+0x34>)
 800388e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003892:	bf00      	nop
 8003894:	080038a5 	.word	0x080038a5
 8003898:	080038ad 	.word	0x080038ad
 800389c:	080038b5 	.word	0x080038b5
 80038a0:	080038bd 	.word	0x080038bd
  {
    case LIS3MDL_4_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_4GAUSS;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	4a0a      	ldr	r2, [pc, #40]	; (80038d0 <LIS3MDL_MAG_GetSensitivity+0x70>)
 80038a8:	601a      	str	r2, [r3, #0]
      break;
 80038aa:	e00c      	b.n	80038c6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_8_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_8GAUSS;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	4a09      	ldr	r2, [pc, #36]	; (80038d4 <LIS3MDL_MAG_GetSensitivity+0x74>)
 80038b0:	601a      	str	r2, [r3, #0]
      break;
 80038b2:	e008      	b.n	80038c6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_12_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_12GAUSS;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	4a08      	ldr	r2, [pc, #32]	; (80038d8 <LIS3MDL_MAG_GetSensitivity+0x78>)
 80038b8:	601a      	str	r2, [r3, #0]
      break;
 80038ba:	e004      	b.n	80038c6 <LIS3MDL_MAG_GetSensitivity+0x66>
    case LIS3MDL_16_GAUSS:
      *Sensitivity = LIS3MDL_MAG_SENSITIVITY_FS_16GAUSS;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	4a07      	ldr	r2, [pc, #28]	; (80038dc <LIS3MDL_MAG_GetSensitivity+0x7c>)
 80038c0:	601a      	str	r2, [r3, #0]
      break;
 80038c2:	e000      	b.n	80038c6 <LIS3MDL_MAG_GetSensitivity+0x66>
    default:
      break;
 80038c4:	bf00      	nop
  }

  return LIS3MDL_OK;
 80038c6:	2300      	movs	r3, #0
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	3e158106 	.word	0x3e158106
 80038d4:	3e958106 	.word	0x3e958106
 80038d8:	3ee04189 	.word	0x3ee04189
 80038dc:	3f158106 	.word	0x3f158106

080038e0 <LIS3MDL_MAG_GetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetOutputDataRate(LIS3MDL_Object_t *pObj, float *Odr)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b084      	sub	sp, #16
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  lis3mdl_om_t odr_low_level;

  /* Get current output data rate. */
  if (lis3mdl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LIS3MDL_OK)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	331c      	adds	r3, #28
 80038ee:	f107 020f 	add.w	r2, r7, #15
 80038f2:	4611      	mov	r1, r2
 80038f4:	4618      	mov	r0, r3
 80038f6:	f000 fb11 	bl	8003f1c <lis3mdl_data_rate_get>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d002      	beq.n	8003906 <LIS3MDL_MAG_GetOutputDataRate+0x26>
  {
    return LIS3MDL_ERROR;
 8003900:	f04f 33ff 	mov.w	r3, #4294967295
 8003904:	e0b6      	b.n	8003a74 <LIS3MDL_MAG_GetOutputDataRate+0x194>
  }

  switch (odr_low_level)
 8003906:	7bfb      	ldrb	r3, [r7, #15]
 8003908:	2b3e      	cmp	r3, #62	; 0x3e
 800390a:	f200 80b1 	bhi.w	8003a70 <LIS3MDL_MAG_GetOutputDataRate+0x190>
 800390e:	a201      	add	r2, pc, #4	; (adr r2, 8003914 <LIS3MDL_MAG_GetOutputDataRate+0x34>)
 8003910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003914:	08003a11 	.word	0x08003a11
 8003918:	08003a69 	.word	0x08003a69
 800391c:	08003a19 	.word	0x08003a19
 8003920:	08003a71 	.word	0x08003a71
 8003924:	08003a21 	.word	0x08003a21
 8003928:	08003a71 	.word	0x08003a71
 800392c:	08003a29 	.word	0x08003a29
 8003930:	08003a71 	.word	0x08003a71
 8003934:	08003a31 	.word	0x08003a31
 8003938:	08003a71 	.word	0x08003a71
 800393c:	08003a39 	.word	0x08003a39
 8003940:	08003a71 	.word	0x08003a71
 8003944:	08003a41 	.word	0x08003a41
 8003948:	08003a71 	.word	0x08003a71
 800394c:	08003a49 	.word	0x08003a49
 8003950:	08003a71 	.word	0x08003a71
 8003954:	08003a71 	.word	0x08003a71
 8003958:	08003a61 	.word	0x08003a61
 800395c:	08003a19 	.word	0x08003a19
 8003960:	08003a71 	.word	0x08003a71
 8003964:	08003a21 	.word	0x08003a21
 8003968:	08003a71 	.word	0x08003a71
 800396c:	08003a29 	.word	0x08003a29
 8003970:	08003a71 	.word	0x08003a71
 8003974:	08003a31 	.word	0x08003a31
 8003978:	08003a71 	.word	0x08003a71
 800397c:	08003a39 	.word	0x08003a39
 8003980:	08003a71 	.word	0x08003a71
 8003984:	08003a41 	.word	0x08003a41
 8003988:	08003a71 	.word	0x08003a71
 800398c:	08003a49 	.word	0x08003a49
 8003990:	08003a71 	.word	0x08003a71
 8003994:	08003a71 	.word	0x08003a71
 8003998:	08003a59 	.word	0x08003a59
 800399c:	08003a19 	.word	0x08003a19
 80039a0:	08003a71 	.word	0x08003a71
 80039a4:	08003a21 	.word	0x08003a21
 80039a8:	08003a71 	.word	0x08003a71
 80039ac:	08003a29 	.word	0x08003a29
 80039b0:	08003a71 	.word	0x08003a71
 80039b4:	08003a31 	.word	0x08003a31
 80039b8:	08003a71 	.word	0x08003a71
 80039bc:	08003a39 	.word	0x08003a39
 80039c0:	08003a71 	.word	0x08003a71
 80039c4:	08003a41 	.word	0x08003a41
 80039c8:	08003a71 	.word	0x08003a71
 80039cc:	08003a49 	.word	0x08003a49
 80039d0:	08003a71 	.word	0x08003a71
 80039d4:	08003a71 	.word	0x08003a71
 80039d8:	08003a51 	.word	0x08003a51
 80039dc:	08003a19 	.word	0x08003a19
 80039e0:	08003a71 	.word	0x08003a71
 80039e4:	08003a21 	.word	0x08003a21
 80039e8:	08003a71 	.word	0x08003a71
 80039ec:	08003a29 	.word	0x08003a29
 80039f0:	08003a71 	.word	0x08003a71
 80039f4:	08003a31 	.word	0x08003a31
 80039f8:	08003a71 	.word	0x08003a71
 80039fc:	08003a39 	.word	0x08003a39
 8003a00:	08003a71 	.word	0x08003a71
 8003a04:	08003a41 	.word	0x08003a41
 8003a08:	08003a71 	.word	0x08003a71
 8003a0c:	08003a49 	.word	0x08003a49
  {
    case LIS3MDL_LP_Hz625:
      *Odr = 0.625f;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	4a1a      	ldr	r2, [pc, #104]	; (8003a7c <LIS3MDL_MAG_GetOutputDataRate+0x19c>)
 8003a14:	601a      	str	r2, [r3, #0]
      break;
 8003a16:	e02c      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1Hz25:
    case LIS3MDL_MP_1Hz25:
    case LIS3MDL_HP_1Hz25:
    case LIS3MDL_UHP_1Hz25:
      *Odr = 1.250f;
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	4a19      	ldr	r2, [pc, #100]	; (8003a80 <LIS3MDL_MAG_GetOutputDataRate+0x1a0>)
 8003a1c:	601a      	str	r2, [r3, #0]
      break;
 8003a1e:	e028      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_2Hz5:
    case LIS3MDL_MP_2Hz5:
    case LIS3MDL_HP_2Hz5:
    case LIS3MDL_UHP_2Hz5:
      *Odr = 2.500f;
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	4a18      	ldr	r2, [pc, #96]	; (8003a84 <LIS3MDL_MAG_GetOutputDataRate+0x1a4>)
 8003a24:	601a      	str	r2, [r3, #0]
      break;
 8003a26:	e024      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_5Hz:
    case LIS3MDL_MP_5Hz:
    case LIS3MDL_HP_5Hz:
    case LIS3MDL_UHP_5Hz:
      *Odr = 5.000f;
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	4a17      	ldr	r2, [pc, #92]	; (8003a88 <LIS3MDL_MAG_GetOutputDataRate+0x1a8>)
 8003a2c:	601a      	str	r2, [r3, #0]
      break;
 8003a2e:	e020      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_10Hz:
    case LIS3MDL_MP_10Hz:
    case LIS3MDL_HP_10Hz:
    case LIS3MDL_UHP_10Hz:
      *Odr = 10.000f;
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	4a16      	ldr	r2, [pc, #88]	; (8003a8c <LIS3MDL_MAG_GetOutputDataRate+0x1ac>)
 8003a34:	601a      	str	r2, [r3, #0]
      break;
 8003a36:	e01c      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_20Hz:
    case LIS3MDL_MP_20Hz:
    case LIS3MDL_HP_20Hz:
    case LIS3MDL_UHP_20Hz:
      *Odr = 20.000f;
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	4a15      	ldr	r2, [pc, #84]	; (8003a90 <LIS3MDL_MAG_GetOutputDataRate+0x1b0>)
 8003a3c:	601a      	str	r2, [r3, #0]
      break;
 8003a3e:	e018      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_40Hz:
    case LIS3MDL_MP_40Hz:
    case LIS3MDL_HP_40Hz:
    case LIS3MDL_UHP_40Hz:
      *Odr = 40.000f;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	4a14      	ldr	r2, [pc, #80]	; (8003a94 <LIS3MDL_MAG_GetOutputDataRate+0x1b4>)
 8003a44:	601a      	str	r2, [r3, #0]
      break;
 8003a46:	e014      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_80Hz:
    case LIS3MDL_MP_80Hz:
    case LIS3MDL_HP_80Hz:
    case LIS3MDL_UHP_80Hz:
      *Odr = 80.000f;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	4a13      	ldr	r2, [pc, #76]	; (8003a98 <LIS3MDL_MAG_GetOutputDataRate+0x1b8>)
 8003a4c:	601a      	str	r2, [r3, #0]
      break;
 8003a4e:	e010      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_UHP_155Hz:
      *Odr = 155.000f;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	4a12      	ldr	r2, [pc, #72]	; (8003a9c <LIS3MDL_MAG_GetOutputDataRate+0x1bc>)
 8003a54:	601a      	str	r2, [r3, #0]
      break;
 8003a56:	e00c      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_HP_300Hz:
      *Odr = 300.000f;
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	4a11      	ldr	r2, [pc, #68]	; (8003aa0 <LIS3MDL_MAG_GetOutputDataRate+0x1c0>)
 8003a5c:	601a      	str	r2, [r3, #0]
      break;
 8003a5e:	e008      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_MP_560Hz:
      *Odr = 560.000f;
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	4a10      	ldr	r2, [pc, #64]	; (8003aa4 <LIS3MDL_MAG_GetOutputDataRate+0x1c4>)
 8003a64:	601a      	str	r2, [r3, #0]
      break;
 8003a66:	e004      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    case LIS3MDL_LP_1kHz:
      *Odr = 1000.000f;
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	4a0f      	ldr	r2, [pc, #60]	; (8003aa8 <LIS3MDL_MAG_GetOutputDataRate+0x1c8>)
 8003a6c:	601a      	str	r2, [r3, #0]
      break;
 8003a6e:	e000      	b.n	8003a72 <LIS3MDL_MAG_GetOutputDataRate+0x192>
    default:
      break;
 8003a70:	bf00      	nop
  }

  return LIS3MDL_OK;
 8003a72:	2300      	movs	r3, #0
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	3f200000 	.word	0x3f200000
 8003a80:	3fa00000 	.word	0x3fa00000
 8003a84:	40200000 	.word	0x40200000
 8003a88:	40a00000 	.word	0x40a00000
 8003a8c:	41200000 	.word	0x41200000
 8003a90:	41a00000 	.word	0x41a00000
 8003a94:	42200000 	.word	0x42200000
 8003a98:	42a00000 	.word	0x42a00000
 8003a9c:	431b0000 	.word	0x431b0000
 8003aa0:	43960000 	.word	0x43960000
 8003aa4:	440c0000 	.word	0x440c0000
 8003aa8:	447a0000 	.word	0x447a0000

08003aac <LIS3MDL_MAG_SetOutputDataRate>:
 * @param pObj the device pObj
 * @param Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetOutputDataRate(LIS3MDL_Object_t *pObj, float Odr)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	ed87 0a00 	vstr	s0, [r7]
  lis3mdl_om_t new_odr;

  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
            : (Odr <=  1.250f) ? LIS3MDL_LP_1Hz25
 8003ab8:	edd7 7a00 	vldr	s15, [r7]
 8003abc:	eeb6 7a04 	vmov.f32	s14, #100	; 0x3f200000  0.625
 8003ac0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ac8:	d801      	bhi.n	8003ace <LIS3MDL_MAG_SetOutputDataRate+0x22>
 8003aca:	2300      	movs	r3, #0
 8003acc:	e042      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003ace:	edd7 7a00 	vldr	s15, [r7]
 8003ad2:	eeb7 7a04 	vmov.f32	s14, #116	; 0x3fa00000  1.250
 8003ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ade:	d801      	bhi.n	8003ae4 <LIS3MDL_MAG_SetOutputDataRate+0x38>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e037      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003ae4:	edd7 7a00 	vldr	s15, [r7]
 8003ae8:	eeb0 7a04 	vmov.f32	s14, #4	; 0x40200000  2.5
 8003aec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af4:	d801      	bhi.n	8003afa <LIS3MDL_MAG_SetOutputDataRate+0x4e>
 8003af6:	2304      	movs	r3, #4
 8003af8:	e02c      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003afa:	edd7 7a00 	vldr	s15, [r7]
 8003afe:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003b02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b0a:	d801      	bhi.n	8003b10 <LIS3MDL_MAG_SetOutputDataRate+0x64>
 8003b0c:	2306      	movs	r3, #6
 8003b0e:	e021      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003b10:	edd7 7a00 	vldr	s15, [r7]
 8003b14:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b20:	d801      	bhi.n	8003b26 <LIS3MDL_MAG_SetOutputDataRate+0x7a>
 8003b22:	2308      	movs	r3, #8
 8003b24:	e016      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003b26:	edd7 7a00 	vldr	s15, [r7]
 8003b2a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8003b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b36:	d801      	bhi.n	8003b3c <LIS3MDL_MAG_SetOutputDataRate+0x90>
 8003b38:	230a      	movs	r3, #10
 8003b3a:	e00b      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003b3c:	edd7 7a00 	vldr	s15, [r7]
 8003b40:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8003b7c <LIS3MDL_MAG_SetOutputDataRate+0xd0>
 8003b44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b4c:	d801      	bhi.n	8003b52 <LIS3MDL_MAG_SetOutputDataRate+0xa6>
 8003b4e:	230c      	movs	r3, #12
 8003b50:	e000      	b.n	8003b54 <LIS3MDL_MAG_SetOutputDataRate+0xa8>
 8003b52:	230e      	movs	r3, #14
  new_odr = (Odr <=  0.625f) ? LIS3MDL_LP_Hz625
 8003b54:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 10.000f) ? LIS3MDL_LP_10Hz
            : (Odr <= 20.000f) ? LIS3MDL_LP_20Hz
            : (Odr <= 40.000f) ? LIS3MDL_LP_40Hz
            :                      LIS3MDL_LP_80Hz;

  if (lis3mdl_data_rate_set(&(pObj->Ctx), new_odr) != LIS3MDL_OK)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	331c      	adds	r3, #28
 8003b5a:	7bfa      	ldrb	r2, [r7, #15]
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 f996 	bl	8003e90 <lis3mdl_data_rate_set>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <LIS3MDL_MAG_SetOutputDataRate+0xc4>
  {
    return LIS3MDL_ERROR;
 8003b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8003b6e:	e000      	b.n	8003b72 <LIS3MDL_MAG_SetOutputDataRate+0xc6>
  }

  return LIS3MDL_OK;
 8003b70:	2300      	movs	r3, #0
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3710      	adds	r7, #16
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
 8003b7a:	bf00      	nop
 8003b7c:	42200000 	.word	0x42200000

08003b80 <LIS3MDL_MAG_GetFullScale>:
 * @param pObj the device pObj
 * @param FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetFullScale(LIS3MDL_Object_t *pObj, int32_t  *FullScale)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b084      	sub	sp, #16
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lis3mdl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LIS3MDL_OK)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	331c      	adds	r3, #28
 8003b8e:	f107 020f 	add.w	r2, r7, #15
 8003b92:	4611      	mov	r1, r2
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 fb0b 	bl	80041b0 <lis3mdl_full_scale_get>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <LIS3MDL_MAG_GetFullScale+0x26>
  {
    return LIS3MDL_ERROR;
 8003ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8003ba4:	e020      	b.n	8003be8 <LIS3MDL_MAG_GetFullScale+0x68>
  }

  switch (fs_low_level)
 8003ba6:	7bfb      	ldrb	r3, [r7, #15]
 8003ba8:	2b03      	cmp	r3, #3
 8003baa:	d81b      	bhi.n	8003be4 <LIS3MDL_MAG_GetFullScale+0x64>
 8003bac:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <LIS3MDL_MAG_GetFullScale+0x34>)
 8003bae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb2:	bf00      	nop
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bcd 	.word	0x08003bcd
 8003bbc:	08003bd5 	.word	0x08003bd5
 8003bc0:	08003bdd 	.word	0x08003bdd
  {
    case LIS3MDL_4_GAUSS:
      *FullScale = 4;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2204      	movs	r2, #4
 8003bc8:	601a      	str	r2, [r3, #0]
      break;
 8003bca:	e00c      	b.n	8003be6 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_8_GAUSS:
      *FullScale = 8;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	2208      	movs	r2, #8
 8003bd0:	601a      	str	r2, [r3, #0]
      break;
 8003bd2:	e008      	b.n	8003be6 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_12_GAUSS:
      *FullScale = 12;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	220c      	movs	r2, #12
 8003bd8:	601a      	str	r2, [r3, #0]
      break;
 8003bda:	e004      	b.n	8003be6 <LIS3MDL_MAG_GetFullScale+0x66>
    case LIS3MDL_16_GAUSS:
      *FullScale = 16;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	2210      	movs	r2, #16
 8003be0:	601a      	str	r2, [r3, #0]
      break;
 8003be2:	e000      	b.n	8003be6 <LIS3MDL_MAG_GetFullScale+0x66>
    default:
      break;
 8003be4:	bf00      	nop
  }

  return LIS3MDL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <LIS3MDL_MAG_SetFullScale>:
 * @param pObj the device pObj
 * @param FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_SetFullScale(LIS3MDL_Object_t *pObj, int32_t FullScale)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  lis3mdl_fs_t new_fs;

  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
           : (FullScale <= 8) ? LIS3MDL_8_GAUSS
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	dd0b      	ble.n	8003c18 <LIS3MDL_MAG_SetFullScale+0x28>
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	2b08      	cmp	r3, #8
 8003c04:	dd06      	ble.n	8003c14 <LIS3MDL_MAG_SetFullScale+0x24>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b0c      	cmp	r3, #12
 8003c0a:	dc01      	bgt.n	8003c10 <LIS3MDL_MAG_SetFullScale+0x20>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e004      	b.n	8003c1a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003c10:	2303      	movs	r3, #3
 8003c12:	e002      	b.n	8003c1a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003c14:	2301      	movs	r3, #1
 8003c16:	e000      	b.n	8003c1a <LIS3MDL_MAG_SetFullScale+0x2a>
 8003c18:	2300      	movs	r3, #0
  new_fs = (FullScale <= 4) ? LIS3MDL_4_GAUSS
 8003c1a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 12) ? LIS3MDL_12_GAUSS
           :                       LIS3MDL_16_GAUSS;

  if (lis3mdl_full_scale_set(&(pObj->Ctx), new_fs) != LIS3MDL_OK)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	331c      	adds	r3, #28
 8003c20:	7bfa      	ldrb	r2, [r7, #15]
 8003c22:	4611      	mov	r1, r2
 8003c24:	4618      	mov	r0, r3
 8003c26:	f000 fa9d 	bl	8004164 <lis3mdl_full_scale_set>
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d002      	beq.n	8003c36 <LIS3MDL_MAG_SetFullScale+0x46>
  {
    return LIS3MDL_ERROR;
 8003c30:	f04f 33ff 	mov.w	r3, #4294967295
 8003c34:	e000      	b.n	8003c38 <LIS3MDL_MAG_SetFullScale+0x48>
  }

  return LIS3MDL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <LIS3MDL_MAG_GetAxesRaw>:
 * @param pObj the device pObj
 * @param Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxesRaw(LIS3MDL_Object_t *pObj, LIS3MDL_AxesRaw_t *Value)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b084      	sub	sp, #16
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
 8003c48:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	331c      	adds	r3, #28
 8003c4e:	f107 0208 	add.w	r2, r7, #8
 8003c52:	4611      	mov	r1, r2
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fb2f 	bl	80042b8 <lis3mdl_magnetic_raw_get>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <LIS3MDL_MAG_GetAxesRaw+0x26>
  {
    return LIS3MDL_ERROR;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
 8003c64:	e00c      	b.n	8003c80 <LIS3MDL_MAG_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003c66:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8003c6e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8003c76:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	809a      	strh	r2, [r3, #4]

  return LIS3MDL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <LIS3MDL_MAG_GetAxes>:
 * @param pObj the device pObj
 * @param MagneticField pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_MAG_GetAxes(LIS3MDL_Object_t *pObj, LIS3MDL_Axes_t *MagneticField)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
 8003c90:	6039      	str	r1, [r7, #0]
  lis3mdl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lis3mdl_magnetic_raw_get(&(pObj->Ctx), data_raw.i16bit) != LIS3MDL_OK)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	331c      	adds	r3, #28
 8003c9c:	f107 0210 	add.w	r2, r7, #16
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 fb08 	bl	80042b8 <lis3mdl_magnetic_raw_get>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <LIS3MDL_MAG_GetAxes+0x2c>
  {
    return LIS3MDL_ERROR;
 8003cae:	f04f 33ff 	mov.w	r3, #4294967295
 8003cb2:	e03c      	b.n	8003d2e <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Get LIS3MDL actual sensitivity. */
  if (LIS3MDL_MAG_GetSensitivity(pObj, &sensitivity) != LIS3MDL_OK)
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	4619      	mov	r1, r3
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f7ff fdd0 	bl	8003860 <LIS3MDL_MAG_GetSensitivity>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <LIS3MDL_MAG_GetAxes+0x44>
  {
    return LIS3MDL_ERROR;
 8003cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cca:	e030      	b.n	8003d2e <LIS3MDL_MAG_GetAxes+0xa6>
  }

  /* Calculate the data. */
  MagneticField->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8003ccc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003cd0:	ee07 3a90 	vmov	s15, r3
 8003cd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cd8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ce0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ce4:	ee17 2a90 	vmov	r2, s15
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	601a      	str	r2, [r3, #0]
  MagneticField->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8003cec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003cf0:	ee07 3a90 	vmov	s15, r3
 8003cf4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cf8:	edd7 7a03 	vldr	s15, [r7, #12]
 8003cfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d00:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d04:	ee17 2a90 	vmov	r2, s15
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	605a      	str	r2, [r3, #4]
  MagneticField->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8003d0c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d10:	ee07 3a90 	vmov	s15, r3
 8003d14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003d18:	edd7 7a03 	vldr	s15, [r7, #12]
 8003d1c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003d20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003d24:	ee17 2a90 	vmov	r2, s15
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	609a      	str	r2, [r3, #8]

  return LIS3MDL_OK;
 8003d2c:	2300      	movs	r3, #0
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}

08003d36 <LIS3MDL_Write_Reg>:
 * @param Reg address to be written
 * @param Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LIS3MDL_Write_Reg(LIS3MDL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003d36:	b580      	push	{r7, lr}
 8003d38:	b082      	sub	sp, #8
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	70fb      	strb	r3, [r7, #3]
 8003d42:	4613      	mov	r3, r2
 8003d44:	70bb      	strb	r3, [r7, #2]
  if (lis3mdl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LIS3MDL_OK)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f103 001c 	add.w	r0, r3, #28
 8003d4c:	1cba      	adds	r2, r7, #2
 8003d4e:	78f9      	ldrb	r1, [r7, #3]
 8003d50:	2301      	movs	r3, #1
 8003d52:	f000 f885 	bl	8003e60 <lis3mdl_write_reg>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d002      	beq.n	8003d62 <LIS3MDL_Write_Reg+0x2c>
  {
    return LIS3MDL_ERROR;
 8003d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8003d60:	e000      	b.n	8003d64 <LIS3MDL_Write_Reg+0x2e>
  }

  return LIS3MDL_OK;
 8003d62:	2300      	movs	r3, #0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <ReadRegWrap>:
  * @brief  Wrap Read register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t ReadRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003d6c:	b590      	push	{r4, r7, lr}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	607a      	str	r2, [r7, #4]
 8003d76:	461a      	mov	r2, r3
 8003d78:	460b      	mov	r3, r1
 8003d7a:	72fb      	strb	r3, [r7, #11]
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10e      	bne.n	8003daa <ReadRegWrap+0x3e>
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	695c      	ldr	r4, [r3, #20]
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	7b1b      	ldrb	r3, [r3, #12]
 8003d94:	b298      	uxth	r0, r3
 8003d96:	7afb      	ldrb	r3, [r7, #11]
 8003d98:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	b299      	uxth	r1, r3
 8003da0:	893b      	ldrh	r3, [r7, #8]
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	47a0      	blx	r4
 8003da6:	4603      	mov	r3, r0
 8003da8:	e00d      	b.n	8003dc6 <ReadRegWrap+0x5a>
  }
  else /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte read */
    return pObj->IO.ReadReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	695c      	ldr	r4, [r3, #20]
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	7b1b      	ldrb	r3, [r3, #12]
 8003db2:	b298      	uxth	r0, r3
 8003db4:	7afb      	ldrb	r3, [r7, #11]
 8003db6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dba:	b2db      	uxtb	r3, r3
 8003dbc:	b299      	uxth	r1, r3
 8003dbe:	893b      	ldrh	r3, [r7, #8]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	47a0      	blx	r4
 8003dc4:	4603      	mov	r3, r0
  }
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	371c      	adds	r7, #28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd90      	pop	{r4, r7, pc}

08003dce <WriteRegWrap>:
  * @brief  Wrap Write register component function to Bus IO function
  * @param  Component object pointer
  * @retval Component status
  */
static int32_t WriteRegWrap(void *handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003dce:	b590      	push	{r4, r7, lr}
 8003dd0:	b087      	sub	sp, #28
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	60f8      	str	r0, [r7, #12]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	461a      	mov	r2, r3
 8003dda:	460b      	mov	r3, r1
 8003ddc:	72fb      	strb	r3, [r7, #11]
 8003dde:	4613      	mov	r3, r2
 8003de0:	813b      	strh	r3, [r7, #8]
  LIS3MDL_Object_t *pObj = (LIS3MDL_Object_t *)handle;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == LIS3MDL_I2C_BUS) /* I2C */
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10e      	bne.n	8003e0c <WriteRegWrap+0x3e>
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x80U), pData, Length);
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	691c      	ldr	r4, [r3, #16]
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	7b1b      	ldrb	r3, [r3, #12]
 8003df6:	b298      	uxth	r0, r3
 8003df8:	7afb      	ldrb	r3, [r7, #11]
 8003dfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	b299      	uxth	r1, r3
 8003e02:	893b      	ldrh	r3, [r7, #8]
 8003e04:	687a      	ldr	r2, [r7, #4]
 8003e06:	47a0      	blx	r4
 8003e08:	4603      	mov	r3, r0
 8003e0a:	e00d      	b.n	8003e28 <WriteRegWrap+0x5a>
  }
  else   /* SPI 4-Wires or SPI 3-Wires */
  {
    /* Enable Multi-byte write */
    return pObj->IO.WriteReg(pObj->IO.Address, (Reg | 0x40U), pData, Length);
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	691c      	ldr	r4, [r3, #16]
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	7b1b      	ldrb	r3, [r3, #12]
 8003e14:	b298      	uxth	r0, r3
 8003e16:	7afb      	ldrb	r3, [r7, #11]
 8003e18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	b299      	uxth	r1, r3
 8003e20:	893b      	ldrh	r3, [r7, #8]
 8003e22:	687a      	ldr	r2, [r7, #4]
 8003e24:	47a0      	blx	r4
 8003e26:	4603      	mov	r3, r0
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	371c      	adds	r7, #28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd90      	pop	{r4, r7, pc}

08003e30 <lis3mdl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 8003e30:	b590      	push	{r4, r7, lr}
 8003e32:	b087      	sub	sp, #28
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	607a      	str	r2, [r7, #4]
 8003e3a:	461a      	mov	r2, r3
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	72fb      	strb	r3, [r7, #11]
 8003e40:	4613      	mov	r3, r2
 8003e42:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	685c      	ldr	r4, [r3, #4]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6898      	ldr	r0, [r3, #8]
 8003e4c:	893b      	ldrh	r3, [r7, #8]
 8003e4e:	7af9      	ldrb	r1, [r7, #11]
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	47a0      	blx	r4
 8003e54:	6178      	str	r0, [r7, #20]
  return ret;
 8003e56:	697b      	ldr	r3, [r7, #20]
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	371c      	adds	r7, #28
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd90      	pop	{r4, r7, pc}

08003e60 <lis3mdl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	607a      	str	r2, [r7, #4]
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	72fb      	strb	r3, [r7, #11]
 8003e70:	4613      	mov	r3, r2
 8003e72:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681c      	ldr	r4, [r3, #0]
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	6898      	ldr	r0, [r3, #8]
 8003e7c:	893b      	ldrh	r3, [r7, #8]
 8003e7e:	7af9      	ldrb	r1, [r7, #11]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	47a0      	blx	r4
 8003e84:	6178      	str	r0, [r7, #20]
  return ret;
 8003e86:	697b      	ldr	r3, [r7, #20]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	371c      	adds	r7, #28
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd90      	pop	{r4, r7, pc}

08003e90 <lis3mdl_data_rate_set>:
  * @param  val         change the values of om in reg CTRL_REG1
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_set(stmdev_ctx_t *ctx, lis3mdl_om_t val)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	460b      	mov	r3, r1
 8003e9a:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  lis3mdl_ctrl_reg4_t ctrl_reg4;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003e9c:	f107 0210 	add.w	r2, r7, #16
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	2120      	movs	r1, #32
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ffc3 	bl	8003e30 <lis3mdl_read_reg>
 8003eaa:	6178      	str	r0, [r7, #20]
  if (ret == 0)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10f      	bne.n	8003ed2 <lis3mdl_data_rate_set+0x42>
  {
    ctrl_reg1.om = (uint8_t)val;
 8003eb2:	78fb      	ldrb	r3, [r7, #3]
 8003eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eb8:	b2da      	uxtb	r2, r3
 8003eba:	7c3b      	ldrb	r3, [r7, #16]
 8003ebc:	f362 0346 	bfi	r3, r2, #1, #6
 8003ec0:	743b      	strb	r3, [r7, #16]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003ec2:	f107 0210 	add.w	r2, r7, #16
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	2120      	movs	r1, #32
 8003eca:	6878      	ldr	r0, [r7, #4]
 8003ecc:	f7ff ffc8 	bl	8003e60 <lis3mdl_write_reg>
 8003ed0:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d107      	bne.n	8003ee8 <lis3mdl_data_rate_set+0x58>
  {
    /* set mode also for z axis, ctrl_reg4 -> omz */
    ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1);
 8003ed8:	f107 020c 	add.w	r2, r7, #12
 8003edc:	2301      	movs	r3, #1
 8003ede:	2123      	movs	r1, #35	; 0x23
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f7ff ffa5 	bl	8003e30 <lis3mdl_read_reg>
 8003ee6:	6178      	str	r0, [r7, #20]
  }
  
  if (ret == 0)
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d111      	bne.n	8003f12 <lis3mdl_data_rate_set+0x82>
  {
    ctrl_reg4.omz = (uint8_t)(((uint8_t) val >> 4) & 0x03U);
 8003eee:	78fb      	ldrb	r3, [r7, #3]
 8003ef0:	091b      	lsrs	r3, r3, #4
 8003ef2:	b2db      	uxtb	r3, r3
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	b2da      	uxtb	r2, r3
 8003efa:	7b3b      	ldrb	r3, [r7, #12]
 8003efc:	f362 0383 	bfi	r3, r2, #2, #2
 8003f00:	733b      	strb	r3, [r7, #12]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG4,
 8003f02:	f107 020c 	add.w	r2, r7, #12
 8003f06:	2301      	movs	r3, #1
 8003f08:	2123      	movs	r1, #35	; 0x23
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7ff ffa8 	bl	8003e60 <lis3mdl_write_reg>
 8003f10:	6178      	str	r0, [r7, #20]
                            (uint8_t*)&ctrl_reg4, 1);
  }

  return ret;
 8003f12:	697b      	ldr	r3, [r7, #20]
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3718      	adds	r7, #24
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <lis3mdl_data_rate_get>:
  * @param  val      Get the values of om in reg CTRL_REG1(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_data_rate_get(stmdev_ctx_t *ctx, lis3mdl_om_t *val)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg1_t ctrl_reg1;
  int32_t ret;

  /* z axis, ctrl_reg4 -> omz is aligned with x/y axis ctrl_reg1 -> om*/
  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1);
 8003f26:	f107 0208 	add.w	r2, r7, #8
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	2120      	movs	r1, #32
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ff7e 	bl	8003e30 <lis3mdl_read_reg>
 8003f34:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg1.om)
 8003f36:	7a3b      	ldrb	r3, [r7, #8]
 8003f38:	f3c3 0345 	ubfx	r3, r3, #1, #6
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2b3e      	cmp	r3, #62	; 0x3e
 8003f40:	f200 8106 	bhi.w	8004150 <lis3mdl_data_rate_get+0x234>
 8003f44:	a201      	add	r2, pc, #4	; (adr r2, 8003f4c <lis3mdl_data_rate_get+0x30>)
 8003f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4a:	bf00      	nop
 8003f4c:	08004049 	.word	0x08004049
 8003f50:	08004051 	.word	0x08004051
 8003f54:	08004071 	.word	0x08004071
 8003f58:	08004151 	.word	0x08004151
 8003f5c:	08004079 	.word	0x08004079
 8003f60:	08004151 	.word	0x08004151
 8003f64:	08004081 	.word	0x08004081
 8003f68:	08004151 	.word	0x08004151
 8003f6c:	08004089 	.word	0x08004089
 8003f70:	08004151 	.word	0x08004151
 8003f74:	08004091 	.word	0x08004091
 8003f78:	08004151 	.word	0x08004151
 8003f7c:	08004099 	.word	0x08004099
 8003f80:	08004151 	.word	0x08004151
 8003f84:	080040a1 	.word	0x080040a1
 8003f88:	08004151 	.word	0x08004151
 8003f8c:	08004151 	.word	0x08004151
 8003f90:	08004059 	.word	0x08004059
 8003f94:	080040a9 	.word	0x080040a9
 8003f98:	08004151 	.word	0x08004151
 8003f9c:	080040b1 	.word	0x080040b1
 8003fa0:	08004151 	.word	0x08004151
 8003fa4:	080040b9 	.word	0x080040b9
 8003fa8:	08004151 	.word	0x08004151
 8003fac:	080040c1 	.word	0x080040c1
 8003fb0:	08004151 	.word	0x08004151
 8003fb4:	080040c9 	.word	0x080040c9
 8003fb8:	08004151 	.word	0x08004151
 8003fbc:	080040d1 	.word	0x080040d1
 8003fc0:	08004151 	.word	0x08004151
 8003fc4:	080040d9 	.word	0x080040d9
 8003fc8:	08004151 	.word	0x08004151
 8003fcc:	08004151 	.word	0x08004151
 8003fd0:	08004061 	.word	0x08004061
 8003fd4:	080040e1 	.word	0x080040e1
 8003fd8:	08004151 	.word	0x08004151
 8003fdc:	080040e9 	.word	0x080040e9
 8003fe0:	08004151 	.word	0x08004151
 8003fe4:	080040f1 	.word	0x080040f1
 8003fe8:	08004151 	.word	0x08004151
 8003fec:	080040f9 	.word	0x080040f9
 8003ff0:	08004151 	.word	0x08004151
 8003ff4:	08004101 	.word	0x08004101
 8003ff8:	08004151 	.word	0x08004151
 8003ffc:	08004109 	.word	0x08004109
 8004000:	08004151 	.word	0x08004151
 8004004:	08004111 	.word	0x08004111
 8004008:	08004151 	.word	0x08004151
 800400c:	08004151 	.word	0x08004151
 8004010:	08004069 	.word	0x08004069
 8004014:	08004119 	.word	0x08004119
 8004018:	08004151 	.word	0x08004151
 800401c:	08004121 	.word	0x08004121
 8004020:	08004151 	.word	0x08004151
 8004024:	08004129 	.word	0x08004129
 8004028:	08004151 	.word	0x08004151
 800402c:	08004131 	.word	0x08004131
 8004030:	08004151 	.word	0x08004151
 8004034:	08004139 	.word	0x08004139
 8004038:	08004151 	.word	0x08004151
 800403c:	08004141 	.word	0x08004141
 8004040:	08004151 	.word	0x08004151
 8004044:	08004149 	.word	0x08004149
  {
    case LIS3MDL_LP_Hz625:
      *val = LIS3MDL_LP_Hz625;
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2200      	movs	r2, #0
 800404c:	701a      	strb	r2, [r3, #0]
      break;
 800404e:	e083      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1kHz:
      *val = LIS3MDL_LP_1kHz;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	2201      	movs	r2, #1
 8004054:	701a      	strb	r2, [r3, #0]
      break;
 8004056:	e07f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_560Hz:
      *val = LIS3MDL_MP_560Hz;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	2211      	movs	r2, #17
 800405c:	701a      	strb	r2, [r3, #0]
      break;
 800405e:	e07b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_300Hz:
      *val = LIS3MDL_HP_300Hz;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	2221      	movs	r2, #33	; 0x21
 8004064:	701a      	strb	r2, [r3, #0]
      break;
 8004066:	e077      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_155Hz:
      *val = LIS3MDL_UHP_155Hz;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	2231      	movs	r2, #49	; 0x31
 800406c:	701a      	strb	r2, [r3, #0]
      break;
 800406e:	e073      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_1Hz25:
      *val = LIS3MDL_LP_1Hz25;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	2202      	movs	r2, #2
 8004074:	701a      	strb	r2, [r3, #0]
      break;
 8004076:	e06f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_2Hz5:
      *val = LIS3MDL_LP_2Hz5;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2204      	movs	r2, #4
 800407c:	701a      	strb	r2, [r3, #0]
      break;
 800407e:	e06b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_5Hz:
      *val = LIS3MDL_LP_5Hz;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	2206      	movs	r2, #6
 8004084:	701a      	strb	r2, [r3, #0]
      break;
 8004086:	e067      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_10Hz:
      *val = LIS3MDL_LP_10Hz;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2208      	movs	r2, #8
 800408c:	701a      	strb	r2, [r3, #0]
      break;
 800408e:	e063      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_20Hz:
      *val = LIS3MDL_LP_20Hz;
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	220a      	movs	r2, #10
 8004094:	701a      	strb	r2, [r3, #0]
      break;
 8004096:	e05f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_40Hz:
      *val = LIS3MDL_LP_40Hz;
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	220c      	movs	r2, #12
 800409c:	701a      	strb	r2, [r3, #0]
      break;
 800409e:	e05b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_LP_80Hz:
      *val = LIS3MDL_LP_80Hz;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	220e      	movs	r2, #14
 80040a4:	701a      	strb	r2, [r3, #0]
      break;
 80040a6:	e057      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_1Hz25:
      *val = LIS3MDL_MP_1Hz25;
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	2212      	movs	r2, #18
 80040ac:	701a      	strb	r2, [r3, #0]
      break;
 80040ae:	e053      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_2Hz5:
      *val = LIS3MDL_MP_2Hz5;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	2214      	movs	r2, #20
 80040b4:	701a      	strb	r2, [r3, #0]
      break;
 80040b6:	e04f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_5Hz:
      *val = LIS3MDL_MP_5Hz;
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	2216      	movs	r2, #22
 80040bc:	701a      	strb	r2, [r3, #0]
      break;
 80040be:	e04b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_10Hz:
      *val = LIS3MDL_MP_10Hz;
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	2218      	movs	r2, #24
 80040c4:	701a      	strb	r2, [r3, #0]
      break;
 80040c6:	e047      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_20Hz:
      *val = LIS3MDL_MP_20Hz;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	221a      	movs	r2, #26
 80040cc:	701a      	strb	r2, [r3, #0]
      break;
 80040ce:	e043      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_40Hz:
      *val = LIS3MDL_MP_40Hz;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	221c      	movs	r2, #28
 80040d4:	701a      	strb	r2, [r3, #0]
      break;
 80040d6:	e03f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_MP_80Hz:
      *val = LIS3MDL_MP_80Hz;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	221e      	movs	r2, #30
 80040dc:	701a      	strb	r2, [r3, #0]
      break;
 80040de:	e03b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_1Hz25:
      *val = LIS3MDL_HP_1Hz25;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	2222      	movs	r2, #34	; 0x22
 80040e4:	701a      	strb	r2, [r3, #0]
      break;
 80040e6:	e037      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_2Hz5:
      *val = LIS3MDL_HP_2Hz5;
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	2224      	movs	r2, #36	; 0x24
 80040ec:	701a      	strb	r2, [r3, #0]
      break;
 80040ee:	e033      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_5Hz:
      *val = LIS3MDL_HP_5Hz;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	2226      	movs	r2, #38	; 0x26
 80040f4:	701a      	strb	r2, [r3, #0]
      break;
 80040f6:	e02f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_10Hz:
      *val = LIS3MDL_HP_10Hz;
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	2228      	movs	r2, #40	; 0x28
 80040fc:	701a      	strb	r2, [r3, #0]
      break;
 80040fe:	e02b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_20Hz:
      *val = LIS3MDL_HP_20Hz;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	222a      	movs	r2, #42	; 0x2a
 8004104:	701a      	strb	r2, [r3, #0]
      break;
 8004106:	e027      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_40Hz:
      *val = LIS3MDL_HP_40Hz;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	222c      	movs	r2, #44	; 0x2c
 800410c:	701a      	strb	r2, [r3, #0]
      break;
 800410e:	e023      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_HP_80Hz:
      *val = LIS3MDL_HP_80Hz;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	222e      	movs	r2, #46	; 0x2e
 8004114:	701a      	strb	r2, [r3, #0]
      break;
 8004116:	e01f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_1Hz25:
      *val = LIS3MDL_UHP_1Hz25;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2232      	movs	r2, #50	; 0x32
 800411c:	701a      	strb	r2, [r3, #0]
      break;
 800411e:	e01b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_2Hz5:
      *val = LIS3MDL_UHP_2Hz5;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	2234      	movs	r2, #52	; 0x34
 8004124:	701a      	strb	r2, [r3, #0]
      break;
 8004126:	e017      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_5Hz:
      *val = LIS3MDL_UHP_5Hz;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2236      	movs	r2, #54	; 0x36
 800412c:	701a      	strb	r2, [r3, #0]
      break;
 800412e:	e013      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_10Hz:
      *val = LIS3MDL_UHP_10Hz;
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	2238      	movs	r2, #56	; 0x38
 8004134:	701a      	strb	r2, [r3, #0]
      break;
 8004136:	e00f      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_20Hz:
      *val = LIS3MDL_UHP_20Hz;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	223a      	movs	r2, #58	; 0x3a
 800413c:	701a      	strb	r2, [r3, #0]
      break;
 800413e:	e00b      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_40Hz:
      *val = LIS3MDL_UHP_40Hz;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	223c      	movs	r2, #60	; 0x3c
 8004144:	701a      	strb	r2, [r3, #0]
      break;
 8004146:	e007      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    case LIS3MDL_UHP_80Hz:
      *val = LIS3MDL_UHP_80Hz;
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	223e      	movs	r2, #62	; 0x3e
 800414c:	701a      	strb	r2, [r3, #0]
      break;
 800414e:	e003      	b.n	8004158 <lis3mdl_data_rate_get+0x23c>
    default:
      *val = LIS3MDL_UHP_80Hz;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	223e      	movs	r2, #62	; 0x3e
 8004154:	701a      	strb	r2, [r3, #0]
      break;
 8004156:	bf00      	nop
  }

  return ret;
 8004158:	68fb      	ldr	r3, [r7, #12]
}
 800415a:	4618      	mov	r0, r3
 800415c:	3710      	adds	r7, #16
 800415e:	46bd      	mov	sp, r7
 8004160:	bd80      	pop	{r7, pc}
 8004162:	bf00      	nop

08004164 <lis3mdl_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_set(stmdev_ctx_t *ctx, lis3mdl_fs_t val)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	460b      	mov	r3, r1
 800416e:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8004170:	f107 0208 	add.w	r2, r7, #8
 8004174:	2301      	movs	r3, #1
 8004176:	2121      	movs	r1, #33	; 0x21
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f7ff fe59 	bl	8003e30 <lis3mdl_read_reg>
 800417e:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d10f      	bne.n	80041a6 <lis3mdl_full_scale_set+0x42>
  {
    ctrl_reg2.fs = (uint8_t)val;
 8004186:	78fb      	ldrb	r3, [r7, #3]
 8004188:	f003 0303 	and.w	r3, r3, #3
 800418c:	b2da      	uxtb	r2, r3
 800418e:	7a3b      	ldrb	r3, [r7, #8]
 8004190:	f362 1346 	bfi	r3, r2, #5, #2
 8004194:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 8004196:	f107 0208 	add.w	r2, r7, #8
 800419a:	2301      	movs	r3, #1
 800419c:	2121      	movs	r1, #33	; 0x21
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7ff fe5e 	bl	8003e60 <lis3mdl_write_reg>
 80041a4:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80041a6:	68fb      	ldr	r3, [r7, #12]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <lis3mdl_full_scale_get>:
  * @param  val      get the values of fs in reg CTRL_REG2(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_full_scale_get(stmdev_ctx_t *ctx, lis3mdl_fs_t *val)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]
  lis3mdl_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1);
 80041ba:	f107 0208 	add.w	r2, r7, #8
 80041be:	2301      	movs	r3, #1
 80041c0:	2121      	movs	r1, #33	; 0x21
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f7ff fe34 	bl	8003e30 <lis3mdl_read_reg>
 80041c8:	60f8      	str	r0, [r7, #12]
  switch (ctrl_reg2.fs)
 80041ca:	7a3b      	ldrb	r3, [r7, #8]
 80041cc:	f3c3 1341 	ubfx	r3, r3, #5, #2
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b03      	cmp	r3, #3
 80041d4:	d81a      	bhi.n	800420c <lis3mdl_full_scale_get+0x5c>
 80041d6:	a201      	add	r2, pc, #4	; (adr r2, 80041dc <lis3mdl_full_scale_get+0x2c>)
 80041d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041dc:	080041ed 	.word	0x080041ed
 80041e0:	080041f5 	.word	0x080041f5
 80041e4:	080041fd 	.word	0x080041fd
 80041e8:	08004205 	.word	0x08004205
  {
    case LIS3MDL_4_GAUSS:
      *val = LIS3MDL_4_GAUSS;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]
      break;
 80041f2:	e00f      	b.n	8004214 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_8_GAUSS:
      *val = LIS3MDL_8_GAUSS;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	2201      	movs	r2, #1
 80041f8:	701a      	strb	r2, [r3, #0]
      break;
 80041fa:	e00b      	b.n	8004214 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_12_GAUSS:
      *val = LIS3MDL_12_GAUSS;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	2202      	movs	r2, #2
 8004200:	701a      	strb	r2, [r3, #0]
      break;
 8004202:	e007      	b.n	8004214 <lis3mdl_full_scale_get+0x64>
    case LIS3MDL_16_GAUSS:
      *val = LIS3MDL_16_GAUSS;
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2203      	movs	r2, #3
 8004208:	701a      	strb	r2, [r3, #0]
      break;
 800420a:	e003      	b.n	8004214 <lis3mdl_full_scale_get+0x64>
    default:
      *val = LIS3MDL_4_GAUSS;
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	2200      	movs	r2, #0
 8004210:	701a      	strb	r2, [r3, #0]
      break;
 8004212:	bf00      	nop
  }

  return ret;
 8004214:	68fb      	ldr	r3, [r7, #12]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop

08004220 <lis3mdl_operating_mode_set>:
  * @param  val      change the values of md in reg CTRL_REG3
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_operating_mode_set(stmdev_ctx_t *ctx, lis3mdl_md_t val)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	460b      	mov	r3, r1
 800422a:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg3_t ctrl_reg3;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 800422c:	f107 0208 	add.w	r2, r7, #8
 8004230:	2301      	movs	r3, #1
 8004232:	2122      	movs	r1, #34	; 0x22
 8004234:	6878      	ldr	r0, [r7, #4]
 8004236:	f7ff fdfb 	bl	8003e30 <lis3mdl_read_reg>
 800423a:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10f      	bne.n	8004262 <lis3mdl_operating_mode_set+0x42>
  {
    ctrl_reg3.md = (uint8_t)val;
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	f003 0303 	and.w	r3, r3, #3
 8004248:	b2da      	uxtb	r2, r3
 800424a:	7a3b      	ldrb	r3, [r7, #8]
 800424c:	f362 0301 	bfi	r3, r2, #0, #2
 8004250:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG3, (uint8_t*)&ctrl_reg3, 1);
 8004252:	f107 0208 	add.w	r2, r7, #8
 8004256:	2301      	movs	r3, #1
 8004258:	2122      	movs	r1, #34	; 0x22
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff fe00 	bl	8003e60 <lis3mdl_write_reg>
 8004260:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004262:	68fb      	ldr	r3, [r7, #12]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <lis3mdl_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG5
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	460b      	mov	r3, r1
 8004276:	70fb      	strb	r3, [r7, #3]
  lis3mdl_ctrl_reg5_t ctrl_reg5;
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 8004278:	f107 0208 	add.w	r2, r7, #8
 800427c:	2301      	movs	r3, #1
 800427e:	2124      	movs	r1, #36	; 0x24
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f7ff fdd5 	bl	8003e30 <lis3mdl_read_reg>
 8004286:	60f8      	str	r0, [r7, #12]
  if(ret == 0)
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d10f      	bne.n	80042ae <lis3mdl_block_data_update_set+0x42>
  {
    ctrl_reg5.bdu = val;
 800428e:	78fb      	ldrb	r3, [r7, #3]
 8004290:	f003 0301 	and.w	r3, r3, #1
 8004294:	b2da      	uxtb	r2, r3
 8004296:	7a3b      	ldrb	r3, [r7, #8]
 8004298:	f362 1386 	bfi	r3, r2, #6, #1
 800429c:	723b      	strb	r3, [r7, #8]
    ret = lis3mdl_write_reg(ctx, LIS3MDL_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1);
 800429e:	f107 0208 	add.w	r2, r7, #8
 80042a2:	2301      	movs	r3, #1
 80042a4:	2124      	movs	r1, #36	; 0x24
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff fdda 	bl	8003e60 <lis3mdl_write_reg>
 80042ac:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80042ae:	68fb      	ldr	r3, [r7, #12]
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3710      	adds	r7, #16
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <lis3mdl_magnetic_raw_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_magnetic_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
 80042c0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lis3mdl_read_reg(ctx, LIS3MDL_OUT_X_L, (uint8_t*) buff, 6);
 80042c2:	f107 020c 	add.w	r2, r7, #12
 80042c6:	2306      	movs	r3, #6
 80042c8:	2128      	movs	r1, #40	; 0x28
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff fdb0 	bl	8003e30 <lis3mdl_read_reg>
 80042d0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 80042d2:	7b7b      	ldrb	r3, [r7, #13]
 80042d4:	b21a      	sxth	r2, r3
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) +  (int16_t)buff[0];
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	021b      	lsls	r3, r3, #8
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	7b3b      	ldrb	r3, [r7, #12]
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	b21a      	sxth	r2, r3
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 80042f4:	7bfa      	ldrb	r2, [r7, #15]
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	3302      	adds	r3, #2
 80042fa:	b212      	sxth	r2, r2
 80042fc:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) +  (int16_t)buff[2];
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	3302      	adds	r3, #2
 8004302:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004306:	b29b      	uxth	r3, r3
 8004308:	021b      	lsls	r3, r3, #8
 800430a:	b29a      	uxth	r2, r3
 800430c:	7bbb      	ldrb	r3, [r7, #14]
 800430e:	b29b      	uxth	r3, r3
 8004310:	4413      	add	r3, r2
 8004312:	b29a      	uxth	r2, r3
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	3302      	adds	r3, #2
 8004318:	b212      	sxth	r2, r2
 800431a:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800431c:	7c7a      	ldrb	r2, [r7, #17]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	3304      	adds	r3, #4
 8004322:	b212      	sxth	r2, r2
 8004324:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) +  (int16_t)buff[4];
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	3304      	adds	r3, #4
 800432a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800432e:	b29b      	uxth	r3, r3
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b29a      	uxth	r2, r3
 8004334:	7c3b      	ldrb	r3, [r7, #16]
 8004336:	b29b      	uxth	r3, r3
 8004338:	4413      	add	r3, r2
 800433a:	b29a      	uxth	r2, r3
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	3304      	adds	r3, #4
 8004340:	b212      	sxth	r2, r2
 8004342:	801a      	strh	r2, [r3, #0]

  return ret;
 8004344:	697b      	ldr	r3, [r7, #20]
}
 8004346:	4618      	mov	r0, r3
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}

0800434e <lis3mdl_device_id_get>:
  * @param  val      buffer that stores data read(ptr)
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lis3mdl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800434e:	b580      	push	{r7, lr}
 8004350:	b084      	sub	sp, #16
 8004352:	af00      	add	r7, sp, #0
 8004354:	6078      	str	r0, [r7, #4]
 8004356:	6039      	str	r1, [r7, #0]
  int32_t ret;  
  ret = lis3mdl_read_reg(ctx, LIS3MDL_WHO_AM_I, (uint8_t*) buff, 1);
 8004358:	2301      	movs	r3, #1
 800435a:	683a      	ldr	r2, [r7, #0]
 800435c:	210f      	movs	r1, #15
 800435e:	6878      	ldr	r0, [r7, #4]
 8004360:	f7ff fd66 	bl	8003e30 <lis3mdl_read_reg>
 8004364:	60f8      	str	r0, [r7, #12]
  return ret;
 8004366:	68fb      	ldr	r3, [r7, #12]
}
 8004368:	4618      	mov	r0, r3
 800436a:	3710      	adds	r7, #16
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}

08004370 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 800437a:	88fb      	ldrh	r3, [r7, #6]
 800437c:	4618      	mov	r0, r3
 800437e:	f000 f87b 	bl	8004478 <LPS22HB_Init>
}
 8004382:	bf00      	nop
 8004384:	3708      	adds	r7, #8
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	4603      	mov	r3, r0
 8004392:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004394:	2300      	movs	r3, #0
 8004396:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004398:	f7fd ffcc 	bl	8002334 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	b2db      	uxtb	r3, r3
 80043a0:	210f      	movs	r1, #15
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fd ffea 	bl	800237c <SENSOR_IO_Read>
 80043a8:	4603      	mov	r3, r0
 80043aa:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80043ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
	...

080043b8 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80043b8:	b590      	push	{r4, r7, lr}
 80043ba:	b087      	sub	sp, #28
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80043c2:	2300      	movs	r3, #0
 80043c4:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 80043c6:	2300      	movs	r3, #0
 80043c8:	74fb      	strb	r3, [r7, #19]
 80043ca:	e013      	b.n	80043f4 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	7cfb      	ldrb	r3, [r7, #19]
 80043d2:	3328      	adds	r3, #40	; 0x28
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	7cfc      	ldrb	r4, [r7, #19]
 80043d8:	4619      	mov	r1, r3
 80043da:	4610      	mov	r0, r2
 80043dc:	f7fd ffce 	bl	800237c <SENSOR_IO_Read>
 80043e0:	4603      	mov	r3, r0
 80043e2:	461a      	mov	r2, r3
 80043e4:	f107 0318 	add.w	r3, r7, #24
 80043e8:	4423      	add	r3, r4
 80043ea:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 80043ee:	7cfb      	ldrb	r3, [r7, #19]
 80043f0:	3301      	adds	r3, #1
 80043f2:	74fb      	strb	r3, [r7, #19]
 80043f4:	7cfb      	ldrb	r3, [r7, #19]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d9e8      	bls.n	80043cc <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 80043fa:	2300      	movs	r3, #0
 80043fc:	74fb      	strb	r3, [r7, #19]
 80043fe:	e010      	b.n	8004422 <LPS22HB_P_ReadPressure+0x6a>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8004400:	7cfb      	ldrb	r3, [r7, #19]
 8004402:	f107 0218 	add.w	r2, r7, #24
 8004406:	4413      	add	r3, r2
 8004408:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800440c:	461a      	mov	r2, r3
 800440e:	7cfb      	ldrb	r3, [r7, #19]
 8004410:	00db      	lsls	r3, r3, #3
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	697a      	ldr	r2, [r7, #20]
 8004418:	4313      	orrs	r3, r2
 800441a:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800441c:	7cfb      	ldrb	r3, [r7, #19]
 800441e:	3301      	adds	r3, #1
 8004420:	74fb      	strb	r3, [r7, #19]
 8004422:	7cfb      	ldrb	r3, [r7, #19]
 8004424:	2b02      	cmp	r3, #2
 8004426:	d9eb      	bls.n	8004400 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <LPS22HB_P_ReadPressure+0x82>
    tmp |= 0xFF000000;
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004438:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2264      	movs	r2, #100	; 0x64
 8004442:	fb02 f303 	mul.w	r3, r2, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	da01      	bge.n	800444e <LPS22HB_P_ReadPressure+0x96>
 800444a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800444e:	131b      	asrs	r3, r3, #12
 8004450:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	ee07 3a90 	vmov	s15, r3
 8004458:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800445c:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004474 <LPS22HB_P_ReadPressure+0xbc>
 8004460:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004464:	eef0 7a66 	vmov.f32	s15, s13
}
 8004468:	eeb0 0a67 	vmov.f32	s0, s15
 800446c:	371c      	adds	r7, #28
 800446e:	46bd      	mov	sp, r7
 8004470:	bd90      	pop	{r4, r7, pc}
 8004472:	bf00      	nop
 8004474:	42c80000 	.word	0x42c80000

08004478 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	4603      	mov	r3, r0
 8004480:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8004482:	88fb      	ldrh	r3, [r7, #6]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	211a      	movs	r1, #26
 8004488:	4618      	mov	r0, r3
 800448a:	f7fd ff77 	bl	800237c <SENSOR_IO_Read>
 800448e:	4603      	mov	r3, r0
 8004490:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	f023 0301 	bic.w	r3, r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	f043 0301 	orr.w	r3, r3, #1
 80044a0:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80044a2:	88fb      	ldrh	r3, [r7, #6]
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	7bfa      	ldrb	r2, [r7, #15]
 80044a8:	211a      	movs	r1, #26
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fd ff4c 	bl	8002348 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80044b0:	88fb      	ldrh	r3, [r7, #6]
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2110      	movs	r1, #16
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fd ff60 	bl	800237c <SENSOR_IO_Read>
 80044bc:	4603      	mov	r3, r0
 80044be:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80044c0:	7bfb      	ldrb	r3, [r7, #15]
 80044c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80044c8:	7bfb      	ldrb	r3, [r7, #15]
 80044ca:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80044ce:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80044d0:	7bfb      	ldrb	r3, [r7, #15]
 80044d2:	f023 0302 	bic.w	r3, r3, #2
 80044d6:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
 80044da:	f043 0302 	orr.w	r3, r3, #2
 80044de:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80044e0:	88fb      	ldrh	r3, [r7, #6]
 80044e2:	b2db      	uxtb	r3, r3
 80044e4:	7bfa      	ldrb	r2, [r7, #15]
 80044e6:	2110      	movs	r1, #16
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7fd ff2d 	bl	8002348 <SENSOR_IO_Write>
}  
 80044ee:	bf00      	nop
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
	...

080044f8 <LSM6DSL_RegisterBusIO>:
 * @brief  Register Component Bus IO operations
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
 8004500:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004502:	2300      	movs	r3, #0
 8004504:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d103      	bne.n	8004514 <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 800450c:	f04f 33ff 	mov.w	r3, #4294967295
 8004510:	60fb      	str	r3, [r7, #12]
 8004512:	e04d      	b.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685a      	ldr	r2, [r3, #4]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	7b1a      	ldrb	r2, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	691a      	ldr	r2, [r3, #16]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	695a      	ldr	r2, [r3, #20]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	699a      	ldr	r2, [r3, #24]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a1b      	ldr	r2, [pc, #108]	; (80045bc <LSM6DSL_RegisterBusIO+0xc4>)
 8004550:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a1a      	ldr	r2, [pc, #104]	; (80045c0 <LSM6DSL_RegisterBusIO+0xc8>)
 8004556:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	687a      	ldr	r2, [r7, #4]
 800455c:	625a      	str	r2, [r3, #36]	; 0x24

    if (pObj->IO.Init == NULL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d103      	bne.n	800456e <LSM6DSL_RegisterBusIO+0x76>
    {
      ret = LSM6DSL_ERROR;
 8004566:	f04f 33ff 	mov.w	r3, #4294967295
 800456a:	60fb      	str	r3, [r7, #12]
 800456c:	e020      	b.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4798      	blx	r3
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <LSM6DSL_RegisterBusIO+0x8a>
    {
      ret = LSM6DSL_ERROR;
 800457a:	f04f 33ff 	mov.w	r3, #4294967295
 800457e:	60fb      	str	r3, [r7, #12]
 8004580:	e016      	b.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b02      	cmp	r3, #2
 8004588:	d112      	bne.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10d      	bne.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 8004594:	230c      	movs	r3, #12
 8004596:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 8004598:	7afb      	ldrb	r3, [r7, #11]
 800459a:	461a      	mov	r2, r3
 800459c:	2112      	movs	r1, #18
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fd2d 	bl	8004ffe <LSM6DSL_Write_Reg>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <LSM6DSL_RegisterBusIO+0xb8>
          {
            ret = LSM6DSL_ERROR;
 80045aa:	f04f 33ff 	mov.w	r3, #4294967295
 80045ae:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 80045b0:	68fb      	ldr	r3, [r7, #12]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3710      	adds	r7, #16
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	0800546d 	.word	0x0800546d
 80045c0:	080054a3 	.word	0x080054a3

080045c4 <LSM6DSL_Init>:
 * @brief  Initialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	331c      	adds	r3, #28
 80045d0:	2101      	movs	r1, #1
 80045d2:	4618      	mov	r0, r3
 80045d4:	f001 f9e5 	bl	80059a2 <lsm6dsl_auto_increment_set>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d002      	beq.n	80045e4 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 80045de:	f04f 33ff 	mov.w	r3, #4294967295
 80045e2:	e054      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	331c      	adds	r3, #28
 80045e8:	2101      	movs	r1, #1
 80045ea:	4618      	mov	r0, r3
 80045ec:	f001 f980 	bl	80058f0 <lsm6dsl_block_data_update_set>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d002      	beq.n	80045fc <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 80045f6:	f04f 33ff 	mov.w	r3, #4294967295
 80045fa:	e048      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	331c      	adds	r3, #28
 8004600:	2100      	movs	r1, #0
 8004602:	4618      	mov	r0, r3
 8004604:	f001 f9f3 	bl	80059ee <lsm6dsl_fifo_mode_set>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 800460e:	f04f 33ff 	mov.w	r3, #4294967295
 8004612:	e03c      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2204      	movs	r2, #4
 8004618:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	331c      	adds	r3, #28
 8004620:	2100      	movs	r1, #0
 8004622:	4618      	mov	r0, r3
 8004624:	f000 ffe6 	bl	80055f4 <lsm6dsl_xl_data_rate_set>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d002      	beq.n	8004634 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 800462e:	f04f 33ff 	mov.w	r3, #4294967295
 8004632:	e02c      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	331c      	adds	r3, #28
 8004638:	2100      	movs	r1, #0
 800463a:	4618      	mov	r0, r3
 800463c:	f000 ff7c 	bl	8005538 <lsm6dsl_xl_full_scale_set>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d002      	beq.n	800464c <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8004646:	f04f 33ff 	mov.w	r3, #4294967295
 800464a:	e020      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2204      	movs	r2, #4
 8004650:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	331c      	adds	r3, #28
 8004658:	2100      	movs	r1, #0
 800465a:	4618      	mov	r0, r3
 800465c:	f001 f8c0 	bl	80057e0 <lsm6dsl_gy_data_rate_set>
 8004660:	4603      	mov	r3, r0
 8004662:	2b00      	cmp	r3, #0
 8004664:	d002      	beq.n	800466c <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 8004666:	f04f 33ff 	mov.w	r3, #4294967295
 800466a:	e010      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	331c      	adds	r3, #28
 8004670:	2106      	movs	r1, #6
 8004672:	4618      	mov	r0, r3
 8004674:	f001 f84c 	bl	8005710 <lsm6dsl_gy_full_scale_set>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d002      	beq.n	8004684 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 800467e:	f04f 33ff 	mov.w	r3, #4294967295
 8004682:	e004      	b.n	800468e <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 800468c:	2300      	movs	r3, #0
}
 800468e:	4618      	mov	r0, r3
 8004690:	3708      	adds	r7, #8
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <LSM6DSL_DeInit>:
 * @brief  Deinitialize the LSM6DSL sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_DeInit(LSM6DSL_Object_t *pObj)
{
 8004696:	b580      	push	{r7, lr}
 8004698:	b082      	sub	sp, #8
 800469a:	af00      	add	r7, sp, #0
 800469c:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (LSM6DSL_ACC_Disable(pObj) != LSM6DSL_OK)
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f888 	bl	80047b4 <LSM6DSL_ACC_Disable>
 80046a4:	4603      	mov	r3, r0
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <LSM6DSL_DeInit+0x1a>
  {
    return LSM6DSL_ERROR;
 80046aa:	f04f 33ff 	mov.w	r3, #4294967295
 80046ae:	e015      	b.n	80046dc <LSM6DSL_DeInit+0x46>
  }

  if (LSM6DSL_GYRO_Disable(pObj) != LSM6DSL_OK)
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fa9a 	bl	8004bea <LSM6DSL_GYRO_Disable>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d002      	beq.n	80046c2 <LSM6DSL_DeInit+0x2c>
  {
    return LSM6DSL_ERROR;
 80046bc:	f04f 33ff 	mov.w	r3, #4294967295
 80046c0:	e00c      	b.n	80046dc <LSM6DSL_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_OFF;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  pObj->gyro_odr = LSM6DSL_GY_ODR_OFF;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2200      	movs	r2, #0
 80046ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  pObj->is_initialized = 0;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  return LSM6DSL_OK;
 80046da:	2300      	movs	r3, #0
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3708      	adds	r7, #8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <LSM6DSL_ReadID>:
 * @param  pObj the device pObj
 * @param  Id the WHO_AM_I value
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b082      	sub	sp, #8
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	331c      	adds	r3, #28
 80046f2:	6839      	ldr	r1, [r7, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f001 f943 	bl	8005980 <lsm6dsl_device_id_get>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d002      	beq.n	8004706 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8004700:	f04f 33ff 	mov.w	r3, #4294967295
 8004704:	e000      	b.n	8004708 <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8004706:	2300      	movs	r3, #0
}
 8004708:	4618      	mov	r0, r3
 800470a:	3708      	adds	r7, #8
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <LSM6DSL_GetCapabilities>:
 * @param  pObj Component object pointer
 * @param  Capabilities pointer to LSM6DSL sensor capabilities
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GetCapabilities(LSM6DSL_Object_t *pObj, LSM6DSL_Capabilities_t *Capabilities)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	2201      	movs	r2, #1
 800471e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	2201      	movs	r2, #1
 8004724:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2200      	movs	r2, #0
 800472a:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	2200      	movs	r2, #0
 8004730:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 2000;
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004738:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2210      	movs	r2, #16
 800473e:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	2200      	movs	r2, #0
 8004744:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6660.0f;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	4a07      	ldr	r2, [pc, #28]	; (8004768 <LSM6DSL_GetCapabilities+0x58>)
 800474a:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6660.0f;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	4a06      	ldr	r2, [pc, #24]	; (8004768 <LSM6DSL_GetCapabilities+0x58>)
 8004750:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	619a      	str	r2, [r3, #24]
  return LSM6DSL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr
 8004768:	45d02000 	.word	0x45d02000

0800476c <LSM6DSL_ACC_Enable>:
 * @brief  Enable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800477a:	2b01      	cmp	r3, #1
 800477c:	d101      	bne.n	8004782 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	e014      	b.n	80047ac <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f103 021c 	add.w	r2, r3, #28
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800478e:	4619      	mov	r1, r3
 8004790:	4610      	mov	r0, r2
 8004792:	f000 ff2f 	bl	80055f4 <lsm6dsl_xl_data_rate_set>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d002      	beq.n	80047a2 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 800479c:	f04f 33ff 	mov.w	r3, #4294967295
 80047a0:	e004      	b.n	80047ac <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <LSM6DSL_ACC_Disable>:
 * @brief  Disable the LSM6DSL accelerometer sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_Disable(LSM6DSL_Object_t *pObj)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d101      	bne.n	80047ca <LSM6DSL_ACC_Disable+0x16>
  {
    return LSM6DSL_OK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	e01f      	b.n	800480a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != LSM6DSL_OK)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f103 021c 	add.w	r2, r3, #28
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	332b      	adds	r3, #43	; 0x2b
 80047d4:	4619      	mov	r1, r3
 80047d6:	4610      	mov	r0, r2
 80047d8:	f000 ff32 	bl	8005640 <lsm6dsl_xl_data_rate_get>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d002      	beq.n	80047e8 <LSM6DSL_ACC_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 80047e2:	f04f 33ff 	mov.w	r3, #4294967295
 80047e6:	e010      	b.n	800480a <LSM6DSL_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	331c      	adds	r3, #28
 80047ec:	2100      	movs	r1, #0
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 ff00 	bl	80055f4 <lsm6dsl_xl_data_rate_set>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d002      	beq.n	8004800 <LSM6DSL_ACC_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 80047fa:	f04f 33ff 	mov.w	r3, #4294967295
 80047fe:	e004      	b.n	800480a <LSM6DSL_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  return LSM6DSL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
	...

08004814 <LSM6DSL_ACC_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b084      	sub	sp, #16
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
 800481c:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	331c      	adds	r3, #28
 8004826:	f107 020b 	add.w	r2, r7, #11
 800482a:	4611      	mov	r1, r2
 800482c:	4618      	mov	r0, r3
 800482e:	f000 fea9 	bl	8005584 <lsm6dsl_xl_full_scale_get>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004838:	f04f 33ff 	mov.w	r3, #4294967295
 800483c:	e023      	b.n	8004886 <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800483e:	7afb      	ldrb	r3, [r7, #11]
 8004840:	2b03      	cmp	r3, #3
 8004842:	d81b      	bhi.n	800487c <LSM6DSL_ACC_GetSensitivity+0x68>
 8004844:	a201      	add	r2, pc, #4	; (adr r2, 800484c <LSM6DSL_ACC_GetSensitivity+0x38>)
 8004846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800484a:	bf00      	nop
 800484c:	0800485d 	.word	0x0800485d
 8004850:	08004875 	.word	0x08004875
 8004854:	08004865 	.word	0x08004865
 8004858:	0800486d 	.word	0x0800486d
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	4a0c      	ldr	r2, [pc, #48]	; (8004890 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 8004860:	601a      	str	r2, [r3, #0]
      break;
 8004862:	e00f      	b.n	8004884 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	4a0b      	ldr	r2, [pc, #44]	; (8004894 <LSM6DSL_ACC_GetSensitivity+0x80>)
 8004868:	601a      	str	r2, [r3, #0]
      break;
 800486a:	e00b      	b.n	8004884 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	4a0a      	ldr	r2, [pc, #40]	; (8004898 <LSM6DSL_ACC_GetSensitivity+0x84>)
 8004870:	601a      	str	r2, [r3, #0]
      break;
 8004872:	e007      	b.n	8004884 <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	4a09      	ldr	r2, [pc, #36]	; (800489c <LSM6DSL_ACC_GetSensitivity+0x88>)
 8004878:	601a      	str	r2, [r3, #0]
      break;
 800487a:	e003      	b.n	8004884 <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 800487c:	f04f 33ff 	mov.w	r3, #4294967295
 8004880:	60fb      	str	r3, [r7, #12]
      break;
 8004882:	bf00      	nop
  }

  return ret;
 8004884:	68fb      	ldr	r3, [r7, #12]
}
 8004886:	4618      	mov	r0, r3
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	3d79db23 	.word	0x3d79db23
 8004894:	3df9db23 	.word	0x3df9db23
 8004898:	3e79db23 	.word	0x3e79db23
 800489c:	3ef9db23 	.word	0x3ef9db23

080048a0 <LSM6DSL_ACC_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80048aa:	2300      	movs	r3, #0
 80048ac:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	331c      	adds	r3, #28
 80048b2:	f107 020b 	add.w	r2, r7, #11
 80048b6:	4611      	mov	r1, r2
 80048b8:	4618      	mov	r0, r3
 80048ba:	f000 fec1 	bl	8005640 <lsm6dsl_xl_data_rate_get>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d002      	beq.n	80048ca <LSM6DSL_ACC_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 80048c4:	f04f 33ff 	mov.w	r3, #4294967295
 80048c8:	e054      	b.n	8004974 <LSM6DSL_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 80048ca:	7afb      	ldrb	r3, [r7, #11]
 80048cc:	2b0b      	cmp	r3, #11
 80048ce:	d84c      	bhi.n	800496a <LSM6DSL_ACC_GetOutputDataRate+0xca>
 80048d0:	a201      	add	r2, pc, #4	; (adr r2, 80048d8 <LSM6DSL_ACC_GetOutputDataRate+0x38>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	08004909 	.word	0x08004909
 80048dc:	0800491b 	.word	0x0800491b
 80048e0:	08004923 	.word	0x08004923
 80048e4:	0800492b 	.word	0x0800492b
 80048e8:	08004933 	.word	0x08004933
 80048ec:	0800493b 	.word	0x0800493b
 80048f0:	08004943 	.word	0x08004943
 80048f4:	0800494b 	.word	0x0800494b
 80048f8:	08004953 	.word	0x08004953
 80048fc:	0800495b 	.word	0x0800495b
 8004900:	08004963 	.word	0x08004963
 8004904:	08004913 	.word	0x08004913
  {
    case LSM6DSL_XL_ODR_OFF:
      *Odr = 0.0f;
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	601a      	str	r2, [r3, #0]
      break;
 8004910:	e02f      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1Hz6:
      *Odr = 1.6f;
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	4a19      	ldr	r2, [pc, #100]	; (800497c <LSM6DSL_ACC_GetOutputDataRate+0xdc>)
 8004916:	601a      	str	r2, [r3, #0]
      break;
 8004918:	e02b      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_12Hz5:
      *Odr = 12.5f;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	4a18      	ldr	r2, [pc, #96]	; (8004980 <LSM6DSL_ACC_GetOutputDataRate+0xe0>)
 800491e:	601a      	str	r2, [r3, #0]
      break;
 8004920:	e027      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_26Hz:
      *Odr = 26.0f;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	4a17      	ldr	r2, [pc, #92]	; (8004984 <LSM6DSL_ACC_GetOutputDataRate+0xe4>)
 8004926:	601a      	str	r2, [r3, #0]
      break;
 8004928:	e023      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_52Hz:
      *Odr = 52.0f;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	4a16      	ldr	r2, [pc, #88]	; (8004988 <LSM6DSL_ACC_GetOutputDataRate+0xe8>)
 800492e:	601a      	str	r2, [r3, #0]
      break;
 8004930:	e01f      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_104Hz:
      *Odr = 104.0f;
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	4a15      	ldr	r2, [pc, #84]	; (800498c <LSM6DSL_ACC_GetOutputDataRate+0xec>)
 8004936:	601a      	str	r2, [r3, #0]
      break;
 8004938:	e01b      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_208Hz:
      *Odr = 208.0f;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	4a14      	ldr	r2, [pc, #80]	; (8004990 <LSM6DSL_ACC_GetOutputDataRate+0xf0>)
 800493e:	601a      	str	r2, [r3, #0]
      break;
 8004940:	e017      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_416Hz:
      *Odr = 416.0f;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	4a13      	ldr	r2, [pc, #76]	; (8004994 <LSM6DSL_ACC_GetOutputDataRate+0xf4>)
 8004946:	601a      	str	r2, [r3, #0]
      break;
 8004948:	e013      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_833Hz:
      *Odr = 833.0f;
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	4a12      	ldr	r2, [pc, #72]	; (8004998 <LSM6DSL_ACC_GetOutputDataRate+0xf8>)
 800494e:	601a      	str	r2, [r3, #0]
      break;
 8004950:	e00f      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_1k66Hz:
      *Odr = 1660.0f;
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	4a11      	ldr	r2, [pc, #68]	; (800499c <LSM6DSL_ACC_GetOutputDataRate+0xfc>)
 8004956:	601a      	str	r2, [r3, #0]
      break;
 8004958:	e00b      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_3k33Hz:
      *Odr = 3330.0f;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	4a10      	ldr	r2, [pc, #64]	; (80049a0 <LSM6DSL_ACC_GetOutputDataRate+0x100>)
 800495e:	601a      	str	r2, [r3, #0]
      break;
 8004960:	e007      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    case LSM6DSL_XL_ODR_6k66Hz:
      *Odr = 6660.0f;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	4a0f      	ldr	r2, [pc, #60]	; (80049a4 <LSM6DSL_ACC_GetOutputDataRate+0x104>)
 8004966:	601a      	str	r2, [r3, #0]
      break;
 8004968:	e003      	b.n	8004972 <LSM6DSL_ACC_GetOutputDataRate+0xd2>

    default:
      ret = LSM6DSL_ERROR;
 800496a:	f04f 33ff 	mov.w	r3, #4294967295
 800496e:	60fb      	str	r3, [r7, #12]
      break;
 8004970:	bf00      	nop
  }

  return ret;
 8004972:	68fb      	ldr	r3, [r7, #12]
}
 8004974:	4618      	mov	r0, r3
 8004976:	3710      	adds	r7, #16
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	3fcccccd 	.word	0x3fcccccd
 8004980:	41480000 	.word	0x41480000
 8004984:	41d00000 	.word	0x41d00000
 8004988:	42500000 	.word	0x42500000
 800498c:	42d00000 	.word	0x42d00000
 8004990:	43500000 	.word	0x43500000
 8004994:	43d00000 	.word	0x43d00000
 8004998:	44504000 	.word	0x44504000
 800499c:	44cf8000 	.word	0x44cf8000
 80049a0:	45502000 	.word	0x45502000
 80049a4:	45d02000 	.word	0x45d02000

080049a8 <LSM6DSL_ACC_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d106      	bne.n	80049cc <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80049be:	ed97 0a00 	vldr	s0, [r7]
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fb36 	bl	8005034 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 80049c8:	4603      	mov	r3, r0
 80049ca:	e005      	b.n	80049d8 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 80049cc:	ed97 0a00 	vldr	s0, [r7]
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fbbb 	bl	800514c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 80049d6:	4603      	mov	r3, r0
  }
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3708      	adds	r7, #8
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <LSM6DSL_ACC_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetFullScale(LSM6DSL_Object_t *pObj, int32_t *FullScale)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	331c      	adds	r3, #28
 80049f2:	f107 020b 	add.w	r2, r7, #11
 80049f6:	4611      	mov	r1, r2
 80049f8:	4618      	mov	r0, r3
 80049fa:	f000 fdc3 	bl	8005584 <lsm6dsl_xl_full_scale_get>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d002      	beq.n	8004a0a <LSM6DSL_ACC_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004a04:	f04f 33ff 	mov.w	r3, #4294967295
 8004a08:	e023      	b.n	8004a52 <LSM6DSL_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 8004a0a:	7afb      	ldrb	r3, [r7, #11]
 8004a0c:	2b03      	cmp	r3, #3
 8004a0e:	d81b      	bhi.n	8004a48 <LSM6DSL_ACC_GetFullScale+0x68>
 8004a10:	a201      	add	r2, pc, #4	; (adr r2, 8004a18 <LSM6DSL_ACC_GetFullScale+0x38>)
 8004a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a16:	bf00      	nop
 8004a18:	08004a29 	.word	0x08004a29
 8004a1c:	08004a41 	.word	0x08004a41
 8004a20:	08004a31 	.word	0x08004a31
 8004a24:	08004a39 	.word	0x08004a39
  {
    case LSM6DSL_2g:
      *FullScale =  2;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	601a      	str	r2, [r3, #0]
      break;
 8004a2e:	e00f      	b.n	8004a50 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_4g:
      *FullScale =  4;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	2204      	movs	r2, #4
 8004a34:	601a      	str	r2, [r3, #0]
      break;
 8004a36:	e00b      	b.n	8004a50 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_8g:
      *FullScale =  8;
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	2208      	movs	r2, #8
 8004a3c:	601a      	str	r2, [r3, #0]
      break;
 8004a3e:	e007      	b.n	8004a50 <LSM6DSL_ACC_GetFullScale+0x70>

    case LSM6DSL_16g:
      *FullScale = 16;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2210      	movs	r2, #16
 8004a44:	601a      	str	r2, [r3, #0]
      break;
 8004a46:	e003      	b.n	8004a50 <LSM6DSL_ACC_GetFullScale+0x70>

    default:
      ret = LSM6DSL_ERROR;
 8004a48:	f04f 33ff 	mov.w	r3, #4294967295
 8004a4c:	60fb      	str	r3, [r7, #12]
      break;
 8004a4e:	bf00      	nop
  }

  return ret;
 8004a50:	68fb      	ldr	r3, [r7, #12]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop

08004a5c <LSM6DSL_ACC_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b084      	sub	sp, #16
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	dd0b      	ble.n	8004a84 <LSM6DSL_ACC_SetFullScale+0x28>
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	dd06      	ble.n	8004a80 <LSM6DSL_ACC_SetFullScale+0x24>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	dc01      	bgt.n	8004a7c <LSM6DSL_ACC_SetFullScale+0x20>
 8004a78:	2303      	movs	r3, #3
 8004a7a:	e004      	b.n	8004a86 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e002      	b.n	8004a86 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e000      	b.n	8004a86 <LSM6DSL_ACC_SetFullScale+0x2a>
 8004a84:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 8004a86:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	331c      	adds	r3, #28
 8004a8c:	7bfa      	ldrb	r2, [r7, #15]
 8004a8e:	4611      	mov	r1, r2
 8004a90:	4618      	mov	r0, r3
 8004a92:	f000 fd51 	bl	8005538 <lsm6dsl_xl_full_scale_set>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8004a9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004aa0:	e000      	b.n	8004aa4 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <LSM6DSL_ACC_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	331c      	adds	r3, #28
 8004aba:	f107 0208 	add.w	r2, r7, #8
 8004abe:	4611      	mov	r1, r2
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 ff4c 	bl	800595e <lsm6dsl_acceleration_raw_get>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d002      	beq.n	8004ad2 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8004acc:	f04f 33ff 	mov.w	r3, #4294967295
 8004ad0:	e00c      	b.n	8004aec <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004ad2:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004ada:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004ae2:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <LSM6DSL_ACC_GetAxes>:
 * @param  pObj the device pObj
 * @param  Acceleration pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 8004afe:	f04f 0300 	mov.w	r3, #0
 8004b02:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	331c      	adds	r3, #28
 8004b08:	f107 0210 	add.w	r2, r7, #16
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 ff25 	bl	800595e <lsm6dsl_acceleration_raw_get>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d002      	beq.n	8004b20 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 8004b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b1e:	e03c      	b.n	8004b9a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8004b20:	f107 030c 	add.w	r3, r7, #12
 8004b24:	4619      	mov	r1, r3
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7ff fe74 	bl	8004814 <LSM6DSL_ACC_GetSensitivity>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d002      	beq.n	8004b38 <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 8004b32:	f04f 33ff 	mov.w	r3, #4294967295
 8004b36:	e030      	b.n	8004b9a <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8004b38:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004b3c:	ee07 3a90 	vmov	s15, r3
 8004b40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b44:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b50:	ee17 2a90 	vmov	r2, s15
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004b58:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004b5c:	ee07 3a90 	vmov	s15, r3
 8004b60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b64:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b70:	ee17 2a90 	vmov	r2, s15
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004b78:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004b7c:	ee07 3a90 	vmov	s15, r3
 8004b80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004b84:	edd7 7a03 	vldr	s15, [r7, #12]
 8004b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004b90:	ee17 2a90 	vmov	r2, s15
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004b98:	2300      	movs	r3, #0
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3718      	adds	r7, #24
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}

08004ba2 <LSM6DSL_GYRO_Enable>:
 * @brief  Enable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Enable(LSM6DSL_Object_t *pObj)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	b082      	sub	sp, #8
 8004ba6:	af00      	add	r7, sp, #0
 8004ba8:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <LSM6DSL_GYRO_Enable+0x16>
  {
    return LSM6DSL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	e014      	b.n	8004be2 <LSM6DSL_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != LSM6DSL_OK)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f103 021c 	add.w	r2, r3, #28
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	4610      	mov	r0, r2
 8004bc8:	f000 fe0a 	bl	80057e0 <lsm6dsl_gy_data_rate_set>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d002      	beq.n	8004bd8 <LSM6DSL_GYRO_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8004bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8004bd6:	e004      	b.n	8004be2 <LSM6DSL_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3708      	adds	r7, #8
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}

08004bea <LSM6DSL_GYRO_Disable>:
 * @brief  Disable the LSM6DSL gyroscope sensor
 * @param  pObj the device pObj
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_Disable(LSM6DSL_Object_t *pObj)
{
 8004bea:	b580      	push	{r7, lr}
 8004bec:	b082      	sub	sp, #8
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <LSM6DSL_GYRO_Disable+0x16>
  {
    return LSM6DSL_OK;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	e01f      	b.n	8004c40 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != LSM6DSL_OK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f103 021c 	add.w	r2, r3, #28
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	332c      	adds	r3, #44	; 0x2c
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	f000 fe0d 	bl	800582c <lsm6dsl_gy_data_rate_get>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d002      	beq.n	8004c1e <LSM6DSL_GYRO_Disable+0x34>
  {
    return LSM6DSL_ERROR;
 8004c18:	f04f 33ff 	mov.w	r3, #4294967295
 8004c1c:	e010      	b.n	8004c40 <LSM6DSL_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	331c      	adds	r3, #28
 8004c22:	2100      	movs	r1, #0
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 fddb 	bl	80057e0 <lsm6dsl_gy_data_rate_set>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d002      	beq.n	8004c36 <LSM6DSL_GYRO_Disable+0x4c>
  {
    return LSM6DSL_ERROR;
 8004c30:	f04f 33ff 	mov.w	r3, #4294967295
 8004c34:	e004      	b.n	8004c40 <LSM6DSL_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return LSM6DSL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3708      	adds	r7, #8
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <LSM6DSL_GYRO_GetSensitivity>:
 * @param  pObj the device pObj
 * @param  Sensitivity pointer
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004c52:	2300      	movs	r3, #0
 8004c54:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	331c      	adds	r3, #28
 8004c5a:	f107 020b 	add.w	r2, r7, #11
 8004c5e:	4611      	mov	r1, r2
 8004c60:	4618      	mov	r0, r3
 8004c62:	f000 fd7b 	bl	800575c <lsm6dsl_gy_full_scale_get>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d002      	beq.n	8004c72 <LSM6DSL_GYRO_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8004c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c70:	e02d      	b.n	8004cce <LSM6DSL_GYRO_GetSensitivity+0x86>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 8004c72:	7afb      	ldrb	r3, [r7, #11]
 8004c74:	2b06      	cmp	r3, #6
 8004c76:	d825      	bhi.n	8004cc4 <LSM6DSL_GYRO_GetSensitivity+0x7c>
 8004c78:	a201      	add	r2, pc, #4	; (adr r2, 8004c80 <LSM6DSL_GYRO_GetSensitivity+0x38>)
 8004c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7e:	bf00      	nop
 8004c80:	08004ca5 	.word	0x08004ca5
 8004c84:	08004c9d 	.word	0x08004c9d
 8004c88:	08004cad 	.word	0x08004cad
 8004c8c:	08004cc5 	.word	0x08004cc5
 8004c90:	08004cb5 	.word	0x08004cb5
 8004c94:	08004cc5 	.word	0x08004cc5
 8004c98:	08004cbd 	.word	0x08004cbd
  {
    case LSM6DSL_125dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_125DPS;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	4a0e      	ldr	r2, [pc, #56]	; (8004cd8 <LSM6DSL_GYRO_GetSensitivity+0x90>)
 8004ca0:	601a      	str	r2, [r3, #0]
      break;
 8004ca2:	e013      	b.n	8004ccc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_250dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_250DPS;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	4a0d      	ldr	r2, [pc, #52]	; (8004cdc <LSM6DSL_GYRO_GetSensitivity+0x94>)
 8004ca8:	601a      	str	r2, [r3, #0]
      break;
 8004caa:	e00f      	b.n	8004ccc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_500dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_500DPS;
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	4a0c      	ldr	r2, [pc, #48]	; (8004ce0 <LSM6DSL_GYRO_GetSensitivity+0x98>)
 8004cb0:	601a      	str	r2, [r3, #0]
      break;
 8004cb2:	e00b      	b.n	8004ccc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_1000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_1000DPS;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	4a0b      	ldr	r2, [pc, #44]	; (8004ce4 <LSM6DSL_GYRO_GetSensitivity+0x9c>)
 8004cb8:	601a      	str	r2, [r3, #0]
      break;
 8004cba:	e007      	b.n	8004ccc <LSM6DSL_GYRO_GetSensitivity+0x84>

    case LSM6DSL_2000dps:
      *Sensitivity = LSM6DSL_GYRO_SENSITIVITY_FS_2000DPS;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	4a0a      	ldr	r2, [pc, #40]	; (8004ce8 <LSM6DSL_GYRO_GetSensitivity+0xa0>)
 8004cc0:	601a      	str	r2, [r3, #0]
      break;
 8004cc2:	e003      	b.n	8004ccc <LSM6DSL_GYRO_GetSensitivity+0x84>

    default:
      ret = LSM6DSL_ERROR;
 8004cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004cc8:	60fb      	str	r3, [r7, #12]
      break;
 8004cca:	bf00      	nop
  }

  return ret;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	408c0000 	.word	0x408c0000
 8004cdc:	410c0000 	.word	0x410c0000
 8004ce0:	418c0000 	.word	0x418c0000
 8004ce4:	420c0000 	.word	0x420c0000
 8004ce8:	428c0000 	.word	0x428c0000

08004cec <LSM6DSL_GYRO_GetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr pointer where the output data rate is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetOutputDataRate(LSM6DSL_Object_t *pObj, float *Odr)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
  lsm6dsl_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (lsm6dsl_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != LSM6DSL_OK)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	331c      	adds	r3, #28
 8004cfe:	f107 020b 	add.w	r2, r7, #11
 8004d02:	4611      	mov	r1, r2
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 fd91 	bl	800582c <lsm6dsl_gy_data_rate_get>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <LSM6DSL_GYRO_GetOutputDataRate+0x2a>
  {
    return LSM6DSL_ERROR;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
 8004d14:	e04e      	b.n	8004db4 <LSM6DSL_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 8004d16:	7afb      	ldrb	r3, [r7, #11]
 8004d18:	2b0a      	cmp	r3, #10
 8004d1a:	d846      	bhi.n	8004daa <LSM6DSL_GYRO_GetOutputDataRate+0xbe>
 8004d1c:	a201      	add	r2, pc, #4	; (adr r2, 8004d24 <LSM6DSL_GYRO_GetOutputDataRate+0x38>)
 8004d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d22:	bf00      	nop
 8004d24:	08004d51 	.word	0x08004d51
 8004d28:	08004d5b 	.word	0x08004d5b
 8004d2c:	08004d63 	.word	0x08004d63
 8004d30:	08004d6b 	.word	0x08004d6b
 8004d34:	08004d73 	.word	0x08004d73
 8004d38:	08004d7b 	.word	0x08004d7b
 8004d3c:	08004d83 	.word	0x08004d83
 8004d40:	08004d8b 	.word	0x08004d8b
 8004d44:	08004d93 	.word	0x08004d93
 8004d48:	08004d9b 	.word	0x08004d9b
 8004d4c:	08004da3 	.word	0x08004da3
  {
    case LSM6DSL_GY_ODR_OFF:
      *Odr = 0.0f;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	601a      	str	r2, [r3, #0]
      break;
 8004d58:	e02b      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_12Hz5:
      *Odr = 12.5f;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	4a17      	ldr	r2, [pc, #92]	; (8004dbc <LSM6DSL_GYRO_GetOutputDataRate+0xd0>)
 8004d5e:	601a      	str	r2, [r3, #0]
      break;
 8004d60:	e027      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_26Hz:
      *Odr = 26.0f;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	4a16      	ldr	r2, [pc, #88]	; (8004dc0 <LSM6DSL_GYRO_GetOutputDataRate+0xd4>)
 8004d66:	601a      	str	r2, [r3, #0]
      break;
 8004d68:	e023      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_52Hz:
      *Odr = 52.0f;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	4a15      	ldr	r2, [pc, #84]	; (8004dc4 <LSM6DSL_GYRO_GetOutputDataRate+0xd8>)
 8004d6e:	601a      	str	r2, [r3, #0]
      break;
 8004d70:	e01f      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_104Hz:
      *Odr = 104.0f;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	4a14      	ldr	r2, [pc, #80]	; (8004dc8 <LSM6DSL_GYRO_GetOutputDataRate+0xdc>)
 8004d76:	601a      	str	r2, [r3, #0]
      break;
 8004d78:	e01b      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_208Hz:
      *Odr = 208.0f;
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	4a13      	ldr	r2, [pc, #76]	; (8004dcc <LSM6DSL_GYRO_GetOutputDataRate+0xe0>)
 8004d7e:	601a      	str	r2, [r3, #0]
      break;
 8004d80:	e017      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_416Hz:
      *Odr = 416.0f;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	4a12      	ldr	r2, [pc, #72]	; (8004dd0 <LSM6DSL_GYRO_GetOutputDataRate+0xe4>)
 8004d86:	601a      	str	r2, [r3, #0]
      break;
 8004d88:	e013      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_833Hz:
      *Odr = 833.0f;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	4a11      	ldr	r2, [pc, #68]	; (8004dd4 <LSM6DSL_GYRO_GetOutputDataRate+0xe8>)
 8004d8e:	601a      	str	r2, [r3, #0]
      break;
 8004d90:	e00f      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_1k66Hz:
      *Odr =  1660.0f;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	4a10      	ldr	r2, [pc, #64]	; (8004dd8 <LSM6DSL_GYRO_GetOutputDataRate+0xec>)
 8004d96:	601a      	str	r2, [r3, #0]
      break;
 8004d98:	e00b      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_3k33Hz:
      *Odr =  3330.0f;
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	4a0f      	ldr	r2, [pc, #60]	; (8004ddc <LSM6DSL_GYRO_GetOutputDataRate+0xf0>)
 8004d9e:	601a      	str	r2, [r3, #0]
      break;
 8004da0:	e007      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    case LSM6DSL_GY_ODR_6k66Hz:
      *Odr =  6660.0f;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	4a0e      	ldr	r2, [pc, #56]	; (8004de0 <LSM6DSL_GYRO_GetOutputDataRate+0xf4>)
 8004da6:	601a      	str	r2, [r3, #0]
      break;
 8004da8:	e003      	b.n	8004db2 <LSM6DSL_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = LSM6DSL_ERROR;
 8004daa:	f04f 33ff 	mov.w	r3, #4294967295
 8004dae:	60fb      	str	r3, [r7, #12]
      break;
 8004db0:	bf00      	nop
  }

  return ret;
 8004db2:	68fb      	ldr	r3, [r7, #12]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3710      	adds	r7, #16
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	41480000 	.word	0x41480000
 8004dc0:	41d00000 	.word	0x41d00000
 8004dc4:	42500000 	.word	0x42500000
 8004dc8:	42d00000 	.word	0x42d00000
 8004dcc:	43500000 	.word	0x43500000
 8004dd0:	43d00000 	.word	0x43d00000
 8004dd4:	44504000 	.word	0x44504000
 8004dd8:	44cf8000 	.word	0x44cf8000
 8004ddc:	45502000 	.word	0x45502000
 8004de0:	45d02000 	.word	0x45d02000

08004de4 <LSM6DSL_GYRO_SetOutputDataRate>:
 * @param  pObj the device pObj
 * @param  Odr the output data rate value to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d106      	bne.n	8004e08 <LSM6DSL_GYRO_SetOutputDataRate+0x24>
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 8004dfa:	ed97 0a00 	vldr	s0, [r7]
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa26 	bl	8005250 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>
 8004e04:	4603      	mov	r3, r0
 8004e06:	e005      	b.n	8004e14 <LSM6DSL_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 8004e08:	ed97 0a00 	vldr	s0, [r7]
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 faab 	bl	8005368 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>
 8004e12:	4603      	mov	r3, r0
  }
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3708      	adds	r7, #8
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}

08004e1c <LSM6DSL_GYRO_GetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale pointer where the full scale is written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetFullScale(LSM6DSL_Object_t *pObj, int32_t  *FullScale)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != LSM6DSL_OK)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	331c      	adds	r3, #28
 8004e2e:	f107 020b 	add.w	r2, r7, #11
 8004e32:	4611      	mov	r1, r2
 8004e34:	4618      	mov	r0, r3
 8004e36:	f000 fc91 	bl	800575c <lsm6dsl_gy_full_scale_get>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d002      	beq.n	8004e46 <LSM6DSL_GYRO_GetFullScale+0x2a>
  {
    return LSM6DSL_ERROR;
 8004e40:	f04f 33ff 	mov.w	r3, #4294967295
 8004e44:	e030      	b.n	8004ea8 <LSM6DSL_GYRO_GetFullScale+0x8c>
  }

  switch (fs_low_level)
 8004e46:	7afb      	ldrb	r3, [r7, #11]
 8004e48:	2b06      	cmp	r3, #6
 8004e4a:	d828      	bhi.n	8004e9e <LSM6DSL_GYRO_GetFullScale+0x82>
 8004e4c:	a201      	add	r2, pc, #4	; (adr r2, 8004e54 <LSM6DSL_GYRO_GetFullScale+0x38>)
 8004e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e52:	bf00      	nop
 8004e54:	08004e79 	.word	0x08004e79
 8004e58:	08004e71 	.word	0x08004e71
 8004e5c:	08004e81 	.word	0x08004e81
 8004e60:	08004e9f 	.word	0x08004e9f
 8004e64:	08004e8b 	.word	0x08004e8b
 8004e68:	08004e9f 	.word	0x08004e9f
 8004e6c:	08004e95 	.word	0x08004e95
  {
    case LSM6DSL_125dps:
      *FullScale =  125;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	227d      	movs	r2, #125	; 0x7d
 8004e74:	601a      	str	r2, [r3, #0]
      break;
 8004e76:	e016      	b.n	8004ea6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_250dps:
      *FullScale =  250;
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	22fa      	movs	r2, #250	; 0xfa
 8004e7c:	601a      	str	r2, [r3, #0]
      break;
 8004e7e:	e012      	b.n	8004ea6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_500dps:
      *FullScale =  500;
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004e86:	601a      	str	r2, [r3, #0]
      break;
 8004e88:	e00d      	b.n	8004ea6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_1000dps:
      *FullScale = 1000;
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e90:	601a      	str	r2, [r3, #0]
      break;
 8004e92:	e008      	b.n	8004ea6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    case LSM6DSL_2000dps:
      *FullScale = 2000;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004e9a:	601a      	str	r2, [r3, #0]
      break;
 8004e9c:	e003      	b.n	8004ea6 <LSM6DSL_GYRO_GetFullScale+0x8a>

    default:
      ret = LSM6DSL_ERROR;
 8004e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004ea2:	60fb      	str	r3, [r7, #12]
      break;
 8004ea4:	bf00      	nop
  }

  return ret;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <LSM6DSL_GYRO_SetFullScale>:
 * @param  pObj the device pObj
 * @param  FullScale the functional full scale to be set
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
           : (FullScale <= 250)  ? LSM6DSL_250dps
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	2b7d      	cmp	r3, #125	; 0x7d
 8004ebe:	dd12      	ble.n	8004ee6 <LSM6DSL_GYRO_SetFullScale+0x36>
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2bfa      	cmp	r3, #250	; 0xfa
 8004ec4:	dd0d      	ble.n	8004ee2 <LSM6DSL_GYRO_SetFullScale+0x32>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004ecc:	dd07      	ble.n	8004ede <LSM6DSL_GYRO_SetFullScale+0x2e>
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ed4:	dc01      	bgt.n	8004eda <LSM6DSL_GYRO_SetFullScale+0x2a>
 8004ed6:	2304      	movs	r3, #4
 8004ed8:	e006      	b.n	8004ee8 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004eda:	2306      	movs	r3, #6
 8004edc:	e004      	b.n	8004ee8 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004ede:	2302      	movs	r3, #2
 8004ee0:	e002      	b.n	8004ee8 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	e000      	b.n	8004ee8 <LSM6DSL_GYRO_SetFullScale+0x38>
 8004ee6:	2301      	movs	r3, #1
  new_fs = (FullScale <= 125)  ? LSM6DSL_125dps
 8004ee8:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? LSM6DSL_500dps
           : (FullScale <= 1000) ? LSM6DSL_1000dps
           :                       LSM6DSL_2000dps;

  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	331c      	adds	r3, #28
 8004eee:	7bfa      	ldrb	r2, [r7, #15]
 8004ef0:	4611      	mov	r1, r2
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f000 fc0c 	bl	8005710 <lsm6dsl_gy_full_scale_set>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <LSM6DSL_GYRO_SetFullScale+0x54>
  {
    return LSM6DSL_ERROR;
 8004efe:	f04f 33ff 	mov.w	r3, #4294967295
 8004f02:	e000      	b.n	8004f06 <LSM6DSL_GYRO_SetFullScale+0x56>
  }

  return LSM6DSL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <LSM6DSL_GYRO_GetAxesRaw>:
 * @param  pObj the device pObj
 * @param  Value pointer where the raw values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
 8004f16:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	331c      	adds	r3, #28
 8004f1c:	f107 0208 	add.w	r2, r7, #8
 8004f20:	4611      	mov	r1, r2
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fd0a 	bl	800593c <lsm6dsl_angular_rate_raw_get>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <LSM6DSL_GYRO_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8004f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f32:	e00c      	b.n	8004f4e <LSM6DSL_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8004f34:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 8004f3c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 8004f44:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <LSM6DSL_GYRO_GetAxes>:
 * @param  pObj the device pObj
 * @param  AngularRate pointer where the values of the axes are written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_GYRO_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *AngularRate)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b086      	sub	sp, #24
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
 8004f5e:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity;

  /* Read raw data values. */
  if (lsm6dsl_angular_rate_raw_get(&(pObj->Ctx), data_raw.u8bit) != LSM6DSL_OK)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	331c      	adds	r3, #28
 8004f64:	f107 0210 	add.w	r2, r7, #16
 8004f68:	4611      	mov	r1, r2
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fce6 	bl	800593c <lsm6dsl_angular_rate_raw_get>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d002      	beq.n	8004f7c <LSM6DSL_GYRO_GetAxes+0x26>
  {
    return LSM6DSL_ERROR;
 8004f76:	f04f 33ff 	mov.w	r3, #4294967295
 8004f7a:	e03c      	b.n	8004ff6 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_GYRO_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 8004f7c:	f107 030c 	add.w	r3, r7, #12
 8004f80:	4619      	mov	r1, r3
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fe60 	bl	8004c48 <LSM6DSL_GYRO_GetSensitivity>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d002      	beq.n	8004f94 <LSM6DSL_GYRO_GetAxes+0x3e>
  {
    return LSM6DSL_ERROR;
 8004f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f92:	e030      	b.n	8004ff6 <LSM6DSL_GYRO_GetAxes+0xa0>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 8004f94:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004f98:	ee07 3a90 	vmov	s15, r3
 8004f9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fa0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fa8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fac:	ee17 2a90 	vmov	r2, s15
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 8004fb4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004fb8:	ee07 3a90 	vmov	s15, r3
 8004fbc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fc0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fc4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fc8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fcc:	ee17 2a90 	vmov	r2, s15
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 8004fd4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004fd8:	ee07 3a90 	vmov	s15, r3
 8004fdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004fe0:	edd7 7a03 	vldr	s15, [r7, #12]
 8004fe4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fe8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004fec:	ee17 2a90 	vmov	r2, s15
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3718      	adds	r7, #24
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}

08004ffe <LSM6DSL_Write_Reg>:
 * @param  Reg address to be written
 * @param  Data value to be written
 * @retval 0 in case of success, an error code otherwise
 */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8004ffe:	b580      	push	{r7, lr}
 8005000:	b082      	sub	sp, #8
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	70fb      	strb	r3, [r7, #3]
 800500a:	4613      	mov	r3, r2
 800500c:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f103 001c 	add.w	r0, r3, #28
 8005014:	1cba      	adds	r2, r7, #2
 8005016:	78f9      	ldrb	r1, [r7, #3]
 8005018:	2301      	movs	r3, #1
 800501a:	f000 fa75 	bl	8005508 <lsm6dsl_write_reg>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d002      	beq.n	800502a <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 8005024:	f04f 33ff 	mov.w	r3, #4294967295
 8005028:	e000      	b.n	800502c <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005040:	edd7 7a00 	vldr	s15, [r7]
 8005044:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005048:	eef4 7ac7 	vcmpe.f32	s15, s14
 800504c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005050:	d801      	bhi.n	8005056 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8005052:	2301      	movs	r3, #1
 8005054:	e058      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005056:	edd7 7a00 	vldr	s15, [r7]
 800505a:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800505e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005066:	d801      	bhi.n	800506c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8005068:	2302      	movs	r3, #2
 800506a:	e04d      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800506c:	edd7 7a00 	vldr	s15, [r7]
 8005070:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005130 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8005074:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800507c:	d801      	bhi.n	8005082 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800507e:	2303      	movs	r3, #3
 8005080:	e042      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005082:	edd7 7a00 	vldr	s15, [r7]
 8005086:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005134 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 800508a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800508e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005092:	d801      	bhi.n	8005098 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8005094:	2304      	movs	r3, #4
 8005096:	e037      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005098:	edd7 7a00 	vldr	s15, [r7]
 800509c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005138 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 80050a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050a8:	d801      	bhi.n	80050ae <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 80050aa:	2305      	movs	r3, #5
 80050ac:	e02c      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80050ae:	edd7 7a00 	vldr	s15, [r7]
 80050b2:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800513c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 80050b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050be:	d801      	bhi.n	80050c4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 80050c0:	2306      	movs	r3, #6
 80050c2:	e021      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80050c4:	edd7 7a00 	vldr	s15, [r7]
 80050c8:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005140 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 80050cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050d4:	d801      	bhi.n	80050da <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80050d6:	2307      	movs	r3, #7
 80050d8:	e016      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80050da:	edd7 7a00 	vldr	s15, [r7]
 80050de:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005144 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80050e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ea:	d801      	bhi.n	80050f0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80050ec:	2308      	movs	r3, #8
 80050ee:	e00b      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80050f0:	edd7 7a00 	vldr	s15, [r7]
 80050f4:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005148 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80050f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80050fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005100:	d801      	bhi.n	8005106 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 8005102:	2309      	movs	r3, #9
 8005104:	e000      	b.n	8005108 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8005106:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005108:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
          :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	331c      	adds	r3, #28
 800510e:	7bfa      	ldrb	r2, [r7, #15]
 8005110:	4611      	mov	r1, r2
 8005112:	4618      	mov	r0, r3
 8005114:	f000 fa6e 	bl	80055f4 <lsm6dsl_xl_data_rate_set>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d002      	beq.n	8005124 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 800511e:	f04f 33ff 	mov.w	r3, #4294967295
 8005122:	e000      	b.n	8005126 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005124:	2300      	movs	r3, #0
}
 8005126:	4618      	mov	r0, r3
 8005128:	3710      	adds	r7, #16
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	42500000 	.word	0x42500000
 8005134:	42d00000 	.word	0x42d00000
 8005138:	43500000 	.word	0x43500000
 800513c:	43d00000 	.word	0x43d00000
 8005140:	44504000 	.word	0x44504000
 8005144:	44cf8000 	.word	0x44cf8000
 8005148:	45502000 	.word	0x45502000

0800514c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
 8005154:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8005158:	edd7 7a00 	vldr	s15, [r7]
 800515c:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005160:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005168:	d801      	bhi.n	800516e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 800516a:	2301      	movs	r3, #1
 800516c:	e058      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800516e:	edd7 7a00 	vldr	s15, [r7]
 8005172:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005176:	eef4 7ac7 	vcmpe.f32	s15, s14
 800517a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800517e:	d801      	bhi.n	8005184 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8005180:	2302      	movs	r3, #2
 8005182:	e04d      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005184:	edd7 7a00 	vldr	s15, [r7]
 8005188:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005234 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 800518c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005194:	d801      	bhi.n	800519a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8005196:	2303      	movs	r3, #3
 8005198:	e042      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800519a:	edd7 7a00 	vldr	s15, [r7]
 800519e:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005238 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 80051a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051aa:	d801      	bhi.n	80051b0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 80051ac:	2304      	movs	r3, #4
 80051ae:	e037      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80051b0:	edd7 7a00 	vldr	s15, [r7]
 80051b4:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800523c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 80051b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c0:	d801      	bhi.n	80051c6 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 80051c2:	2305      	movs	r3, #5
 80051c4:	e02c      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80051c6:	edd7 7a00 	vldr	s15, [r7]
 80051ca:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8005240 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 80051ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051d6:	d801      	bhi.n	80051dc <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80051d8:	2306      	movs	r3, #6
 80051da:	e021      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80051dc:	edd7 7a00 	vldr	s15, [r7]
 80051e0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005244 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80051e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ec:	d801      	bhi.n	80051f2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80051ee:	2307      	movs	r3, #7
 80051f0:	e016      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80051f2:	edd7 7a00 	vldr	s15, [r7]
 80051f6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005248 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80051fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80051fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005202:	d801      	bhi.n	8005208 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 8005204:	2308      	movs	r3, #8
 8005206:	e00b      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8005208:	edd7 7a00 	vldr	s15, [r7]
 800520c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800524c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 8005210:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005218:	d801      	bhi.n	800521e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800521a:	2309      	movs	r3, #9
 800521c:	e000      	b.n	8005220 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800521e:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	f882 302b 	strb.w	r3, [r2, #43]	; 0x2b
                : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr
 8005234:	42500000 	.word	0x42500000
 8005238:	42d00000 	.word	0x42d00000
 800523c:	43500000 	.word	0x43500000
 8005240:	43d00000 	.word	0x43d00000
 8005244:	44504000 	.word	0x44504000
 8005248:	44cf8000 	.word	0x44cf8000
 800524c:	45502000 	.word	0x45502000

08005250 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
          : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 800525c:	edd7 7a00 	vldr	s15, [r7]
 8005260:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 8005264:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800526c:	d801      	bhi.n	8005272 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x22>
 800526e:	2301      	movs	r3, #1
 8005270:	e058      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005272:	edd7 7a00 	vldr	s15, [r7]
 8005276:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 800527a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800527e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005282:	d801      	bhi.n	8005288 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x38>
 8005284:	2302      	movs	r3, #2
 8005286:	e04d      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005288:	edd7 7a00 	vldr	s15, [r7]
 800528c:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800534c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 8005290:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005298:	d801      	bhi.n	800529e <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 800529a:	2303      	movs	r3, #3
 800529c:	e042      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800529e:	edd7 7a00 	vldr	s15, [r7]
 80052a2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8005350 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x100>
 80052a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052ae:	d801      	bhi.n	80052b4 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x64>
 80052b0:	2304      	movs	r3, #4
 80052b2:	e037      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80052b4:	edd7 7a00 	vldr	s15, [r7]
 80052b8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005354 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x104>
 80052bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052c4:	d801      	bhi.n	80052ca <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 80052c6:	2305      	movs	r3, #5
 80052c8:	e02c      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80052ca:	edd7 7a00 	vldr	s15, [r7]
 80052ce:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8005358 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x108>
 80052d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052da:	d801      	bhi.n	80052e0 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x90>
 80052dc:	2306      	movs	r3, #6
 80052de:	e021      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80052e0:	edd7 7a00 	vldr	s15, [r7]
 80052e4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800535c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 80052e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052f0:	d801      	bhi.n	80052f6 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 80052f2:	2307      	movs	r3, #7
 80052f4:	e016      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 80052f6:	edd7 7a00 	vldr	s15, [r7]
 80052fa:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8005360 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x110>
 80052fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005306:	d801      	bhi.n	800530c <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 8005308:	2308      	movs	r3, #8
 800530a:	e00b      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800530c:	edd7 7a00 	vldr	s15, [r7]
 8005310:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005364 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0x114>
 8005314:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800531c:	d801      	bhi.n	8005322 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800531e:	2309      	movs	r3, #9
 8005320:	e000      	b.n	8005324 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 8005322:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 8005324:	73fb      	strb	r3, [r7, #15]
          : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
          : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
          :                    LSM6DSL_GY_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	331c      	adds	r3, #28
 800532a:	7bfa      	ldrb	r2, [r7, #15]
 800532c:	4611      	mov	r1, r2
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fa56 	bl	80057e0 <lsm6dsl_gy_data_rate_set>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d002      	beq.n	8005340 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 800533a:	f04f 33ff 	mov.w	r3, #4294967295
 800533e:	e000      	b.n	8005342 <LSM6DSL_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	42500000 	.word	0x42500000
 8005350:	42d00000 	.word	0x42d00000
 8005354:	43500000 	.word	0x43500000
 8005358:	43d00000 	.word	0x43d00000
 800535c:	44504000 	.word	0x44504000
 8005360:	44cf8000 	.word	0x44cf8000
 8005364:	45502000 	.word	0x45502000

08005368 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled>:
 * @param  pObj the device pObj
 * @param  Odr the functional output data rate to be set
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t LSM6DSL_GYRO_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8005368:	b480      	push	{r7}
 800536a:	b083      	sub	sp, #12
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
                 : (Odr <=   26.0f) ? LSM6DSL_GY_ODR_26Hz
 8005374:	edd7 7a00 	vldr	s15, [r7]
 8005378:	eeb2 7a09 	vmov.f32	s14, #41	; 0x41480000  12.5
 800537c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005384:	d801      	bhi.n	800538a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x22>
 8005386:	2301      	movs	r3, #1
 8005388:	e058      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800538a:	edd7 7a00 	vldr	s15, [r7]
 800538e:	eeb3 7a0a 	vmov.f32	s14, #58	; 0x41d00000  26.0
 8005392:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005396:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800539a:	d801      	bhi.n	80053a0 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x38>
 800539c:	2302      	movs	r3, #2
 800539e:	e04d      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80053a0:	edd7 7a00 	vldr	s15, [r7]
 80053a4:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8005450 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 80053a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b0:	d801      	bhi.n	80053b6 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 80053b2:	2303      	movs	r3, #3
 80053b4:	e042      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80053b6:	edd7 7a00 	vldr	s15, [r7]
 80053ba:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8005454 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xec>
 80053be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c6:	d801      	bhi.n	80053cc <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x64>
 80053c8:	2304      	movs	r3, #4
 80053ca:	e037      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80053cc:	edd7 7a00 	vldr	s15, [r7]
 80053d0:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005458 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 80053d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053dc:	d801      	bhi.n	80053e2 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 80053de:	2305      	movs	r3, #5
 80053e0:	e02c      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80053e2:	edd7 7a00 	vldr	s15, [r7]
 80053e6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800545c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 80053ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f2:	d801      	bhi.n	80053f8 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x90>
 80053f4:	2306      	movs	r3, #6
 80053f6:	e021      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 80053f8:	edd7 7a00 	vldr	s15, [r7]
 80053fc:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8005460 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 8005400:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005408:	d801      	bhi.n	800540e <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800540a:	2307      	movs	r3, #7
 800540c:	e016      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800540e:	edd7 7a00 	vldr	s15, [r7]
 8005412:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8005464 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 8005416:	eef4 7ac7 	vcmpe.f32	s15, s14
 800541a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800541e:	d801      	bhi.n	8005424 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 8005420:	2308      	movs	r3, #8
 8005422:	e00b      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 8005424:	edd7 7a00 	vldr	s15, [r7]
 8005428:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8005468 <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0x100>
 800542c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	d801      	bhi.n	800543a <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 8005436:	2309      	movs	r3, #9
 8005438:	e000      	b.n	800543c <LSM6DSL_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800543a:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? LSM6DSL_GY_ODR_12Hz5
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	f882 302c 	strb.w	r3, [r2, #44]	; 0x2c
                 : (Odr <=  833.0f) ? LSM6DSL_GY_ODR_833Hz
                 : (Odr <= 1660.0f) ? LSM6DSL_GY_ODR_1k66Hz
                 : (Odr <= 3330.0f) ? LSM6DSL_GY_ODR_3k33Hz
                 :                    LSM6DSL_GY_ODR_6k66Hz;

  return LSM6DSL_OK;
 8005442:	2300      	movs	r3, #0
}
 8005444:	4618      	mov	r0, r3
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr
 8005450:	42500000 	.word	0x42500000
 8005454:	42d00000 	.word	0x42d00000
 8005458:	43500000 	.word	0x43500000
 800545c:	43d00000 	.word	0x43d00000
 8005460:	44504000 	.word	0x44504000
 8005464:	44cf8000 	.word	0x44cf8000
 8005468:	45502000 	.word	0x45502000

0800546c <ReadRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800546c:	b590      	push	{r4, r7, lr}
 800546e:	b087      	sub	sp, #28
 8005470:	af00      	add	r7, sp, #0
 8005472:	60f8      	str	r0, [r7, #12]
 8005474:	607a      	str	r2, [r7, #4]
 8005476:	461a      	mov	r2, r3
 8005478:	460b      	mov	r3, r1
 800547a:	72fb      	strb	r3, [r7, #11]
 800547c:	4613      	mov	r3, r2
 800547e:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	695c      	ldr	r4, [r3, #20]
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	7b1b      	ldrb	r3, [r3, #12]
 800548c:	b298      	uxth	r0, r3
 800548e:	7afb      	ldrb	r3, [r7, #11]
 8005490:	b299      	uxth	r1, r3
 8005492:	893b      	ldrh	r3, [r7, #8]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	47a0      	blx	r4
 8005498:	4603      	mov	r3, r0
}
 800549a:	4618      	mov	r0, r3
 800549c:	371c      	adds	r7, #28
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd90      	pop	{r4, r7, pc}

080054a2 <WriteRegWrap>:
 * @param  pData the stored data pointer
 * @param  Length the length
 * @retval 0 in case of success, an error code otherwise
 */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 80054a2:	b590      	push	{r4, r7, lr}
 80054a4:	b087      	sub	sp, #28
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	461a      	mov	r2, r3
 80054ae:	460b      	mov	r3, r1
 80054b0:	72fb      	strb	r3, [r7, #11]
 80054b2:	4613      	mov	r3, r2
 80054b4:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	691c      	ldr	r4, [r3, #16]
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	7b1b      	ldrb	r3, [r3, #12]
 80054c2:	b298      	uxth	r0, r3
 80054c4:	7afb      	ldrb	r3, [r7, #11]
 80054c6:	b299      	uxth	r1, r3
 80054c8:	893b      	ldrh	r3, [r7, #8]
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	47a0      	blx	r4
 80054ce:	4603      	mov	r3, r0
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	371c      	adds	r7, #28
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd90      	pop	{r4, r7, pc}

080054d8 <lsm6dsl_read_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_read_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                         uint16_t len)
{
 80054d8:	b590      	push	{r4, r7, lr}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	607a      	str	r2, [r7, #4]
 80054e2:	461a      	mov	r2, r3
 80054e4:	460b      	mov	r3, r1
 80054e6:	72fb      	strb	r3, [r7, #11]
 80054e8:	4613      	mov	r3, r2
 80054ea:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	685c      	ldr	r4, [r3, #4]
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	6898      	ldr	r0, [r3, #8]
 80054f4:	893b      	ldrh	r3, [r7, #8]
 80054f6:	7af9      	ldrb	r1, [r7, #11]
 80054f8:	687a      	ldr	r2, [r7, #4]
 80054fa:	47a0      	blx	r4
 80054fc:	6178      	str	r0, [r7, #20]
  return ret;
 80054fe:	697b      	ldr	r3, [r7, #20]
}
 8005500:	4618      	mov	r0, r3
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	bd90      	pop	{r4, r7, pc}

08005508 <lsm6dsl_write_reg>:
  * @retval       interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsl_write_reg(stmdev_ctx_t* ctx, uint8_t reg, uint8_t* data,
                          uint16_t len)
{
 8005508:	b590      	push	{r4, r7, lr}
 800550a:	b087      	sub	sp, #28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	607a      	str	r2, [r7, #4]
 8005512:	461a      	mov	r2, r3
 8005514:	460b      	mov	r3, r1
 8005516:	72fb      	strb	r3, [r7, #11]
 8005518:	4613      	mov	r3, r2
 800551a:	813b      	strh	r3, [r7, #8]
  int32_t ret;
  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681c      	ldr	r4, [r3, #0]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6898      	ldr	r0, [r3, #8]
 8005524:	893b      	ldrh	r3, [r7, #8]
 8005526:	7af9      	ldrb	r1, [r7, #11]
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	47a0      	blx	r4
 800552c:	6178      	str	r0, [r7, #20]
  return ret;
 800552e:	697b      	ldr	r3, [r7, #20]
}
 8005530:	4618      	mov	r0, r3
 8005532:	371c      	adds	r7, #28
 8005534:	46bd      	mov	sp, r7
 8005536:	bd90      	pop	{r4, r7, pc}

08005538 <lsm6dsl_xl_full_scale_set>:
  * @param  val    Change the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t val)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	460b      	mov	r3, r1
 8005542:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005544:	f107 0208 	add.w	r2, r7, #8
 8005548:	2301      	movs	r3, #1
 800554a:	2110      	movs	r1, #16
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f7ff ffc3 	bl	80054d8 <lsm6dsl_read_reg>
 8005552:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10f      	bne.n	800557a <lsm6dsl_xl_full_scale_set+0x42>
    ctrl1_xl.fs_xl = (uint8_t) val;
 800555a:	78fb      	ldrb	r3, [r7, #3]
 800555c:	f003 0303 	and.w	r3, r3, #3
 8005560:	b2da      	uxtb	r2, r3
 8005562:	7a3b      	ldrb	r3, [r7, #8]
 8005564:	f362 0383 	bfi	r3, r2, #2, #2
 8005568:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800556a:	f107 0208 	add.w	r2, r7, #8
 800556e:	2301      	movs	r3, #1
 8005570:	2110      	movs	r1, #16
 8005572:	6878      	ldr	r0, [r7, #4]
 8005574:	f7ff ffc8 	bl	8005508 <lsm6dsl_write_reg>
 8005578:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 800557a:	68fb      	ldr	r3, [r7, #12]
}
 800557c:	4618      	mov	r0, r3
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}

08005584 <lsm6dsl_xl_full_scale_get>:
  * @param  val    Get the values of fs_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_xl_t *val)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800558e:	f107 0208 	add.w	r2, r7, #8
 8005592:	2301      	movs	r3, #1
 8005594:	2110      	movs	r1, #16
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f7ff ff9e 	bl	80054d8 <lsm6dsl_read_reg>
 800559c:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.fs_xl) {
 800559e:	7a3b      	ldrb	r3, [r7, #8]
 80055a0:	f3c3 0381 	ubfx	r3, r3, #2, #2
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b03      	cmp	r3, #3
 80055a8:	d81a      	bhi.n	80055e0 <lsm6dsl_xl_full_scale_get+0x5c>
 80055aa:	a201      	add	r2, pc, #4	; (adr r2, 80055b0 <lsm6dsl_xl_full_scale_get+0x2c>)
 80055ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b0:	080055c1 	.word	0x080055c1
 80055b4:	080055c9 	.word	0x080055c9
 80055b8:	080055d1 	.word	0x080055d1
 80055bc:	080055d9 	.word	0x080055d9
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	2200      	movs	r2, #0
 80055c4:	701a      	strb	r2, [r3, #0]
      break;
 80055c6:	e00f      	b.n	80055e8 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	2201      	movs	r2, #1
 80055cc:	701a      	strb	r2, [r3, #0]
      break;
 80055ce:	e00b      	b.n	80055e8 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	2202      	movs	r2, #2
 80055d4:	701a      	strb	r2, [r3, #0]
      break;
 80055d6:	e007      	b.n	80055e8 <lsm6dsl_xl_full_scale_get+0x64>
    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	2203      	movs	r2, #3
 80055dc:	701a      	strb	r2, [r3, #0]
      break;
 80055de:	e003      	b.n	80055e8 <lsm6dsl_xl_full_scale_get+0x64>
    default:
      *val = LSM6DSL_XL_FS_ND;
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	2204      	movs	r2, #4
 80055e4:	701a      	strb	r2, [r3, #0]
      break;
 80055e6:	bf00      	nop
  }

  return ret;
 80055e8:	68fb      	ldr	r3, [r7, #12]
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop

080055f4 <lsm6dsl_xl_data_rate_set>:
  * @param  val    Change the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t val)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	6078      	str	r0, [r7, #4]
 80055fc:	460b      	mov	r3, r1
 80055fe:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005600:	f107 0208 	add.w	r2, r7, #8
 8005604:	2301      	movs	r3, #1
 8005606:	2110      	movs	r1, #16
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f7ff ff65 	bl	80054d8 <lsm6dsl_read_reg>
 800560e:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10f      	bne.n	8005636 <lsm6dsl_xl_data_rate_set+0x42>
    ctrl1_xl.odr_xl = (uint8_t) val;
 8005616:	78fb      	ldrb	r3, [r7, #3]
 8005618:	f003 030f 	and.w	r3, r3, #15
 800561c:	b2da      	uxtb	r2, r3
 800561e:	7a3b      	ldrb	r3, [r7, #8]
 8005620:	f362 1307 	bfi	r3, r2, #4, #4
 8005624:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 8005626:	f107 0208 	add.w	r2, r7, #8
 800562a:	2301      	movs	r3, #1
 800562c:	2110      	movs	r1, #16
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f7ff ff6a 	bl	8005508 <lsm6dsl_write_reg>
 8005634:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005636:	68fb      	ldr	r3, [r7, #12]
}
 8005638:	4618      	mov	r0, r3
 800563a:	3710      	adds	r7, #16
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}

08005640 <lsm6dsl_xl_data_rate_get>:
  * @param  val    Get the values of odr_xl in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_xl_t *val)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b084      	sub	sp, #16
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t*)&ctrl1_xl, 1);
 800564a:	f107 0208 	add.w	r2, r7, #8
 800564e:	2301      	movs	r3, #1
 8005650:	2110      	movs	r1, #16
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff ff40 	bl	80054d8 <lsm6dsl_read_reg>
 8005658:	60f8      	str	r0, [r7, #12]
  switch (ctrl1_xl.odr_xl) {
 800565a:	7a3b      	ldrb	r3, [r7, #8]
 800565c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b0b      	cmp	r3, #11
 8005664:	d84a      	bhi.n	80056fc <lsm6dsl_xl_data_rate_get+0xbc>
 8005666:	a201      	add	r2, pc, #4	; (adr r2, 800566c <lsm6dsl_xl_data_rate_get+0x2c>)
 8005668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800566c:	0800569d 	.word	0x0800569d
 8005670:	080056a5 	.word	0x080056a5
 8005674:	080056ad 	.word	0x080056ad
 8005678:	080056b5 	.word	0x080056b5
 800567c:	080056bd 	.word	0x080056bd
 8005680:	080056c5 	.word	0x080056c5
 8005684:	080056cd 	.word	0x080056cd
 8005688:	080056d5 	.word	0x080056d5
 800568c:	080056dd 	.word	0x080056dd
 8005690:	080056e5 	.word	0x080056e5
 8005694:	080056ed 	.word	0x080056ed
 8005698:	080056f5 	.word	0x080056f5
    case LSM6DSL_XL_ODR_OFF:
      *val = LSM6DSL_XL_ODR_OFF;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2200      	movs	r2, #0
 80056a0:	701a      	strb	r2, [r3, #0]
      break;
 80056a2:	e02f      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_12Hz5:
      *val = LSM6DSL_XL_ODR_12Hz5;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	2201      	movs	r2, #1
 80056a8:	701a      	strb	r2, [r3, #0]
      break;
 80056aa:	e02b      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_26Hz:
      *val = LSM6DSL_XL_ODR_26Hz;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	2202      	movs	r2, #2
 80056b0:	701a      	strb	r2, [r3, #0]
      break;
 80056b2:	e027      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_52Hz:
      *val = LSM6DSL_XL_ODR_52Hz;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	2203      	movs	r2, #3
 80056b8:	701a      	strb	r2, [r3, #0]
      break;
 80056ba:	e023      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_104Hz:
      *val = LSM6DSL_XL_ODR_104Hz;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	2204      	movs	r2, #4
 80056c0:	701a      	strb	r2, [r3, #0]
      break;
 80056c2:	e01f      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_208Hz:
      *val = LSM6DSL_XL_ODR_208Hz;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	2205      	movs	r2, #5
 80056c8:	701a      	strb	r2, [r3, #0]
      break;
 80056ca:	e01b      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_416Hz:
      *val = LSM6DSL_XL_ODR_416Hz;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2206      	movs	r2, #6
 80056d0:	701a      	strb	r2, [r3, #0]
      break;
 80056d2:	e017      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_833Hz:
      *val = LSM6DSL_XL_ODR_833Hz;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	2207      	movs	r2, #7
 80056d8:	701a      	strb	r2, [r3, #0]
      break;
 80056da:	e013      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1k66Hz:
      *val = LSM6DSL_XL_ODR_1k66Hz;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2208      	movs	r2, #8
 80056e0:	701a      	strb	r2, [r3, #0]
      break;
 80056e2:	e00f      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_3k33Hz:
      *val = LSM6DSL_XL_ODR_3k33Hz;
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	2209      	movs	r2, #9
 80056e8:	701a      	strb	r2, [r3, #0]
      break;
 80056ea:	e00b      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_6k66Hz:
      *val = LSM6DSL_XL_ODR_6k66Hz;
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	220a      	movs	r2, #10
 80056f0:	701a      	strb	r2, [r3, #0]
      break;
 80056f2:	e007      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    case LSM6DSL_XL_ODR_1Hz6:
      *val = LSM6DSL_XL_ODR_1Hz6;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	220b      	movs	r2, #11
 80056f8:	701a      	strb	r2, [r3, #0]
      break;
 80056fa:	e003      	b.n	8005704 <lsm6dsl_xl_data_rate_get+0xc4>
    default:
      *val = LSM6DSL_XL_ODR_ND;
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	220c      	movs	r2, #12
 8005700:	701a      	strb	r2, [r3, #0]
      break;
 8005702:	bf00      	nop
  }

  return ret;
 8005704:	68fb      	ldr	r3, [r7, #12]
}
 8005706:	4618      	mov	r0, r3
 8005708:	3710      	adds	r7, #16
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop

08005710 <lsm6dsl_gy_full_scale_set>:
  * @param  val    Change the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t val)
{
 8005710:	b580      	push	{r7, lr}
 8005712:	b084      	sub	sp, #16
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	460b      	mov	r3, r1
 800571a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 800571c:	f107 0208 	add.w	r2, r7, #8
 8005720:	2301      	movs	r3, #1
 8005722:	2111      	movs	r1, #17
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f7ff fed7 	bl	80054d8 <lsm6dsl_read_reg>
 800572a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d10f      	bne.n	8005752 <lsm6dsl_gy_full_scale_set+0x42>
    ctrl2_g.fs_g = (uint8_t) val;
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	f003 0307 	and.w	r3, r3, #7
 8005738:	b2da      	uxtb	r2, r3
 800573a:	7a3b      	ldrb	r3, [r7, #8]
 800573c:	f362 0343 	bfi	r3, r2, #1, #3
 8005740:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005742:	f107 0208 	add.w	r2, r7, #8
 8005746:	2301      	movs	r3, #1
 8005748:	2111      	movs	r1, #17
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f7ff fedc 	bl	8005508 <lsm6dsl_write_reg>
 8005750:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005752:	68fb      	ldr	r3, [r7, #12]
}
 8005754:	4618      	mov	r0, r3
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <lsm6dsl_gy_full_scale_get>:
  * @param  val    Get the values of fs_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_get(stmdev_ctx_t *ctx, lsm6dsl_fs_g_t *val)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005766:	f107 0208 	add.w	r2, r7, #8
 800576a:	2301      	movs	r3, #1
 800576c:	2111      	movs	r1, #17
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff feb2 	bl	80054d8 <lsm6dsl_read_reg>
 8005774:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.fs_g) {
 8005776:	7a3b      	ldrb	r3, [r7, #8]
 8005778:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b06      	cmp	r3, #6
 8005780:	d824      	bhi.n	80057cc <lsm6dsl_gy_full_scale_get+0x70>
 8005782:	a201      	add	r2, pc, #4	; (adr r2, 8005788 <lsm6dsl_gy_full_scale_get+0x2c>)
 8005784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005788:	080057a5 	.word	0x080057a5
 800578c:	080057ad 	.word	0x080057ad
 8005790:	080057b5 	.word	0x080057b5
 8005794:	080057cd 	.word	0x080057cd
 8005798:	080057bd 	.word	0x080057bd
 800579c:	080057cd 	.word	0x080057cd
 80057a0:	080057c5 	.word	0x080057c5
    case LSM6DSL_250dps:
      *val = LSM6DSL_250dps;
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	2200      	movs	r2, #0
 80057a8:	701a      	strb	r2, [r3, #0]
      break;
 80057aa:	e013      	b.n	80057d4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_125dps:
      *val = LSM6DSL_125dps;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2201      	movs	r2, #1
 80057b0:	701a      	strb	r2, [r3, #0]
      break;
 80057b2:	e00f      	b.n	80057d4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_500dps:
      *val = LSM6DSL_500dps;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2202      	movs	r2, #2
 80057b8:	701a      	strb	r2, [r3, #0]
      break;
 80057ba:	e00b      	b.n	80057d4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_1000dps:
      *val = LSM6DSL_1000dps;
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	2204      	movs	r2, #4
 80057c0:	701a      	strb	r2, [r3, #0]
      break;
 80057c2:	e007      	b.n	80057d4 <lsm6dsl_gy_full_scale_get+0x78>
    case LSM6DSL_2000dps:
      *val = LSM6DSL_2000dps;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	2206      	movs	r2, #6
 80057c8:	701a      	strb	r2, [r3, #0]
      break;
 80057ca:	e003      	b.n	80057d4 <lsm6dsl_gy_full_scale_get+0x78>
    default:
      *val = LSM6DSL_GY_FS_ND;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	2207      	movs	r2, #7
 80057d0:	701a      	strb	r2, [r3, #0]
      break;
 80057d2:	bf00      	nop
  }

  return ret;
 80057d4:	68fb      	ldr	r3, [r7, #12]
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop

080057e0 <lsm6dsl_gy_data_rate_set>:
  * @param  val    Change the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t val)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b084      	sub	sp, #16
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	460b      	mov	r3, r1
 80057ea:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 80057ec:	f107 0208 	add.w	r2, r7, #8
 80057f0:	2301      	movs	r3, #1
 80057f2:	2111      	movs	r1, #17
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f7ff fe6f 	bl	80054d8 <lsm6dsl_read_reg>
 80057fa:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d10f      	bne.n	8005822 <lsm6dsl_gy_data_rate_set+0x42>
    ctrl2_g.odr_g = (uint8_t) val;
 8005802:	78fb      	ldrb	r3, [r7, #3]
 8005804:	f003 030f 	and.w	r3, r3, #15
 8005808:	b2da      	uxtb	r2, r3
 800580a:	7a3b      	ldrb	r3, [r7, #8]
 800580c:	f362 1307 	bfi	r3, r2, #4, #4
 8005810:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005812:	f107 0208 	add.w	r2, r7, #8
 8005816:	2301      	movs	r3, #1
 8005818:	2111      	movs	r1, #17
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f7ff fe74 	bl	8005508 <lsm6dsl_write_reg>
 8005820:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005822:	68fb      	ldr	r3, [r7, #12]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <lsm6dsl_gy_data_rate_get>:
  * @param  val    Get the values of odr_g in reg CTRL2_G
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_get(stmdev_ctx_t *ctx, lsm6dsl_odr_g_t *val)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t*)&ctrl2_g, 1);
 8005836:	f107 0208 	add.w	r2, r7, #8
 800583a:	2301      	movs	r3, #1
 800583c:	2111      	movs	r1, #17
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	f7ff fe4a 	bl	80054d8 <lsm6dsl_read_reg>
 8005844:	60f8      	str	r0, [r7, #12]
  switch (ctrl2_g.odr_g) {
 8005846:	7a3b      	ldrb	r3, [r7, #8]
 8005848:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b0a      	cmp	r3, #10
 8005850:	d844      	bhi.n	80058dc <lsm6dsl_gy_data_rate_get+0xb0>
 8005852:	a201      	add	r2, pc, #4	; (adr r2, 8005858 <lsm6dsl_gy_data_rate_get+0x2c>)
 8005854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005858:	08005885 	.word	0x08005885
 800585c:	0800588d 	.word	0x0800588d
 8005860:	08005895 	.word	0x08005895
 8005864:	0800589d 	.word	0x0800589d
 8005868:	080058a5 	.word	0x080058a5
 800586c:	080058ad 	.word	0x080058ad
 8005870:	080058b5 	.word	0x080058b5
 8005874:	080058bd 	.word	0x080058bd
 8005878:	080058c5 	.word	0x080058c5
 800587c:	080058cd 	.word	0x080058cd
 8005880:	080058d5 	.word	0x080058d5
    case LSM6DSL_GY_ODR_OFF:
      *val = LSM6DSL_GY_ODR_OFF;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	2200      	movs	r2, #0
 8005888:	701a      	strb	r2, [r3, #0]
      break;
 800588a:	e02b      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_12Hz5:
      *val = LSM6DSL_GY_ODR_12Hz5;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	2201      	movs	r2, #1
 8005890:	701a      	strb	r2, [r3, #0]
      break;
 8005892:	e027      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_26Hz:
      *val = LSM6DSL_GY_ODR_26Hz;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	2202      	movs	r2, #2
 8005898:	701a      	strb	r2, [r3, #0]
      break;
 800589a:	e023      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_52Hz:
      *val = LSM6DSL_GY_ODR_52Hz;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	2203      	movs	r2, #3
 80058a0:	701a      	strb	r2, [r3, #0]
      break;
 80058a2:	e01f      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_104Hz:
      *val = LSM6DSL_GY_ODR_104Hz;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	2204      	movs	r2, #4
 80058a8:	701a      	strb	r2, [r3, #0]
      break;
 80058aa:	e01b      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_208Hz:
      *val = LSM6DSL_GY_ODR_208Hz;
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2205      	movs	r2, #5
 80058b0:	701a      	strb	r2, [r3, #0]
      break;
 80058b2:	e017      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_416Hz:
      *val = LSM6DSL_GY_ODR_416Hz;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	2206      	movs	r2, #6
 80058b8:	701a      	strb	r2, [r3, #0]
      break;
 80058ba:	e013      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_833Hz:
      *val = LSM6DSL_GY_ODR_833Hz;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	2207      	movs	r2, #7
 80058c0:	701a      	strb	r2, [r3, #0]
      break;
 80058c2:	e00f      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_1k66Hz:
      *val = LSM6DSL_GY_ODR_1k66Hz;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	2208      	movs	r2, #8
 80058c8:	701a      	strb	r2, [r3, #0]
      break;
 80058ca:	e00b      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_3k33Hz:
      *val = LSM6DSL_GY_ODR_3k33Hz;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	2209      	movs	r2, #9
 80058d0:	701a      	strb	r2, [r3, #0]
      break;
 80058d2:	e007      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    case LSM6DSL_GY_ODR_6k66Hz:
      *val = LSM6DSL_GY_ODR_6k66Hz;
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	220a      	movs	r2, #10
 80058d8:	701a      	strb	r2, [r3, #0]
      break;
 80058da:	e003      	b.n	80058e4 <lsm6dsl_gy_data_rate_get+0xb8>
    default:
      *val = LSM6DSL_GY_ODR_ND;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	220b      	movs	r2, #11
 80058e0:	701a      	strb	r2, [r3, #0]
      break;
 80058e2:	bf00      	nop
  }

  return ret;
 80058e4:	68fb      	ldr	r3, [r7, #12]
}
 80058e6:	4618      	mov	r0, r3
 80058e8:	3710      	adds	r7, #16
 80058ea:	46bd      	mov	sp, r7
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop

080058f0 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	460b      	mov	r3, r1
 80058fa:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80058fc:	f107 0208 	add.w	r2, r7, #8
 8005900:	2301      	movs	r3, #1
 8005902:	2112      	movs	r1, #18
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f7ff fde7 	bl	80054d8 <lsm6dsl_read_reg>
 800590a:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d10f      	bne.n	8005932 <lsm6dsl_block_data_update_set+0x42>
    ctrl3_c.bdu = val;
 8005912:	78fb      	ldrb	r3, [r7, #3]
 8005914:	f003 0301 	and.w	r3, r3, #1
 8005918:	b2da      	uxtb	r2, r3
 800591a:	7a3b      	ldrb	r3, [r7, #8]
 800591c:	f362 1386 	bfi	r3, r2, #6, #1
 8005920:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 8005922:	f107 0208 	add.w	r2, r7, #8
 8005926:	2301      	movs	r3, #1
 8005928:	2112      	movs	r1, #18
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7ff fdec 	bl	8005508 <lsm6dsl_write_reg>
 8005930:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005932:	68fb      	ldr	r3, [r7, #12]
}
 8005934:	4618      	mov	r0, r3
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <lsm6dsl_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_angular_rate_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_G, buff, 6);
 8005946:	2306      	movs	r3, #6
 8005948:	683a      	ldr	r2, [r7, #0]
 800594a:	2122      	movs	r1, #34	; 0x22
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f7ff fdc3 	bl	80054d8 <lsm6dsl_read_reg>
 8005952:	60f8      	str	r0, [r7, #12]
  return ret;
 8005954:	68fb      	ldr	r3, [r7, #12]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	6078      	str	r0, [r7, #4]
 8005966:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 8005968:	2306      	movs	r3, #6
 800596a:	683a      	ldr	r2, [r7, #0]
 800596c:	2128      	movs	r1, #40	; 0x28
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7ff fdb2 	bl	80054d8 <lsm6dsl_read_reg>
 8005974:	60f8      	str	r0, [r7, #12]
  return ret;
 8005976:	68fb      	ldr	r3, [r7, #12]
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 800598a:	2301      	movs	r3, #1
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	210f      	movs	r1, #15
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7ff fda1 	bl	80054d8 <lsm6dsl_read_reg>
 8005996:	60f8      	str	r0, [r7, #12]
  return ret;
 8005998:	68fb      	ldr	r3, [r7, #12]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}

080059a2 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b084      	sub	sp, #16
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
 80059aa:	460b      	mov	r3, r1
 80059ac:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80059ae:	f107 0208 	add.w	r2, r7, #8
 80059b2:	2301      	movs	r3, #1
 80059b4:	2112      	movs	r1, #18
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f7ff fd8e 	bl	80054d8 <lsm6dsl_read_reg>
 80059bc:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d10f      	bne.n	80059e4 <lsm6dsl_auto_increment_set+0x42>
    ctrl3_c.if_inc = val;
 80059c4:	78fb      	ldrb	r3, [r7, #3]
 80059c6:	f003 0301 	and.w	r3, r3, #1
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	7a3b      	ldrb	r3, [r7, #8]
 80059ce:	f362 0382 	bfi	r3, r2, #2, #1
 80059d2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t*)&ctrl3_c, 1);
 80059d4:	f107 0208 	add.w	r2, r7, #8
 80059d8:	2301      	movs	r3, #1
 80059da:	2112      	movs	r1, #18
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff fd93 	bl	8005508 <lsm6dsl_write_reg>
 80059e2:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 80059e4:	68fb      	ldr	r3, [r7, #12]
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3710      	adds	r7, #16
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}

080059ee <lsm6dsl_fifo_mode_set>:
  * @param  val    Change the values of fifo_mode in reg FIFO_CTRL5
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(stmdev_ctx_t *ctx, lsm6dsl_fifo_mode_t val)
{
 80059ee:	b580      	push	{r7, lr}
 80059f0:	b084      	sub	sp, #16
 80059f2:	af00      	add	r7, sp, #0
 80059f4:	6078      	str	r0, [r7, #4]
 80059f6:	460b      	mov	r3, r1
 80059f8:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 80059fa:	f107 0208 	add.w	r2, r7, #8
 80059fe:	2301      	movs	r3, #1
 8005a00:	210a      	movs	r1, #10
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f7ff fd68 	bl	80054d8 <lsm6dsl_read_reg>
 8005a08:	60f8      	str	r0, [r7, #12]
  if(ret == 0){
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d10f      	bne.n	8005a30 <lsm6dsl_fifo_mode_set+0x42>
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	f003 0307 	and.w	r3, r3, #7
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	7a3b      	ldrb	r3, [r7, #8]
 8005a1a:	f362 0302 	bfi	r3, r2, #0, #3
 8005a1e:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5, (uint8_t*)&fifo_ctrl5, 1);
 8005a20:	f107 0208 	add.w	r2, r7, #8
 8005a24:	2301      	movs	r3, #1
 8005a26:	210a      	movs	r1, #10
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f7ff fd6d 	bl	8005508 <lsm6dsl_write_reg>
 8005a2e:	60f8      	str	r0, [r7, #12]
  }
  return ret;
 8005a30:	68fb      	ldr	r3, [r7, #12]
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3710      	adds	r7, #16
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}

08005a3a <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8005a3a:	b580      	push	{r7, lr}
 8005a3c:	b084      	sub	sp, #16
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	6078      	str	r0, [r7, #4]
 8005a42:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a44:	2300      	movs	r3, #0
 8005a46:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 8005a48:	6839      	ldr	r1, [r7, #0]
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f004 fdd6 	bl	800a5fc <VL53L0X_get_device_info>
 8005a50:	4603      	mov	r3, r0
 8005a52:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005a54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3710      	adds	r7, #16
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b084      	sub	sp, #16
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8005a6e:	6839      	ldr	r1, [r7, #0]
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f001 fc54 	bl	800731e <VL53L0X_get_offset_calibration_data_micro_meter>
 8005a76:	4603      	mov	r3, r0
 8005a78:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8005a7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	3710      	adds	r7, #16
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bd80      	pop	{r7, pc}
	...

08005a88 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8005a88:	b5b0      	push	{r4, r5, r7, lr}
 8005a8a:	b094      	sub	sp, #80	; 0x50
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a90:	2300      	movs	r3, #0
 8005a92:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8005a96:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d107      	bne.n	8005aae <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	2188      	movs	r1, #136	; 0x88
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f004 ff6a 	bl	800a97c <VL53L0X_WrByte>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005abc:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8005ac6:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a71      	ldr	r2, [pc, #452]	; (8005c94 <VL53L0X_DataInit+0x20c>)
 8005ace:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a70      	ldr	r2, [pc, #448]	; (8005c98 <VL53L0X_DataInit+0x210>)
 8005ad6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005ae0:	f107 0308 	add.w	r3, r7, #8
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f000 fa5a 	bl	8005fa0 <VL53L0X_GetDeviceParameters>
 8005aec:	4603      	mov	r3, r0
 8005aee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8005af2:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d112      	bne.n	8005b20 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8005afa:	2300      	movs	r3, #0
 8005afc:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8005afe:	2300      	movs	r3, #0
 8005b00:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f103 0410 	add.w	r4, r3, #16
 8005b08:	f107 0508 	add.w	r5, r7, #8
 8005b0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005b1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2264      	movs	r2, #100	; 0x64
 8005b24:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f44f 7261 	mov.w	r2, #900	; 0x384
 8005b2e:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005b38:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 8005b42:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005b4e:	2300      	movs	r3, #0
 8005b50:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b52:	e014      	b.n	8005b7e <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 8005b54:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d114      	bne.n	8005b86 <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8005b5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	2201      	movs	r2, #1
 8005b62:	4619      	mov	r1, r3
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 fd67 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8005b72:	4313      	orrs	r3, r2
 8005b74:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005b78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b80:	2b05      	cmp	r3, #5
 8005b82:	dde7      	ble.n	8005b54 <VL53L0X_DataInit+0xcc>
 8005b84:	e000      	b.n	8005b88 <VL53L0X_DataInit+0x100>
		else
			break;
 8005b86:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8005b88:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d107      	bne.n	8005ba0 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005b90:	2200      	movs	r2, #0
 8005b92:	2102      	movs	r1, #2
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 fd4f 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 8005b9a:	4603      	mov	r3, r0
 8005b9c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005ba0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d107      	bne.n	8005bb8 <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005ba8:	2200      	movs	r2, #0
 8005baa:	2103      	movs	r1, #3
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 fd43 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005bb8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d107      	bne.n	8005bd0 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	2104      	movs	r1, #4
 8005bc4:	6878      	ldr	r0, [r7, #4]
 8005bc6:	f000 fd37 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005bd0:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d107      	bne.n	8005be8 <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2105      	movs	r1, #5
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fd2b 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 8005be2:	4603      	mov	r3, r0
 8005be4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8005be8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d108      	bne.n	8005c02 <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005bf0:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8005bf4:	2100      	movs	r1, #0
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 fdce 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005c02:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d108      	bne.n	8005c1c <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005c0a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c0e:	2101      	movs	r1, #1
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 fdc1 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 8005c16:	4603      	mov	r3, r0
 8005c18:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c1c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d108      	bne.n	8005c36 <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005c24:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8005c28:	2102      	movs	r1, #2
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 fdb4 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c36:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d107      	bne.n	8005c4e <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005c3e:	2200      	movs	r2, #0
 8005c40:	2103      	movs	r1, #3
 8005c42:	6878      	ldr	r0, [r7, #4]
 8005c44:	f000 fda8 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005c4e:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10f      	bne.n	8005c76 <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	22ff      	movs	r2, #255	; 0xff
 8005c5a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005c5e:	22ff      	movs	r2, #255	; 0xff
 8005c60:	2101      	movs	r1, #1
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f004 fe8a 	bl	800a97c <VL53L0X_WrByte>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8005c76:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d103      	bne.n	8005c86 <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8005c86:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3750      	adds	r7, #80	; 0x50
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bdb0      	pop	{r4, r5, r7, pc}
 8005c92:	bf00      	nop
 8005c94:	00016b85 	.word	0x00016b85
 8005c98:	000970a4 	.word	0x000970a4

08005c9c <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8005c9c:	b5b0      	push	{r4, r5, r7, lr}
 8005c9e:	b09e      	sub	sp, #120	; 0x78
 8005ca0:	af02      	add	r7, sp, #8
 8005ca2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005caa:	f107 031c 	add.w	r3, r7, #28
 8005cae:	2240      	movs	r2, #64	; 0x40
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f00c fb9b 	bl	80123ee <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8005cce:	2300      	movs	r3, #0
 8005cd0:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005cd8:	2101      	movs	r1, #1
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f002 fa72 	bl	80081c4 <VL53L0X_get_info_from_device>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 8005cec:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8005cf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8005cf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d80d      	bhi.n	8005d1c <VL53L0X_StaticInit+0x80>
 8005d00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d102      	bne.n	8005d0e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8005d08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d0a:	2b20      	cmp	r3, #32
 8005d0c:	d806      	bhi.n	8005d1c <VL53L0X_StaticInit+0x80>
 8005d0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d10e      	bne.n	8005d34 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8005d16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d18:	2b0c      	cmp	r3, #12
 8005d1a:	d90b      	bls.n	8005d34 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005d1c:	f107 0218 	add.w	r2, r7, #24
 8005d20:	f107 0314 	add.w	r3, r7, #20
 8005d24:	4619      	mov	r1, r3
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f001 fcf4 	bl	8007714 <VL53L0X_perform_ref_spad_management>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005d32:	e009      	b.n	8005d48 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005d34:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005d38:	461a      	mov	r2, r3
 8005d3a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f001 fef5 	bl	8007b2c <VL53L0X_set_reference_spads>
 8005d42:	4603      	mov	r3, r0
 8005d44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8005d48:	4b94      	ldr	r3, [pc, #592]	; (8005f9c <VL53L0X_StaticInit+0x300>)
 8005d4a:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8005d4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10f      	bne.n	8005d74 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 314c 	ldrb.w	r3, [r3, #332]	; 0x14c
 8005d5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8005d5e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d104      	bne.n	8005d70 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 8005d6c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005d6e:	e001      	b.n	8005d74 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8005d70:	4b8a      	ldr	r3, [pc, #552]	; (8005f9c <VL53L0X_StaticInit+0x300>)
 8005d72:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005d74:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d106      	bne.n	8005d8a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005d7c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f003 fdca 	bl	8009918 <VL53L0X_load_tuning_settings>
 8005d84:	4603      	mov	r3, r0
 8005d86:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8005d8a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d10a      	bne.n	8005da8 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005d92:	2300      	movs	r3, #0
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	2304      	movs	r3, #4
 8005d98:	2200      	movs	r2, #0
 8005d9a:	2100      	movs	r1, #0
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f001 f8ed 	bl	8006f7c <VL53L0X_SetGpioConfig>
 8005da2:	4603      	mov	r3, r0
 8005da4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005da8:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d121      	bne.n	8005df4 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005db0:	2201      	movs	r2, #1
 8005db2:	21ff      	movs	r1, #255	; 0xff
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f004 fde1 	bl	800a97c <VL53L0X_WrByte>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005dc0:	f107 031a 	add.w	r3, r7, #26
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2184      	movs	r1, #132	; 0x84
 8005dc8:	6878      	ldr	r0, [r7, #4]
 8005dca:	f004 fd63 	bl	800a894 <VL53L0X_RdWord>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005ddc:	2200      	movs	r2, #0
 8005dde:	21ff      	movs	r1, #255	; 0xff
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f004 fdcb 	bl	800a97c <VL53L0X_WrByte>
 8005de6:	4603      	mov	r3, r0
 8005de8:	461a      	mov	r2, r3
 8005dea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005df4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d105      	bne.n	8005e08 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005dfc:	8b7b      	ldrh	r3, [r7, #26]
 8005dfe:	011b      	lsls	r3, r3, #4
 8005e00:	461a      	mov	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8005e08:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d108      	bne.n	8005e22 <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005e10:	f107 031c 	add.w	r3, r7, #28
 8005e14:	4619      	mov	r1, r3
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f8c2 	bl	8005fa0 <VL53L0X_GetDeviceParameters>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8005e22:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d110      	bne.n	8005e4c <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005e2a:	f107 0319 	add.w	r3, r7, #25
 8005e2e:	4619      	mov	r1, r3
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f984 	bl	800613e <VL53L0X_GetFractionEnable>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8005e3c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d103      	bne.n	8005e4c <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005e44:	7e7a      	ldrb	r2, [r7, #25]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005e4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d10e      	bne.n	8005e72 <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	f103 0410 	add.w	r4, r3, #16
 8005e5a:	f107 051c 	add.w	r5, r7, #28
 8005e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005e6a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8005e72:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d111      	bne.n	8005e9e <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 8005e7a:	f107 0319 	add.w	r3, r7, #25
 8005e7e:	461a      	mov	r2, r3
 8005e80:	2101      	movs	r1, #1
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f004 fc7f 	bl	800a786 <VL53L0X_RdByte>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8005e8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d103      	bne.n	8005e9e <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005e96:	7e7a      	ldrb	r2, [r7, #25]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8005e9e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d107      	bne.n	8005eb6 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	2100      	movs	r1, #0
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f000 f9bc 	bl	8006228 <VL53L0X_SetSequenceStepEnable>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005eb6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d107      	bne.n	8005ece <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	2102      	movs	r1, #2
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f9b0 	bl	8006228 <VL53L0X_SetSequenceStepEnable>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8005ece:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d103      	bne.n	8005ede <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2203      	movs	r2, #3
 8005eda:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005ede:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d109      	bne.n	8005efa <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005ee6:	f107 0313 	add.w	r3, r7, #19
 8005eea:	461a      	mov	r2, r3
 8005eec:	2100      	movs	r1, #0
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f982 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005efa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d103      	bne.n	8005f0a <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005f02:	7cfa      	ldrb	r2, [r7, #19]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8005f0a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d109      	bne.n	8005f26 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 8005f12:	f107 0313 	add.w	r3, r7, #19
 8005f16:	461a      	mov	r2, r3
 8005f18:	2101      	movs	r1, #1
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f96c 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8005f20:	4603      	mov	r3, r0
 8005f22:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f26:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d103      	bne.n	8005f36 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005f2e:	7cfa      	ldrb	r2, [r7, #19]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005f36:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d109      	bne.n	8005f52 <VL53L0X_StaticInit+0x2b6>
		Status = VL53L0X_GetSequenceStepTimeout(
 8005f3e:	f107 030c 	add.w	r3, r7, #12
 8005f42:	461a      	mov	r2, r3
 8005f44:	2103      	movs	r1, #3
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 faba 	bl	80064c0 <VL53L0X_GetSequenceStepTimeout>
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f52:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d103      	bne.n	8005f62 <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8005f62:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d109      	bne.n	8005f7e <VL53L0X_StaticInit+0x2e2>
		Status = VL53L0X_GetSequenceStepTimeout(
 8005f6a:	f107 030c 	add.w	r3, r7, #12
 8005f6e:	461a      	mov	r2, r3
 8005f70:	2104      	movs	r1, #4
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 faa4 	bl	80064c0 <VL53L0X_GetSequenceStepTimeout>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f7e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005f8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3770      	adds	r7, #112	; 0x70
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bdb0      	pop	{r4, r5, r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	200000c0 	.word	0x200000c0

08005fa0 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005faa:	2300      	movs	r3, #0
 8005fac:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 f8b0 	bl	8006118 <VL53L0X_GetDeviceMode>
 8005fb8:	4603      	mov	r3, r0
 8005fba:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d107      	bne.n	8005fd4 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	3308      	adds	r3, #8
 8005fc8:	4619      	mov	r1, r3
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f000 fab8 	bl	8006540 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8005fd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d102      	bne.n	8005fe2 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8005fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d107      	bne.n	8005ffa <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	3310      	adds	r3, #16
 8005fee:	4619      	mov	r1, r3
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 faee 	bl	80065d2 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8005ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d107      	bne.n	8006012 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	3314      	adds	r3, #20
 8006006:	4619      	mov	r1, r3
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f7ff fd29 	bl	8005a60 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800600e:	4603      	mov	r3, r0
 8006010:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8006012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d134      	bne.n	8006084 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800601a:	2300      	movs	r3, #0
 800601c:	60bb      	str	r3, [r7, #8]
 800601e:	e02a      	b.n	8006076 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006020:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d12a      	bne.n	800607e <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	b299      	uxth	r1, r3
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	3308      	adds	r3, #8
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	4413      	add	r3, r2
 8006036:	3304      	adds	r3, #4
 8006038:	461a      	mov	r2, r3
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 fc0e 	bl	800685c <VL53L0X_GetLimitCheckValue>
 8006040:	4603      	mov	r3, r0
 8006042:	461a      	mov	r2, r3
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	4313      	orrs	r3, r2
 8006048:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800604a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d117      	bne.n	8006082 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	b299      	uxth	r1, r3
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	3318      	adds	r3, #24
 800605a:	683a      	ldr	r2, [r7, #0]
 800605c:	4413      	add	r3, r2
 800605e:	461a      	mov	r2, r3
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 fb75 	bl	8006750 <VL53L0X_GetLimitCheckEnable>
 8006066:	4603      	mov	r3, r0
 8006068:	461a      	mov	r2, r3
 800606a:	7bfb      	ldrb	r3, [r7, #15]
 800606c:	4313      	orrs	r3, r2
 800606e:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006070:	68bb      	ldr	r3, [r7, #8]
 8006072:	3301      	adds	r3, #1
 8006074:	60bb      	str	r3, [r7, #8]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	2b05      	cmp	r3, #5
 800607a:	ddd1      	ble.n	8006020 <VL53L0X_GetDeviceParameters+0x80>
 800607c:	e002      	b.n	8006084 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800607e:	bf00      	nop
 8006080:	e000      	b.n	8006084 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8006082:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006084:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d107      	bne.n	800609c <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	333c      	adds	r3, #60	; 0x3c
 8006090:	4619      	mov	r1, r3
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 fc70 	bl	8006978 <VL53L0X_GetWrapAroundCheckEnable>
 8006098:	4603      	mov	r3, r0
 800609a:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800609c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d107      	bne.n	80060b4 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	3304      	adds	r3, #4
 80060a8:	4619      	mov	r1, r3
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f879 	bl	80061a2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80060b0:	4603      	mov	r3, r0
 80060b2:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80060b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3710      	adds	r7, #16
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
 80060c8:	460b      	mov	r3, r1
 80060ca:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060cc:	2300      	movs	r3, #0
 80060ce:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 80060d0:	78fb      	ldrb	r3, [r7, #3]
 80060d2:	2b15      	cmp	r3, #21
 80060d4:	bf8c      	ite	hi
 80060d6:	2201      	movhi	r2, #1
 80060d8:	2200      	movls	r2, #0
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	2a00      	cmp	r2, #0
 80060de:	d10e      	bne.n	80060fe <VL53L0X_SetDeviceMode+0x3e>
 80060e0:	2201      	movs	r2, #1
 80060e2:	409a      	lsls	r2, r3
 80060e4:	4b0b      	ldr	r3, [pc, #44]	; (8006114 <VL53L0X_SetDeviceMode+0x54>)
 80060e6:	4013      	ands	r3, r2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	bf14      	ite	ne
 80060ec:	2301      	movne	r3, #1
 80060ee:	2300      	moveq	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d003      	beq.n	80060fe <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	78fa      	ldrb	r2, [r7, #3]
 80060fa:	741a      	strb	r2, [r3, #16]
		break;
 80060fc:	e001      	b.n	8006102 <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80060fe:	23f8      	movs	r3, #248	; 0xf8
 8006100:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006102:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006106:	4618      	mov	r0, r3
 8006108:	3714      	adds	r7, #20
 800610a:	46bd      	mov	sp, r7
 800610c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006110:	4770      	bx	lr
 8006112:	bf00      	nop
 8006114:	0030000b 	.word	0x0030000b

08006118 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8006118:	b480      	push	{r7}
 800611a:	b085      	sub	sp, #20
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006122:	2300      	movs	r3, #0
 8006124:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	7c1a      	ldrb	r2, [r3, #16]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800612e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006132:	4618      	mov	r0, r3
 8006134:	3714      	adds	r7, #20
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr

0800613e <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b084      	sub	sp, #16
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006148:	2300      	movs	r3, #0
 800614a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	2109      	movs	r1, #9
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f004 fb18 	bl	800a786 <VL53L0X_RdByte>
 8006156:	4603      	mov	r3, r0
 8006158:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800615a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d106      	bne.n	8006170 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	781b      	ldrb	r3, [r3, #0]
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	b2da      	uxtb	r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8006170:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
 8006184:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006186:	2300      	movs	r3, #0
 8006188:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800618a:	6839      	ldr	r1, [r7, #0]
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f003 fa32 	bl	80095f6 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8006192:	4603      	mov	r3, r0
 8006194:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8006196:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800619a:	4618      	mov	r0, r3
 800619c:	3710      	adds	r7, #16
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80061a2:	b580      	push	{r7, lr}
 80061a4:	b084      	sub	sp, #16
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
 80061aa:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061ac:	2300      	movs	r3, #0
 80061ae:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80061b0:	6839      	ldr	r1, [r7, #0]
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f003 faff 	bl	80097b6 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80061b8:	4603      	mov	r3, r0
 80061ba:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80061bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3710      	adds	r7, #16
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	460b      	mov	r3, r1
 80061d2:	70fb      	strb	r3, [r7, #3]
 80061d4:	4613      	mov	r3, r2
 80061d6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80061d8:	2300      	movs	r3, #0
 80061da:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 80061dc:	78ba      	ldrb	r2, [r7, #2]
 80061de:	78fb      	ldrb	r3, [r7, #3]
 80061e0:	4619      	mov	r1, r3
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f002 ff47 	bl	8009076 <VL53L0X_set_vcsel_pulse_period>
 80061e8:	4603      	mov	r3, r0
 80061ea:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 80061ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061f0:	4618      	mov	r0, r3
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	460b      	mov	r3, r1
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006206:	2300      	movs	r3, #0
 8006208:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800620a:	7afb      	ldrb	r3, [r7, #11]
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	4619      	mov	r1, r3
 8006210:	68f8      	ldr	r0, [r7, #12]
 8006212:	f003 f9b9 	bl	8009588 <VL53L0X_get_vcsel_pulse_period>
 8006216:	4603      	mov	r3, r0
 8006218:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800621a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800621e:	4618      	mov	r0, r3
 8006220:	3718      	adds	r7, #24
 8006222:	46bd      	mov	sp, r7
 8006224:	bd80      	pop	{r7, pc}
	...

08006228 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
 8006230:	460b      	mov	r3, r1
 8006232:	70fb      	strb	r3, [r7, #3]
 8006234:	4613      	mov	r3, r2
 8006236:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006238:	2300      	movs	r3, #0
 800623a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800623c:	2300      	movs	r3, #0
 800623e:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8006240:	2300      	movs	r3, #0
 8006242:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006244:	f107 030f 	add.w	r3, r7, #15
 8006248:	461a      	mov	r2, r3
 800624a:	2101      	movs	r1, #1
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f004 fa9a 	bl	800a786 <VL53L0X_RdByte>
 8006252:	4603      	mov	r3, r0
 8006254:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8006256:	7bfb      	ldrb	r3, [r7, #15]
 8006258:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800625a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d15a      	bne.n	8006318 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8006262:	78bb      	ldrb	r3, [r7, #2]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d12b      	bne.n	80062c0 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8006268:	78fb      	ldrb	r3, [r7, #3]
 800626a:	2b04      	cmp	r3, #4
 800626c:	d825      	bhi.n	80062ba <VL53L0X_SetSequenceStepEnable+0x92>
 800626e:	a201      	add	r2, pc, #4	; (adr r2, 8006274 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8006270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006274:	08006289 	.word	0x08006289
 8006278:	08006293 	.word	0x08006293
 800627c:	0800629d 	.word	0x0800629d
 8006280:	080062a7 	.word	0x080062a7
 8006284:	080062b1 	.word	0x080062b1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8006288:	7dbb      	ldrb	r3, [r7, #22]
 800628a:	f043 0310 	orr.w	r3, r3, #16
 800628e:	75bb      	strb	r3, [r7, #22]
				break;
 8006290:	e043      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8006292:	7dbb      	ldrb	r3, [r7, #22]
 8006294:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8006298:	75bb      	strb	r3, [r7, #22]
				break;
 800629a:	e03e      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800629c:	7dbb      	ldrb	r3, [r7, #22]
 800629e:	f043 0304 	orr.w	r3, r3, #4
 80062a2:	75bb      	strb	r3, [r7, #22]
				break;
 80062a4:	e039      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80062a6:	7dbb      	ldrb	r3, [r7, #22]
 80062a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062ac:	75bb      	strb	r3, [r7, #22]
				break;
 80062ae:	e034      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80062b0:	7dbb      	ldrb	r3, [r7, #22]
 80062b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80062b6:	75bb      	strb	r3, [r7, #22]
				break;
 80062b8:	e02f      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80062ba:	23fc      	movs	r3, #252	; 0xfc
 80062bc:	75fb      	strb	r3, [r7, #23]
 80062be:	e02c      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	d825      	bhi.n	8006312 <VL53L0X_SetSequenceStepEnable+0xea>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <VL53L0X_SetSequenceStepEnable+0xa4>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062e1 	.word	0x080062e1
 80062d0:	080062eb 	.word	0x080062eb
 80062d4:	080062f5 	.word	0x080062f5
 80062d8:	080062ff 	.word	0x080062ff
 80062dc:	08006309 	.word	0x08006309
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80062e0:	7dbb      	ldrb	r3, [r7, #22]
 80062e2:	f023 0310 	bic.w	r3, r3, #16
 80062e6:	75bb      	strb	r3, [r7, #22]
				break;
 80062e8:	e017      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80062ea:	7dbb      	ldrb	r3, [r7, #22]
 80062ec:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80062f0:	75bb      	strb	r3, [r7, #22]
				break;
 80062f2:	e012      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80062f4:	7dbb      	ldrb	r3, [r7, #22]
 80062f6:	f023 0304 	bic.w	r3, r3, #4
 80062fa:	75bb      	strb	r3, [r7, #22]
				break;
 80062fc:	e00d      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80062fe:	7dbb      	ldrb	r3, [r7, #22]
 8006300:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006304:	75bb      	strb	r3, [r7, #22]
				break;
 8006306:	e008      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8006308:	7dbb      	ldrb	r3, [r7, #22]
 800630a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800630e:	75bb      	strb	r3, [r7, #22]
				break;
 8006310:	e003      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006312:	23fc      	movs	r3, #252	; 0xfc
 8006314:	75fb      	strb	r3, [r7, #23]
 8006316:	e000      	b.n	800631a <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 8006318:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800631a:	7bfb      	ldrb	r3, [r7, #15]
 800631c:	7dba      	ldrb	r2, [r7, #22]
 800631e:	429a      	cmp	r2, r3
 8006320:	d01e      	beq.n	8006360 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8006322:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d107      	bne.n	800633a <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800632a:	7dbb      	ldrb	r3, [r7, #22]
 800632c:	461a      	mov	r2, r3
 800632e:	2101      	movs	r1, #1
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f004 fb23 	bl	800a97c <VL53L0X_WrByte>
 8006336:	4603      	mov	r3, r0
 8006338:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800633a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d103      	bne.n	800634a <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	7dba      	ldrb	r2, [r7, #22]
 8006346:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800634a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d106      	bne.n	8006360 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	695b      	ldr	r3, [r3, #20]
 8006356:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006358:	6939      	ldr	r1, [r7, #16]
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7ff ff0e 	bl	800617c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006360:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	607b      	str	r3, [r7, #4]
 8006376:	460b      	mov	r3, r1
 8006378:	72fb      	strb	r3, [r7, #11]
 800637a:	4613      	mov	r3, r2
 800637c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800637e:	2300      	movs	r3, #0
 8006380:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8006388:	7afb      	ldrb	r3, [r7, #11]
 800638a:	2b04      	cmp	r3, #4
 800638c:	d836      	bhi.n	80063fc <sequence_step_enabled+0x90>
 800638e:	a201      	add	r2, pc, #4	; (adr r2, 8006394 <sequence_step_enabled+0x28>)
 8006390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006394:	080063a9 	.word	0x080063a9
 8006398:	080063bb 	.word	0x080063bb
 800639c:	080063cd 	.word	0x080063cd
 80063a0:	080063df 	.word	0x080063df
 80063a4:	080063f1 	.word	0x080063f1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80063a8:	7abb      	ldrb	r3, [r7, #10]
 80063aa:	111b      	asrs	r3, r3, #4
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	b2da      	uxtb	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	701a      	strb	r2, [r3, #0]
		break;
 80063b8:	e022      	b.n	8006400 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80063ba:	7abb      	ldrb	r3, [r7, #10]
 80063bc:	10db      	asrs	r3, r3, #3
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	f003 0301 	and.w	r3, r3, #1
 80063c4:	b2da      	uxtb	r2, r3
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	701a      	strb	r2, [r3, #0]
		break;
 80063ca:	e019      	b.n	8006400 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80063cc:	7abb      	ldrb	r3, [r7, #10]
 80063ce:	109b      	asrs	r3, r3, #2
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	701a      	strb	r2, [r3, #0]
		break;
 80063dc:	e010      	b.n	8006400 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80063de:	7abb      	ldrb	r3, [r7, #10]
 80063e0:	119b      	asrs	r3, r3, #6
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	f003 0301 	and.w	r3, r3, #1
 80063e8:	b2da      	uxtb	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	701a      	strb	r2, [r3, #0]
		break;
 80063ee:	e007      	b.n	8006400 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80063f0:	7abb      	ldrb	r3, [r7, #10]
 80063f2:	09db      	lsrs	r3, r3, #7
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	701a      	strb	r2, [r3, #0]
		break;
 80063fa:	e001      	b.n	8006400 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80063fc:	23fc      	movs	r3, #252	; 0xfc
 80063fe:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006400:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006404:	4618      	mov	r0, r3
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
 8006418:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800641a:	2300      	movs	r3, #0
 800641c:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800641e:	2300      	movs	r3, #0
 8006420:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006422:	f107 030e 	add.w	r3, r7, #14
 8006426:	461a      	mov	r2, r3
 8006428:	2101      	movs	r1, #1
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f004 f9ab 	bl	800a786 <VL53L0X_RdByte>
 8006430:	4603      	mov	r3, r0
 8006432:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8006434:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d107      	bne.n	800644c <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800643c:	7bba      	ldrb	r2, [r7, #14]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2100      	movs	r1, #0
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f7ff ff92 	bl	800636c <sequence_step_enabled>
 8006448:	4603      	mov	r3, r0
 800644a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800644c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d108      	bne.n	8006466 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8006454:	7bba      	ldrb	r2, [r7, #14]
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	3302      	adds	r3, #2
 800645a:	2101      	movs	r1, #1
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f7ff ff85 	bl	800636c <sequence_step_enabled>
 8006462:	4603      	mov	r3, r0
 8006464:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d108      	bne.n	8006480 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800646e:	7bba      	ldrb	r2, [r7, #14]
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	3301      	adds	r3, #1
 8006474:	2102      	movs	r1, #2
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f7ff ff78 	bl	800636c <sequence_step_enabled>
 800647c:	4603      	mov	r3, r0
 800647e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d108      	bne.n	800649a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8006488:	7bba      	ldrb	r2, [r7, #14]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	3303      	adds	r3, #3
 800648e:	2103      	movs	r1, #3
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f7ff ff6b 	bl	800636c <sequence_step_enabled>
 8006496:	4603      	mov	r3, r0
 8006498:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800649a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d108      	bne.n	80064b4 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80064a2:	7bba      	ldrb	r2, [r7, #14]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	3304      	adds	r3, #4
 80064a8:	2104      	movs	r1, #4
 80064aa:	6878      	ldr	r0, [r7, #4]
 80064ac:	f7ff ff5e 	bl	800636c <sequence_step_enabled>
 80064b0:	4603      	mov	r3, r0
 80064b2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80064b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3710      	adds	r7, #16
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	460b      	mov	r3, r1
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80064ce:	2300      	movs	r3, #0
 80064d0:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 80064d2:	2300      	movs	r3, #0
 80064d4:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 80064d6:	2300      	movs	r3, #0
 80064d8:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 80064da:	f107 0210 	add.w	r2, r7, #16
 80064de:	7afb      	ldrb	r3, [r7, #11]
 80064e0:	4619      	mov	r1, r3
 80064e2:	68f8      	ldr	r0, [r7, #12]
 80064e4:	f002 fbf2 	bl	8008ccc <get_sequence_step_timeout>
 80064e8:	4603      	mov	r3, r0
 80064ea:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 80064ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d11c      	bne.n	800652e <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	4a11      	ldr	r2, [pc, #68]	; (800653c <VL53L0X_GetSequenceStepTimeout+0x7c>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	099b      	lsrs	r3, r3, #6
 80064fe:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8006500:	693a      	ldr	r2, [r7, #16]
 8006502:	69bb      	ldr	r3, [r7, #24]
 8006504:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006508:	fb01 f303 	mul.w	r3, r1, r3
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 8006514:	697a      	ldr	r2, [r7, #20]
 8006516:	4613      	mov	r3, r2
 8006518:	041b      	lsls	r3, r3, #16
 800651a:	1a9b      	subs	r3, r3, r2
 800651c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006520:	4a06      	ldr	r2, [pc, #24]	; (800653c <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8006522:	fba2 2303 	umull	r2, r3, r2, r3
 8006526:	099b      	lsrs	r3, r3, #6
 8006528:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800652e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8006532:	4618      	mov	r0, r3
 8006534:	3720      	adds	r7, #32
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	10624dd3 	.word	0x10624dd3

08006540 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b084      	sub	sp, #16
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800654a:	2300      	movs	r3, #0
 800654c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800654e:	f107 030c 	add.w	r3, r7, #12
 8006552:	461a      	mov	r2, r3
 8006554:	21f8      	movs	r1, #248	; 0xf8
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f004 f99c 	bl	800a894 <VL53L0X_RdWord>
 800655c:	4603      	mov	r3, r0
 800655e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8006560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d108      	bne.n	800657a <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8006568:	f107 0308 	add.w	r3, r7, #8
 800656c:	461a      	mov	r2, r3
 800656e:	2104      	movs	r1, #4
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f004 f9c7 	bl	800a904 <VL53L0X_RdDWord>
 8006576:	4603      	mov	r3, r0
 8006578:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800657a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10c      	bne.n	800659c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8006582:	89bb      	ldrh	r3, [r7, #12]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d005      	beq.n	8006594 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	89ba      	ldrh	r2, [r7, #12]
 800658c:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800659c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
 80065b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	7f1b      	ldrb	r3, [r3, #28]
 80065ba:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	7bba      	ldrb	r2, [r7, #14]
 80065c0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80065c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr

080065d2 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b086      	sub	sp, #24
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065dc:	2300      	movs	r3, #0
 80065de:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 80065e0:	f107 030e 	add.w	r3, r7, #14
 80065e4:	461a      	mov	r2, r3
 80065e6:	2120      	movs	r1, #32
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f004 f953 	bl	800a894 <VL53L0X_RdWord>
 80065ee:	4603      	mov	r3, r0
 80065f0:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 80065f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d118      	bne.n	800662c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 80065fa:	89fb      	ldrh	r3, [r7, #14]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d109      	bne.n	8006614 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2200      	movs	r2, #0
 8006610:	771a      	strb	r2, [r3, #28]
 8006612:	e00b      	b.n	800662c <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8006614:	89fb      	ldrh	r3, [r7, #14]
 8006616:	00db      	lsls	r3, r3, #3
 8006618:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	693a      	ldr	r2, [r7, #16]
 800661e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	693a      	ldr	r2, [r7, #16]
 8006624:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2201      	movs	r2, #1
 800662a:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800662c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006630:	4618      	mov	r0, r3
 8006632:	3718      	adds	r7, #24
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	807b      	strh	r3, [r7, #2]
 8006644:	4613      	mov	r3, r2
 8006646:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006648:	2300      	movs	r3, #0
 800664a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800664c:	2300      	movs	r3, #0
 800664e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8006650:	2300      	movs	r3, #0
 8006652:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8006654:	2300      	movs	r3, #0
 8006656:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006658:	887b      	ldrh	r3, [r7, #2]
 800665a:	2b05      	cmp	r3, #5
 800665c:	d902      	bls.n	8006664 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800665e:	23fc      	movs	r3, #252	; 0xfc
 8006660:	75fb      	strb	r3, [r7, #23]
 8006662:	e05b      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8006664:	787b      	ldrb	r3, [r7, #1]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d106      	bne.n	8006678 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800666a:	2300      	movs	r3, #0
 800666c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8006672:	2301      	movs	r3, #1
 8006674:	73bb      	strb	r3, [r7, #14]
 8006676:	e00a      	b.n	800668e <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006678:	887b      	ldrh	r3, [r7, #2]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	330c      	adds	r3, #12
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 8006686:	2300      	movs	r3, #0
 8006688:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800668a:	2301      	movs	r3, #1
 800668c:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800668e:	887b      	ldrh	r3, [r7, #2]
 8006690:	2b05      	cmp	r3, #5
 8006692:	d841      	bhi.n	8006718 <VL53L0X_SetLimitCheckEnable+0xe0>
 8006694:	a201      	add	r2, pc, #4	; (adr r2, 800669c <VL53L0X_SetLimitCheckEnable+0x64>)
 8006696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800669a:	bf00      	nop
 800669c:	080066b5 	.word	0x080066b5
 80066a0:	080066bf 	.word	0x080066bf
 80066a4:	080066d5 	.word	0x080066d5
 80066a8:	080066df 	.word	0x080066df
 80066ac:	080066e9 	.word	0x080066e9
 80066b0:	08006701 	.word	0x08006701

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	7bfa      	ldrb	r2, [r7, #15]
 80066b8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80066bc:	e02e      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	461a      	mov	r2, r3
 80066c6:	2144      	movs	r1, #68	; 0x44
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f004 f97b 	bl	800a9c4 <VL53L0X_WrWord>
 80066ce:	4603      	mov	r3, r0
 80066d0:	75fb      	strb	r3, [r7, #23]

			break;
 80066d2:	e023      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	7bfa      	ldrb	r2, [r7, #15]
 80066d8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 80066dc:	e01e      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	7bfa      	ldrb	r2, [r7, #15]
 80066e2:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 80066e6:	e019      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80066e8:	7bbb      	ldrb	r3, [r7, #14]
 80066ea:	005b      	lsls	r3, r3, #1
 80066ec:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 80066ee:	7b7b      	ldrb	r3, [r7, #13]
 80066f0:	22fe      	movs	r2, #254	; 0xfe
 80066f2:	2160      	movs	r1, #96	; 0x60
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f004 f98f 	bl	800aa18 <VL53L0X_UpdateByte>
 80066fa:	4603      	mov	r3, r0
 80066fc:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 80066fe:	e00d      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006700:	7bbb      	ldrb	r3, [r7, #14]
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006706:	7b7b      	ldrb	r3, [r7, #13]
 8006708:	22ef      	movs	r2, #239	; 0xef
 800670a:	2160      	movs	r1, #96	; 0x60
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f004 f983 	bl	800aa18 <VL53L0X_UpdateByte>
 8006712:	4603      	mov	r3, r0
 8006714:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8006716:	e001      	b.n	800671c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006718:	23fc      	movs	r3, #252	; 0xfc
 800671a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800671c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d10f      	bne.n	8006744 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8006724:	787b      	ldrb	r3, [r7, #1]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d106      	bne.n	8006738 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800672a:	887b      	ldrh	r3, [r7, #2]
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	4413      	add	r3, r2
 8006730:	2200      	movs	r2, #0
 8006732:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006736:	e005      	b.n	8006744 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006738:	887b      	ldrh	r3, [r7, #2]
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	4413      	add	r3, r2
 800673e:	2201      	movs	r2, #1
 8006740:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006744:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006748:	4618      	mov	r0, r3
 800674a:	3718      	adds	r7, #24
 800674c:	46bd      	mov	sp, r7
 800674e:	bd80      	pop	{r7, pc}

08006750 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8006750:	b480      	push	{r7}
 8006752:	b087      	sub	sp, #28
 8006754:	af00      	add	r7, sp, #0
 8006756:	60f8      	str	r0, [r7, #12]
 8006758:	460b      	mov	r3, r1
 800675a:	607a      	str	r2, [r7, #4]
 800675c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800675e:	2300      	movs	r3, #0
 8006760:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8006762:	897b      	ldrh	r3, [r7, #10]
 8006764:	2b05      	cmp	r3, #5
 8006766:	d905      	bls.n	8006774 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006768:	23fc      	movs	r3, #252	; 0xfc
 800676a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2200      	movs	r2, #0
 8006770:	701a      	strb	r2, [r3, #0]
 8006772:	e008      	b.n	8006786 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006774:	897b      	ldrh	r3, [r7, #10]
 8006776:	68fa      	ldr	r2, [r7, #12]
 8006778:	4413      	add	r3, r2
 800677a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800677e:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	7dba      	ldrb	r2, [r7, #22]
 8006784:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006786:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800678a:	4618      	mov	r0, r3
 800678c:	371c      	adds	r7, #28
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
	...

08006798 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	460b      	mov	r3, r1
 80067a2:	607a      	str	r2, [r7, #4]
 80067a4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067a6:	2300      	movs	r3, #0
 80067a8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80067aa:	897b      	ldrh	r3, [r7, #10]
 80067ac:	68fa      	ldr	r2, [r7, #12]
 80067ae:	4413      	add	r3, r2
 80067b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067b4:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80067b6:	7dbb      	ldrb	r3, [r7, #22]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d107      	bne.n	80067cc <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80067bc:	897b      	ldrh	r3, [r7, #10]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	330c      	adds	r3, #12
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	605a      	str	r2, [r3, #4]
 80067ca:	e040      	b.n	800684e <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80067cc:	897b      	ldrh	r3, [r7, #10]
 80067ce:	2b05      	cmp	r3, #5
 80067d0:	d830      	bhi.n	8006834 <VL53L0X_SetLimitCheckValue+0x9c>
 80067d2:	a201      	add	r2, pc, #4	; (adr r2, 80067d8 <VL53L0X_SetLimitCheckValue+0x40>)
 80067d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d8:	080067f1 	.word	0x080067f1
 80067dc:	080067f9 	.word	0x080067f9
 80067e0:	0800680f 	.word	0x0800680f
 80067e4:	08006817 	.word	0x08006817
 80067e8:	0800681f 	.word	0x0800681f
 80067ec:	0800681f 	.word	0x0800681f

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 80067f6:	e01f      	b.n	8006838 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	461a      	mov	r2, r3
 8006800:	2144      	movs	r1, #68	; 0x44
 8006802:	68f8      	ldr	r0, [r7, #12]
 8006804:	f004 f8de 	bl	800a9c4 <VL53L0X_WrWord>
 8006808:	4603      	mov	r3, r0
 800680a:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800680c:	e014      	b.n	8006838 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	687a      	ldr	r2, [r7, #4]
 8006812:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8006814:	e010      	b.n	8006838 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	687a      	ldr	r2, [r7, #4]
 800681a:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800681c:	e00c      	b.n	8006838 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006822:	b29b      	uxth	r3, r3
 8006824:	461a      	mov	r2, r3
 8006826:	2164      	movs	r1, #100	; 0x64
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f004 f8cb 	bl	800a9c4 <VL53L0X_WrWord>
 800682e:	4603      	mov	r3, r0
 8006830:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006832:	e001      	b.n	8006838 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006834:	23fc      	movs	r3, #252	; 0xfc
 8006836:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006838:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d106      	bne.n	800684e <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006840:	897b      	ldrh	r3, [r7, #10]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	330c      	adds	r3, #12
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800684e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3718      	adds	r7, #24
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop

0800685c <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800685c:	b580      	push	{r7, lr}
 800685e:	b088      	sub	sp, #32
 8006860:	af00      	add	r7, sp, #0
 8006862:	60f8      	str	r0, [r7, #12]
 8006864:	460b      	mov	r3, r1
 8006866:	607a      	str	r2, [r7, #4]
 8006868:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800686a:	2300      	movs	r3, #0
 800686c:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800686e:	2300      	movs	r3, #0
 8006870:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8006872:	897b      	ldrh	r3, [r7, #10]
 8006874:	2b05      	cmp	r3, #5
 8006876:	d847      	bhi.n	8006908 <VL53L0X_GetLimitCheckValue+0xac>
 8006878:	a201      	add	r2, pc, #4	; (adr r2, 8006880 <VL53L0X_GetLimitCheckValue+0x24>)
 800687a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800687e:	bf00      	nop
 8006880:	08006899 	.word	0x08006899
 8006884:	080068a5 	.word	0x080068a5
 8006888:	080068cb 	.word	0x080068cb
 800688c:	080068d7 	.word	0x080068d7
 8006890:	080068e3 	.word	0x080068e3
 8006894:	080068e3 	.word	0x080068e3

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800689c:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800689e:	2300      	movs	r3, #0
 80068a0:	77bb      	strb	r3, [r7, #30]
		break;
 80068a2:	e033      	b.n	800690c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80068a4:	f107 0316 	add.w	r3, r7, #22
 80068a8:	461a      	mov	r2, r3
 80068aa:	2144      	movs	r1, #68	; 0x44
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f003 fff1 	bl	800a894 <VL53L0X_RdWord>
 80068b2:	4603      	mov	r3, r0
 80068b4:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80068b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d102      	bne.n	80068c4 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80068be:	8afb      	ldrh	r3, [r7, #22]
 80068c0:	025b      	lsls	r3, r3, #9
 80068c2:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80068c4:	2301      	movs	r3, #1
 80068c6:	77bb      	strb	r3, [r7, #30]
		break;
 80068c8:	e020      	b.n	800690c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ce:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80068d0:	2300      	movs	r3, #0
 80068d2:	77bb      	strb	r3, [r7, #30]
		break;
 80068d4:	e01a      	b.n	800690c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068da:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 80068dc:	2300      	movs	r3, #0
 80068de:	77bb      	strb	r3, [r7, #30]
		break;
 80068e0:	e014      	b.n	800690c <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80068e2:	f107 0316 	add.w	r3, r7, #22
 80068e6:	461a      	mov	r2, r3
 80068e8:	2164      	movs	r1, #100	; 0x64
 80068ea:	68f8      	ldr	r0, [r7, #12]
 80068ec:	f003 ffd2 	bl	800a894 <VL53L0X_RdWord>
 80068f0:	4603      	mov	r3, r0
 80068f2:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80068f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d102      	bne.n	8006902 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80068fc:	8afb      	ldrh	r3, [r7, #22]
 80068fe:	025b      	lsls	r3, r3, #9
 8006900:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	77bb      	strb	r3, [r7, #30]
		break;
 8006906:	e001      	b.n	800690c <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006908:	23fc      	movs	r3, #252	; 0xfc
 800690a:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800690c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d12a      	bne.n	800696a <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8006914:	7fbb      	ldrb	r3, [r7, #30]
 8006916:	2b01      	cmp	r3, #1
 8006918:	d124      	bne.n	8006964 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800691a:	69bb      	ldr	r3, [r7, #24]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d110      	bne.n	8006942 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8006920:	897b      	ldrh	r3, [r7, #10]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	330c      	adds	r3, #12
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	4413      	add	r3, r2
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	69ba      	ldr	r2, [r7, #24]
 8006932:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006934:	897b      	ldrh	r3, [r7, #10]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	4413      	add	r3, r2
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006940:	e013      	b.n	800696a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	69ba      	ldr	r2, [r7, #24]
 8006946:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006948:	897b      	ldrh	r3, [r7, #10]
 800694a:	68fa      	ldr	r2, [r7, #12]
 800694c:	330c      	adds	r3, #12
 800694e:	009b      	lsls	r3, r3, #2
 8006950:	4413      	add	r3, r2
 8006952:	69ba      	ldr	r2, [r7, #24]
 8006954:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8006956:	897b      	ldrh	r3, [r7, #10]
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	2201      	movs	r2, #1
 800695e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8006962:	e002      	b.n	800696a <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800696a:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800696e:	4618      	mov	r0, r3
 8006970:	3720      	adds	r7, #32
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop

08006978 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006982:	2300      	movs	r3, #0
 8006984:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8006986:	f107 030e 	add.w	r3, r7, #14
 800698a:	461a      	mov	r2, r3
 800698c:	2101      	movs	r1, #1
 800698e:	6878      	ldr	r0, [r7, #4]
 8006990:	f003 fef9 	bl	800a786 <VL53L0X_RdByte>
 8006994:	4603      	mov	r3, r0
 8006996:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8006998:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d10e      	bne.n	80069be <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80069a0:	7bba      	ldrb	r2, [r7, #14]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 80069a8:	7bbb      	ldrb	r3, [r7, #14]
 80069aa:	b25b      	sxtb	r3, r3
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	da03      	bge.n	80069b8 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	2201      	movs	r2, #1
 80069b4:	701a      	strb	r2, [r3, #0]
 80069b6:	e002      	b.n	80069be <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	2200      	movs	r2, #0
 80069bc:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80069be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d104      	bne.n	80069d0 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	781a      	ldrb	r2, [r3, #0]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80069d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3710      	adds	r7, #16
 80069d8:	46bd      	mov	sp, r7
 80069da:	bd80      	pop	{r7, pc}

080069dc <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069e4:	2300      	movs	r3, #0
 80069e6:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80069e8:	f107 030e 	add.w	r3, r7, #14
 80069ec:	4619      	mov	r1, r3
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7ff fb92 	bl	8006118 <VL53L0X_GetDeviceMode>
 80069f4:	4603      	mov	r3, r0
 80069f6:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 80069f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d107      	bne.n	8006a10 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006a00:	7bbb      	ldrb	r3, [r7, #14]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d104      	bne.n	8006a10 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 f898 	bl	8006b3c <VL53L0X_StartMeasurement>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006a10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d104      	bne.n	8006a22 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f001 fb09 	bl	8008030 <VL53L0X_measurement_poll_for_completion>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d106      	bne.n	8006a38 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006a2a:	7bbb      	ldrb	r3, [r7, #14]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d103      	bne.n	8006a38 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2203      	movs	r2, #3
 8006a34:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8006a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b086      	sub	sp, #24
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a50:	2300      	movs	r3, #0
 8006a52:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8006a54:	2301      	movs	r3, #1
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	68b9      	ldr	r1, [r7, #8]
 8006a5a:	68f8      	ldr	r0, [r7, #12]
 8006a5c:	f001 faab 	bl	8007fb6 <VL53L0X_perform_ref_calibration>
 8006a60:	4603      	mov	r3, r0
 8006a62:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8006a64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b086      	sub	sp, #24
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
 8006a78:	460b      	mov	r3, r1
 8006a7a:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006a86:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8006a88:	7dbb      	ldrb	r3, [r7, #22]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d005      	beq.n	8006a9a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8006a8e:	7dbb      	ldrb	r3, [r7, #22]
 8006a90:	2b02      	cmp	r3, #2
 8006a92:	d002      	beq.n	8006a9a <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8006a94:	7dbb      	ldrb	r3, [r7, #22]
 8006a96:	2b03      	cmp	r3, #3
 8006a98:	d147      	bne.n	8006b2a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8006a9a:	f107 030c 	add.w	r3, r7, #12
 8006a9e:	f107 0210 	add.w	r2, r7, #16
 8006aa2:	2101      	movs	r1, #1
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 fb8d 	bl	80071c4 <VL53L0X_GetInterruptThresholds>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8006ab4:	d803      	bhi.n	8006abe <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8006ab6:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8006ab8:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8006abc:	d935      	bls.n	8006b2a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8006abe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d131      	bne.n	8006b2a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8006ac6:	78fb      	ldrb	r3, [r7, #3]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d006      	beq.n	8006ada <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8006acc:	491a      	ldr	r1, [pc, #104]	; (8006b38 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f002 ff22 	bl	8009918 <VL53L0X_load_tuning_settings>
 8006ad4:	4603      	mov	r3, r0
 8006ad6:	75fb      	strb	r3, [r7, #23]
 8006ad8:	e027      	b.n	8006b2a <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8006ada:	2204      	movs	r2, #4
 8006adc:	21ff      	movs	r1, #255	; 0xff
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	f003 ff4c 	bl	800a97c <VL53L0X_WrByte>
 8006ae4:	4603      	mov	r3, r0
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	7dfb      	ldrb	r3, [r7, #23]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8006aee:	2200      	movs	r2, #0
 8006af0:	2170      	movs	r1, #112	; 0x70
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f003 ff42 	bl	800a97c <VL53L0X_WrByte>
 8006af8:	4603      	mov	r3, r0
 8006afa:	461a      	mov	r2, r3
 8006afc:	7dfb      	ldrb	r3, [r7, #23]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006b02:	2200      	movs	r2, #0
 8006b04:	21ff      	movs	r1, #255	; 0xff
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f003 ff38 	bl	800a97c <VL53L0X_WrByte>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	461a      	mov	r2, r3
 8006b10:	7dfb      	ldrb	r3, [r7, #23]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006b16:	2200      	movs	r2, #0
 8006b18:	2180      	movs	r1, #128	; 0x80
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f003 ff2e 	bl	800a97c <VL53L0X_WrByte>
 8006b20:	4603      	mov	r3, r0
 8006b22:	461a      	mov	r2, r3
 8006b24:	7dfb      	ldrb	r3, [r7, #23]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8006b2a:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3718      	adds	r7, #24
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop
 8006b38:	200001b4 	.word	0x200001b4

08006b3c <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b44:	2300      	movs	r3, #0
 8006b46:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006b4c:	f107 030e 	add.w	r3, r7, #14
 8006b50:	4619      	mov	r1, r3
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7ff fae0 	bl	8006118 <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 8006b58:	7bbb      	ldrb	r3, [r7, #14]
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d052      	beq.n	8006c04 <VL53L0X_StartMeasurement+0xc8>
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	dc6a      	bgt.n	8006c38 <VL53L0X_StartMeasurement+0xfc>
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d002      	beq.n	8006b6c <VL53L0X_StartMeasurement+0x30>
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d032      	beq.n	8006bd0 <VL53L0X_StartMeasurement+0x94>
 8006b6a:	e065      	b.n	8006c38 <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8006b6c:	2201      	movs	r2, #1
 8006b6e:	2100      	movs	r1, #0
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f003 ff03 	bl	800a97c <VL53L0X_WrByte>
 8006b76:	4603      	mov	r3, r0
 8006b78:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8006b7a:	7bfb      	ldrb	r3, [r7, #15]
 8006b7c:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8006b7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d15b      	bne.n	8006c3e <VL53L0X_StartMeasurement+0x102>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8006b86:	2300      	movs	r3, #0
 8006b88:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d008      	beq.n	8006ba2 <VL53L0X_StartMeasurement+0x66>
					Status = VL53L0X_RdByte(Dev,
 8006b90:	f107 030d 	add.w	r3, r7, #13
 8006b94:	461a      	mov	r2, r3
 8006b96:	2100      	movs	r1, #0
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f003 fdf4 	bl	800a786 <VL53L0X_RdByte>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8006ba8:	7b7a      	ldrb	r2, [r7, #13]
 8006baa:	7bfb      	ldrb	r3, [r7, #15]
 8006bac:	4013      	ands	r3, r2
 8006bae:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006bb0:	7bfa      	ldrb	r2, [r7, #15]
 8006bb2:	429a      	cmp	r2, r3
 8006bb4:	d106      	bne.n	8006bc4 <VL53L0X_StartMeasurement+0x88>
				&& (Status == VL53L0X_ERROR_NONE)
 8006bb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <VL53L0X_StartMeasurement+0x88>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	2bc7      	cmp	r3, #199	; 0xc7
 8006bc2:	d9e2      	bls.n	8006b8a <VL53L0X_StartMeasurement+0x4e>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	2bc7      	cmp	r3, #199	; 0xc7
 8006bc8:	d939      	bls.n	8006c3e <VL53L0X_StartMeasurement+0x102>
				Status = VL53L0X_ERROR_TIME_OUT;
 8006bca:	23f9      	movs	r3, #249	; 0xf9
 8006bcc:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8006bce:	e036      	b.n	8006c3e <VL53L0X_StartMeasurement+0x102>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006bd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d105      	bne.n	8006be4 <VL53L0X_StartMeasurement+0xa8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006bd8:	2101      	movs	r1, #1
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f7ff ff48 	bl	8006a70 <VL53L0X_CheckAndLoadInterruptSettings>
 8006be0:	4603      	mov	r3, r0
 8006be2:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006be4:	2202      	movs	r2, #2
 8006be6:	2100      	movs	r1, #0
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f003 fec7 	bl	800a97c <VL53L0X_WrByte>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8006bf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d123      	bne.n	8006c42 <VL53L0X_StartMeasurement+0x106>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2204      	movs	r2, #4
 8006bfe:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006c02:	e01e      	b.n	8006c42 <VL53L0X_StartMeasurement+0x106>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006c04:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d105      	bne.n	8006c18 <VL53L0X_StartMeasurement+0xdc>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	f7ff ff2e 	bl	8006a70 <VL53L0X_CheckAndLoadInterruptSettings>
 8006c14:	4603      	mov	r3, r0
 8006c16:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006c18:	2204      	movs	r2, #4
 8006c1a:	2100      	movs	r1, #0
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f003 fead 	bl	800a97c <VL53L0X_WrByte>
 8006c22:	4603      	mov	r3, r0
 8006c24:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8006c26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10b      	bne.n	8006c46 <VL53L0X_StartMeasurement+0x10a>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2204      	movs	r2, #4
 8006c32:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 8006c36:	e006      	b.n	8006c46 <VL53L0X_StartMeasurement+0x10a>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8006c38:	23f8      	movs	r3, #248	; 0xf8
 8006c3a:	75fb      	strb	r3, [r7, #23]
 8006c3c:	e004      	b.n	8006c48 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006c3e:	bf00      	nop
 8006c40:	e002      	b.n	8006c48 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006c42:	bf00      	nop
 8006c44:	e000      	b.n	8006c48 <VL53L0X_StartMeasurement+0x10c>
		break;
 8006c46:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8006c48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3718      	adds	r7, #24
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8006c54:	b580      	push	{r7, lr}
 8006c56:	b084      	sub	sp, #16
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
 8006c5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006c5e:	2300      	movs	r3, #0
 8006c60:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 8006c68:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8006c6a:	7bbb      	ldrb	r3, [r7, #14]
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d112      	bne.n	8006c96 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8006c70:	f107 0308 	add.w	r3, r7, #8
 8006c74:	4619      	mov	r1, r3
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f000 fb1a 	bl	80072b0 <VL53L0X_GetInterruptMaskStatus>
 8006c7c:	4603      	mov	r3, r0
 8006c7e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	2b04      	cmp	r3, #4
 8006c84:	d103      	bne.n	8006c8e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	701a      	strb	r2, [r3, #0]
 8006c8c:	e01c      	b.n	8006cc8 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	2200      	movs	r2, #0
 8006c92:	701a      	strb	r2, [r3, #0]
 8006c94:	e018      	b.n	8006cc8 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8006c96:	f107 030d 	add.w	r3, r7, #13
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	2114      	movs	r1, #20
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f003 fd71 	bl	800a786 <VL53L0X_RdByte>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8006ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10b      	bne.n	8006cc8 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8006cb0:	7b7b      	ldrb	r3, [r7, #13]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d003      	beq.n	8006cc2 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	2201      	movs	r2, #1
 8006cbe:	701a      	strb	r2, [r3, #0]
 8006cc0:	e002      	b.n	8006cc8 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	3710      	adds	r7, #16
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	bd80      	pop	{r7, pc}

08006cd4 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006cd4:	b5b0      	push	{r4, r5, r7, lr}
 8006cd6:	b096      	sub	sp, #88	; 0x58
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	6078      	str	r0, [r7, #4]
 8006cdc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8006ce4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006ce8:	230c      	movs	r3, #12
 8006cea:	2114      	movs	r1, #20
 8006cec:	6878      	ldr	r0, [r7, #4]
 8006cee:	f003 fda5 	bl	800a83c <VL53L0X_ReadMulti>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8006cf8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f040 80d1 	bne.w	8006ea4 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2200      	movs	r2, #0
 8006d06:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8006d08:	683b      	ldr	r3, [r7, #0]
 8006d0a:	2200      	movs	r2, #0
 8006d0c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8006d0e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8006d12:	b29b      	uxth	r3, r3
 8006d14:	021b      	lsls	r3, r3, #8
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	4413      	add	r3, r2
 8006d20:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2200      	movs	r2, #0
 8006d28:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8006d2a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	021b      	lsls	r3, r3, #8
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006d38:	b29b      	uxth	r3, r3
 8006d3a:	4413      	add	r3, r2
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	025b      	lsls	r3, r3, #9
 8006d40:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006d46:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8006d48:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	021b      	lsls	r3, r3, #8
 8006d50:	b29a      	uxth	r2, r3
 8006d52:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	4413      	add	r3, r2
 8006d5a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8006d5e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006d62:	025b      	lsls	r3, r3, #9
 8006d64:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8006d6a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8006d6e:	b29b      	uxth	r3, r3
 8006d70:	021b      	lsls	r3, r3, #8
 8006d72:	b29a      	uxth	r2, r3
 8006d74:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	4413      	add	r3, r2
 8006d7c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006d86:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8006d88:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006d8c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f8b3 314e 	ldrh.w	r3, [r3, #334]	; 0x14e
 8006d96:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 8006d9e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8006da2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006da4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006da8:	d046      	beq.n	8006e38 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8006daa:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8006dac:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006db0:	fb02 f303 	mul.w	r3, r2, r3
 8006db4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006db8:	4a57      	ldr	r2, [pc, #348]	; (8006f18 <VL53L0X_GetRangingMeasurementData+0x244>)
 8006dba:	fb82 1203 	smull	r1, r2, r2, r3
 8006dbe:	1192      	asrs	r2, r2, #6
 8006dc0:	17db      	asrs	r3, r3, #31
 8006dc2:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8006dc4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a1b      	ldr	r3, [r3, #32]
 8006dcc:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	7f1b      	ldrb	r3, [r3, #28]
 8006dd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8006dd6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d02c      	beq.n	8006e38 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8006dde:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006de0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006de4:	fb02 f303 	mul.w	r3, r2, r3
 8006de8:	121a      	asrs	r2, r3, #8
					<= 0) {
 8006dea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d10d      	bne.n	8006e0c <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8006df0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d004      	beq.n	8006e02 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8006df8:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8006dfc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006e00:	e016      	b.n	8006e30 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8006e02:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8006e06:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006e0a:	e011      	b.n	8006e30 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8006e0c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006e10:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e12:	fb02 f203 	mul.w	r2, r2, r3
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8006e16:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006e18:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8006e1c:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8006e20:	121b      	asrs	r3, r3, #8
 8006e22:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8006e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006e26:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8006e28:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8006e2c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8006e30:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006e34:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8006e38:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00d      	beq.n	8006e5c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8006e40:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006e44:	089b      	lsrs	r3, r3, #2
 8006e46:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8006e4c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	019b      	lsls	r3, r3, #6
 8006e54:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	75da      	strb	r2, [r3, #23]
 8006e5a:	e006      	b.n	8006e6a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8006e62:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2200      	movs	r2, #0
 8006e68:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8006e6a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8006e6e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8006e72:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8006e76:	9301      	str	r3, [sp, #4]
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	9300      	str	r3, [sp, #0]
 8006e7c:	4613      	mov	r3, r2
 8006e7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e80:	6878      	ldr	r0, [r7, #4]
 8006e82:	f003 f9ab 	bl	800a1dc <VL53L0X_get_pal_range_status>
 8006e86:	4603      	mov	r3, r0
 8006e88:	461a      	mov	r2, r3
 8006e8a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8006e94:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d103      	bne.n	8006ea4 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8006e9c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006ea4:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d12f      	bne.n	8006f0c <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f107 040c 	add.w	r4, r7, #12
 8006eb2:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8006eb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006eb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006eba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006ebe:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006ec6:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006ecc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006ed4:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006eda:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8006ee0:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8006ee6:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8006eec:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8006ef2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f103 0450 	add.w	r4, r3, #80	; 0x50
 8006efc:	f107 050c 	add.w	r5, r7, #12
 8006f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f04:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006f08:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006f0c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3750      	adds	r7, #80	; 0x50
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bdb0      	pop	{r4, r5, r7, pc}
 8006f18:	10624dd3 	.word	0x10624dd3

08006f1c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
 8006f24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8006f2a:	2100      	movs	r1, #0
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f7ff f8c7 	bl	80060c0 <VL53L0X_SetDeviceMode>
 8006f32:	4603      	mov	r3, r0
 8006f34:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d104      	bne.n	8006f48 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f7ff fd4c 	bl	80069dc <VL53L0X_PerformSingleMeasurement>
 8006f44:	4603      	mov	r3, r0
 8006f46:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d105      	bne.n	8006f5c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8006f50:	6839      	ldr	r1, [r7, #0]
 8006f52:	6878      	ldr	r0, [r7, #4]
 8006f54:	f7ff febe 	bl	8006cd4 <VL53L0X_GetRangingMeasurementData>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8006f5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d105      	bne.n	8006f70 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8006f64:	2100      	movs	r1, #0
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 f962 	bl	8007230 <VL53L0X_ClearInterruptMask>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8006f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006f74:	4618      	mov	r0, r3
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	4608      	mov	r0, r1
 8006f86:	4611      	mov	r1, r2
 8006f88:	461a      	mov	r2, r3
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	70fb      	strb	r3, [r7, #3]
 8006f8e:	460b      	mov	r3, r1
 8006f90:	70bb      	strb	r3, [r7, #2]
 8006f92:	4613      	mov	r3, r2
 8006f94:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f96:	2300      	movs	r3, #0
 8006f98:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8006f9a:	78fb      	ldrb	r3, [r7, #3]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d002      	beq.n	8006fa6 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8006fa0:	23f6      	movs	r3, #246	; 0xf6
 8006fa2:	73fb      	strb	r3, [r7, #15]
 8006fa4:	e107      	b.n	80071b6 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8006fa6:	78bb      	ldrb	r3, [r7, #2]
 8006fa8:	2b14      	cmp	r3, #20
 8006faa:	d110      	bne.n	8006fce <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8006fac:	7e3b      	ldrb	r3, [r7, #24]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d102      	bne.n	8006fb8 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8006fb2:	2310      	movs	r3, #16
 8006fb4:	73bb      	strb	r3, [r7, #14]
 8006fb6:	e001      	b.n	8006fbc <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8006fbc:	7bbb      	ldrb	r3, [r7, #14]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	2184      	movs	r1, #132	; 0x84
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f003 fcda 	bl	800a97c <VL53L0X_WrByte>
 8006fc8:	4603      	mov	r3, r0
 8006fca:	73fb      	strb	r3, [r7, #15]
 8006fcc:	e0f3      	b.n	80071b6 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8006fce:	78bb      	ldrb	r3, [r7, #2]
 8006fd0:	2b15      	cmp	r3, #21
 8006fd2:	f040 8097 	bne.w	8007104 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	21ff      	movs	r1, #255	; 0xff
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f003 fcce 	bl	800a97c <VL53L0X_WrByte>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	7bfb      	ldrb	r3, [r7, #15]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006fea:	2200      	movs	r2, #0
 8006fec:	2100      	movs	r1, #0
 8006fee:	6878      	ldr	r0, [r7, #4]
 8006ff0:	f003 fcc4 	bl	800a97c <VL53L0X_WrByte>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	7bfb      	ldrb	r3, [r7, #15]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006ffe:	2200      	movs	r2, #0
 8007000:	21ff      	movs	r1, #255	; 0xff
 8007002:	6878      	ldr	r0, [r7, #4]
 8007004:	f003 fcba 	bl	800a97c <VL53L0X_WrByte>
 8007008:	4603      	mov	r3, r0
 800700a:	461a      	mov	r2, r3
 800700c:	7bfb      	ldrb	r3, [r7, #15]
 800700e:	4313      	orrs	r3, r2
 8007010:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8007012:	2201      	movs	r2, #1
 8007014:	2180      	movs	r1, #128	; 0x80
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f003 fcb0 	bl	800a97c <VL53L0X_WrByte>
 800701c:	4603      	mov	r3, r0
 800701e:	461a      	mov	r2, r3
 8007020:	7bfb      	ldrb	r3, [r7, #15]
 8007022:	4313      	orrs	r3, r2
 8007024:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8007026:	2202      	movs	r2, #2
 8007028:	2185      	movs	r1, #133	; 0x85
 800702a:	6878      	ldr	r0, [r7, #4]
 800702c:	f003 fca6 	bl	800a97c <VL53L0X_WrByte>
 8007030:	4603      	mov	r3, r0
 8007032:	461a      	mov	r2, r3
 8007034:	7bfb      	ldrb	r3, [r7, #15]
 8007036:	4313      	orrs	r3, r2
 8007038:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800703a:	2204      	movs	r2, #4
 800703c:	21ff      	movs	r1, #255	; 0xff
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f003 fc9c 	bl	800a97c <VL53L0X_WrByte>
 8007044:	4603      	mov	r3, r0
 8007046:	461a      	mov	r2, r3
 8007048:	7bfb      	ldrb	r3, [r7, #15]
 800704a:	4313      	orrs	r3, r2
 800704c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800704e:	2200      	movs	r2, #0
 8007050:	21cd      	movs	r1, #205	; 0xcd
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f003 fc92 	bl	800a97c <VL53L0X_WrByte>
 8007058:	4603      	mov	r3, r0
 800705a:	461a      	mov	r2, r3
 800705c:	7bfb      	ldrb	r3, [r7, #15]
 800705e:	4313      	orrs	r3, r2
 8007060:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8007062:	2211      	movs	r2, #17
 8007064:	21cc      	movs	r1, #204	; 0xcc
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f003 fc88 	bl	800a97c <VL53L0X_WrByte>
 800706c:	4603      	mov	r3, r0
 800706e:	461a      	mov	r2, r3
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	4313      	orrs	r3, r2
 8007074:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8007076:	2207      	movs	r2, #7
 8007078:	21ff      	movs	r1, #255	; 0xff
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f003 fc7e 	bl	800a97c <VL53L0X_WrByte>
 8007080:	4603      	mov	r3, r0
 8007082:	461a      	mov	r2, r3
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	4313      	orrs	r3, r2
 8007088:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800708a:	2200      	movs	r2, #0
 800708c:	21be      	movs	r1, #190	; 0xbe
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f003 fc74 	bl	800a97c <VL53L0X_WrByte>
 8007094:	4603      	mov	r3, r0
 8007096:	461a      	mov	r2, r3
 8007098:	7bfb      	ldrb	r3, [r7, #15]
 800709a:	4313      	orrs	r3, r2
 800709c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800709e:	2206      	movs	r2, #6
 80070a0:	21ff      	movs	r1, #255	; 0xff
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f003 fc6a 	bl	800a97c <VL53L0X_WrByte>
 80070a8:	4603      	mov	r3, r0
 80070aa:	461a      	mov	r2, r3
 80070ac:	7bfb      	ldrb	r3, [r7, #15]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80070b2:	2209      	movs	r2, #9
 80070b4:	21cc      	movs	r1, #204	; 0xcc
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f003 fc60 	bl	800a97c <VL53L0X_WrByte>
 80070bc:	4603      	mov	r3, r0
 80070be:	461a      	mov	r2, r3
 80070c0:	7bfb      	ldrb	r3, [r7, #15]
 80070c2:	4313      	orrs	r3, r2
 80070c4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80070c6:	2200      	movs	r2, #0
 80070c8:	21ff      	movs	r1, #255	; 0xff
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f003 fc56 	bl	800a97c <VL53L0X_WrByte>
 80070d0:	4603      	mov	r3, r0
 80070d2:	461a      	mov	r2, r3
 80070d4:	7bfb      	ldrb	r3, [r7, #15]
 80070d6:	4313      	orrs	r3, r2
 80070d8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80070da:	2201      	movs	r2, #1
 80070dc:	21ff      	movs	r1, #255	; 0xff
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f003 fc4c 	bl	800a97c <VL53L0X_WrByte>
 80070e4:	4603      	mov	r3, r0
 80070e6:	461a      	mov	r2, r3
 80070e8:	7bfb      	ldrb	r3, [r7, #15]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80070ee:	2200      	movs	r2, #0
 80070f0:	2100      	movs	r1, #0
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f003 fc42 	bl	800a97c <VL53L0X_WrByte>
 80070f8:	4603      	mov	r3, r0
 80070fa:	461a      	mov	r2, r3
 80070fc:	7bfb      	ldrb	r3, [r7, #15]
 80070fe:	4313      	orrs	r3, r2
 8007100:	73fb      	strb	r3, [r7, #15]
 8007102:	e058      	b.n	80071b6 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8007104:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007108:	2b00      	cmp	r3, #0
 800710a:	d121      	bne.n	8007150 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800710c:	787b      	ldrb	r3, [r7, #1]
 800710e:	2b04      	cmp	r3, #4
 8007110:	d81b      	bhi.n	800714a <VL53L0X_SetGpioConfig+0x1ce>
 8007112:	a201      	add	r2, pc, #4	; (adr r2, 8007118 <VL53L0X_SetGpioConfig+0x19c>)
 8007114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007118:	0800712d 	.word	0x0800712d
 800711c:	08007133 	.word	0x08007133
 8007120:	08007139 	.word	0x08007139
 8007124:	0800713f 	.word	0x0800713f
 8007128:	08007145 	.word	0x08007145
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800712c:	2300      	movs	r3, #0
 800712e:	73bb      	strb	r3, [r7, #14]
				break;
 8007130:	e00f      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8007132:	2301      	movs	r3, #1
 8007134:	73bb      	strb	r3, [r7, #14]
				break;
 8007136:	e00c      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8007138:	2302      	movs	r3, #2
 800713a:	73bb      	strb	r3, [r7, #14]
				break;
 800713c:	e009      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800713e:	2303      	movs	r3, #3
 8007140:	73bb      	strb	r3, [r7, #14]
				break;
 8007142:	e006      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8007144:	2304      	movs	r3, #4
 8007146:	73bb      	strb	r3, [r7, #14]
				break;
 8007148:	e003      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800714a:	23f5      	movs	r3, #245	; 0xf5
 800714c:	73fb      	strb	r3, [r7, #15]
 800714e:	e000      	b.n	8007152 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8007150:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8007152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d107      	bne.n	800716a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800715a:	7bbb      	ldrb	r3, [r7, #14]
 800715c:	461a      	mov	r2, r3
 800715e:	210a      	movs	r1, #10
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f003 fc0b 	bl	800a97c <VL53L0X_WrByte>
 8007166:	4603      	mov	r3, r0
 8007168:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800716a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800716e:	2b00      	cmp	r3, #0
 8007170:	d10f      	bne.n	8007192 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007172:	7e3b      	ldrb	r3, [r7, #24]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d102      	bne.n	800717e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8007178:	2300      	movs	r3, #0
 800717a:	73bb      	strb	r3, [r7, #14]
 800717c:	e001      	b.n	8007182 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800717e:	2310      	movs	r3, #16
 8007180:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8007182:	7bbb      	ldrb	r3, [r7, #14]
 8007184:	22ef      	movs	r2, #239	; 0xef
 8007186:	2184      	movs	r1, #132	; 0x84
 8007188:	6878      	ldr	r0, [r7, #4]
 800718a:	f003 fc45 	bl	800aa18 <VL53L0X_UpdateByte>
 800718e:	4603      	mov	r3, r0
 8007190:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8007192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d103      	bne.n	80071a2 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	787a      	ldrb	r2, [r7, #1]
 800719e:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 80071a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d105      	bne.n	80071b6 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80071aa:	2100      	movs	r1, #0
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 f83f 	bl	8007230 <VL53L0X_ClearInterruptMask>
 80071b2:	4603      	mov	r3, r0
 80071b4:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 80071b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	3710      	adds	r7, #16
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd80      	pop	{r7, pc}
 80071c2:	bf00      	nop

080071c4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b086      	sub	sp, #24
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	607a      	str	r2, [r7, #4]
 80071ce:	603b      	str	r3, [r7, #0]
 80071d0:	460b      	mov	r3, r1
 80071d2:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80071d4:	2300      	movs	r3, #0
 80071d6:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80071d8:	f107 0314 	add.w	r3, r7, #20
 80071dc:	461a      	mov	r2, r3
 80071de:	210e      	movs	r1, #14
 80071e0:	68f8      	ldr	r0, [r7, #12]
 80071e2:	f003 fb57 	bl	800a894 <VL53L0X_RdWord>
 80071e6:	4603      	mov	r3, r0
 80071e8:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80071ea:	8abb      	ldrh	r3, [r7, #20]
 80071ec:	045b      	lsls	r3, r3, #17
 80071ee:	461a      	mov	r2, r3
 80071f0:	4b0e      	ldr	r3, [pc, #56]	; (800722c <VL53L0X_GetInterruptThresholds+0x68>)
 80071f2:	4013      	ands	r3, r2
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80071f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d10f      	bne.n	8007220 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8007200:	f107 0314 	add.w	r3, r7, #20
 8007204:	461a      	mov	r2, r3
 8007206:	210c      	movs	r1, #12
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f003 fb43 	bl	800a894 <VL53L0X_RdWord>
 800720e:	4603      	mov	r3, r0
 8007210:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8007212:	8abb      	ldrh	r3, [r7, #20]
 8007214:	045b      	lsls	r3, r3, #17
 8007216:	461a      	mov	r2, r3
 8007218:	4b04      	ldr	r3, [pc, #16]	; (800722c <VL53L0X_GetInterruptThresholds+0x68>)
 800721a:	4013      	ands	r3, r2
		*pThresholdHigh =
 800721c:	683a      	ldr	r2, [r7, #0]
 800721e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007220:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007224:	4618      	mov	r0, r3
 8007226:	3718      	adds	r7, #24
 8007228:	46bd      	mov	sp, r7
 800722a:	bd80      	pop	{r7, pc}
 800722c:	1ffe0000 	.word	0x1ffe0000

08007230 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
 8007238:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800723a:	2300      	movs	r3, #0
 800723c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800723e:	2300      	movs	r3, #0
 8007240:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8007242:	2201      	movs	r2, #1
 8007244:	210b      	movs	r1, #11
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f003 fb98 	bl	800a97c <VL53L0X_WrByte>
 800724c:	4603      	mov	r3, r0
 800724e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8007250:	2200      	movs	r2, #0
 8007252:	210b      	movs	r1, #11
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f003 fb91 	bl	800a97c <VL53L0X_WrByte>
 800725a:	4603      	mov	r3, r0
 800725c:	461a      	mov	r2, r3
 800725e:	7bfb      	ldrb	r3, [r7, #15]
 8007260:	4313      	orrs	r3, r2
 8007262:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8007264:	f107 030d 	add.w	r3, r7, #13
 8007268:	461a      	mov	r2, r3
 800726a:	2113      	movs	r1, #19
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f003 fa8a 	bl	800a786 <VL53L0X_RdByte>
 8007272:	4603      	mov	r3, r0
 8007274:	461a      	mov	r2, r3
 8007276:	7bfb      	ldrb	r3, [r7, #15]
 8007278:	4313      	orrs	r3, r2
 800727a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800727c:	7bbb      	ldrb	r3, [r7, #14]
 800727e:	3301      	adds	r3, #1
 8007280:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8007282:	7b7b      	ldrb	r3, [r7, #13]
 8007284:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8007288:	2b00      	cmp	r3, #0
 800728a:	d006      	beq.n	800729a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800728c:	7bbb      	ldrb	r3, [r7, #14]
 800728e:	2b02      	cmp	r3, #2
 8007290:	d803      	bhi.n	800729a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8007292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0d3      	beq.n	8007242 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800729a:	7bbb      	ldrb	r3, [r7, #14]
 800729c:	2b02      	cmp	r3, #2
 800729e:	d901      	bls.n	80072a4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 80072a0:	23f4      	movs	r3, #244	; 0xf4
 80072a2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80072a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
 80072b8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072ba:	2300      	movs	r3, #0
 80072bc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 80072be:	f107 030e 	add.w	r3, r7, #14
 80072c2:	461a      	mov	r2, r3
 80072c4:	2113      	movs	r1, #19
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f003 fa5d 	bl	800a786 <VL53L0X_RdByte>
 80072cc:	4603      	mov	r3, r0
 80072ce:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 80072d0:	7bbb      	ldrb	r3, [r7, #14]
 80072d2:	f003 0207 	and.w	r2, r3, #7
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 80072da:	7bbb      	ldrb	r3, [r7, #14]
 80072dc:	f003 0318 	and.w	r3, r3, #24
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d001      	beq.n	80072e8 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 80072e4:	23fa      	movs	r3, #250	; 0xfa
 80072e6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80072e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007300:	2300      	movs	r3, #0
 8007302:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	68b9      	ldr	r1, [r7, #8]
 8007308:	68f8      	ldr	r0, [r7, #12]
 800730a:	f000 fa03 	bl	8007714 <VL53L0X_perform_ref_spad_management>
 800730e:	4603      	mov	r3, r0
 8007310:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8007312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3718      	adds	r7, #24
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}

0800731e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800731e:	b580      	push	{r7, lr}
 8007320:	b084      	sub	sp, #16
 8007322:	af00      	add	r7, sp, #0
 8007324:	6078      	str	r0, [r7, #4]
 8007326:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007328:	2300      	movs	r3, #0
 800732a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800732c:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8007330:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8007332:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007336:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8007338:	f107 0308 	add.w	r3, r7, #8
 800733c:	461a      	mov	r2, r3
 800733e:	2128      	movs	r1, #40	; 0x28
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f003 faa7 	bl	800a894 <VL53L0X_RdWord>
 8007346:	4603      	mov	r3, r0
 8007348:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800734a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d11e      	bne.n	8007390 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8007352:	893b      	ldrh	r3, [r7, #8]
 8007354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007358:	b29b      	uxth	r3, r3
 800735a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800735c:	893b      	ldrh	r3, [r7, #8]
 800735e:	461a      	mov	r2, r3
 8007360:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8007364:	429a      	cmp	r2, r3
 8007366:	dd0b      	ble.n	8007380 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8007368:	893a      	ldrh	r2, [r7, #8]
 800736a:	897b      	ldrh	r3, [r7, #10]
 800736c:	1ad3      	subs	r3, r2, r3
 800736e:	b29b      	uxth	r3, r3
 8007370:	b21b      	sxth	r3, r3
 8007372:	461a      	mov	r2, r3
					* 250;
 8007374:	23fa      	movs	r3, #250	; 0xfa
 8007376:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	601a      	str	r2, [r3, #0]
 800737e:	e007      	b.n	8007390 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8007380:	893b      	ldrh	r3, [r7, #8]
 8007382:	b21b      	sxth	r3, r3
 8007384:	461a      	mov	r2, r3
 8007386:	23fa      	movs	r3, #250	; 0xfa
 8007388:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8007390:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}

0800739c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800739c:	b480      	push	{r7}
 800739e:	b08b      	sub	sp, #44	; 0x2c
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
 80073a8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 80073aa:	2308      	movs	r3, #8
 80073ac:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 80073ae:	2300      	movs	r3, #0
 80073b0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	f04f 32ff 	mov.w	r2, #4294967295
 80073b8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 80073ba:	687a      	ldr	r2, [r7, #4]
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c2:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	fbb3 f2f2 	udiv	r2, r3, r2
 80073cc:	69b9      	ldr	r1, [r7, #24]
 80073ce:	fb01 f202 	mul.w	r2, r1, r2
 80073d2:	1a9b      	subs	r3, r3, r2
 80073d4:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24
 80073da:	e030      	b.n	800743e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 80073dc:	2300      	movs	r3, #0
 80073de:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073e4:	4413      	add	r3, r2
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 80073ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	429a      	cmp	r2, r3
 80073f0:	d11e      	bne.n	8007430 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 80073f2:	7ffa      	ldrb	r2, [r7, #31]
 80073f4:	693b      	ldr	r3, [r7, #16]
 80073f6:	fa42 f303 	asr.w	r3, r2, r3
 80073fa:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8007400:	e016      	b.n	8007430 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8007402:	7ffb      	ldrb	r3, [r7, #31]
 8007404:	f003 0301 	and.w	r3, r3, #1
 8007408:	2b00      	cmp	r3, #0
 800740a:	d00b      	beq.n	8007424 <get_next_good_spad+0x88>
				success = 1;
 800740c:	2301      	movs	r3, #1
 800740e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	69ba      	ldr	r2, [r7, #24]
 8007414:	fb02 f203 	mul.w	r2, r2, r3
 8007418:	6a3b      	ldr	r3, [r7, #32]
 800741a:	4413      	add	r3, r2
 800741c:	461a      	mov	r2, r3
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	601a      	str	r2, [r3, #0]
				break;
 8007422:	e009      	b.n	8007438 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8007424:	7ffb      	ldrb	r3, [r7, #31]
 8007426:	085b      	lsrs	r3, r3, #1
 8007428:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800742a:	6a3b      	ldr	r3, [r7, #32]
 800742c:	3301      	adds	r3, #1
 800742e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8007430:	6a3a      	ldr	r2, [r7, #32]
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	429a      	cmp	r2, r3
 8007436:	d3e4      	bcc.n	8007402 <get_next_good_spad+0x66>
				coarseIndex++) {
 8007438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800743a:	3301      	adds	r3, #1
 800743c:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800743e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	429a      	cmp	r2, r3
 8007444:	d202      	bcs.n	800744c <get_next_good_spad+0xb0>
 8007446:	7fbb      	ldrb	r3, [r7, #30]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0c7      	beq.n	80073dc <get_next_good_spad+0x40>
		}
	}
}
 800744c:	bf00      	nop
 800744e:	372c      	adds	r7, #44	; 0x2c
 8007450:	46bd      	mov	sp, r7
 8007452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007456:	4770      	bx	lr

08007458 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8007460:	2301      	movs	r3, #1
 8007462:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	099b      	lsrs	r3, r3, #6
 8007468:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800746a:	4a07      	ldr	r2, [pc, #28]	; (8007488 <is_aperture+0x30>)
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d101      	bne.n	800747a <is_aperture+0x22>
		isAperture = 0;
 8007476:	2300      	movs	r3, #0
 8007478:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800747a:	7bfb      	ldrb	r3, [r7, #15]
}
 800747c:	4618      	mov	r0, r3
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007486:	4770      	bx	lr
 8007488:	2000036c 	.word	0x2000036c

0800748c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800748c:	b480      	push	{r7}
 800748e:	b089      	sub	sp, #36	; 0x24
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007498:	2300      	movs	r3, #0
 800749a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800749c:	2308      	movs	r3, #8
 800749e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	69ba      	ldr	r2, [r7, #24]
 80074ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80074b2:	69b9      	ldr	r1, [r7, #24]
 80074b4:	fb01 f202 	mul.w	r2, r1, r2
 80074b8:	1a9b      	subs	r3, r3, r2
 80074ba:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 80074bc:	697a      	ldr	r2, [r7, #20]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d302      	bcc.n	80074ca <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 80074c4:	23ce      	movs	r3, #206	; 0xce
 80074c6:	77fb      	strb	r3, [r7, #31]
 80074c8:	e010      	b.n	80074ec <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 80074ca:	68fa      	ldr	r2, [r7, #12]
 80074cc:	697b      	ldr	r3, [r7, #20]
 80074ce:	4413      	add	r3, r2
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	b25a      	sxtb	r2, r3
 80074d4:	2101      	movs	r1, #1
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	fa01 f303 	lsl.w	r3, r1, r3
 80074dc:	b25b      	sxtb	r3, r3
 80074de:	4313      	orrs	r3, r2
 80074e0:	b259      	sxtb	r1, r3
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	4413      	add	r3, r2
 80074e8:	b2ca      	uxtb	r2, r1
 80074ea:	701a      	strb	r2, [r3, #0]

	return status;
 80074ec:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3724      	adds	r7, #36	; 0x24
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr

080074fc <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8007506:	2306      	movs	r3, #6
 8007508:	683a      	ldr	r2, [r7, #0]
 800750a:	21b0      	movs	r1, #176	; 0xb0
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f003 f965 	bl	800a7dc <VL53L0X_WriteMulti>
 8007512:	4603      	mov	r3, r0
 8007514:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8007516:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800752c:	2306      	movs	r3, #6
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	21b0      	movs	r1, #176	; 0xb0
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f003 f982 	bl	800a83c <VL53L0X_ReadMulti>
 8007538:	4603      	mov	r3, r0
 800753a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800753c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b08c      	sub	sp, #48	; 0x30
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	607a      	str	r2, [r7, #4]
 8007552:	603b      	str	r3, [r7, #0]
 8007554:	460b      	mov	r3, r1
 8007556:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007558:	2300      	movs	r3, #0
 800755a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800755e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007560:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8007562:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007564:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007566:	2300      	movs	r3, #0
 8007568:	62bb      	str	r3, [r7, #40]	; 0x28
 800756a:	e02b      	b.n	80075c4 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800756c:	f107 031c 	add.w	r3, r7, #28
 8007570:	6a3a      	ldr	r2, [r7, #32]
 8007572:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f7ff ff11 	bl	800739c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007580:	d103      	bne.n	800758a <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007582:	23ce      	movs	r3, #206	; 0xce
 8007584:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8007588:	e020      	b.n	80075cc <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	461a      	mov	r2, r3
 800758e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007590:	4413      	add	r3, r2
 8007592:	4618      	mov	r0, r3
 8007594:	f7ff ff60 	bl	8007458 <is_aperture>
 8007598:	4603      	mov	r3, r0
 800759a:	461a      	mov	r2, r3
 800759c:	7afb      	ldrb	r3, [r7, #11]
 800759e:	4293      	cmp	r3, r2
 80075a0:	d003      	beq.n	80075aa <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80075a2:	23ce      	movs	r3, #206	; 0xce
 80075a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 80075a8:	e010      	b.n	80075cc <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80075aa:	69fb      	ldr	r3, [r7, #28]
 80075ac:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80075ae:	6a3a      	ldr	r2, [r7, #32]
 80075b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075b2:	6838      	ldr	r0, [r7, #0]
 80075b4:	f7ff ff6a 	bl	800748c <enable_spad_bit>
		currentSpad++;
 80075b8:	6a3b      	ldr	r3, [r7, #32]
 80075ba:	3301      	adds	r3, #1
 80075bc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	3301      	adds	r3, #1
 80075c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80075c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80075c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d3cf      	bcc.n	800756c <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 80075cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80075ce:	6a3a      	ldr	r2, [r7, #32]
 80075d0:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 80075d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d106      	bne.n	80075e8 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 80075da:	6839      	ldr	r1, [r7, #0]
 80075dc:	68f8      	ldr	r0, [r7, #12]
 80075de:	f7ff ff8d 	bl	80074fc <set_ref_spad_map>
 80075e2:	4603      	mov	r3, r0
 80075e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 80075e8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d121      	bne.n	8007634 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 80075f0:	f107 0314 	add.w	r3, r7, #20
 80075f4:	4619      	mov	r1, r3
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f7ff ff93 	bl	8007522 <get_ref_spad_map>
 80075fc:	4603      	mov	r3, r0
 80075fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 8007602:	2300      	movs	r3, #0
 8007604:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8007606:	e011      	b.n	800762c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007608:	683a      	ldr	r2, [r7, #0]
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	4413      	add	r3, r2
 800760e:	781a      	ldrb	r2, [r3, #0]
 8007610:	f107 0114 	add.w	r1, r7, #20
 8007614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007616:	440b      	add	r3, r1
 8007618:	781b      	ldrb	r3, [r3, #0]
 800761a:	429a      	cmp	r2, r3
 800761c:	d003      	beq.n	8007626 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800761e:	23ce      	movs	r3, #206	; 0xce
 8007620:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 8007624:	e006      	b.n	8007634 <enable_ref_spads+0xec>
			}
			i++;
 8007626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007628:	3301      	adds	r3, #1
 800762a:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800762c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800762e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007630:	429a      	cmp	r2, r3
 8007632:	d3e9      	bcc.n	8007608 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8007634:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007638:	4618      	mov	r0, r3
 800763a:	3730      	adds	r7, #48	; 0x30
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b08a      	sub	sp, #40	; 0x28
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800764a:	2300      	movs	r3, #0
 800764c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8007650:	2300      	movs	r3, #0
 8007652:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800765c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 8007660:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007664:	2b00      	cmp	r3, #0
 8007666:	d107      	bne.n	8007678 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8007668:	22c0      	movs	r2, #192	; 0xc0
 800766a:	2101      	movs	r1, #1
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f003 f985 	bl	800a97c <VL53L0X_WrByte>
 8007672:	4603      	mov	r3, r0
 8007674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007678:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800767c:	2b00      	cmp	r3, #0
 800767e:	d108      	bne.n	8007692 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8007680:	f107 0308 	add.w	r3, r7, #8
 8007684:	4619      	mov	r1, r3
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7ff fc48 	bl	8006f1c <VL53L0X_PerformSingleRangingMeasurement>
 800768c:	4603      	mov	r3, r0
 800768e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8007692:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007696:	2b00      	cmp	r3, #0
 8007698:	d107      	bne.n	80076aa <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800769a:	2201      	movs	r2, #1
 800769c:	21ff      	movs	r1, #255	; 0xff
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f003 f96c 	bl	800a97c <VL53L0X_WrByte>
 80076a4:	4603      	mov	r3, r0
 80076a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 80076aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d107      	bne.n	80076c2 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80076b2:	683a      	ldr	r2, [r7, #0]
 80076b4:	21b6      	movs	r1, #182	; 0xb6
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f003 f8ec 	bl	800a894 <VL53L0X_RdWord>
 80076bc:	4603      	mov	r3, r0
 80076be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 80076c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d107      	bne.n	80076da <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80076ca:	2200      	movs	r2, #0
 80076cc:	21ff      	movs	r1, #255	; 0xff
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f003 f954 	bl	800a97c <VL53L0X_WrByte>
 80076d4:	4603      	mov	r3, r0
 80076d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 80076da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d112      	bne.n	8007708 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80076e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80076e6:	461a      	mov	r2, r3
 80076e8:	2101      	movs	r1, #1
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f003 f946 	bl	800a97c <VL53L0X_WrByte>
 80076f0:	4603      	mov	r3, r0
 80076f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80076f6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d104      	bne.n	8007708 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007704:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 8007708:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800770c:	4618      	mov	r0, r3
 800770e:	3728      	adds	r7, #40	; 0x28
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8007714:	b590      	push	{r4, r7, lr}
 8007716:	b09d      	sub	sp, #116	; 0x74
 8007718:	af06      	add	r7, sp, #24
 800771a:	60f8      	str	r0, [r7, #12]
 800771c:	60b9      	str	r1, [r7, #8]
 800771e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007720:	2300      	movs	r3, #0
 8007722:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8007726:	23b4      	movs	r3, #180	; 0xb4
 8007728:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800772c:	2303      	movs	r3, #3
 800772e:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 8007730:	232c      	movs	r3, #44	; 0x2c
 8007732:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 8007734:	2300      	movs	r3, #0
 8007736:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 8007738:	2300      	movs	r3, #0
 800773a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800773c:	2300      	movs	r3, #0
 800773e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8007740:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8007744:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8007746:	2300      	movs	r3, #0
 8007748:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800774a:	2300      	movs	r3, #0
 800774c:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800774e:	2306      	movs	r3, #6
 8007750:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8007752:	2300      	movs	r3, #0
 8007754:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8007756:	2300      	movs	r3, #0
 8007758:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 8007760:	2300      	movs	r3, #0
 8007762:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8007764:	2300      	movs	r3, #0
 8007766:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8007768:	2300      	movs	r3, #0
 800776a:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800776c:	2300      	movs	r3, #0
 800776e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8007778:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800777a:	2300      	movs	r3, #0
 800777c:	64bb      	str	r3, [r7, #72]	; 0x48
 800777e:	e009      	b.n	8007794 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007780:	68fa      	ldr	r2, [r7, #12]
 8007782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007784:	4413      	add	r3, r2
 8007786:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800778a:	2200      	movs	r2, #0
 800778c:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800778e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007790:	3301      	adds	r3, #1
 8007792:	64bb      	str	r3, [r7, #72]	; 0x48
 8007794:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007798:	429a      	cmp	r2, r3
 800779a:	d3f1      	bcc.n	8007780 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800779c:	2201      	movs	r2, #1
 800779e:	21ff      	movs	r1, #255	; 0xff
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f003 f8eb 	bl	800a97c <VL53L0X_WrByte>
 80077a6:	4603      	mov	r3, r0
 80077a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80077ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d107      	bne.n	80077c4 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80077b4:	2200      	movs	r2, #0
 80077b6:	214f      	movs	r1, #79	; 0x4f
 80077b8:	68f8      	ldr	r0, [r7, #12]
 80077ba:	f003 f8df 	bl	800a97c <VL53L0X_WrByte>
 80077be:	4603      	mov	r3, r0
 80077c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80077c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d107      	bne.n	80077dc <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 80077cc:	222c      	movs	r2, #44	; 0x2c
 80077ce:	214e      	movs	r1, #78	; 0x4e
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f003 f8d3 	bl	800a97c <VL53L0X_WrByte>
 80077d6:	4603      	mov	r3, r0
 80077d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80077dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d107      	bne.n	80077f4 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80077e4:	2200      	movs	r2, #0
 80077e6:	21ff      	movs	r1, #255	; 0xff
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f003 f8c7 	bl	800a97c <VL53L0X_WrByte>
 80077ee:	4603      	mov	r3, r0
 80077f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80077f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d109      	bne.n	8007810 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 80077fc:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8007800:	461a      	mov	r2, r3
 8007802:	21b6      	movs	r1, #182	; 0xb6
 8007804:	68f8      	ldr	r0, [r7, #12]
 8007806:	f003 f8b9 	bl	800a97c <VL53L0X_WrByte>
 800780a:	4603      	mov	r3, r0
 800780c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8007810:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007814:	2b00      	cmp	r3, #0
 8007816:	d107      	bne.n	8007828 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8007818:	2200      	movs	r2, #0
 800781a:	2180      	movs	r1, #128	; 0x80
 800781c:	68f8      	ldr	r0, [r7, #12]
 800781e:	f003 f8ad 	bl	800a97c <VL53L0X_WrByte>
 8007822:	4603      	mov	r3, r0
 8007824:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8007828:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800782c:	2b00      	cmp	r3, #0
 800782e:	d10a      	bne.n	8007846 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8007830:	f107 0210 	add.w	r2, r7, #16
 8007834:	f107 0111 	add.w	r1, r7, #17
 8007838:	2300      	movs	r3, #0
 800783a:	68f8      	ldr	r0, [r7, #12]
 800783c:	f000 fbbb 	bl	8007fb6 <VL53L0X_perform_ref_calibration>
 8007840:	4603      	mov	r3, r0
 8007842:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8007846:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800784a:	2b00      	cmp	r3, #0
 800784c:	d121      	bne.n	8007892 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800784e:	2300      	movs	r3, #0
 8007850:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8007852:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007854:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8007856:	2300      	movs	r3, #0
 8007858:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800785a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800786a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800786e:	f107 0218 	add.w	r2, r7, #24
 8007872:	9204      	str	r2, [sp, #16]
 8007874:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007876:	9203      	str	r2, [sp, #12]
 8007878:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800787a:	9202      	str	r2, [sp, #8]
 800787c:	9301      	str	r3, [sp, #4]
 800787e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007880:	9300      	str	r3, [sp, #0]
 8007882:	4623      	mov	r3, r4
 8007884:	4602      	mov	r2, r0
 8007886:	68f8      	ldr	r0, [r7, #12]
 8007888:	f7ff fe5e 	bl	8007548 <enable_ref_spads>
 800788c:	4603      	mov	r3, r0
 800788e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007892:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007896:	2b00      	cmp	r3, #0
 8007898:	d174      	bne.n	8007984 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800789e:	f107 0312 	add.w	r3, r7, #18
 80078a2:	4619      	mov	r1, r3
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f7ff fecb 	bl	8007640 <perform_ref_signal_measurement>
 80078aa:	4603      	mov	r3, r0
 80078ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80078b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d161      	bne.n	800797c <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80078b8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80078ba:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80078bc:	429a      	cmp	r2, r3
 80078be:	d25d      	bcs.n	800797c <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 80078c0:	2300      	movs	r3, #0
 80078c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80078c4:	e009      	b.n	80078da <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078ca:	4413      	add	r3, r2
 80078cc:	f503 7392 	add.w	r3, r3, #292	; 0x124
 80078d0:	2200      	movs	r2, #0
 80078d2:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 80078d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078d6:	3301      	adds	r3, #1
 80078d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80078da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80078dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078de:	429a      	cmp	r2, r3
 80078e0:	d3f1      	bcc.n	80078c6 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 80078e2:	e002      	b.n	80078ea <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 80078e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078e6:	3301      	adds	r3, #1
 80078e8:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 80078ea:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 80078ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078f0:	4413      	add	r3, r2
 80078f2:	4618      	mov	r0, r3
 80078f4:	f7ff fdb0 	bl	8007458 <is_aperture>
 80078f8:	4603      	mov	r3, r0
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d103      	bne.n	8007906 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 80078fe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007902:	429a      	cmp	r2, r3
 8007904:	d3ee      	bcc.n	80078e4 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8007906:	2301      	movs	r3, #1
 8007908:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800790a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800790c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800791a:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800791e:	f107 0218 	add.w	r2, r7, #24
 8007922:	9204      	str	r2, [sp, #16]
 8007924:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007926:	9203      	str	r2, [sp, #12]
 8007928:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800792a:	9202      	str	r2, [sp, #8]
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	4623      	mov	r3, r4
 8007934:	4602      	mov	r2, r0
 8007936:	68f8      	ldr	r0, [r7, #12]
 8007938:	f7ff fe06 	bl	8007548 <enable_ref_spads>
 800793c:	4603      	mov	r3, r0
 800793e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007942:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007946:	2b00      	cmp	r3, #0
 8007948:	d11b      	bne.n	8007982 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800794e:	f107 0312 	add.w	r3, r7, #18
 8007952:	4619      	mov	r1, r3
 8007954:	68f8      	ldr	r0, [r7, #12]
 8007956:	f7ff fe73 	bl	8007640 <perform_ref_signal_measurement>
 800795a:	4603      	mov	r3, r0
 800795c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 8007960:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10c      	bne.n	8007982 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8007968:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800796a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800796c:	429a      	cmp	r2, r3
 800796e:	d208      	bcs.n	8007982 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 8007970:	2301      	movs	r3, #1
 8007972:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8007976:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007978:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800797a:	e002      	b.n	8007982 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800797c:	2300      	movs	r3, #0
 800797e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007980:	e000      	b.n	8007984 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8007982:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007984:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007988:	2b00      	cmp	r3, #0
 800798a:	f040 80af 	bne.w	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800798e:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8007990:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007992:	429a      	cmp	r2, r3
 8007994:	f240 80aa 	bls.w	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8007998:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800799a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800799e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079a0:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f503 7192 	add.w	r1, r3, #292	; 0x124
 80079a8:	f107 031c 	add.w	r3, r7, #28
 80079ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80079ae:	4618      	mov	r0, r3
 80079b0:	f00a fd0f 	bl	80123d2 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80079b4:	8a7b      	ldrh	r3, [r7, #18]
 80079b6:	461a      	mov	r2, r3
 80079b8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	bfb8      	it	lt
 80079c0:	425b      	neglt	r3, r3
 80079c2:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 80079c4:	2300      	movs	r3, #0
 80079c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 80079ca:	e086      	b.n	8007ada <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 80079d2:	f107 0314 	add.w	r3, r7, #20
 80079d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80079d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80079da:	f7ff fcdf 	bl	800739c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e4:	d103      	bne.n	80079ee <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80079e6:	23ce      	movs	r3, #206	; 0xce
 80079e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 80079ec:	e07e      	b.n	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 80079ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80079f0:	3301      	adds	r3, #1
 80079f2:	63fb      	str	r3, [r7, #60]	; 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 80079f4:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	4413      	add	r3, r2
 80079fc:	4618      	mov	r0, r3
 80079fe:	f7ff fd2b 	bl	8007458 <is_aperture>
 8007a02:	4603      	mov	r3, r0
 8007a04:	461a      	mov	r2, r3
 8007a06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d003      	beq.n	8007a14 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007a0c:	23ce      	movs	r3, #206	; 0xce
 8007a0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 8007a12:	e06b      	b.n	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 8007a1e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7ff fd32 	bl	800748c <enable_spad_bit>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007a2e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10c      	bne.n	8007a50 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8007a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a38:	3301      	adds	r3, #1
 8007a3a:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 8007a42:	4619      	mov	r1, r3
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f7ff fd59 	bl	80074fc <set_ref_spad_map>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8007a50:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d146      	bne.n	8007ae6 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8007a58:	f107 0312 	add.w	r3, r7, #18
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	68f8      	ldr	r0, [r7, #12]
 8007a60:	f7ff fdee 	bl	8007640 <perform_ref_signal_measurement>
 8007a64:	4603      	mov	r3, r0
 8007a66:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8007a6a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d13b      	bne.n	8007aea <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8007a72:	8a7b      	ldrh	r3, [r7, #18]
 8007a74:	461a      	mov	r2, r3
 8007a76:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	bfb8      	it	lt
 8007a7e:	425b      	neglt	r3, r3
 8007a80:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8007a82:	8a7b      	ldrh	r3, [r7, #18]
 8007a84:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8007a86:	429a      	cmp	r2, r3
 8007a88:	d21c      	bcs.n	8007ac4 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8007a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d914      	bls.n	8007abc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8007a92:	f107 031c 	add.w	r3, r7, #28
 8007a96:	4619      	mov	r1, r3
 8007a98:	68f8      	ldr	r0, [r7, #12]
 8007a9a:	f7ff fd2f 	bl	80074fc <set_ref_spad_map>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 8007aaa:	f107 011c 	add.w	r1, r7, #28
 8007aae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	f00a fc8e 	bl	80123d2 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8007ab6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 8007abc:	2301      	movs	r3, #1
 8007abe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ac2:	e00a      	b.n	8007ada <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac6:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 8007ace:	f107 031c 	add.w	r3, r7, #28
 8007ad2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f00a fc7c 	bl	80123d2 <memcpy>
		while (!complete) {
 8007ada:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	f43f af74 	beq.w	80079cc <VL53L0X_perform_ref_spad_management+0x2b8>
 8007ae4:	e002      	b.n	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007ae6:	bf00      	nop
 8007ae8:	e000      	b.n	8007aec <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007aea:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007aec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d115      	bne.n	8007b20 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007af8:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 8007b00:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	b2da      	uxtb	r2, r3
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	781a      	ldrb	r2, [r3, #0]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8007b20:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	375c      	adds	r7, #92	; 0x5c
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd90      	pop	{r4, r7, pc}

08007b2c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8007b2c:	b590      	push	{r4, r7, lr}
 8007b2e:	b093      	sub	sp, #76	; 0x4c
 8007b30:	af06      	add	r7, sp, #24
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	4613      	mov	r3, r2
 8007b38:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 8007b40:	2300      	movs	r3, #0
 8007b42:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 8007b44:	23b4      	movs	r3, #180	; 0xb4
 8007b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 8007b4a:	2306      	movs	r3, #6
 8007b4c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8007b4e:	232c      	movs	r3, #44	; 0x2c
 8007b50:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007b52:	2201      	movs	r2, #1
 8007b54:	21ff      	movs	r1, #255	; 0xff
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f002 ff10 	bl	800a97c <VL53L0X_WrByte>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007b62:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d107      	bne.n	8007b7a <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	214f      	movs	r1, #79	; 0x4f
 8007b6e:	68f8      	ldr	r0, [r7, #12]
 8007b70:	f002 ff04 	bl	800a97c <VL53L0X_WrByte>
 8007b74:	4603      	mov	r3, r0
 8007b76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007b7a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d107      	bne.n	8007b92 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8007b82:	222c      	movs	r2, #44	; 0x2c
 8007b84:	214e      	movs	r1, #78	; 0x4e
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f002 fef8 	bl	800a97c <VL53L0X_WrByte>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007b92:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d107      	bne.n	8007baa <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	21ff      	movs	r1, #255	; 0xff
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f002 feec 	bl	800a97c <VL53L0X_WrByte>
 8007ba4:	4603      	mov	r3, r0
 8007ba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007baa:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d109      	bne.n	8007bc6 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8007bb2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	21b6      	movs	r1, #182	; 0xb6
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f002 fede 	bl	800a97c <VL53L0X_WrByte>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	627b      	str	r3, [r7, #36]	; 0x24
 8007bca:	e009      	b.n	8007be0 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007bcc:	68fa      	ldr	r2, [r7, #12]
 8007bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd0:	4413      	add	r3, r2
 8007bd2:	f503 7392 	add.w	r3, r3, #292	; 0x124
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bdc:	3301      	adds	r3, #1
 8007bde:	627b      	str	r3, [r7, #36]	; 0x24
 8007be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007be2:	69fb      	ldr	r3, [r7, #28]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d3f1      	bcc.n	8007bcc <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8007be8:	79fb      	ldrb	r3, [r7, #7]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d011      	beq.n	8007c12 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007bee:	e002      	b.n	8007bf6 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8007bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf2:	3301      	adds	r3, #1
 8007bf4:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007bf6:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8007bfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bfc:	4413      	add	r3, r2
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7ff fc2a 	bl	8007458 <is_aperture>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d103      	bne.n	8007c12 <VL53L0X_set_reference_spads+0xe6>
 8007c0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d3ee      	bcc.n	8007bf0 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 8007c1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c22:	79f9      	ldrb	r1, [r7, #7]
 8007c24:	f107 0214 	add.w	r2, r7, #20
 8007c28:	9204      	str	r2, [sp, #16]
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	9203      	str	r2, [sp, #12]
 8007c2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c30:	9202      	str	r2, [sp, #8]
 8007c32:	9301      	str	r3, [sp, #4]
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	4623      	mov	r3, r4
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	68f8      	ldr	r0, [r7, #12]
 8007c3e:	f7ff fc83 	bl	8007548 <enable_ref_spads>
 8007c42:	4603      	mov	r3, r0
 8007c44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8007c48:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d10c      	bne.n	8007c6a <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2201      	movs	r2, #1
 8007c54:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	b2da      	uxtb	r2, r3
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	79fa      	ldrb	r2, [r7, #7]
 8007c66:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8007c6a:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8007c6e:	4618      	mov	r0, r3
 8007c70:	3734      	adds	r7, #52	; 0x34
 8007c72:	46bd      	mov	sp, r7
 8007c74:	bd90      	pop	{r4, r7, pc}

08007c76 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8007c76:	b580      	push	{r7, lr}
 8007c78:	b084      	sub	sp, #16
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	460b      	mov	r3, r1
 8007c80:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c82:	2300      	movs	r3, #0
 8007c84:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10a      	bne.n	8007ca4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8007c8e:	78fb      	ldrb	r3, [r7, #3]
 8007c90:	f043 0301 	orr.w	r3, r3, #1
 8007c94:	b2db      	uxtb	r3, r3
 8007c96:	461a      	mov	r2, r3
 8007c98:	2100      	movs	r1, #0
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f002 fe6e 	bl	800a97c <VL53L0X_WrByte>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8007ca4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d104      	bne.n	8007cb6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f000 f9bf 	bl	8008030 <VL53L0X_measurement_poll_for_completion>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d105      	bne.n	8007cca <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007cbe:	2100      	movs	r1, #0
 8007cc0:	6878      	ldr	r0, [r7, #4]
 8007cc2:	f7ff fab5 	bl	8007230 <VL53L0X_ClearInterruptMask>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d106      	bne.n	8007ce0 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f002 fe50 	bl	800a97c <VL53L0X_WrByte>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007ce0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	4608      	mov	r0, r1
 8007cf6:	4611      	mov	r1, r2
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	70fb      	strb	r3, [r7, #3]
 8007cfe:	460b      	mov	r3, r1
 8007d00:	70bb      	strb	r3, [r7, #2]
 8007d02:	4613      	mov	r3, r2
 8007d04:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d06:	2300      	movs	r3, #0
 8007d08:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007d0e:	2201      	movs	r2, #1
 8007d10:	21ff      	movs	r1, #255	; 0xff
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f002 fe32 	bl	800a97c <VL53L0X_WrByte>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	7bfb      	ldrb	r3, [r7, #15]
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007d22:	2200      	movs	r2, #0
 8007d24:	2100      	movs	r1, #0
 8007d26:	6878      	ldr	r0, [r7, #4]
 8007d28:	f002 fe28 	bl	800a97c <VL53L0X_WrByte>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	461a      	mov	r2, r3
 8007d30:	7bfb      	ldrb	r3, [r7, #15]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007d36:	2200      	movs	r2, #0
 8007d38:	21ff      	movs	r1, #255	; 0xff
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f002 fe1e 	bl	800a97c <VL53L0X_WrByte>
 8007d40:	4603      	mov	r3, r0
 8007d42:	461a      	mov	r2, r3
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8007d4a:	78fb      	ldrb	r3, [r7, #3]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d01e      	beq.n	8007d8e <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8007d50:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d009      	beq.n	8007d6c <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8007d58:	69ba      	ldr	r2, [r7, #24]
 8007d5a:	21cb      	movs	r1, #203	; 0xcb
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f002 fd12 	bl	800a786 <VL53L0X_RdByte>
 8007d62:	4603      	mov	r3, r0
 8007d64:	461a      	mov	r2, r3
 8007d66:	7bfb      	ldrb	r3, [r7, #15]
 8007d68:	4313      	orrs	r3, r2
 8007d6a:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007d6c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d02a      	beq.n	8007dca <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8007d74:	f107 030e 	add.w	r3, r7, #14
 8007d78:	461a      	mov	r2, r3
 8007d7a:	21ee      	movs	r1, #238	; 0xee
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f002 fd02 	bl	800a786 <VL53L0X_RdByte>
 8007d82:	4603      	mov	r3, r0
 8007d84:	461a      	mov	r2, r3
 8007d86:	7bfb      	ldrb	r3, [r7, #15]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	73fb      	strb	r3, [r7, #15]
 8007d8c:	e01d      	b.n	8007dca <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8007d8e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d00a      	beq.n	8007dac <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8007d96:	78bb      	ldrb	r3, [r7, #2]
 8007d98:	461a      	mov	r2, r3
 8007d9a:	21cb      	movs	r1, #203	; 0xcb
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f002 fded 	bl	800a97c <VL53L0X_WrByte>
 8007da2:	4603      	mov	r3, r0
 8007da4:	461a      	mov	r2, r3
 8007da6:	7bfb      	ldrb	r3, [r7, #15]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007dac:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d00a      	beq.n	8007dca <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8007db4:	787b      	ldrb	r3, [r7, #1]
 8007db6:	2280      	movs	r2, #128	; 0x80
 8007db8:	21ee      	movs	r1, #238	; 0xee
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f002 fe2c 	bl	800aa18 <VL53L0X_UpdateByte>
 8007dc0:	4603      	mov	r3, r0
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	7bfb      	ldrb	r3, [r7, #15]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007dca:	2201      	movs	r2, #1
 8007dcc:	21ff      	movs	r1, #255	; 0xff
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f002 fdd4 	bl	800a97c <VL53L0X_WrByte>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007dde:	2201      	movs	r2, #1
 8007de0:	2100      	movs	r1, #0
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f002 fdca 	bl	800a97c <VL53L0X_WrByte>
 8007de8:	4603      	mov	r3, r0
 8007dea:	461a      	mov	r2, r3
 8007dec:	7bfb      	ldrb	r3, [r7, #15]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007df2:	2200      	movs	r2, #0
 8007df4:	21ff      	movs	r1, #255	; 0xff
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f002 fdc0 	bl	800a97c <VL53L0X_WrByte>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	461a      	mov	r2, r3
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8007e06:	7bbb      	ldrb	r3, [r7, #14]
 8007e08:	f023 0310 	bic.w	r3, r3, #16
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	69fb      	ldr	r3, [r7, #28]
 8007e10:	701a      	strb	r2, [r3, #0]

	return Status;
 8007e12:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}

08007e1e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007e1e:	b580      	push	{r7, lr}
 8007e20:	b08a      	sub	sp, #40	; 0x28
 8007e22:	af04      	add	r7, sp, #16
 8007e24:	60f8      	str	r0, [r7, #12]
 8007e26:	60b9      	str	r1, [r7, #8]
 8007e28:	4611      	mov	r1, r2
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	71fb      	strb	r3, [r7, #7]
 8007e30:	4613      	mov	r3, r2
 8007e32:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e34:	2300      	movs	r3, #0
 8007e36:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007e40:	2300      	movs	r3, #0
 8007e42:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8007e44:	2300      	movs	r3, #0
 8007e46:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007e48:	79bb      	ldrb	r3, [r7, #6]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d003      	beq.n	8007e56 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007e54:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007e56:	2201      	movs	r2, #1
 8007e58:	2101      	movs	r1, #1
 8007e5a:	68f8      	ldr	r0, [r7, #12]
 8007e5c:	f002 fd8e 	bl	800a97c <VL53L0X_WrByte>
 8007e60:	4603      	mov	r3, r0
 8007e62:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d105      	bne.n	8007e78 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8007e6c:	2140      	movs	r1, #64	; 0x40
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f7ff ff01 	bl	8007c76 <VL53L0X_perform_single_ref_calibration>
 8007e74:	4603      	mov	r3, r0
 8007e76:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007e78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d115      	bne.n	8007eac <VL53L0X_perform_vhv_calibration+0x8e>
 8007e80:	79fb      	ldrb	r3, [r7, #7]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d112      	bne.n	8007eac <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007e86:	7d39      	ldrb	r1, [r7, #20]
 8007e88:	7d7a      	ldrb	r2, [r7, #21]
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	9303      	str	r3, [sp, #12]
 8007e8e:	2301      	movs	r3, #1
 8007e90:	9302      	str	r3, [sp, #8]
 8007e92:	f107 0313 	add.w	r3, r7, #19
 8007e96:	9301      	str	r3, [sp, #4]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	9300      	str	r3, [sp, #0]
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	2101      	movs	r1, #1
 8007ea0:	68f8      	ldr	r0, [r7, #12]
 8007ea2:	f7ff ff23 	bl	8007cec <VL53L0X_ref_calibration_io>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	75fb      	strb	r3, [r7, #23]
 8007eaa:	e002      	b.n	8007eb2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007eb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d112      	bne.n	8007ee0 <VL53L0X_perform_vhv_calibration+0xc2>
 8007eba:	79bb      	ldrb	r3, [r7, #6]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00f      	beq.n	8007ee0 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007ec0:	7dbb      	ldrb	r3, [r7, #22]
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	2101      	movs	r1, #1
 8007ec6:	68f8      	ldr	r0, [r7, #12]
 8007ec8:	f002 fd58 	bl	800a97c <VL53L0X_WrByte>
 8007ecc:	4603      	mov	r3, r0
 8007ece:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007ed0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d103      	bne.n	8007ee0 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	7dba      	ldrb	r2, [r7, #22]
 8007edc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007ee0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3718      	adds	r7, #24
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b08a      	sub	sp, #40	; 0x28
 8007ef0:	af04      	add	r7, sp, #16
 8007ef2:	60f8      	str	r0, [r7, #12]
 8007ef4:	60b9      	str	r1, [r7, #8]
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	461a      	mov	r2, r3
 8007efa:	460b      	mov	r3, r1
 8007efc:	71fb      	strb	r3, [r7, #7]
 8007efe:	4613      	mov	r3, r2
 8007f00:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f02:	2300      	movs	r3, #0
 8007f04:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007f06:	2300      	movs	r3, #0
 8007f08:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007f12:	79bb      	ldrb	r3, [r7, #6]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d003      	beq.n	8007f20 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007f1e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007f20:	2202      	movs	r2, #2
 8007f22:	2101      	movs	r1, #1
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f002 fd29 	bl	800a97c <VL53L0X_WrByte>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007f2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d105      	bne.n	8007f42 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8007f36:	2100      	movs	r1, #0
 8007f38:	68f8      	ldr	r0, [r7, #12]
 8007f3a:	f7ff fe9c 	bl	8007c76 <VL53L0X_perform_single_ref_calibration>
 8007f3e:	4603      	mov	r3, r0
 8007f40:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007f42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d115      	bne.n	8007f76 <VL53L0X_perform_phase_calibration+0x8a>
 8007f4a:	79fb      	ldrb	r3, [r7, #7]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d112      	bne.n	8007f76 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007f50:	7d39      	ldrb	r1, [r7, #20]
 8007f52:	7d7a      	ldrb	r2, [r7, #21]
 8007f54:	2301      	movs	r3, #1
 8007f56:	9303      	str	r3, [sp, #12]
 8007f58:	2300      	movs	r3, #0
 8007f5a:	9302      	str	r3, [sp, #8]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	9301      	str	r3, [sp, #4]
 8007f60:	f107 0313 	add.w	r3, r7, #19
 8007f64:	9300      	str	r3, [sp, #0]
 8007f66:	460b      	mov	r3, r1
 8007f68:	2101      	movs	r1, #1
 8007f6a:	68f8      	ldr	r0, [r7, #12]
 8007f6c:	f7ff febe 	bl	8007cec <VL53L0X_ref_calibration_io>
 8007f70:	4603      	mov	r3, r0
 8007f72:	75fb      	strb	r3, [r7, #23]
 8007f74:	e002      	b.n	8007f7c <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007f7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d112      	bne.n	8007faa <VL53L0X_perform_phase_calibration+0xbe>
 8007f84:	79bb      	ldrb	r3, [r7, #6]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00f      	beq.n	8007faa <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007f8a:	7dbb      	ldrb	r3, [r7, #22]
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	2101      	movs	r1, #1
 8007f90:	68f8      	ldr	r0, [r7, #12]
 8007f92:	f002 fcf3 	bl	800a97c <VL53L0X_WrByte>
 8007f96:	4603      	mov	r3, r0
 8007f98:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007f9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d103      	bne.n	8007faa <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	7dba      	ldrb	r2, [r7, #22]
 8007fa6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8007faa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}

08007fb6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8007fb6:	b580      	push	{r7, lr}
 8007fb8:	b086      	sub	sp, #24
 8007fba:	af00      	add	r7, sp, #0
 8007fbc:	60f8      	str	r0, [r7, #12]
 8007fbe:	60b9      	str	r1, [r7, #8]
 8007fc0:	607a      	str	r2, [r7, #4]
 8007fc2:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8007fd2:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8007fd4:	78fa      	ldrb	r2, [r7, #3]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	68b9      	ldr	r1, [r7, #8]
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f7ff ff1f 	bl	8007e1e <VL53L0X_perform_vhv_calibration>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007fe4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d107      	bne.n	8007ffc <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8007fec:	78fa      	ldrb	r2, [r7, #3]
 8007fee:	2300      	movs	r3, #0
 8007ff0:	6879      	ldr	r1, [r7, #4]
 8007ff2:	68f8      	ldr	r0, [r7, #12]
 8007ff4:	f7ff ff7a 	bl	8007eec <VL53L0X_perform_phase_calibration>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8007ffc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10f      	bne.n	8008024 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008004:	7dbb      	ldrb	r3, [r7, #22]
 8008006:	461a      	mov	r2, r3
 8008008:	2101      	movs	r1, #1
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f002 fcb6 	bl	800a97c <VL53L0X_WrByte>
 8008010:	4603      	mov	r3, r0
 8008012:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008014:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d103      	bne.n	8008024 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	7dba      	ldrb	r2, [r7, #22]
 8008020:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 8008024:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008028:	4618      	mov	r0, r3
 800802a:	3718      	adds	r7, #24
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b086      	sub	sp, #24
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008038:	2300      	movs	r3, #0
 800803a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800803c:	2300      	movs	r3, #0
 800803e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8008040:	2300      	movs	r3, #0
 8008042:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8008044:	f107 030f 	add.w	r3, r7, #15
 8008048:	4619      	mov	r1, r3
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f7fe fe02 	bl	8006c54 <VL53L0X_GetMeasurementDataReady>
 8008050:	4603      	mov	r3, r0
 8008052:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8008054:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d10f      	bne.n	800807c <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	2b01      	cmp	r3, #1
 8008060:	d00e      	beq.n	8008080 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	3301      	adds	r3, #1
 8008066:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	2bc7      	cmp	r3, #199	; 0xc7
 800806c:	d902      	bls.n	8008074 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 800806e:	23f9      	movs	r3, #249	; 0xf9
 8008070:	75fb      	strb	r3, [r7, #23]
			break;
 8008072:	e006      	b.n	8008082 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 8008074:	6878      	ldr	r0, [r7, #4]
 8008076:	f002 fd03 	bl	800aa80 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800807a:	e7e3      	b.n	8008044 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800807c:	bf00      	nop
 800807e:	e000      	b.n	8008082 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 8008080:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8008082:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008086:	4618      	mov	r0, r3
 8008088:	3718      	adds	r7, #24
 800808a:	46bd      	mov	sp, r7
 800808c:	bd80      	pop	{r7, pc}

0800808e <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800808e:	b480      	push	{r7}
 8008090:	b085      	sub	sp, #20
 8008092:	af00      	add	r7, sp, #0
 8008094:	4603      	mov	r3, r0
 8008096:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8008098:	2300      	movs	r3, #0
 800809a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800809c:	79fb      	ldrb	r3, [r7, #7]
 800809e:	3301      	adds	r3, #1
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	005b      	lsls	r3, r3, #1
 80080a4:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3714      	adds	r7, #20
 80080ac:	46bd      	mov	sp, r7
 80080ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b2:	4770      	bx	lr

080080b4 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	4603      	mov	r3, r0
 80080bc:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 80080be:	2300      	movs	r3, #0
 80080c0:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 80080c2:	79fb      	ldrb	r3, [r7, #7]
 80080c4:	085b      	lsrs	r3, r3, #1
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	3b01      	subs	r3, #1
 80080ca:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 80080cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3714      	adds	r7, #20
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 80080da:	b480      	push	{r7}
 80080dc:	b085      	sub	sp, #20
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 80080e2:	2300      	movs	r3, #0
 80080e4:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 80080e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080ea:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 80080ec:	e002      	b.n	80080f4 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	089b      	lsrs	r3, r3, #2
 80080f2:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d8f8      	bhi.n	80080ee <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 80080fc:	e017      	b.n	800812e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	4413      	add	r3, r2
 8008104:	687a      	ldr	r2, [r7, #4]
 8008106:	429a      	cmp	r2, r3
 8008108:	d30b      	bcc.n	8008122 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800810a:	68fa      	ldr	r2, [r7, #12]
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	4413      	add	r3, r2
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	085b      	lsrs	r3, r3, #1
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4413      	add	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
 8008120:	e002      	b.n	8008128 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	085b      	lsrs	r3, r3, #1
 8008126:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8008128:	68bb      	ldr	r3, [r7, #8]
 800812a:	089b      	lsrs	r3, r3, #2
 800812c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d1e4      	bne.n	80080fe <VL53L0X_isqrt+0x24>
	}

	return res;
 8008134:	68fb      	ldr	r3, [r7, #12]
}
 8008136:	4618      	mov	r0, r3
 8008138:	3714      	adds	r7, #20
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr

08008142 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8008142:	b580      	push	{r7, lr}
 8008144:	b086      	sub	sp, #24
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800814a:	2300      	movs	r3, #0
 800814c:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800814e:	2200      	movs	r2, #0
 8008150:	2183      	movs	r1, #131	; 0x83
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f002 fc12 	bl	800a97c <VL53L0X_WrByte>
 8008158:	4603      	mov	r3, r0
 800815a:	461a      	mov	r2, r3
 800815c:	7dfb      	ldrb	r3, [r7, #23]
 800815e:	4313      	orrs	r3, r2
 8008160:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8008162:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d11c      	bne.n	80081a4 <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 800816a:	2300      	movs	r3, #0
 800816c:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800816e:	f107 030f 	add.w	r3, r7, #15
 8008172:	461a      	mov	r2, r3
 8008174:	2183      	movs	r1, #131	; 0x83
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f002 fb05 	bl	800a786 <VL53L0X_RdByte>
 800817c:	4603      	mov	r3, r0
 800817e:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8008180:	7bfb      	ldrb	r3, [r7, #15]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d109      	bne.n	800819a <VL53L0X_device_read_strobe+0x58>
 8008186:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d105      	bne.n	800819a <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	3301      	adds	r3, #1
 8008192:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	2bc7      	cmp	r3, #199	; 0xc7
 8008198:	d9e9      	bls.n	800816e <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	2bc7      	cmp	r3, #199	; 0xc7
 800819e:	d901      	bls.n	80081a4 <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 80081a0:	23f9      	movs	r3, #249	; 0xf9
 80081a2:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 80081a4:	2201      	movs	r2, #1
 80081a6:	2183      	movs	r1, #131	; 0x83
 80081a8:	6878      	ldr	r0, [r7, #4]
 80081aa:	f002 fbe7 	bl	800a97c <VL53L0X_WrByte>
 80081ae:	4603      	mov	r3, r0
 80081b0:	461a      	mov	r2, r3
 80081b2:	7dfb      	ldrb	r3, [r7, #23]
 80081b4:	4313      	orrs	r3, r2
 80081b6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 80081b8:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 80081bc:	4618      	mov	r0, r3
 80081be:	3718      	adds	r7, #24
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b098      	sub	sp, #96	; 0x60
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	460b      	mov	r3, r1
 80081ce:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081d0:	2300      	movs	r3, #0
 80081d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 80081d6:	2300      	movs	r3, #0
 80081d8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 80081dc:	2300      	movs	r3, #0
 80081de:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 80081e6:	2300      	movs	r3, #0
 80081e8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 80081ee:	2300      	movs	r3, #0
 80081f0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80081f4:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80081f8:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 80081fa:	2300      	movs	r3, #0
 80081fc:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80081fe:	2300      	movs	r3, #0
 8008200:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8008202:	2300      	movs	r3, #0
 8008204:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800820c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8008210:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008214:	2b07      	cmp	r3, #7
 8008216:	f000 8408 	beq.w	8008a2a <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800821a:	2201      	movs	r2, #1
 800821c:	2180      	movs	r1, #128	; 0x80
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f002 fbac 	bl	800a97c <VL53L0X_WrByte>
 8008224:	4603      	mov	r3, r0
 8008226:	461a      	mov	r2, r3
 8008228:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800822c:	4313      	orrs	r3, r2
 800822e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008232:	2201      	movs	r2, #1
 8008234:	21ff      	movs	r1, #255	; 0xff
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f002 fba0 	bl	800a97c <VL53L0X_WrByte>
 800823c:	4603      	mov	r3, r0
 800823e:	461a      	mov	r2, r3
 8008240:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008244:	4313      	orrs	r3, r2
 8008246:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800824a:	2200      	movs	r2, #0
 800824c:	2100      	movs	r1, #0
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f002 fb94 	bl	800a97c <VL53L0X_WrByte>
 8008254:	4603      	mov	r3, r0
 8008256:	461a      	mov	r2, r3
 8008258:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800825c:	4313      	orrs	r3, r2
 800825e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008262:	2206      	movs	r2, #6
 8008264:	21ff      	movs	r1, #255	; 0xff
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f002 fb88 	bl	800a97c <VL53L0X_WrByte>
 800826c:	4603      	mov	r3, r0
 800826e:	461a      	mov	r2, r3
 8008270:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008274:	4313      	orrs	r3, r2
 8008276:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800827a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800827e:	461a      	mov	r2, r3
 8008280:	2183      	movs	r1, #131	; 0x83
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f002 fa7f 	bl	800a786 <VL53L0X_RdByte>
 8008288:	4603      	mov	r3, r0
 800828a:	461a      	mov	r2, r3
 800828c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008290:	4313      	orrs	r3, r2
 8008292:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8008296:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800829a:	f043 0304 	orr.w	r3, r3, #4
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	461a      	mov	r2, r3
 80082a2:	2183      	movs	r1, #131	; 0x83
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f002 fb69 	bl	800a97c <VL53L0X_WrByte>
 80082aa:	4603      	mov	r3, r0
 80082ac:	461a      	mov	r2, r3
 80082ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082b2:	4313      	orrs	r3, r2
 80082b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 80082b8:	2207      	movs	r2, #7
 80082ba:	21ff      	movs	r1, #255	; 0xff
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f002 fb5d 	bl	800a97c <VL53L0X_WrByte>
 80082c2:	4603      	mov	r3, r0
 80082c4:	461a      	mov	r2, r3
 80082c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082ca:	4313      	orrs	r3, r2
 80082cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 80082d0:	2201      	movs	r2, #1
 80082d2:	2181      	movs	r1, #129	; 0x81
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f002 fb51 	bl	800a97c <VL53L0X_WrByte>
 80082da:	4603      	mov	r3, r0
 80082dc:	461a      	mov	r2, r3
 80082de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082e2:	4313      	orrs	r3, r2
 80082e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f002 fbc9 	bl	800aa80 <VL53L0X_PollingDelay>
 80082ee:	4603      	mov	r3, r0
 80082f0:	461a      	mov	r2, r3
 80082f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80082f6:	4313      	orrs	r3, r2
 80082f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80082fc:	2201      	movs	r2, #1
 80082fe:	2180      	movs	r1, #128	; 0x80
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	f002 fb3b 	bl	800a97c <VL53L0X_WrByte>
 8008306:	4603      	mov	r3, r0
 8008308:	461a      	mov	r2, r3
 800830a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800830e:	4313      	orrs	r3, r2
 8008310:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	f003 0301 	and.w	r3, r3, #1
 800831a:	2b00      	cmp	r3, #0
 800831c:	f000 8098 	beq.w	8008450 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008320:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008324:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008328:	2b00      	cmp	r3, #0
 800832a:	f040 8091 	bne.w	8008450 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800832e:	226b      	movs	r2, #107	; 0x6b
 8008330:	2194      	movs	r1, #148	; 0x94
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f002 fb22 	bl	800a97c <VL53L0X_WrByte>
 8008338:	4603      	mov	r3, r0
 800833a:	461a      	mov	r2, r3
 800833c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008340:	4313      	orrs	r3, r2
 8008342:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f7ff fefb 	bl	8008142 <VL53L0X_device_read_strobe>
 800834c:	4603      	mov	r3, r0
 800834e:	461a      	mov	r2, r3
 8008350:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008354:	4313      	orrs	r3, r2
 8008356:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800835a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800835e:	461a      	mov	r2, r3
 8008360:	2190      	movs	r1, #144	; 0x90
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f002 face 	bl	800a904 <VL53L0X_RdDWord>
 8008368:	4603      	mov	r3, r0
 800836a:	461a      	mov	r2, r3
 800836c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008370:	4313      	orrs	r3, r2
 8008372:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8008376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008378:	0a1b      	lsrs	r3, r3, #8
 800837a:	b2db      	uxtb	r3, r3
 800837c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008380:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8008384:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008386:	0bdb      	lsrs	r3, r3, #15
 8008388:	b2db      	uxtb	r3, r3
 800838a:	f003 0301 	and.w	r3, r3, #1
 800838e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8008392:	2224      	movs	r2, #36	; 0x24
 8008394:	2194      	movs	r1, #148	; 0x94
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f002 faf0 	bl	800a97c <VL53L0X_WrByte>
 800839c:	4603      	mov	r3, r0
 800839e:	461a      	mov	r2, r3
 80083a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083a4:	4313      	orrs	r3, r2
 80083a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7ff fec9 	bl	8008142 <VL53L0X_device_read_strobe>
 80083b0:	4603      	mov	r3, r0
 80083b2:	461a      	mov	r2, r3
 80083b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083b8:	4313      	orrs	r3, r2
 80083ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80083be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80083c2:	461a      	mov	r2, r3
 80083c4:	2190      	movs	r1, #144	; 0x90
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f002 fa9c 	bl	800a904 <VL53L0X_RdDWord>
 80083cc:	4603      	mov	r3, r0
 80083ce:	461a      	mov	r2, r3
 80083d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80083d4:	4313      	orrs	r3, r2
 80083d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 80083da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083dc:	0e1b      	lsrs	r3, r3, #24
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 80083e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083e4:	0c1b      	lsrs	r3, r3, #16
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 80083ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ec:	0a1b      	lsrs	r3, r3, #8
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80083f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80083f8:	2225      	movs	r2, #37	; 0x25
 80083fa:	2194      	movs	r1, #148	; 0x94
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f002 fabd 	bl	800a97c <VL53L0X_WrByte>
 8008402:	4603      	mov	r3, r0
 8008404:	461a      	mov	r2, r3
 8008406:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800840a:	4313      	orrs	r3, r2
 800840c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008410:	6878      	ldr	r0, [r7, #4]
 8008412:	f7ff fe96 	bl	8008142 <VL53L0X_device_read_strobe>
 8008416:	4603      	mov	r3, r0
 8008418:	461a      	mov	r2, r3
 800841a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800841e:	4313      	orrs	r3, r2
 8008420:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008424:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008428:	461a      	mov	r2, r3
 800842a:	2190      	movs	r1, #144	; 0x90
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	f002 fa69 	bl	800a904 <VL53L0X_RdDWord>
 8008432:	4603      	mov	r3, r0
 8008434:	461a      	mov	r2, r3
 8008436:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800843a:	4313      	orrs	r3, r2
 800843c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8008440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008442:	0e1b      	lsrs	r3, r3, #24
 8008444:	b2db      	uxtb	r3, r3
 8008446:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8008448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844a:	0c1b      	lsrs	r3, r3, #16
 800844c:	b2db      	uxtb	r3, r3
 800844e:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8008450:	78fb      	ldrb	r3, [r7, #3]
 8008452:	f003 0302 	and.w	r3, r3, #2
 8008456:	2b00      	cmp	r3, #0
 8008458:	f000 8189 	beq.w	800876e <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800845c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008460:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008464:	2b00      	cmp	r3, #0
 8008466:	f040 8182 	bne.w	800876e <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800846a:	2202      	movs	r2, #2
 800846c:	2194      	movs	r1, #148	; 0x94
 800846e:	6878      	ldr	r0, [r7, #4]
 8008470:	f002 fa84 	bl	800a97c <VL53L0X_WrByte>
 8008474:	4603      	mov	r3, r0
 8008476:	461a      	mov	r2, r3
 8008478:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800847c:	4313      	orrs	r3, r2
 800847e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f7ff fe5d 	bl	8008142 <VL53L0X_device_read_strobe>
 8008488:	4603      	mov	r3, r0
 800848a:	461a      	mov	r2, r3
 800848c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008490:	4313      	orrs	r3, r2
 8008492:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8008496:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800849a:	461a      	mov	r2, r3
 800849c:	2190      	movs	r1, #144	; 0x90
 800849e:	6878      	ldr	r0, [r7, #4]
 80084a0:	f002 f971 	bl	800a786 <VL53L0X_RdByte>
 80084a4:	4603      	mov	r3, r0
 80084a6:	461a      	mov	r2, r3
 80084a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084ac:	4313      	orrs	r3, r2
 80084ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80084b2:	227b      	movs	r2, #123	; 0x7b
 80084b4:	2194      	movs	r1, #148	; 0x94
 80084b6:	6878      	ldr	r0, [r7, #4]
 80084b8:	f002 fa60 	bl	800a97c <VL53L0X_WrByte>
 80084bc:	4603      	mov	r3, r0
 80084be:	461a      	mov	r2, r3
 80084c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084c4:	4313      	orrs	r3, r2
 80084c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f7ff fe39 	bl	8008142 <VL53L0X_device_read_strobe>
 80084d0:	4603      	mov	r3, r0
 80084d2:	461a      	mov	r2, r3
 80084d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084d8:	4313      	orrs	r3, r2
 80084da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 80084de:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80084e2:	461a      	mov	r2, r3
 80084e4:	2190      	movs	r1, #144	; 0x90
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f002 f94d 	bl	800a786 <VL53L0X_RdByte>
 80084ec:	4603      	mov	r3, r0
 80084ee:	461a      	mov	r2, r3
 80084f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80084f4:	4313      	orrs	r3, r2
 80084f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80084fa:	2277      	movs	r2, #119	; 0x77
 80084fc:	2194      	movs	r1, #148	; 0x94
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f002 fa3c 	bl	800a97c <VL53L0X_WrByte>
 8008504:	4603      	mov	r3, r0
 8008506:	461a      	mov	r2, r3
 8008508:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800850c:	4313      	orrs	r3, r2
 800850e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f7ff fe15 	bl	8008142 <VL53L0X_device_read_strobe>
 8008518:	4603      	mov	r3, r0
 800851a:	461a      	mov	r2, r3
 800851c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008520:	4313      	orrs	r3, r2
 8008522:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008526:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800852a:	461a      	mov	r2, r3
 800852c:	2190      	movs	r1, #144	; 0x90
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f002 f9e8 	bl	800a904 <VL53L0X_RdDWord>
 8008534:	4603      	mov	r3, r0
 8008536:	461a      	mov	r2, r3
 8008538:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800853c:	4313      	orrs	r3, r2
 800853e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8008542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008544:	0e5b      	lsrs	r3, r3, #25
 8008546:	b2db      	uxtb	r3, r3
 8008548:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800854c:	b2db      	uxtb	r3, r3
 800854e:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8008550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008552:	0c9b      	lsrs	r3, r3, #18
 8008554:	b2db      	uxtb	r3, r3
 8008556:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800855a:	b2db      	uxtb	r3, r3
 800855c:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800855e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008560:	0adb      	lsrs	r3, r3, #11
 8008562:	b2db      	uxtb	r3, r3
 8008564:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008568:	b2db      	uxtb	r3, r3
 800856a:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800856c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800856e:	091b      	lsrs	r3, r3, #4
 8008570:	b2db      	uxtb	r3, r3
 8008572:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008576:	b2db      	uxtb	r3, r3
 8008578:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800857a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857c:	b2db      	uxtb	r3, r3
 800857e:	00db      	lsls	r3, r3, #3
 8008580:	b2db      	uxtb	r3, r3
 8008582:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8008586:	b2db      	uxtb	r3, r3
 8008588:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800858c:	2278      	movs	r2, #120	; 0x78
 800858e:	2194      	movs	r1, #148	; 0x94
 8008590:	6878      	ldr	r0, [r7, #4]
 8008592:	f002 f9f3 	bl	800a97c <VL53L0X_WrByte>
 8008596:	4603      	mov	r3, r0
 8008598:	461a      	mov	r2, r3
 800859a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800859e:	4313      	orrs	r3, r2
 80085a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f7ff fdcc 	bl	8008142 <VL53L0X_device_read_strobe>
 80085aa:	4603      	mov	r3, r0
 80085ac:	461a      	mov	r2, r3
 80085ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085b2:	4313      	orrs	r3, r2
 80085b4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80085b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80085bc:	461a      	mov	r2, r3
 80085be:	2190      	movs	r1, #144	; 0x90
 80085c0:	6878      	ldr	r0, [r7, #4]
 80085c2:	f002 f99f 	bl	800a904 <VL53L0X_RdDWord>
 80085c6:	4603      	mov	r3, r0
 80085c8:	461a      	mov	r2, r3
 80085ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80085ce:	4313      	orrs	r3, r2
 80085d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 80085d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085d6:	0f5b      	lsrs	r3, r3, #29
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085de:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 80085e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80085e4:	4413      	add	r3, r2
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 80085ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085ec:	0d9b      	lsrs	r3, r3, #22
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085f4:	b2db      	uxtb	r3, r3
 80085f6:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80085f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085fa:	0bdb      	lsrs	r3, r3, #15
 80085fc:	b2db      	uxtb	r3, r3
 80085fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008602:	b2db      	uxtb	r3, r3
 8008604:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8008606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008608:	0a1b      	lsrs	r3, r3, #8
 800860a:	b2db      	uxtb	r3, r3
 800860c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008610:	b2db      	uxtb	r3, r3
 8008612:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8008614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008616:	085b      	lsrs	r3, r3, #1
 8008618:	b2db      	uxtb	r3, r3
 800861a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800861e:	b2db      	uxtb	r3, r3
 8008620:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8008622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008624:	b2db      	uxtb	r3, r3
 8008626:	019b      	lsls	r3, r3, #6
 8008628:	b2db      	uxtb	r3, r3
 800862a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800862e:	b2db      	uxtb	r3, r3
 8008630:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8008634:	2279      	movs	r2, #121	; 0x79
 8008636:	2194      	movs	r1, #148	; 0x94
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f002 f99f 	bl	800a97c <VL53L0X_WrByte>
 800863e:	4603      	mov	r3, r0
 8008640:	461a      	mov	r2, r3
 8008642:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008646:	4313      	orrs	r3, r2
 8008648:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7ff fd78 	bl	8008142 <VL53L0X_device_read_strobe>
 8008652:	4603      	mov	r3, r0
 8008654:	461a      	mov	r2, r3
 8008656:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800865a:	4313      	orrs	r3, r2
 800865c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008660:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008664:	461a      	mov	r2, r3
 8008666:	2190      	movs	r1, #144	; 0x90
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f002 f94b 	bl	800a904 <VL53L0X_RdDWord>
 800866e:	4603      	mov	r3, r0
 8008670:	461a      	mov	r2, r3
 8008672:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008676:	4313      	orrs	r3, r2
 8008678:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800867c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800867e:	0e9b      	lsrs	r3, r3, #26
 8008680:	b2db      	uxtb	r3, r3
 8008682:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008686:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8008688:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800868c:	4413      	add	r3, r2
 800868e:	b2db      	uxtb	r3, r3
 8008690:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8008692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008694:	0cdb      	lsrs	r3, r3, #19
 8008696:	b2db      	uxtb	r3, r3
 8008698:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800869c:	b2db      	uxtb	r3, r3
 800869e:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80086a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086a2:	0b1b      	lsrs	r3, r3, #12
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80086ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086b0:	095b      	lsrs	r3, r3, #5
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80086bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80086c8:	b2db      	uxtb	r3, r3
 80086ca:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 80086ce:	227a      	movs	r2, #122	; 0x7a
 80086d0:	2194      	movs	r1, #148	; 0x94
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f002 f952 	bl	800a97c <VL53L0X_WrByte>
 80086d8:	4603      	mov	r3, r0
 80086da:	461a      	mov	r2, r3
 80086dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086e0:	4313      	orrs	r3, r2
 80086e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f7ff fd2b 	bl	8008142 <VL53L0X_device_read_strobe>
 80086ec:	4603      	mov	r3, r0
 80086ee:	461a      	mov	r2, r3
 80086f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80086f4:	4313      	orrs	r3, r2
 80086f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80086fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80086fe:	461a      	mov	r2, r3
 8008700:	2190      	movs	r1, #144	; 0x90
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f002 f8fe 	bl	800a904 <VL53L0X_RdDWord>
 8008708:	4603      	mov	r3, r0
 800870a:	461a      	mov	r2, r3
 800870c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008710:	4313      	orrs	r3, r2
 8008712:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8008716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008718:	0f9b      	lsrs	r3, r3, #30
 800871a:	b2db      	uxtb	r3, r3
 800871c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008720:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8008722:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008726:	4413      	add	r3, r2
 8008728:	b2db      	uxtb	r3, r3
 800872a:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800872c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800872e:	0ddb      	lsrs	r3, r3, #23
 8008730:	b2db      	uxtb	r3, r3
 8008732:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008736:	b2db      	uxtb	r3, r3
 8008738:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800873a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800873c:	0c1b      	lsrs	r3, r3, #16
 800873e:	b2db      	uxtb	r3, r3
 8008740:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008744:	b2db      	uxtb	r3, r3
 8008746:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8008748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800874a:	0a5b      	lsrs	r3, r3, #9
 800874c:	b2db      	uxtb	r3, r3
 800874e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008752:	b2db      	uxtb	r3, r3
 8008754:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8008758:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875a:	089b      	lsrs	r3, r3, #2
 800875c:	b2db      	uxtb	r3, r3
 800875e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008762:	b2db      	uxtb	r3, r3
 8008764:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8008768:	2300      	movs	r3, #0
 800876a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800876e:	78fb      	ldrb	r3, [r7, #3]
 8008770:	f003 0304 	and.w	r3, r3, #4
 8008774:	2b00      	cmp	r3, #0
 8008776:	f000 80f1 	beq.w	800895c <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800877a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800877e:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008782:	2b00      	cmp	r3, #0
 8008784:	f040 80ea 	bne.w	800895c <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8008788:	227b      	movs	r2, #123	; 0x7b
 800878a:	2194      	movs	r1, #148	; 0x94
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f002 f8f5 	bl	800a97c <VL53L0X_WrByte>
 8008792:	4603      	mov	r3, r0
 8008794:	461a      	mov	r2, r3
 8008796:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800879a:	4313      	orrs	r3, r2
 800879c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f7ff fcce 	bl	8008142 <VL53L0X_device_read_strobe>
 80087a6:	4603      	mov	r3, r0
 80087a8:	461a      	mov	r2, r3
 80087aa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087ae:	4313      	orrs	r3, r2
 80087b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80087b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80087b8:	461a      	mov	r2, r3
 80087ba:	2190      	movs	r1, #144	; 0x90
 80087bc:	6878      	ldr	r0, [r7, #4]
 80087be:	f002 f8a1 	bl	800a904 <VL53L0X_RdDWord>
 80087c2:	4603      	mov	r3, r0
 80087c4:	461a      	mov	r2, r3
 80087c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087ca:	4313      	orrs	r3, r2
 80087cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 80087d0:	227c      	movs	r2, #124	; 0x7c
 80087d2:	2194      	movs	r1, #148	; 0x94
 80087d4:	6878      	ldr	r0, [r7, #4]
 80087d6:	f002 f8d1 	bl	800a97c <VL53L0X_WrByte>
 80087da:	4603      	mov	r3, r0
 80087dc:	461a      	mov	r2, r3
 80087de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087e2:	4313      	orrs	r3, r2
 80087e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f7ff fcaa 	bl	8008142 <VL53L0X_device_read_strobe>
 80087ee:	4603      	mov	r3, r0
 80087f0:	461a      	mov	r2, r3
 80087f2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80087f6:	4313      	orrs	r3, r2
 80087f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 80087fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008800:	461a      	mov	r2, r3
 8008802:	2190      	movs	r1, #144	; 0x90
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f002 f87d 	bl	800a904 <VL53L0X_RdDWord>
 800880a:	4603      	mov	r3, r0
 800880c:	461a      	mov	r2, r3
 800880e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008812:	4313      	orrs	r3, r2
 8008814:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8008818:	2273      	movs	r2, #115	; 0x73
 800881a:	2194      	movs	r1, #148	; 0x94
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f002 f8ad 	bl	800a97c <VL53L0X_WrByte>
 8008822:	4603      	mov	r3, r0
 8008824:	461a      	mov	r2, r3
 8008826:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800882a:	4313      	orrs	r3, r2
 800882c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7ff fc86 	bl	8008142 <VL53L0X_device_read_strobe>
 8008836:	4603      	mov	r3, r0
 8008838:	461a      	mov	r2, r3
 800883a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800883e:	4313      	orrs	r3, r2
 8008840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008844:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008848:	461a      	mov	r2, r3
 800884a:	2190      	movs	r1, #144	; 0x90
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f002 f859 	bl	800a904 <VL53L0X_RdDWord>
 8008852:	4603      	mov	r3, r0
 8008854:	461a      	mov	r2, r3
 8008856:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800885a:	4313      	orrs	r3, r2
 800885c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 8008860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008862:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8008864:	b29b      	uxth	r3, r3
 8008866:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8008868:	2274      	movs	r2, #116	; 0x74
 800886a:	2194      	movs	r1, #148	; 0x94
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f002 f885 	bl	800a97c <VL53L0X_WrByte>
 8008872:	4603      	mov	r3, r0
 8008874:	461a      	mov	r2, r3
 8008876:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800887a:	4313      	orrs	r3, r2
 800887c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f7ff fc5e 	bl	8008142 <VL53L0X_device_read_strobe>
 8008886:	4603      	mov	r3, r0
 8008888:	461a      	mov	r2, r3
 800888a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800888e:	4313      	orrs	r3, r2
 8008890:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008894:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008898:	461a      	mov	r2, r3
 800889a:	2190      	movs	r1, #144	; 0x90
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f002 f831 	bl	800a904 <VL53L0X_RdDWord>
 80088a2:	4603      	mov	r3, r0
 80088a4:	461a      	mov	r2, r3
 80088a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088aa:	4313      	orrs	r3, r2
 80088ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80088b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088b2:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80088b4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088b6:	4313      	orrs	r3, r2
 80088b8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80088ba:	2275      	movs	r2, #117	; 0x75
 80088bc:	2194      	movs	r1, #148	; 0x94
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f002 f85c 	bl	800a97c <VL53L0X_WrByte>
 80088c4:	4603      	mov	r3, r0
 80088c6:	461a      	mov	r2, r3
 80088c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088cc:	4313      	orrs	r3, r2
 80088ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7ff fc35 	bl	8008142 <VL53L0X_device_read_strobe>
 80088d8:	4603      	mov	r3, r0
 80088da:	461a      	mov	r2, r3
 80088dc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088e0:	4313      	orrs	r3, r2
 80088e2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80088e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80088ea:	461a      	mov	r2, r3
 80088ec:	2190      	movs	r1, #144	; 0x90
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f002 f808 	bl	800a904 <VL53L0X_RdDWord>
 80088f4:	4603      	mov	r3, r0
 80088f6:	461a      	mov	r2, r3
 80088f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80088fc:	4313      	orrs	r3, r2
 80088fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 8008902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008904:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 8008906:	b29b      	uxth	r3, r3
 8008908:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800890a:	2276      	movs	r2, #118	; 0x76
 800890c:	2194      	movs	r1, #148	; 0x94
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f002 f834 	bl	800a97c <VL53L0X_WrByte>
 8008914:	4603      	mov	r3, r0
 8008916:	461a      	mov	r2, r3
 8008918:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800891c:	4313      	orrs	r3, r2
 800891e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f7ff fc0d 	bl	8008142 <VL53L0X_device_read_strobe>
 8008928:	4603      	mov	r3, r0
 800892a:	461a      	mov	r2, r3
 800892c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008930:	4313      	orrs	r3, r2
 8008932:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008936:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800893a:	461a      	mov	r2, r3
 800893c:	2190      	movs	r1, #144	; 0x90
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f001 ffe0 	bl	800a904 <VL53L0X_RdDWord>
 8008944:	4603      	mov	r3, r0
 8008946:	461a      	mov	r2, r3
 8008948:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800894c:	4313      	orrs	r3, r2
 800894e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8008952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008954:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8008956:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008958:	4313      	orrs	r3, r2
 800895a:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800895c:	2200      	movs	r2, #0
 800895e:	2181      	movs	r1, #129	; 0x81
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f002 f80b 	bl	800a97c <VL53L0X_WrByte>
 8008966:	4603      	mov	r3, r0
 8008968:	461a      	mov	r2, r3
 800896a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800896e:	4313      	orrs	r3, r2
 8008970:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8008974:	2206      	movs	r2, #6
 8008976:	21ff      	movs	r1, #255	; 0xff
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f001 ffff 	bl	800a97c <VL53L0X_WrByte>
 800897e:	4603      	mov	r3, r0
 8008980:	461a      	mov	r2, r3
 8008982:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008986:	4313      	orrs	r3, r2
 8008988:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800898c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 8008990:	461a      	mov	r2, r3
 8008992:	2183      	movs	r1, #131	; 0x83
 8008994:	6878      	ldr	r0, [r7, #4]
 8008996:	f001 fef6 	bl	800a786 <VL53L0X_RdByte>
 800899a:	4603      	mov	r3, r0
 800899c:	461a      	mov	r2, r3
 800899e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089a2:	4313      	orrs	r3, r2
 80089a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80089a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80089ac:	f023 0304 	bic.w	r3, r3, #4
 80089b0:	b2db      	uxtb	r3, r3
 80089b2:	461a      	mov	r2, r3
 80089b4:	2183      	movs	r1, #131	; 0x83
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f001 ffe0 	bl	800a97c <VL53L0X_WrByte>
 80089bc:	4603      	mov	r3, r0
 80089be:	461a      	mov	r2, r3
 80089c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089c4:	4313      	orrs	r3, r2
 80089c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80089ca:	2201      	movs	r2, #1
 80089cc:	21ff      	movs	r1, #255	; 0xff
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f001 ffd4 	bl	800a97c <VL53L0X_WrByte>
 80089d4:	4603      	mov	r3, r0
 80089d6:	461a      	mov	r2, r3
 80089d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089dc:	4313      	orrs	r3, r2
 80089de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80089e2:	2201      	movs	r2, #1
 80089e4:	2100      	movs	r1, #0
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f001 ffc8 	bl	800a97c <VL53L0X_WrByte>
 80089ec:	4603      	mov	r3, r0
 80089ee:	461a      	mov	r2, r3
 80089f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80089f4:	4313      	orrs	r3, r2
 80089f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80089fa:	2200      	movs	r2, #0
 80089fc:	21ff      	movs	r1, #255	; 0xff
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f001 ffbc 	bl	800a97c <VL53L0X_WrByte>
 8008a04:	4603      	mov	r3, r0
 8008a06:	461a      	mov	r2, r3
 8008a08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008a12:	2200      	movs	r2, #0
 8008a14:	2180      	movs	r1, #128	; 0x80
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f001 ffb0 	bl	800a97c <VL53L0X_WrByte>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	461a      	mov	r2, r3
 8008a20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008a24:	4313      	orrs	r3, r2
 8008a26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008a2a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f040 808f 	bne.w	8008b52 <VL53L0X_get_info_from_device+0x98e>
 8008a34:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008a38:	2b07      	cmp	r3, #7
 8008a3a:	f000 808a 	beq.w	8008b52 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8008a3e:	78fb      	ldrb	r3, [r7, #3]
 8008a40:	f003 0301 	and.w	r3, r3, #1
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d024      	beq.n	8008a92 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008a48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008a4c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d11e      	bne.n	8008a92 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8008a5a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8008a64:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008a68:	2300      	movs	r3, #0
 8008a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a6c:	e00e      	b.n	8008a8c <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8008a6e:	f107 0208 	add.w	r2, r7, #8
 8008a72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a74:	4413      	add	r3, r2
 8008a76:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8008a82:	460a      	mov	r2, r1
 8008a84:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008a86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a88:	3301      	adds	r3, #1
 8008a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a8e:	2b05      	cmp	r3, #5
 8008a90:	dded      	ble.n	8008a6e <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8008a92:	78fb      	ldrb	r3, [r7, #3]
 8008a94:	f003 0302 	and.w	r3, r3, #2
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d018      	beq.n	8008ace <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8008a9c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008aa0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d112      	bne.n	8008ace <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008aa8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008ab2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	33f3      	adds	r3, #243	; 0xf3
 8008ac0:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8008ac2:	f107 0310 	add.w	r3, r7, #16
 8008ac6:	4619      	mov	r1, r3
 8008ac8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008aca:	f00a fadc 	bl	8013086 <strcpy>

		}

		if (((option & 4) == 4) &&
 8008ace:	78fb      	ldrb	r3, [r7, #3]
 8008ad0:	f003 0304 	and.w	r3, r3, #4
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d030      	beq.n	8008b3a <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8008ad8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008adc:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d12a      	bne.n	8008b3a <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008aec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8008af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008af6:	025b      	lsls	r3, r3, #9
 8008af8:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008afe:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8008b02:	2300      	movs	r3, #0
 8008b04:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8008b08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d011      	beq.n	8008b32 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8008b0e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008b12:	1ad3      	subs	r3, r2, r3
 8008b14:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8008b16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008b1c:	fb02 f303 	mul.w	r3, r2, r3
 8008b20:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8008b22:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 8008b26:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008b2a:	425b      	negs	r3, r3
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 8008b32:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8008b3a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8008b3e:	78fb      	ldrb	r3, [r7, #3]
 8008b40:	4313      	orrs	r3, r2
 8008b42:	b2db      	uxtb	r3, r3
 8008b44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8008b48:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008b52:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	3760      	adds	r7, #96	; 0x60
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd80      	pop	{r7, pc}

08008b5e <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b087      	sub	sp, #28
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	460b      	mov	r3, r1
 8008b68:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8008b6a:	f240 6277 	movw	r2, #1655	; 0x677
 8008b6e:	f04f 0300 	mov.w	r3, #0
 8008b72:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8008b76:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8008b7a:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8008b7c:	78fb      	ldrb	r3, [r7, #3]
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8008b84:	693a      	ldr	r2, [r7, #16]
 8008b86:	fb02 f303 	mul.w	r3, r2, r3
 8008b8a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8008b8c:	68bb      	ldr	r3, [r7, #8]
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	371c      	adds	r7, #28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b087      	sub	sp, #28
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d017      	beq.n	8008be4 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3b01      	subs	r3, #1
 8008bb8:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008bba:	e005      	b.n	8008bc8 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	085b      	lsrs	r3, r3, #1
 8008bc0:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008bc2:	89fb      	ldrh	r3, [r7, #14]
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1f4      	bne.n	8008bbc <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8008bd2:	89fb      	ldrh	r3, [r7, #14]
 8008bd4:	021b      	lsls	r3, r3, #8
 8008bd6:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	b29b      	uxth	r3, r3
 8008bdc:	b2db      	uxtb	r3, r3
 8008bde:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8008be0:	4413      	add	r3, r2
 8008be2:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8008be4:	8afb      	ldrh	r3, [r7, #22]

}
 8008be6:	4618      	mov	r0, r3
 8008be8:	371c      	adds	r7, #28
 8008bea:	46bd      	mov	sp, r7
 8008bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf0:	4770      	bx	lr

08008bf2 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8008bf2:	b480      	push	{r7}
 8008bf4:	b085      	sub	sp, #20
 8008bf6:	af00      	add	r7, sp, #0
 8008bf8:	4603      	mov	r3, r0
 8008bfa:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008c00:	88fb      	ldrh	r3, [r7, #6]
 8008c02:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008c04:	88fa      	ldrh	r2, [r7, #6]
 8008c06:	0a12      	lsrs	r2, r2, #8
 8008c08:	b292      	uxth	r2, r2
 8008c0a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8008c10:	68fb      	ldr	r3, [r7, #12]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3714      	adds	r7, #20
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr
	...

08008c20 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b088      	sub	sp, #32
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	60f8      	str	r0, [r7, #12]
 8008c28:	60b9      	str	r1, [r7, #8]
 8008c2a:	4613      	mov	r3, r2
 8008c2c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008c32:	79fb      	ldrb	r3, [r7, #7]
 8008c34:	4619      	mov	r1, r3
 8008c36:	68f8      	ldr	r0, [r7, #12]
 8008c38:	f7ff ff91 	bl	8008b5e <VL53L0X_calc_macro_period_ps>
 8008c3c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008c3e:	69bb      	ldr	r3, [r7, #24]
 8008c40:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008c44:	4a0a      	ldr	r2, [pc, #40]	; (8008c70 <VL53L0X_calc_timeout_mclks+0x50>)
 8008c46:	fba2 2303 	umull	r2, r3, r2, r3
 8008c4a:	099b      	lsrs	r3, r3, #6
 8008c4c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008c54:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / macro_period_ns);
 8008c58:	697b      	ldr	r3, [r7, #20]
 8008c5a:	085b      	lsrs	r3, r3, #1
 8008c5c:	441a      	add	r2, r3
	timeout_period_mclks =
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c64:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8008c66:	69fb      	ldr	r3, [r7, #28]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3720      	adds	r7, #32
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}
 8008c70:	10624dd3 	.word	0x10624dd3

08008c74 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b086      	sub	sp, #24
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	807b      	strh	r3, [r7, #2]
 8008c80:	4613      	mov	r3, r2
 8008c82:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8008c84:	2300      	movs	r3, #0
 8008c86:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008c88:	787b      	ldrb	r3, [r7, #1]
 8008c8a:	4619      	mov	r1, r3
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f7ff ff66 	bl	8008b5e <VL53L0X_calc_macro_period_ps>
 8008c92:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8008c9a:	4a0b      	ldr	r2, [pc, #44]	; (8008cc8 <VL53L0X_calc_timeout_us+0x54>)
 8008c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008ca0:	099b      	lsrs	r3, r3, #6
 8008ca2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 8008ca4:	887b      	ldrh	r3, [r7, #2]
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	fb02 f203 	mul.w	r2, r2, r3
		+ (macro_period_ns / 2)) / 1000;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	085b      	lsrs	r3, r3, #1
 8008cb0:	4413      	add	r3, r2
	actual_timeout_period_us =
 8008cb2:	4a05      	ldr	r2, [pc, #20]	; (8008cc8 <VL53L0X_calc_timeout_us+0x54>)
 8008cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cb8:	099b      	lsrs	r3, r3, #6
 8008cba:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8008cbc:	697b      	ldr	r3, [r7, #20]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	3718      	adds	r7, #24
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	10624dd3 	.word	0x10624dd3

08008ccc <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b08c      	sub	sp, #48	; 0x30
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8008cea:	2300      	movs	r3, #0
 8008cec:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008cf2:	7afb      	ldrb	r3, [r7, #11]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d005      	beq.n	8008d04 <get_sequence_step_timeout+0x38>
 8008cf8:	7afb      	ldrb	r3, [r7, #11]
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d002      	beq.n	8008d04 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008cfe:	7afb      	ldrb	r3, [r7, #11]
 8008d00:	2b02      	cmp	r3, #2
 8008d02:	d128      	bne.n	8008d56 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d04:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008d08:	461a      	mov	r2, r3
 8008d0a:	2100      	movs	r1, #0
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f7fd fa73 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008d12:	4603      	mov	r3, r0
 8008d14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8008d18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d109      	bne.n	8008d34 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8008d20:	f107 0320 	add.w	r3, r7, #32
 8008d24:	461a      	mov	r2, r3
 8008d26:	2146      	movs	r1, #70	; 0x46
 8008d28:	68f8      	ldr	r0, [r7, #12]
 8008d2a:	f001 fd2c 	bl	800a786 <VL53L0X_RdByte>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8008d34:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7ff ff59 	bl	8008bf2 <VL53L0X_decode_timeout>
 8008d40:	4603      	mov	r3, r0
 8008d42:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008d44:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008d48:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff ff91 	bl	8008c74 <VL53L0X_calc_timeout_us>
 8008d52:	62b8      	str	r0, [r7, #40]	; 0x28
 8008d54:	e092      	b.n	8008e7c <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008d56:	7afb      	ldrb	r3, [r7, #11]
 8008d58:	2b03      	cmp	r3, #3
 8008d5a:	d135      	bne.n	8008dc8 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d5c:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008d60:	461a      	mov	r2, r3
 8008d62:	2100      	movs	r1, #0
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f7fd fa47 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008d70:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f040 8081 	bne.w	8008e7c <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d7a:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008d7e:	461a      	mov	r2, r3
 8008d80:	2100      	movs	r1, #0
 8008d82:	68f8      	ldr	r0, [r7, #12]
 8008d84:	f7fd fa38 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8008d8e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d109      	bne.n	8008daa <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8008d96:	f107 031e 	add.w	r3, r7, #30
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	2151      	movs	r1, #81	; 0x51
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f001 fd78 	bl	800a894 <VL53L0X_RdWord>
 8008da4:	4603      	mov	r3, r0
 8008da6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008daa:	8bfb      	ldrh	r3, [r7, #30]
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7ff ff20 	bl	8008bf2 <VL53L0X_decode_timeout>
 8008db2:	4603      	mov	r3, r0
 8008db4:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008db6:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008dba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f7ff ff58 	bl	8008c74 <VL53L0X_calc_timeout_us>
 8008dc4:	62b8      	str	r0, [r7, #40]	; 0x28
 8008dc6:	e059      	b.n	8008e7c <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008dc8:	7afb      	ldrb	r3, [r7, #11]
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	d156      	bne.n	8008e7c <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008dce:	f107 0314 	add.w	r3, r7, #20
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f7fd fb1b 	bl	8006410 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8008dde:	7dfb      	ldrb	r3, [r7, #23]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d01d      	beq.n	8008e20 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008de4:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008de8:	461a      	mov	r2, r3
 8008dea:	2100      	movs	r1, #0
 8008dec:	68f8      	ldr	r0, [r7, #12]
 8008dee:	f7fd fa03 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008df2:	4603      	mov	r3, r0
 8008df4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8008df8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d10f      	bne.n	8008e20 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8008e00:	f107 031e 	add.w	r3, r7, #30
 8008e04:	461a      	mov	r2, r3
 8008e06:	2151      	movs	r1, #81	; 0x51
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f001 fd43 	bl	800a894 <VL53L0X_RdWord>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008e14:	8bfb      	ldrh	r3, [r7, #30]
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7ff feeb 	bl	8008bf2 <VL53L0X_decode_timeout>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008e20:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d109      	bne.n	8008e3c <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e28:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8008e2c:	461a      	mov	r2, r3
 8008e2e:	2101      	movs	r1, #1
 8008e30:	68f8      	ldr	r0, [r7, #12]
 8008e32:	f7fd f9e1 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008e36:	4603      	mov	r3, r0
 8008e38:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008e3c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10f      	bne.n	8008e64 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8008e44:	f107 031c 	add.w	r3, r7, #28
 8008e48:	461a      	mov	r2, r3
 8008e4a:	2171      	movs	r1, #113	; 0x71
 8008e4c:	68f8      	ldr	r0, [r7, #12]
 8008e4e:	f001 fd21 	bl	800a894 <VL53L0X_RdWord>
 8008e52:	4603      	mov	r3, r0
 8008e54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008e58:	8bbb      	ldrh	r3, [r7, #28]
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	f7ff fec9 	bl	8008bf2 <VL53L0X_decode_timeout>
 8008e60:	4603      	mov	r3, r0
 8008e62:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8008e64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008e66:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e68:	1ad3      	subs	r3, r2, r3
 8008e6a:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008e6c:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8008e70:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e72:	4619      	mov	r1, r3
 8008e74:	68f8      	ldr	r0, [r7, #12]
 8008e76:	f7ff fefd 	bl	8008c74 <VL53L0X_calc_timeout_us>
 8008e7a:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008e80:	601a      	str	r2, [r3, #0]

	return Status;
 8008e82:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3730      	adds	r7, #48	; 0x30
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b08a      	sub	sp, #40	; 0x28
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	60f8      	str	r0, [r7, #12]
 8008e96:	460b      	mov	r3, r1
 8008e98:	607a      	str	r2, [r7, #4]
 8008e9a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008e9c:	2300      	movs	r3, #0
 8008e9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008ea2:	7afb      	ldrb	r3, [r7, #11]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d005      	beq.n	8008eb4 <set_sequence_step_timeout+0x26>
 8008ea8:	7afb      	ldrb	r3, [r7, #11]
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d002      	beq.n	8008eb4 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008eae:	7afb      	ldrb	r3, [r7, #11]
 8008eb0:	2b02      	cmp	r3, #2
 8008eb2:	d138      	bne.n	8008f26 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008eb4:	f107 031d 	add.w	r3, r7, #29
 8008eb8:	461a      	mov	r2, r3
 8008eba:	2100      	movs	r1, #0
 8008ebc:	68f8      	ldr	r0, [r7, #12]
 8008ebe:	f7fd f99b 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8008ec8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d11a      	bne.n	8008f06 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8008ed0:	7f7b      	ldrb	r3, [r7, #29]
 8008ed2:	461a      	mov	r2, r3
 8008ed4:	6879      	ldr	r1, [r7, #4]
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f7ff fea2 	bl	8008c20 <VL53L0X_calc_timeout_mclks>
 8008edc:	4603      	mov	r3, r0
 8008ede:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8008ee0:	8bfb      	ldrh	r3, [r7, #30]
 8008ee2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ee6:	d903      	bls.n	8008ef0 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8008ee8:	23ff      	movs	r3, #255	; 0xff
 8008eea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008eee:	e004      	b.n	8008efa <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8008ef0:	8bfb      	ldrh	r3, [r7, #30]
 8008ef2:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008efa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008f06:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	f040 80ad 	bne.w	800906a <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 8008f10:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008f14:	461a      	mov	r2, r3
 8008f16:	2146      	movs	r1, #70	; 0x46
 8008f18:	68f8      	ldr	r0, [r7, #12]
 8008f1a:	f001 fd2f 	bl	800a97c <VL53L0X_WrByte>
 8008f1e:	4603      	mov	r3, r0
 8008f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8008f24:	e0a1      	b.n	800906a <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008f26:	7afb      	ldrb	r3, [r7, #11]
 8008f28:	2b03      	cmp	r3, #3
 8008f2a:	d135      	bne.n	8008f98 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8008f2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d11b      	bne.n	8008f6c <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008f34:	f107 031d 	add.w	r3, r7, #29
 8008f38:	461a      	mov	r2, r3
 8008f3a:	2100      	movs	r1, #0
 8008f3c:	68f8      	ldr	r0, [r7, #12]
 8008f3e:	f7fd f95b 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008f42:	4603      	mov	r3, r0
 8008f44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008f48:	7f7b      	ldrb	r3, [r7, #29]
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	6879      	ldr	r1, [r7, #4]
 8008f4e:	68f8      	ldr	r0, [r7, #12]
 8008f50:	f7ff fe66 	bl	8008c20 <VL53L0X_calc_timeout_mclks>
 8008f54:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8008f56:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8008f58:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7ff fe1d 	bl	8008b9a <VL53L0X_encode_timeout>
 8008f60:	4603      	mov	r3, r0
 8008f62:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f64:	8b7a      	ldrh	r2, [r7, #26]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008f6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d108      	bne.n	8008f86 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8008f74:	8b7b      	ldrh	r3, [r7, #26]
 8008f76:	461a      	mov	r2, r3
 8008f78:	2151      	movs	r1, #81	; 0x51
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f001 fd22 	bl	800a9c4 <VL53L0X_WrWord>
 8008f80:	4603      	mov	r3, r0
 8008f82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008f86:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d16d      	bne.n	800906a <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	687a      	ldr	r2, [r7, #4]
 8008f92:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 8008f96:	e068      	b.n	800906a <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008f98:	7afb      	ldrb	r3, [r7, #11]
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	d162      	bne.n	8009064 <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8008f9e:	f107 0314 	add.w	r3, r7, #20
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f7fd fa33 	bl	8006410 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8008faa:	2300      	movs	r3, #0
 8008fac:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8008fae:	7dfb      	ldrb	r3, [r7, #23]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d01d      	beq.n	8008ff0 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008fb4:	f107 031d 	add.w	r3, r7, #29
 8008fb8:	461a      	mov	r2, r3
 8008fba:	2100      	movs	r1, #0
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f7fd f91b 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8008fc8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d10f      	bne.n	8008ff0 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8008fd0:	f107 031a 	add.w	r3, r7, #26
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	2151      	movs	r1, #81	; 0x51
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f001 fc5b 	bl	800a894 <VL53L0X_RdWord>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8008fe4:	8b7b      	ldrh	r3, [r7, #26]
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff fe03 	bl	8008bf2 <VL53L0X_decode_timeout>
 8008fec:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8008fee:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8008ff0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d109      	bne.n	800900c <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008ff8:	f107 031d 	add.w	r3, r7, #29
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	2101      	movs	r1, #1
 8009000:	68f8      	ldr	r0, [r7, #12]
 8009002:	f7fd f8f9 	bl	80061f8 <VL53L0X_GetVcselPulsePeriod>
 8009006:	4603      	mov	r3, r0
 8009008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800900c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009010:	2b00      	cmp	r3, #0
 8009012:	d12a      	bne.n	800906a <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009014:	7f7b      	ldrb	r3, [r7, #29]
 8009016:	461a      	mov	r2, r3
 8009018:	6879      	ldr	r1, [r7, #4]
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7ff fe00 	bl	8008c20 <VL53L0X_calc_timeout_mclks>
 8009020:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 8009022:	847b      	strh	r3, [r7, #34]	; 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8009024:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8009026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009028:	4413      	add	r3, r2
 800902a:	847b      	strh	r3, [r7, #34]	; 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800902c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800902e:	4618      	mov	r0, r3
 8009030:	f7ff fdb3 	bl	8008b9a <VL53L0X_encode_timeout>
 8009034:	4603      	mov	r3, r0
 8009036:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 8009038:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800903c:	2b00      	cmp	r3, #0
 800903e:	d108      	bne.n	8009052 <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8009040:	8c3b      	ldrh	r3, [r7, #32]
 8009042:	461a      	mov	r2, r3
 8009044:	2171      	movs	r1, #113	; 0x71
 8009046:	68f8      	ldr	r0, [r7, #12]
 8009048:	f001 fcbc 	bl	800a9c4 <VL53L0X_WrWord>
 800904c:	4603      	mov	r3, r0
 800904e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8009052:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009056:	2b00      	cmp	r3, #0
 8009058:	d107      	bne.n	800906a <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 8009062:	e002      	b.n	800906a <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009064:	23fc      	movs	r3, #252	; 0xfc
 8009066:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800906a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800906e:	4618      	mov	r0, r3
 8009070:	3728      	adds	r7, #40	; 0x28
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8009076:	b580      	push	{r7, lr}
 8009078:	b08a      	sub	sp, #40	; 0x28
 800907a:	af00      	add	r7, sp, #0
 800907c:	6078      	str	r0, [r7, #4]
 800907e:	460b      	mov	r3, r1
 8009080:	70fb      	strb	r3, [r7, #3]
 8009082:	4613      	mov	r3, r2
 8009084:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009086:	2300      	movs	r3, #0
 8009088:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800908c:	230c      	movs	r3, #12
 800908e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8009092:	2312      	movs	r3, #18
 8009094:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8009098:	2308      	movs	r3, #8
 800909a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800909e:	230e      	movs	r3, #14
 80090a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 80090a4:	2300      	movs	r3, #0
 80090a6:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 80090a8:	78bb      	ldrb	r3, [r7, #2]
 80090aa:	f003 0301 	and.w	r3, r3, #1
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d003      	beq.n	80090bc <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80090b4:	23fc      	movs	r3, #252	; 0xfc
 80090b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090ba:	e020      	b.n	80090fe <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 80090bc:	78fb      	ldrb	r3, [r7, #3]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d10d      	bne.n	80090de <VL53L0X_set_vcsel_pulse_period+0x68>
 80090c2:	78ba      	ldrb	r2, [r7, #2]
 80090c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80090c8:	429a      	cmp	r2, r3
 80090ca:	d304      	bcc.n	80090d6 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 80090cc:	78ba      	ldrb	r2, [r7, #2]
 80090ce:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d903      	bls.n	80090de <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80090d6:	23fc      	movs	r3, #252	; 0xfc
 80090d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80090dc:	e00f      	b.n	80090fe <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 80090de:	78fb      	ldrb	r3, [r7, #3]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d10c      	bne.n	80090fe <VL53L0X_set_vcsel_pulse_period+0x88>
 80090e4:	78ba      	ldrb	r2, [r7, #2]
 80090e6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d304      	bcc.n	80090f8 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 80090ee:	78ba      	ldrb	r2, [r7, #2]
 80090f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80090f4:	429a      	cmp	r2, r3
 80090f6:	d902      	bls.n	80090fe <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80090f8:	23fc      	movs	r3, #252	; 0xfc
 80090fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 80090fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009102:	2b00      	cmp	r3, #0
 8009104:	d002      	beq.n	800910c <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8009106:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800910a:	e239      	b.n	8009580 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800910c:	78fb      	ldrb	r3, [r7, #3]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d150      	bne.n	80091b4 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8009112:	78bb      	ldrb	r3, [r7, #2]
 8009114:	2b0c      	cmp	r3, #12
 8009116:	d110      	bne.n	800913a <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8009118:	2218      	movs	r2, #24
 800911a:	2157      	movs	r1, #87	; 0x57
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f001 fc2d 	bl	800a97c <VL53L0X_WrByte>
 8009122:	4603      	mov	r3, r0
 8009124:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8009128:	2208      	movs	r2, #8
 800912a:	2156      	movs	r1, #86	; 0x56
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f001 fc25 	bl	800a97c <VL53L0X_WrByte>
 8009132:	4603      	mov	r3, r0
 8009134:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009138:	e17f      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800913a:	78bb      	ldrb	r3, [r7, #2]
 800913c:	2b0e      	cmp	r3, #14
 800913e:	d110      	bne.n	8009162 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8009140:	2230      	movs	r2, #48	; 0x30
 8009142:	2157      	movs	r1, #87	; 0x57
 8009144:	6878      	ldr	r0, [r7, #4]
 8009146:	f001 fc19 	bl	800a97c <VL53L0X_WrByte>
 800914a:	4603      	mov	r3, r0
 800914c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8009150:	2208      	movs	r2, #8
 8009152:	2156      	movs	r1, #86	; 0x56
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f001 fc11 	bl	800a97c <VL53L0X_WrByte>
 800915a:	4603      	mov	r3, r0
 800915c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009160:	e16b      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8009162:	78bb      	ldrb	r3, [r7, #2]
 8009164:	2b10      	cmp	r3, #16
 8009166:	d110      	bne.n	800918a <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8009168:	2240      	movs	r2, #64	; 0x40
 800916a:	2157      	movs	r1, #87	; 0x57
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f001 fc05 	bl	800a97c <VL53L0X_WrByte>
 8009172:	4603      	mov	r3, r0
 8009174:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8009178:	2208      	movs	r2, #8
 800917a:	2156      	movs	r1, #86	; 0x56
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f001 fbfd 	bl	800a97c <VL53L0X_WrByte>
 8009182:	4603      	mov	r3, r0
 8009184:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009188:	e157      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800918a:	78bb      	ldrb	r3, [r7, #2]
 800918c:	2b12      	cmp	r3, #18
 800918e:	f040 8154 	bne.w	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8009192:	2250      	movs	r2, #80	; 0x50
 8009194:	2157      	movs	r1, #87	; 0x57
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	f001 fbf0 	bl	800a97c <VL53L0X_WrByte>
 800919c:	4603      	mov	r3, r0
 800919e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 80091a2:	2208      	movs	r2, #8
 80091a4:	2156      	movs	r1, #86	; 0x56
 80091a6:	6878      	ldr	r0, [r7, #4]
 80091a8:	f001 fbe8 	bl	800a97c <VL53L0X_WrByte>
 80091ac:	4603      	mov	r3, r0
 80091ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80091b2:	e142      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 80091b4:	78fb      	ldrb	r3, [r7, #3]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	f040 813f 	bne.w	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 80091bc:	78bb      	ldrb	r3, [r7, #2]
 80091be:	2b08      	cmp	r3, #8
 80091c0:	d14c      	bne.n	800925c <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 80091c2:	2210      	movs	r2, #16
 80091c4:	2148      	movs	r1, #72	; 0x48
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f001 fbd8 	bl	800a97c <VL53L0X_WrByte>
 80091cc:	4603      	mov	r3, r0
 80091ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 80091d2:	2208      	movs	r2, #8
 80091d4:	2147      	movs	r1, #71	; 0x47
 80091d6:	6878      	ldr	r0, [r7, #4]
 80091d8:	f001 fbd0 	bl	800a97c <VL53L0X_WrByte>
 80091dc:	4603      	mov	r3, r0
 80091de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80091e2:	2202      	movs	r2, #2
 80091e4:	2132      	movs	r1, #50	; 0x32
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f001 fbc8 	bl	800a97c <VL53L0X_WrByte>
 80091ec:	4603      	mov	r3, r0
 80091ee:	461a      	mov	r2, r3
 80091f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80091f4:	4313      	orrs	r3, r2
 80091f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 80091fa:	220c      	movs	r2, #12
 80091fc:	2130      	movs	r1, #48	; 0x30
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f001 fbbc 	bl	800a97c <VL53L0X_WrByte>
 8009204:	4603      	mov	r3, r0
 8009206:	461a      	mov	r2, r3
 8009208:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800920c:	4313      	orrs	r3, r2
 800920e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009212:	2201      	movs	r2, #1
 8009214:	21ff      	movs	r1, #255	; 0xff
 8009216:	6878      	ldr	r0, [r7, #4]
 8009218:	f001 fbb0 	bl	800a97c <VL53L0X_WrByte>
 800921c:	4603      	mov	r3, r0
 800921e:	461a      	mov	r2, r3
 8009220:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009224:	4313      	orrs	r3, r2
 8009226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800922a:	2230      	movs	r2, #48	; 0x30
 800922c:	2130      	movs	r1, #48	; 0x30
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f001 fba4 	bl	800a97c <VL53L0X_WrByte>
 8009234:	4603      	mov	r3, r0
 8009236:	461a      	mov	r2, r3
 8009238:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800923c:	4313      	orrs	r3, r2
 800923e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009242:	2200      	movs	r2, #0
 8009244:	21ff      	movs	r1, #255	; 0xff
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 fb98 	bl	800a97c <VL53L0X_WrByte>
 800924c:	4603      	mov	r3, r0
 800924e:	461a      	mov	r2, r3
 8009250:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009254:	4313      	orrs	r3, r2
 8009256:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800925a:	e0ee      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800925c:	78bb      	ldrb	r3, [r7, #2]
 800925e:	2b0a      	cmp	r3, #10
 8009260:	d14c      	bne.n	80092fc <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8009262:	2228      	movs	r2, #40	; 0x28
 8009264:	2148      	movs	r1, #72	; 0x48
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f001 fb88 	bl	800a97c <VL53L0X_WrByte>
 800926c:	4603      	mov	r3, r0
 800926e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8009272:	2208      	movs	r2, #8
 8009274:	2147      	movs	r1, #71	; 0x47
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f001 fb80 	bl	800a97c <VL53L0X_WrByte>
 800927c:	4603      	mov	r3, r0
 800927e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009282:	2203      	movs	r2, #3
 8009284:	2132      	movs	r1, #50	; 0x32
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f001 fb78 	bl	800a97c <VL53L0X_WrByte>
 800928c:	4603      	mov	r3, r0
 800928e:	461a      	mov	r2, r3
 8009290:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009294:	4313      	orrs	r3, r2
 8009296:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800929a:	2209      	movs	r2, #9
 800929c:	2130      	movs	r1, #48	; 0x30
 800929e:	6878      	ldr	r0, [r7, #4]
 80092a0:	f001 fb6c 	bl	800a97c <VL53L0X_WrByte>
 80092a4:	4603      	mov	r3, r0
 80092a6:	461a      	mov	r2, r3
 80092a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092ac:	4313      	orrs	r3, r2
 80092ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80092b2:	2201      	movs	r2, #1
 80092b4:	21ff      	movs	r1, #255	; 0xff
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f001 fb60 	bl	800a97c <VL53L0X_WrByte>
 80092bc:	4603      	mov	r3, r0
 80092be:	461a      	mov	r2, r3
 80092c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092c4:	4313      	orrs	r3, r2
 80092c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80092ca:	2220      	movs	r2, #32
 80092cc:	2130      	movs	r1, #48	; 0x30
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f001 fb54 	bl	800a97c <VL53L0X_WrByte>
 80092d4:	4603      	mov	r3, r0
 80092d6:	461a      	mov	r2, r3
 80092d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092dc:	4313      	orrs	r3, r2
 80092de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80092e2:	2200      	movs	r2, #0
 80092e4:	21ff      	movs	r1, #255	; 0xff
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f001 fb48 	bl	800a97c <VL53L0X_WrByte>
 80092ec:	4603      	mov	r3, r0
 80092ee:	461a      	mov	r2, r3
 80092f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80092f4:	4313      	orrs	r3, r2
 80092f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80092fa:	e09e      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 80092fc:	78bb      	ldrb	r3, [r7, #2]
 80092fe:	2b0c      	cmp	r3, #12
 8009300:	d14c      	bne.n	800939c <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8009302:	2238      	movs	r2, #56	; 0x38
 8009304:	2148      	movs	r1, #72	; 0x48
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f001 fb38 	bl	800a97c <VL53L0X_WrByte>
 800930c:	4603      	mov	r3, r0
 800930e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8009312:	2208      	movs	r2, #8
 8009314:	2147      	movs	r1, #71	; 0x47
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f001 fb30 	bl	800a97c <VL53L0X_WrByte>
 800931c:	4603      	mov	r3, r0
 800931e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8009322:	2203      	movs	r2, #3
 8009324:	2132      	movs	r1, #50	; 0x32
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f001 fb28 	bl	800a97c <VL53L0X_WrByte>
 800932c:	4603      	mov	r3, r0
 800932e:	461a      	mov	r2, r3
 8009330:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009334:	4313      	orrs	r3, r2
 8009336:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800933a:	2208      	movs	r2, #8
 800933c:	2130      	movs	r1, #48	; 0x30
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	f001 fb1c 	bl	800a97c <VL53L0X_WrByte>
 8009344:	4603      	mov	r3, r0
 8009346:	461a      	mov	r2, r3
 8009348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800934c:	4313      	orrs	r3, r2
 800934e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8009352:	2201      	movs	r2, #1
 8009354:	21ff      	movs	r1, #255	; 0xff
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f001 fb10 	bl	800a97c <VL53L0X_WrByte>
 800935c:	4603      	mov	r3, r0
 800935e:	461a      	mov	r2, r3
 8009360:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009364:	4313      	orrs	r3, r2
 8009366:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800936a:	2220      	movs	r2, #32
 800936c:	2130      	movs	r1, #48	; 0x30
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f001 fb04 	bl	800a97c <VL53L0X_WrByte>
 8009374:	4603      	mov	r3, r0
 8009376:	461a      	mov	r2, r3
 8009378:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800937c:	4313      	orrs	r3, r2
 800937e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009382:	2200      	movs	r2, #0
 8009384:	21ff      	movs	r1, #255	; 0xff
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f001 faf8 	bl	800a97c <VL53L0X_WrByte>
 800938c:	4603      	mov	r3, r0
 800938e:	461a      	mov	r2, r3
 8009390:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009394:	4313      	orrs	r3, r2
 8009396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800939a:	e04e      	b.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800939c:	78bb      	ldrb	r3, [r7, #2]
 800939e:	2b0e      	cmp	r3, #14
 80093a0:	d14b      	bne.n	800943a <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 80093a2:	2248      	movs	r2, #72	; 0x48
 80093a4:	2148      	movs	r1, #72	; 0x48
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f001 fae8 	bl	800a97c <VL53L0X_WrByte>
 80093ac:	4603      	mov	r3, r0
 80093ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 80093b2:	2208      	movs	r2, #8
 80093b4:	2147      	movs	r1, #71	; 0x47
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f001 fae0 	bl	800a97c <VL53L0X_WrByte>
 80093bc:	4603      	mov	r3, r0
 80093be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80093c2:	2203      	movs	r2, #3
 80093c4:	2132      	movs	r1, #50	; 0x32
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	f001 fad8 	bl	800a97c <VL53L0X_WrByte>
 80093cc:	4603      	mov	r3, r0
 80093ce:	461a      	mov	r2, r3
 80093d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093d4:	4313      	orrs	r3, r2
 80093d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80093da:	2207      	movs	r2, #7
 80093dc:	2130      	movs	r1, #48	; 0x30
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f001 facc 	bl	800a97c <VL53L0X_WrByte>
 80093e4:	4603      	mov	r3, r0
 80093e6:	461a      	mov	r2, r3
 80093e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80093ec:	4313      	orrs	r3, r2
 80093ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80093f2:	2201      	movs	r2, #1
 80093f4:	21ff      	movs	r1, #255	; 0xff
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f001 fac0 	bl	800a97c <VL53L0X_WrByte>
 80093fc:	4603      	mov	r3, r0
 80093fe:	461a      	mov	r2, r3
 8009400:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009404:	4313      	orrs	r3, r2
 8009406:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800940a:	2220      	movs	r2, #32
 800940c:	2130      	movs	r1, #48	; 0x30
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f001 fab4 	bl	800a97c <VL53L0X_WrByte>
 8009414:	4603      	mov	r3, r0
 8009416:	461a      	mov	r2, r3
 8009418:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800941c:	4313      	orrs	r3, r2
 800941e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8009422:	2200      	movs	r2, #0
 8009424:	21ff      	movs	r1, #255	; 0xff
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	f001 faa8 	bl	800a97c <VL53L0X_WrByte>
 800942c:	4603      	mov	r3, r0
 800942e:	461a      	mov	r2, r3
 8009430:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009434:	4313      	orrs	r3, r2
 8009436:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800943a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800943e:	2b00      	cmp	r3, #0
 8009440:	d17f      	bne.n	8009542 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8009442:	78bb      	ldrb	r3, [r7, #2]
 8009444:	4618      	mov	r0, r3
 8009446:	f7fe fe35 	bl	80080b4 <VL53L0X_encode_vcsel_period>
 800944a:	4603      	mov	r3, r0
 800944c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8009450:	78fb      	ldrb	r3, [r7, #3]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d002      	beq.n	800945c <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8009456:	2b01      	cmp	r3, #1
 8009458:	d045      	beq.n	80094e6 <VL53L0X_set_vcsel_pulse_period+0x470>
 800945a:	e06e      	b.n	800953a <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800945c:	f107 0314 	add.w	r3, r7, #20
 8009460:	461a      	mov	r2, r3
 8009462:	2103      	movs	r1, #3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f7ff fc31 	bl	8008ccc <get_sequence_step_timeout>
 800946a:	4603      	mov	r3, r0
 800946c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8009470:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009474:	2b00      	cmp	r3, #0
 8009476:	d109      	bne.n	800948c <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8009478:	f107 0310 	add.w	r3, r7, #16
 800947c:	461a      	mov	r2, r3
 800947e:	2102      	movs	r1, #2
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f7ff fc23 	bl	8008ccc <get_sequence_step_timeout>
 8009486:	4603      	mov	r3, r0
 8009488:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800948c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009490:	2b00      	cmp	r3, #0
 8009492:	d109      	bne.n	80094a8 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8009494:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009498:	461a      	mov	r2, r3
 800949a:	2150      	movs	r1, #80	; 0x50
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f001 fa6d 	bl	800a97c <VL53L0X_WrByte>
 80094a2:	4603      	mov	r3, r0
 80094a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80094a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d108      	bne.n	80094c2 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	461a      	mov	r2, r3
 80094b4:	2103      	movs	r1, #3
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f7ff fce9 	bl	8008e8e <set_sequence_step_timeout>
 80094bc:	4603      	mov	r3, r0
 80094be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 80094c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d108      	bne.n	80094dc <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	461a      	mov	r2, r3
 80094ce:	2102      	movs	r1, #2
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f7ff fcdc 	bl	8008e8e <set_sequence_step_timeout>
 80094d6:	4603      	mov	r3, r0
 80094d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	78ba      	ldrb	r2, [r7, #2]
 80094e0:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80094e4:	e02e      	b.n	8009544 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80094e6:	f107 0318 	add.w	r3, r7, #24
 80094ea:	461a      	mov	r2, r3
 80094ec:	2104      	movs	r1, #4
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f7ff fbec 	bl	8008ccc <get_sequence_step_timeout>
 80094f4:	4603      	mov	r3, r0
 80094f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 80094fa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d109      	bne.n	8009516 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 8009502:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8009506:	461a      	mov	r2, r3
 8009508:	2170      	movs	r1, #112	; 0x70
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f001 fa36 	bl	800a97c <VL53L0X_WrByte>
 8009510:	4603      	mov	r3, r0
 8009512:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8009516:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800951a:	2b00      	cmp	r3, #0
 800951c:	d108      	bne.n	8009530 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800951e:	69bb      	ldr	r3, [r7, #24]
 8009520:	461a      	mov	r2, r3
 8009522:	2104      	movs	r1, #4
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f7ff fcb2 	bl	8008e8e <set_sequence_step_timeout>
 800952a:	4603      	mov	r3, r0
 800952c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	78ba      	ldrb	r2, [r7, #2]
 8009534:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8009538:	e004      	b.n	8009544 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800953a:	23fc      	movs	r3, #252	; 0xfc
 800953c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009540:	e000      	b.n	8009544 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 8009542:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 8009544:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009548:	2b00      	cmp	r3, #0
 800954a:	d109      	bne.n	8009560 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	695b      	ldr	r3, [r3, #20]
 8009550:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8009552:	69f9      	ldr	r1, [r7, #28]
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f7fc fe11 	bl	800617c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800955a:	4603      	mov	r3, r0
 800955c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8009560:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8009564:	2b00      	cmp	r3, #0
 8009566:	d109      	bne.n	800957c <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8009568:	f107 010f 	add.w	r1, r7, #15
 800956c:	2301      	movs	r3, #1
 800956e:	2200      	movs	r2, #0
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f7fe fcbb 	bl	8007eec <VL53L0X_perform_phase_calibration>
 8009576:	4603      	mov	r3, r0
 8009578:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800957c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8009580:	4618      	mov	r0, r3
 8009582:	3728      	adds	r7, #40	; 0x28
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}

08009588 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b086      	sub	sp, #24
 800958c:	af00      	add	r7, sp, #0
 800958e:	60f8      	str	r0, [r7, #12]
 8009590:	460b      	mov	r3, r1
 8009592:	607a      	str	r2, [r7, #4]
 8009594:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009596:	2300      	movs	r3, #0
 8009598:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800959a:	7afb      	ldrb	r3, [r7, #11]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d002      	beq.n	80095a6 <VL53L0X_get_vcsel_pulse_period+0x1e>
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d00a      	beq.n	80095ba <VL53L0X_get_vcsel_pulse_period+0x32>
 80095a4:	e013      	b.n	80095ce <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80095a6:	f107 0316 	add.w	r3, r7, #22
 80095aa:	461a      	mov	r2, r3
 80095ac:	2150      	movs	r1, #80	; 0x50
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	f001 f8e9 	bl	800a786 <VL53L0X_RdByte>
 80095b4:	4603      	mov	r3, r0
 80095b6:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80095b8:	e00b      	b.n	80095d2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80095ba:	f107 0316 	add.w	r3, r7, #22
 80095be:	461a      	mov	r2, r3
 80095c0:	2170      	movs	r1, #112	; 0x70
 80095c2:	68f8      	ldr	r0, [r7, #12]
 80095c4:	f001 f8df 	bl	800a786 <VL53L0X_RdByte>
 80095c8:	4603      	mov	r3, r0
 80095ca:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80095cc:	e001      	b.n	80095d2 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80095ce:	23fc      	movs	r3, #252	; 0xfc
 80095d0:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 80095d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d107      	bne.n	80095ea <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80095da:	7dbb      	ldrb	r3, [r7, #22]
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe fd56 	bl	800808e <VL53L0X_decode_vcsel_period>
 80095e2:	4603      	mov	r3, r0
 80095e4:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	701a      	strb	r2, [r3, #0]

	return Status;
 80095ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3718      	adds	r7, #24
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}

080095f6 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b092      	sub	sp, #72	; 0x48
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
 80095fe:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009600:	2300      	movs	r3, #0
 8009602:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 8009606:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800960a:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 800960c:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 8009610:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8009612:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8009616:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009618:	f44f 7325 	mov.w	r3, #660	; 0x294
 800961c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800961e:	f240 234e 	movw	r3, #590	; 0x24e
 8009622:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 8009624:	f240 23b2 	movw	r3, #690	; 0x2b2
 8009628:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800962a:	f44f 7325 	mov.w	r3, #660	; 0x294
 800962e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009630:	f240 2326 	movw	r3, #550	; 0x226
 8009634:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 8009636:	2300      	movs	r3, #0
 8009638:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800963a:	f644 6320 	movw	r3, #20000	; 0x4e20
 800963e:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8009640:	2300      	movs	r3, #0
 8009642:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 8009644:	683a      	ldr	r2, [r7, #0]
 8009646:	6a3b      	ldr	r3, [r7, #32]
 8009648:	429a      	cmp	r2, r3
 800964a:	d205      	bcs.n	8009658 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800964c:	23fc      	movs	r3, #252	; 0xfc
 800964e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 8009652:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009656:	e0aa      	b.n	80097ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8009658:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800965a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800965c:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800965e:	683a      	ldr	r2, [r7, #0]
 8009660:	1ad3      	subs	r3, r2, r3
 8009662:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009664:	f107 0314 	add.w	r3, r7, #20
 8009668:	4619      	mov	r1, r3
 800966a:	6878      	ldr	r0, [r7, #4]
 800966c:	f7fc fed0 	bl	8006410 <VL53L0X_GetSequenceStepEnables>
 8009670:	4603      	mov	r3, r0
 8009672:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 8009676:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800967a:	2b00      	cmp	r3, #0
 800967c:	d15b      	bne.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800967e:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 8009680:	2b00      	cmp	r3, #0
 8009682:	d105      	bne.n	8009690 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 8009684:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 8009686:	2b00      	cmp	r3, #0
 8009688:	d102      	bne.n	8009690 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800968a:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800968c:	2b00      	cmp	r3, #0
 800968e:	d052      	beq.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8009690:	f107 0310 	add.w	r3, r7, #16
 8009694:	461a      	mov	r2, r3
 8009696:	2102      	movs	r1, #2
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f7ff fb17 	bl	8008ccc <get_sequence_step_timeout>
 800969e:	4603      	mov	r3, r0
 80096a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80096a4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d002      	beq.n	80096b2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80096ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80096b0:	e07d      	b.n	80097ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80096b2:	7d3b      	ldrb	r3, [r7, #20]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d00f      	beq.n	80096d8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80096b8:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80096ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096bc:	4413      	add	r3, r2
 80096be:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80096c0:	69fa      	ldr	r2, [r7, #28]
 80096c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d204      	bcs.n	80096d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80096c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80096ca:	69fb      	ldr	r3, [r7, #28]
 80096cc:	1ad3      	subs	r3, r2, r3
 80096ce:	643b      	str	r3, [r7, #64]	; 0x40
 80096d0:	e002      	b.n	80096d8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80096d2:	23fc      	movs	r3, #252	; 0xfc
 80096d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 80096d8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d002      	beq.n	80096e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 80096e0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 80096e4:	e063      	b.n	80097ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 80096e6:	7dbb      	ldrb	r3, [r7, #22]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d011      	beq.n	8009710 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096f0:	4413      	add	r3, r2
 80096f2:	005b      	lsls	r3, r3, #1
 80096f4:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80096f6:	69fa      	ldr	r2, [r7, #28]
 80096f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80096fa:	429a      	cmp	r2, r3
 80096fc:	d204      	bcs.n	8009708 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80096fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009700:	69fb      	ldr	r3, [r7, #28]
 8009702:	1ad3      	subs	r3, r2, r3
 8009704:	643b      	str	r3, [r7, #64]	; 0x40
 8009706:	e016      	b.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009708:	23fc      	movs	r3, #252	; 0xfc
 800970a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800970e:	e012      	b.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009710:	7d7b      	ldrb	r3, [r7, #21]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d00f      	beq.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800971a:	4413      	add	r3, r2
 800971c:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800971e:	69fa      	ldr	r2, [r7, #28]
 8009720:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009722:	429a      	cmp	r2, r3
 8009724:	d204      	bcs.n	8009730 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009726:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009728:	69fb      	ldr	r3, [r7, #28]
 800972a:	1ad3      	subs	r3, r2, r3
 800972c:	643b      	str	r3, [r7, #64]	; 0x40
 800972e:	e002      	b.n	8009736 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009730:	23fc      	movs	r3, #252	; 0xfc
 8009732:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009736:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800973a:	2b00      	cmp	r3, #0
 800973c:	d002      	beq.n	8009744 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800973e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009742:	e034      	b.n	80097ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 8009744:	7dfb      	ldrb	r3, [r7, #23]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d019      	beq.n	800977e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800974a:	f107 030c 	add.w	r3, r7, #12
 800974e:	461a      	mov	r2, r3
 8009750:	2103      	movs	r1, #3
 8009752:	6878      	ldr	r0, [r7, #4]
 8009754:	f7ff faba 	bl	8008ccc <get_sequence_step_timeout>
 8009758:	4603      	mov	r3, r0
 800975a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009762:	4413      	add	r3, r2
 8009764:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009766:	69fa      	ldr	r2, [r7, #28]
 8009768:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800976a:	429a      	cmp	r2, r3
 800976c:	d204      	bcs.n	8009778 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800976e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009770:	69fb      	ldr	r3, [r7, #28]
 8009772:	1ad3      	subs	r3, r2, r3
 8009774:	643b      	str	r3, [r7, #64]	; 0x40
 8009776:	e002      	b.n	800977e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009778:	23fc      	movs	r3, #252	; 0xfc
 800977a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800977e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 8009782:	2b00      	cmp	r3, #0
 8009784:	d111      	bne.n	80097aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 8009786:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00e      	beq.n	80097aa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800978c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800978e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009790:	1ad3      	subs	r3, r2, r3
 8009792:	643b      	str	r3, [r7, #64]	; 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 8009794:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009796:	2104      	movs	r1, #4
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7ff fb78 	bl	8008e8e <set_sequence_step_timeout>
 800979e:	4603      	mov	r3, r0
 80097a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	683a      	ldr	r2, [r7, #0]
 80097a8:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80097aa:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 80097ae:	4618      	mov	r0, r3
 80097b0:	3748      	adds	r7, #72	; 0x48
 80097b2:	46bd      	mov	sp, r7
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b090      	sub	sp, #64	; 0x40
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
 80097be:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80097c0:	2300      	movs	r3, #0
 80097c2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80097c6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80097ca:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80097cc:	f240 7376 	movw	r3, #1910	; 0x776
 80097d0:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 80097d2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80097d6:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80097d8:	f44f 7325 	mov.w	r3, #660	; 0x294
 80097dc:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 80097de:	f240 234e 	movw	r3, #590	; 0x24e
 80097e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 80097e4:	f240 23b2 	movw	r3, #690	; 0x2b2
 80097e8:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80097ea:	f44f 7325 	mov.w	r3, #660	; 0x294
 80097ee:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80097f0:	f240 2326 	movw	r3, #550	; 0x226
 80097f4:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80097f6:	2300      	movs	r3, #0
 80097f8:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 80097fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80097fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097fe:	441a      	add	r2, r3
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8009804:	f107 0318 	add.w	r3, r7, #24
 8009808:	4619      	mov	r1, r3
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f7fc fe00 	bl	8006410 <VL53L0X_GetSequenceStepEnables>
 8009810:	4603      	mov	r3, r0
 8009812:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 8009816:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800981a:	2b00      	cmp	r3, #0
 800981c:	d002      	beq.n	8009824 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800981e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009822:	e075      	b.n	8009910 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 8009824:	7e3b      	ldrb	r3, [r7, #24]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d105      	bne.n	8009836 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800982a:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800982c:	2b00      	cmp	r3, #0
 800982e:	d102      	bne.n	8009836 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8009830:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8009832:	2b00      	cmp	r3, #0
 8009834:	d030      	beq.n	8009898 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 8009836:	f107 0310 	add.w	r3, r7, #16
 800983a:	461a      	mov	r2, r3
 800983c:	2102      	movs	r1, #2
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f7ff fa44 	bl	8008ccc <get_sequence_step_timeout>
 8009844:	4603      	mov	r3, r0
 8009846:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800984a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800984e:	2b00      	cmp	r3, #0
 8009850:	d122      	bne.n	8009898 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8009852:	7e3b      	ldrb	r3, [r7, #24]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d007      	beq.n	8009868 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800985c:	6939      	ldr	r1, [r7, #16]
 800985e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009860:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009862:	441a      	add	r2, r3
 8009864:	683b      	ldr	r3, [r7, #0]
 8009866:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 8009868:	7ebb      	ldrb	r3, [r7, #26]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d009      	beq.n	8009882 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 8009872:	6939      	ldr	r1, [r7, #16]
 8009874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009876:	440b      	add	r3, r1
 8009878:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800987a:	441a      	add	r2, r3
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	601a      	str	r2, [r3, #0]
 8009880:	e00a      	b.n	8009898 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8009882:	7e7b      	ldrb	r3, [r7, #25]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d007      	beq.n	8009898 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800988c:	6939      	ldr	r1, [r7, #16]
 800988e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009890:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8009892:	441a      	add	r2, r3
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009898:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800989c:	2b00      	cmp	r3, #0
 800989e:	d114      	bne.n	80098ca <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80098a0:	7efb      	ldrb	r3, [r7, #27]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d011      	beq.n	80098ca <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80098a6:	f107 030c 	add.w	r3, r7, #12
 80098aa:	461a      	mov	r2, r3
 80098ac:	2103      	movs	r1, #3
 80098ae:	6878      	ldr	r0, [r7, #4]
 80098b0:	f7ff fa0c 	bl	8008ccc <get_sequence_step_timeout>
 80098b4:	4603      	mov	r3, r0
 80098b6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80098be:	68f9      	ldr	r1, [r7, #12]
 80098c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098c2:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80098c4:	441a      	add	r2, r3
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80098ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d114      	bne.n	80098fc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 80098d2:	7f3b      	ldrb	r3, [r7, #28]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d011      	beq.n	80098fc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 80098d8:	f107 0314 	add.w	r3, r7, #20
 80098dc:	461a      	mov	r2, r3
 80098de:	2104      	movs	r1, #4
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f7ff f9f3 	bl	8008ccc <get_sequence_step_timeout>
 80098e6:	4603      	mov	r3, r0
 80098e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 80098f0:	6979      	ldr	r1, [r7, #20]
 80098f2:	6a3b      	ldr	r3, [r7, #32]
 80098f4:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80098f6:	441a      	add	r2, r3
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80098fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8009900:	2b00      	cmp	r3, #0
 8009902:	d103      	bne.n	800990c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	681a      	ldr	r2, [r3, #0]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800990c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8009910:	4618      	mov	r0, r3
 8009912:	3740      	adds	r7, #64	; 0x40
 8009914:	46bd      	mov	sp, r7
 8009916:	bd80      	pop	{r7, pc}

08009918 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b088      	sub	sp, #32
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009922:	2300      	movs	r3, #0
 8009924:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 8009926:	2300      	movs	r3, #0
 8009928:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800992a:	e0c6      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	683a      	ldr	r2, [r7, #0]
 8009930:	4413      	add	r3, r2
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	74fb      	strb	r3, [r7, #19]
		Index++;
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	3301      	adds	r3, #1
 800993a:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800993c:	7cfb      	ldrb	r3, [r7, #19]
 800993e:	2bff      	cmp	r3, #255	; 0xff
 8009940:	f040 808d 	bne.w	8009a5e <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	683a      	ldr	r2, [r7, #0]
 8009948:	4413      	add	r3, r2
 800994a:	781b      	ldrb	r3, [r3, #0]
 800994c:	747b      	strb	r3, [r7, #17]
			Index++;
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	3301      	adds	r3, #1
 8009952:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 8009954:	7c7b      	ldrb	r3, [r7, #17]
 8009956:	2b03      	cmp	r3, #3
 8009958:	d87e      	bhi.n	8009a58 <VL53L0X_load_tuning_settings+0x140>
 800995a:	a201      	add	r2, pc, #4	; (adr r2, 8009960 <VL53L0X_load_tuning_settings+0x48>)
 800995c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009960:	08009971 	.word	0x08009971
 8009964:	080099ab 	.word	0x080099ab
 8009968:	080099e5 	.word	0x080099e5
 800996c:	08009a1f 	.word	0x08009a1f
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	4413      	add	r3, r2
 8009976:	781b      	ldrb	r3, [r3, #0]
 8009978:	743b      	strb	r3, [r7, #16]
				Index++;
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	3301      	adds	r3, #1
 800997e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	683a      	ldr	r2, [r7, #0]
 8009984:	4413      	add	r3, r2
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	73fb      	strb	r3, [r7, #15]
				Index++;
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	3301      	adds	r3, #1
 800998e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009990:	7c3b      	ldrb	r3, [r7, #16]
 8009992:	b29b      	uxth	r3, r3
 8009994:	021b      	lsls	r3, r3, #8
 8009996:	b29a      	uxth	r2, r3
 8009998:	7bfb      	ldrb	r3, [r7, #15]
 800999a:	b29b      	uxth	r3, r3
 800999c:	4413      	add	r3, r2
 800999e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	89ba      	ldrh	r2, [r7, #12]
 80099a4:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 80099a8:	e087      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80099aa:	697b      	ldr	r3, [r7, #20]
 80099ac:	683a      	ldr	r2, [r7, #0]
 80099ae:	4413      	add	r3, r2
 80099b0:	781b      	ldrb	r3, [r3, #0]
 80099b2:	743b      	strb	r3, [r7, #16]
				Index++;
 80099b4:	697b      	ldr	r3, [r7, #20]
 80099b6:	3301      	adds	r3, #1
 80099b8:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	683a      	ldr	r2, [r7, #0]
 80099be:	4413      	add	r3, r2
 80099c0:	781b      	ldrb	r3, [r3, #0]
 80099c2:	73fb      	strb	r3, [r7, #15]
				Index++;
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	3301      	adds	r3, #1
 80099c8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80099ca:	7c3b      	ldrb	r3, [r7, #16]
 80099cc:	b29b      	uxth	r3, r3
 80099ce:	021b      	lsls	r3, r3, #8
 80099d0:	b29a      	uxth	r2, r3
 80099d2:	7bfb      	ldrb	r3, [r7, #15]
 80099d4:	b29b      	uxth	r3, r3
 80099d6:	4413      	add	r3, r2
 80099d8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	89ba      	ldrh	r2, [r7, #12]
 80099de:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 80099e2:	e06a      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	683a      	ldr	r2, [r7, #0]
 80099e8:	4413      	add	r3, r2
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	743b      	strb	r3, [r7, #16]
				Index++;
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	3301      	adds	r3, #1
 80099f2:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	683a      	ldr	r2, [r7, #0]
 80099f8:	4413      	add	r3, r2
 80099fa:	781b      	ldrb	r3, [r3, #0]
 80099fc:	73fb      	strb	r3, [r7, #15]
				Index++;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	3301      	adds	r3, #1
 8009a02:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009a04:	7c3b      	ldrb	r3, [r7, #16]
 8009a06:	b29b      	uxth	r3, r3
 8009a08:	021b      	lsls	r3, r3, #8
 8009a0a:	b29a      	uxth	r2, r3
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
 8009a0e:	b29b      	uxth	r3, r3
 8009a10:	4413      	add	r3, r2
 8009a12:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	89ba      	ldrh	r2, [r7, #12]
 8009a18:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 8009a1c:	e04d      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009a1e:	697b      	ldr	r3, [r7, #20]
 8009a20:	683a      	ldr	r2, [r7, #0]
 8009a22:	4413      	add	r3, r2
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	743b      	strb	r3, [r7, #16]
				Index++;
 8009a28:	697b      	ldr	r3, [r7, #20]
 8009a2a:	3301      	adds	r3, #1
 8009a2c:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	683a      	ldr	r2, [r7, #0]
 8009a32:	4413      	add	r3, r2
 8009a34:	781b      	ldrb	r3, [r3, #0]
 8009a36:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	3301      	adds	r3, #1
 8009a3c:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009a3e:	7c3b      	ldrb	r3, [r7, #16]
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	021b      	lsls	r3, r3, #8
 8009a44:	b29a      	uxth	r2, r3
 8009a46:	7bfb      	ldrb	r3, [r7, #15]
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	4413      	add	r3, r2
 8009a4c:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	89ba      	ldrh	r2, [r7, #12]
 8009a52:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
				break;
 8009a56:	e030      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009a58:	23fc      	movs	r3, #252	; 0xfc
 8009a5a:	77fb      	strb	r3, [r7, #31]
 8009a5c:	e02d      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8009a5e:	7cfb      	ldrb	r3, [r7, #19]
 8009a60:	2b04      	cmp	r3, #4
 8009a62:	d828      	bhi.n	8009ab6 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	683a      	ldr	r2, [r7, #0]
 8009a68:	4413      	add	r3, r2
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	74bb      	strb	r3, [r7, #18]
			Index++;
 8009a6e:	697b      	ldr	r3, [r7, #20]
 8009a70:	3301      	adds	r3, #1
 8009a72:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 8009a74:	2300      	movs	r3, #0
 8009a76:	61bb      	str	r3, [r7, #24]
 8009a78:	e00f      	b.n	8009a9a <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	683a      	ldr	r2, [r7, #0]
 8009a7e:	4413      	add	r3, r2
 8009a80:	7819      	ldrb	r1, [r3, #0]
 8009a82:	f107 0208 	add.w	r2, r7, #8
 8009a86:	69bb      	ldr	r3, [r7, #24]
 8009a88:	4413      	add	r3, r2
 8009a8a:	460a      	mov	r2, r1
 8009a8c:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	3301      	adds	r3, #1
 8009a92:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	3301      	adds	r3, #1
 8009a98:	61bb      	str	r3, [r7, #24]
 8009a9a:	7cfb      	ldrb	r3, [r7, #19]
 8009a9c:	69ba      	ldr	r2, [r7, #24]
 8009a9e:	429a      	cmp	r2, r3
 8009aa0:	dbeb      	blt.n	8009a7a <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 8009aa2:	7cfb      	ldrb	r3, [r7, #19]
 8009aa4:	f107 0208 	add.w	r2, r7, #8
 8009aa8:	7cb9      	ldrb	r1, [r7, #18]
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f000 fe96 	bl	800a7dc <VL53L0X_WriteMulti>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	77fb      	strb	r3, [r7, #31]
 8009ab4:	e001      	b.n	8009aba <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009ab6:	23fc      	movs	r3, #252	; 0xfc
 8009ab8:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	683a      	ldr	r2, [r7, #0]
 8009abe:	4413      	add	r3, r2
 8009ac0:	781b      	ldrb	r3, [r3, #0]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d004      	beq.n	8009ad0 <VL53L0X_load_tuning_settings+0x1b8>
 8009ac6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	f43f af2e 	beq.w	800992c <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009ad0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3720      	adds	r7, #32
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b088      	sub	sp, #32
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8009af2:	f107 0313 	add.w	r3, r7, #19
 8009af6:	4619      	mov	r1, r3
 8009af8:	68f8      	ldr	r0, [r7, #12]
 8009afa:	f7fc fd55 	bl	80065a8 <VL53L0X_GetXTalkCompensationEnable>
 8009afe:	4603      	mov	r3, r0
 8009b00:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 8009b02:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d111      	bne.n	8009b2e <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8009b0a:	7cfb      	ldrb	r3, [r7, #19]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d00e      	beq.n	8009b2e <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	6a1b      	ldr	r3, [r3, #32]
 8009b14:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	8a9b      	ldrh	r3, [r3, #20]
 8009b1a:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8009b1c:	69bb      	ldr	r3, [r7, #24]
 8009b1e:	fb02 f303 	mul.w	r3, r2, r3
 8009b22:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	3380      	adds	r3, #128	; 0x80
 8009b28:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8009b2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3720      	adds	r7, #32
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}

08009b3a <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8009b3a:	b580      	push	{r7, lr}
 8009b3c:	b086      	sub	sp, #24
 8009b3e:	af00      	add	r7, sp, #0
 8009b40:	60f8      	str	r0, [r7, #12]
 8009b42:	60b9      	str	r1, [r7, #8]
 8009b44:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009b46:	2300      	movs	r3, #0
 8009b48:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8009b4a:	68bb      	ldr	r3, [r7, #8]
 8009b4c:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 8009b52:	f107 0310 	add.w	r3, r7, #16
 8009b56:	461a      	mov	r2, r3
 8009b58:	68b9      	ldr	r1, [r7, #8]
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f7ff ffbe 	bl	8009adc <VL53L0X_get_total_xtalk_rate>
 8009b60:	4603      	mov	r3, r0
 8009b62:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 8009b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d105      	bne.n	8009b78 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	441a      	add	r2, r3
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	601a      	str	r2, [r3, #0]

	return Status;
 8009b78:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b7c:	4618      	mov	r0, r3
 8009b7e:	3718      	adds	r7, #24
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b09a      	sub	sp, #104	; 0x68
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	60f8      	str	r0, [r7, #12]
 8009b8c:	60b9      	str	r1, [r7, #8]
 8009b8e:	607a      	str	r2, [r7, #4]
 8009b90:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 8009b92:	2312      	movs	r3, #18
 8009b94:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 8009b96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009b9a:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009b9c:	2342      	movs	r3, #66	; 0x42
 8009b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8009ba0:	2306      	movs	r3, #6
 8009ba2:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 8009ba4:	2307      	movs	r3, #7
 8009ba6:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
	dmaxCalRange_mm =
 8009bb4:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8009bbc:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8009bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bc0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009bc2:	fb02 f303 	mul.w	r3, r2, r3
 8009bc6:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8009bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bca:	3380      	adds	r3, #128	; 0x80
 8009bcc:	0a1b      	lsrs	r3, r3, #8
 8009bce:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8009bd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bd4:	fb02 f303 	mul.w	r3, r2, r3
 8009bd8:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 8009bda:	2300      	movs	r3, #0
 8009bdc:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d01a      	beq.n	8009c1a <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8009be4:	68bb      	ldr	r3, [r7, #8]
 8009be6:	029b      	lsls	r3, r3, #10
 8009be8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8009bee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009bf0:	4413      	add	r3, r2
 8009bf2:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8009bf4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bfc:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8009bfe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009c00:	4613      	mov	r3, r2
 8009c02:	005b      	lsls	r3, r3, #1
 8009c04:	4413      	add	r3, r2
 8009c06:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8009c08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c0a:	fb03 f303 	mul.w	r3, r3, r3
 8009c0e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8009c10:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009c12:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009c16:	0c1b      	lsrs	r3, r3, #16
 8009c18:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009c1e:	fb02 f303 	mul.w	r3, r2, r3
 8009c22:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8009c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c26:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009c2a:	0c1b      	lsrs	r3, r3, #16
 8009c2c:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8009c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c30:	fb03 f303 	mul.w	r3, r3, r3
 8009c34:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8009c36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c38:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009c3c:	0c1b      	lsrs	r3, r3, #16
 8009c3e:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8009c40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c42:	085a      	lsrs	r2, r3, #1
 8009c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c46:	441a      	add	r2, r3
 8009c48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c4e:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8009c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c52:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c54:	fb02 f303 	mul.w	r3, r2, r3
 8009c58:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8009c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c60:	d302      	bcc.n	8009c68 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 8009c62:	4b54      	ldr	r3, [pc, #336]	; (8009db4 <VL53L0X_calc_dmax+0x230>)
 8009c64:	663b      	str	r3, [r7, #96]	; 0x60
 8009c66:	e015      	b.n	8009c94 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 8009c68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c6a:	085a      	lsrs	r2, r3, #1
 8009c6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c6e:	441a      	add	r2, r3
 8009c70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c76:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8009c78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c7c:	fb02 f303 	mul.w	r3, r2, r3
 8009c80:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8009c82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009c84:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009c88:	0c1b      	lsrs	r3, r3, #16
 8009c8a:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 8009c8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009c8e:	fb03 f303 	mul.w	r3, r3, r3
 8009c92:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8009c94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c96:	039b      	lsls	r3, r3, #14
 8009c98:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009c9c:	4a46      	ldr	r2, [pc, #280]	; (8009db8 <VL53L0X_calc_dmax+0x234>)
 8009c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8009ca2:	099b      	lsrs	r3, r3, #6
 8009ca4:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca8:	fb03 f303 	mul.w	r3, r3, r3
 8009cac:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8009cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009cb0:	fb03 f303 	mul.w	r3, r3, r3
 8009cb4:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8009cb6:	6a3b      	ldr	r3, [r7, #32]
 8009cb8:	3308      	adds	r3, #8
 8009cba:	091b      	lsrs	r3, r3, #4
 8009cbc:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8009cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cc0:	6a3b      	ldr	r3, [r7, #32]
 8009cc2:	1ad3      	subs	r3, r2, r3
 8009cc4:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8009cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cc8:	4613      	mov	r3, r2
 8009cca:	005b      	lsls	r3, r3, #1
 8009ccc:	4413      	add	r3, r2
 8009cce:	011b      	lsls	r3, r3, #4
 8009cd0:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8009cd8:	0b9b      	lsrs	r3, r3, #14
 8009cda:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8009cdc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009cde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ce0:	4413      	add	r3, r2
 8009ce2:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 8009ce4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ce6:	085b      	lsrs	r3, r3, #1
 8009ce8:	69ba      	ldr	r2, [r7, #24]
 8009cea:	4413      	add	r3, r2
 8009cec:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8009cee:	69ba      	ldr	r2, [r7, #24]
 8009cf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cf6:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8009cf8:	69bb      	ldr	r3, [r7, #24]
 8009cfa:	039b      	lsls	r3, r3, #14
 8009cfc:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8009cfe:	69fb      	ldr	r3, [r7, #28]
 8009d00:	085b      	lsrs	r3, r3, #1
 8009d02:	69ba      	ldr	r2, [r7, #24]
 8009d04:	4413      	add	r3, r2
 8009d06:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8009d08:	69ba      	ldr	r2, [r7, #24]
 8009d0a:	69fb      	ldr	r3, [r7, #28]
 8009d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d10:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 8009d12:	69bb      	ldr	r3, [r7, #24]
 8009d14:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009d16:	fb02 f303 	mul.w	r3, r2, r3
 8009d1a:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009d1c:	69bb      	ldr	r3, [r7, #24]
 8009d1e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009d22:	4a25      	ldr	r2, [pc, #148]	; (8009db8 <VL53L0X_calc_dmax+0x234>)
 8009d24:	fba2 2303 	umull	r2, r3, r2, r3
 8009d28:	099b      	lsrs	r3, r3, #6
 8009d2a:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	011b      	lsls	r3, r3, #4
 8009d30:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009d32:	69bb      	ldr	r3, [r7, #24]
 8009d34:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009d38:	4a1f      	ldr	r2, [pc, #124]	; (8009db8 <VL53L0X_calc_dmax+0x234>)
 8009d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8009d3e:	099b      	lsrs	r3, r3, #6
 8009d40:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8009d42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d44:	3380      	adds	r3, #128	; 0x80
 8009d46:	0a1b      	lsrs	r3, r3, #8
 8009d48:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d008      	beq.n	8009d62 <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8009d50:	697b      	ldr	r3, [r7, #20]
 8009d52:	085a      	lsrs	r2, r3, #1
 8009d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d56:	441a      	add	r2, r3
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d5e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d60:	e001      	b.n	8009d66 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 8009d62:	2300      	movs	r3, #0
 8009d64:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8009d66:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009d68:	f7fe f9b7 	bl	80080da <VL53L0X_isqrt>
 8009d6c:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 8009d6e:	69bb      	ldr	r3, [r7, #24]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d008      	beq.n	8009d86 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 8009d74:	69bb      	ldr	r3, [r7, #24]
 8009d76:	085a      	lsrs	r2, r3, #1
 8009d78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d7a:	441a      	add	r2, r3
 8009d7c:	69bb      	ldr	r3, [r7, #24]
 8009d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009d84:	e001      	b.n	8009d8a <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 8009d86:	2300      	movs	r3, #0
 8009d88:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8009d8a:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8009d8c:	f7fe f9a5 	bl	80080da <VL53L0X_isqrt>
 8009d90:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 8009d92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009d94:	693a      	ldr	r2, [r7, #16]
 8009d96:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 8009d98:	693a      	ldr	r2, [r7, #16]
 8009d9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d9c:	429a      	cmp	r2, r3
 8009d9e:	d902      	bls.n	8009da6 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 8009da0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009da2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009da4:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8009da6:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3768      	adds	r7, #104	; 0x68
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}
 8009db2:	bf00      	nop
 8009db4:	fff00000 	.word	0xfff00000
 8009db8:	10624dd3 	.word	0x10624dd3

08009dbc <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b0b2      	sub	sp, #200	; 0xc8
 8009dc0:	af04      	add	r7, sp, #16
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	607a      	str	r2, [r7, #4]
 8009dc8:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8009dca:	f44f 7348 	mov.w	r3, #800	; 0x320
 8009dce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8009dd2:	f44f 7316 	mov.w	r3, #600	; 0x258
 8009dd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8009dda:	2342      	movs	r3, #66	; 0x42
 8009ddc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8009de0:	f241 235c 	movw	r3, #4700	; 0x125c
 8009de4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8009de8:	4b6b      	ldr	r3, [pc, #428]	; (8009f98 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8009dea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8009dee:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8009df2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8009df6:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8009dfa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e02:	67fb      	str	r3, [r7, #124]	; 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8009e04:	4b65      	ldr	r3, [pc, #404]	; (8009f9c <VL53L0X_calc_sigma_estimate+0x1e0>)
 8009e06:	67bb      	str	r3, [r7, #120]	; 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8009e08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e0c:	677b      	str	r3, [r7, #116]	; 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8009e0e:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8009e12:	673b      	str	r3, [r7, #112]	; 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 8009e14:	f240 6377 	movw	r3, #1655	; 0x677
 8009e18:	66fb      	str	r3, [r7, #108]	; 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	6a1b      	ldr	r3, [r3, #32]
 8009e24:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	691b      	ldr	r3, [r3, #16]
 8009e2a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e2e:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8009e32:	0c1b      	lsrs	r3, r3, #16
 8009e34:	66bb      	str	r3, [r7, #104]	; 0x68

	correctedSignalRate_mcps =
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	667b      	str	r3, [r7, #100]	; 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8009e3c:	f107 0310 	add.w	r3, r7, #16
 8009e40:	461a      	mov	r2, r3
 8009e42:	68b9      	ldr	r1, [r7, #8]
 8009e44:	68f8      	ldr	r0, [r7, #12]
 8009e46:	f7ff fe78 	bl	8009b3a <VL53L0X_get_total_signal_rate>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8009e50:	f107 0314 	add.w	r3, r7, #20
 8009e54:	461a      	mov	r2, r3
 8009e56:	68b9      	ldr	r1, [r7, #8]
 8009e58:	68f8      	ldr	r0, [r7, #12]
 8009e5a:	f7ff fe3f 	bl	8009adc <VL53L0X_get_total_xtalk_rate>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e6a:	fb02 f303 	mul.w	r3, r2, r3
 8009e6e:	663b      	str	r3, [r7, #96]	; 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8009e70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009e72:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8009e76:	0c1b      	lsrs	r3, r3, #16
 8009e78:	663b      	str	r3, [r7, #96]	; 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009e80:	fb02 f303 	mul.w	r3, r2, r3
 8009e84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8009e88:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8009e8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d902      	bls.n	8009e98 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8009e92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009e94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 8009e98:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d164      	bne.n	8009f6a <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8009ea6:	65fb      	str	r3, [r7, #92]	; 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8009eae:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009eb2:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8009eba:	68f8      	ldr	r0, [r7, #12]
 8009ebc:	f7fe feb0 	bl	8008c20 <VL53L0X_calc_timeout_mclks>
 8009ec0:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8009ec8:	653b      	str	r3, [r7, #80]	; 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 8009ed0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009ed4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8009ed8:	461a      	mov	r2, r3
 8009eda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009edc:	68f8      	ldr	r0, [r7, #12]
 8009ede:	f7fe fe9f 	bl	8008c20 <VL53L0X_calc_timeout_mclks>
 8009ee2:	64b8      	str	r0, [r7, #72]	; 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8009ee4:	2303      	movs	r3, #3
 8009ee6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 8009eea:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8009eee:	2b08      	cmp	r3, #8
 8009ef0:	d102      	bne.n	8009ef8 <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 8009ef2:	2302      	movs	r3, #2
 8009ef4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8009ef8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009efa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009efc:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8009efe:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8009f02:	fb02 f303 	mul.w	r3, r2, r3
 8009f06:	02db      	lsls	r3, r3, #11
 8009f08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009f0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f10:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f14:	4a22      	ldr	r2, [pc, #136]	; (8009fa0 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8009f16:	fba2 2303 	umull	r2, r3, r2, r3
 8009f1a:	099b      	lsrs	r3, r3, #6
 8009f1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 8009f20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f24:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f26:	fb02 f303 	mul.w	r3, r2, r3
 8009f2a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009f2e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f32:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8009f36:	4a1a      	ldr	r2, [pc, #104]	; (8009fa0 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8009f38:	fba2 2303 	umull	r2, r3, r2, r3
 8009f3c:	099b      	lsrs	r3, r3, #6
 8009f3e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	3380      	adds	r3, #128	; 0x80
 8009f46:	0a1b      	lsrs	r3, r3, #8
 8009f48:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8009f4a:	693a      	ldr	r2, [r7, #16]
 8009f4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009f50:	fb02 f303 	mul.w	r3, r2, r3
 8009f54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8009f58:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009f5c:	3380      	adds	r3, #128	; 0x80
 8009f5e:	0a1b      	lsrs	r3, r3, #8
 8009f60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8009f64:	693b      	ldr	r3, [r7, #16]
 8009f66:	021b      	lsls	r3, r3, #8
 8009f68:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009f6a:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d002      	beq.n	8009f78 <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 8009f72:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8009f76:	e127      	b.n	800a1c8 <VL53L0X_calc_sigma_estimate+0x40c>
	}

	if (peakSignalRate_kcps == 0) {
 8009f78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d112      	bne.n	8009fa4 <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009f84:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009f8c:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		*pDmax_mm = 0;
 8009f90:	683b      	ldr	r3, [r7, #0]
 8009f92:	2200      	movs	r2, #0
 8009f94:	601a      	str	r2, [r3, #0]
 8009f96:	e115      	b.n	800a1c4 <VL53L0X_calc_sigma_estimate+0x408>
 8009f98:	028f87ae 	.word	0x028f87ae
 8009f9c:	0006999a 	.word	0x0006999a
 8009fa0:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 8009fa4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d102      	bne.n	8009fb2 <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 8009fac:	2301      	movs	r3, #1
 8009fae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8009fb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009fb6:	647b      	str	r3, [r7, #68]	; 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8009fb8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009fba:	041a      	lsls	r2, r3, #16
 8009fbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fc2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8009fc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009fca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009fcc:	429a      	cmp	r2, r3
 8009fce:	d902      	bls.n	8009fd6 <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8009fd0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009fd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8009fd6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009fda:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8009fde:	fb02 f303 	mul.w	r3, r2, r3
 8009fe2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8009fe6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009fea:	4613      	mov	r3, r2
 8009fec:	005b      	lsls	r3, r3, #1
 8009fee:	4413      	add	r3, r2
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	f7fe f871 	bl	80080da <VL53L0X_isqrt>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	005b      	lsls	r3, r3, #1
 8009ffc:	643b      	str	r3, [r7, #64]	; 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	891b      	ldrh	r3, [r3, #8]
 800a002:	461a      	mov	r2, r3
 800a004:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a006:	fb02 f303 	mul.w	r3, r2, r3
 800a00a:	63fb      	str	r3, [r7, #60]	; 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a00c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a00e:	041a      	lsls	r2, r3, #16
 800a010:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a014:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 800a016:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800a01a:	4a6d      	ldr	r2, [pc, #436]	; (800a1d0 <VL53L0X_calc_sigma_estimate+0x414>)
 800a01c:	fba2 2303 	umull	r2, r3, r2, r3
 800a020:	099b      	lsrs	r3, r3, #6
 800a022:	63bb      	str	r3, [r7, #56]	; 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a024:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a026:	041a      	lsls	r2, r3, #16
 800a028:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a02c:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 800a02e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 800a032:	4a67      	ldr	r2, [pc, #412]	; (800a1d0 <VL53L0X_calc_sigma_estimate+0x414>)
 800a034:	fba2 2303 	umull	r2, r3, r2, r3
 800a038:	099b      	lsrs	r3, r3, #6
 800a03a:	637b      	str	r3, [r7, #52]	; 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800a03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a03e:	021b      	lsls	r3, r3, #8
 800a040:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800a042:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a046:	fbb2 f3f3 	udiv	r3, r2, r3
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	bfb8      	it	lt
 800a04e:	425b      	neglt	r3, r3
 800a050:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800a052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a054:	021b      	lsls	r3, r3, #8
 800a056:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800a058:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a05a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a05e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a062:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 800a064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a066:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800a06a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a06c:	fb02 f303 	mul.w	r3, r2, r3
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800a072:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a074:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a076:	4413      	add	r3, r2
 800a078:	0c1b      	lsrs	r3, r3, #16
 800a07a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 800a07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a07e:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800a082:	62fb      	str	r3, [r7, #44]	; 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 800a084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a086:	085b      	lsrs	r3, r3, #1
 800a088:	62fb      	str	r3, [r7, #44]	; 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 800a08a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a08c:	fb03 f303 	mul.w	r3, r3, r3
 800a090:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 800a092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a094:	0b9b      	lsrs	r3, r3, #14
 800a096:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800a098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a09c:	fb02 f303 	mul.w	r3, r2, r3
 800a0a0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800a0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a0a8:	0c1b      	lsrs	r3, r3, #16
 800a0aa:	62bb      	str	r3, [r7, #40]	; 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800a0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ae:	fb03 f303 	mul.w	r3, r3, r3
 800a0b2:	62bb      	str	r3, [r7, #40]	; 0x28

		sqr2 = sigmaEstimateP2;
 800a0b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a0b8:	627b      	str	r3, [r7, #36]	; 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800a0ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0bc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800a0c0:	0c1b      	lsrs	r3, r3, #16
 800a0c2:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800a0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c6:	fb03 f303 	mul.w	r3, r3, r3
 800a0ca:	627b      	str	r3, [r7, #36]	; 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800a0cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0d0:	4413      	add	r3, r2
 800a0d2:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800a0d4:	6a38      	ldr	r0, [r7, #32]
 800a0d6:	f7fe f800 	bl	80080da <VL53L0X_isqrt>
 800a0da:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800a0dc:	69fb      	ldr	r3, [r7, #28]
 800a0de:	041b      	lsls	r3, r3, #16
 800a0e0:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	3332      	adds	r3, #50	; 0x32
 800a0e6:	4a3b      	ldr	r2, [pc, #236]	; (800a1d4 <VL53L0X_calc_sigma_estimate+0x418>)
 800a0e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ec:	095a      	lsrs	r2, r3, #5
 800a0ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800a0f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a0fc:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800a100:	fb02 f303 	mul.w	r3, r2, r3
 800a104:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800a108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a10c:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 800a110:	3308      	adds	r3, #8
 800a112:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		sigmaEstRtn		 /= 10000;
 800a116:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a11a:	4a2f      	ldr	r2, [pc, #188]	; (800a1d8 <VL53L0X_calc_sigma_estimate+0x41c>)
 800a11c:	fba2 2303 	umull	r2, r3, r2, r3
 800a120:	0b5b      	lsrs	r3, r3, #13
 800a122:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800a126:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a12a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a12e:	429a      	cmp	r2, r3
 800a130:	d903      	bls.n	800a13a <VL53L0X_calc_sigma_estimate+0x37e>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800a132:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a136:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800a13a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a13e:	fb03 f303 	mul.w	r3, r3, r3
 800a142:	62bb      	str	r3, [r7, #40]	; 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 800a144:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a148:	fb03 f303 	mul.w	r3, r3, r3
 800a14c:	627b      	str	r3, [r7, #36]	; 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800a14e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a152:	4413      	add	r3, r2
 800a154:	4618      	mov	r0, r3
 800a156:	f7fd ffc0 	bl	80080da <VL53L0X_isqrt>
 800a15a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800a15c:	69bb      	ldr	r3, [r7, #24]
 800a15e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a162:	fb02 f303 	mul.w	r3, r2, r3
 800a166:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800a16a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d009      	beq.n	800a184 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a170:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a174:	2b00      	cmp	r3, #0
 800a176:	d005      	beq.n	800a184 <VL53L0X_calc_sigma_estimate+0x3c8>
 800a178:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a17c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a180:	429a      	cmp	r2, r3
 800a182:	d903      	bls.n	800a18c <VL53L0X_calc_sigma_estimate+0x3d0>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800a184:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a188:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a192:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681a      	ldr	r2, [r3, #0]
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
		Status = VL53L0X_calc_dmax(
 800a19e:	6939      	ldr	r1, [r7, #16]
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	9303      	str	r3, [sp, #12]
 800a1a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a1a8:	9302      	str	r3, [sp, #8]
 800a1aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a1ae:	9301      	str	r3, [sp, #4]
 800a1b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a1b2:	9300      	str	r3, [sp, #0]
 800a1b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a1b8:	68f8      	ldr	r0, [r7, #12]
 800a1ba:	f7ff fce3 	bl	8009b84 <VL53L0X_calc_dmax>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a1c4:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	37b8      	adds	r7, #184	; 0xb8
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	10624dd3 	.word	0x10624dd3
 800a1d4:	51eb851f 	.word	0x51eb851f
 800a1d8:	d1b71759 	.word	0xd1b71759

0800a1dc <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b090      	sub	sp, #64	; 0x40
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	60f8      	str	r0, [r7, #12]
 800a1e4:	607a      	str	r2, [r7, #4]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	72fb      	strb	r3, [r7, #11]
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800a202:	2300      	movs	r3, #0
 800a204:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800a208:	2300      	movs	r3, #0
 800a20a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800a20e:	2300      	movs	r3, #0
 800a210:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800a214:	2300      	movs	r3, #0
 800a216:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800a21a:	2300      	movs	r3, #0
 800a21c:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800a220:	2300      	movs	r3, #0
 800a222:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800a226:	2300      	movs	r3, #0
 800a228:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800a22a:	2300      	movs	r3, #0
 800a22c:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800a22e:	7afb      	ldrb	r3, [r7, #11]
 800a230:	10db      	asrs	r3, r3, #3
 800a232:	b2db      	uxtb	r3, r3
 800a234:	f003 030f 	and.w	r3, r3, #15
 800a238:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800a23c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a240:	2b00      	cmp	r3, #0
 800a242:	d017      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
 800a244:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a248:	2b05      	cmp	r3, #5
 800a24a:	d013      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800a24c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a250:	2b07      	cmp	r3, #7
 800a252:	d00f      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800a254:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a258:	2b0c      	cmp	r3, #12
 800a25a:	d00b      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800a25c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a260:	2b0d      	cmp	r3, #13
 800a262:	d007      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800a264:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a268:	2b0e      	cmp	r3, #14
 800a26a:	d003      	beq.n	800a274 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800a26c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a270:	2b0f      	cmp	r3, #15
 800a272:	d103      	bne.n	800a27c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800a274:	2301      	movs	r3, #1
 800a276:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800a27a:	e002      	b.n	800a282 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800a27c:	2300      	movs	r3, #0
 800a27e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 800a282:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a286:	2b00      	cmp	r3, #0
 800a288:	d107      	bne.n	800a29a <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a28a:	2201      	movs	r2, #1
 800a28c:	21ff      	movs	r1, #255	; 0xff
 800a28e:	68f8      	ldr	r0, [r7, #12]
 800a290:	f000 fb74 	bl	800a97c <VL53L0X_WrByte>
 800a294:	4603      	mov	r3, r0
 800a296:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 800a29a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d109      	bne.n	800a2b6 <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 800a2a2:	f107 0316 	add.w	r3, r7, #22
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	21b6      	movs	r1, #182	; 0xb6
 800a2aa:	68f8      	ldr	r0, [r7, #12]
 800a2ac:	f000 faf2 	bl	800a894 <VL53L0X_RdWord>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800a2b6:	8afb      	ldrh	r3, [r7, #22]
 800a2b8:	025b      	lsls	r3, r3, #9
 800a2ba:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 800a2bc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d107      	bne.n	800a2d4 <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	21ff      	movs	r1, #255	; 0xff
 800a2c8:	68f8      	ldr	r0, [r7, #12]
 800a2ca:	f000 fb57 	bl	800a97c <VL53L0X_WrByte>
 800a2ce:	4603      	mov	r3, r0
 800a2d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a2d8:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a2dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d109      	bne.n	800a2f8 <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a2e4:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 800a2e8:	461a      	mov	r2, r3
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	68f8      	ldr	r0, [r7, #12]
 800a2ee:	f7fc fa2f 	bl	8006750 <VL53L0X_GetLimitCheckEnable>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800a2f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d02e      	beq.n	800a35e <VL53L0X_get_pal_range_status+0x182>
 800a300:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a304:	2b00      	cmp	r3, #0
 800a306:	d12a      	bne.n	800a35e <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800a308:	f107 0310 	add.w	r3, r7, #16
 800a30c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800a310:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a312:	68f8      	ldr	r0, [r7, #12]
 800a314:	f7ff fd52 	bl	8009dbc <VL53L0X_calc_sigma_estimate>
 800a318:	4603      	mov	r3, r0
 800a31a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800a31e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a322:	2b00      	cmp	r3, #0
 800a324:	d103      	bne.n	800a32e <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	b29a      	uxth	r2, r3
 800a32a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a32c:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800a32e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a332:	2b00      	cmp	r3, #0
 800a334:	d113      	bne.n	800a35e <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800a336:	f107 0320 	add.w	r3, r7, #32
 800a33a:	461a      	mov	r2, r3
 800a33c:	2100      	movs	r1, #0
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f7fc fa8c 	bl	800685c <VL53L0X_GetLimitCheckValue>
 800a344:	4603      	mov	r3, r0
 800a346:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800a34a:	6a3b      	ldr	r3, [r7, #32]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d006      	beq.n	800a35e <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 800a350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a352:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800a354:	429a      	cmp	r2, r3
 800a356:	d902      	bls.n	800a35e <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800a358:	2301      	movs	r3, #1
 800a35a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a35e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a362:	2b00      	cmp	r3, #0
 800a364:	d109      	bne.n	800a37a <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a366:	f107 0329 	add.w	r3, r7, #41	; 0x29
 800a36a:	461a      	mov	r2, r3
 800a36c:	2102      	movs	r1, #2
 800a36e:	68f8      	ldr	r0, [r7, #12]
 800a370:	f7fc f9ee 	bl	8006750 <VL53L0X_GetLimitCheckEnable>
 800a374:	4603      	mov	r3, r0
 800a376:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800a37a:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d017      	beq.n	800a3b2 <VL53L0X_get_pal_range_status+0x1d6>
 800a382:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a386:	2b00      	cmp	r3, #0
 800a388:	d113      	bne.n	800a3b2 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a38a:	f107 031c 	add.w	r3, r7, #28
 800a38e:	461a      	mov	r2, r3
 800a390:	2102      	movs	r1, #2
 800a392:	68f8      	ldr	r0, [r7, #12]
 800a394:	f7fc fa62 	bl	800685c <VL53L0X_GetLimitCheckValue>
 800a398:	4603      	mov	r3, r0
 800a39a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 800a39e:	69fb      	ldr	r3, [r7, #28]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d006      	beq.n	800a3b2 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800a3a4:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800a3a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	d902      	bls.n	800a3b2 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800a3b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d109      	bne.n	800a3ce <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a3ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a3be:	461a      	mov	r2, r3
 800a3c0:	2103      	movs	r1, #3
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f7fc f9c4 	bl	8006750 <VL53L0X_GetLimitCheckEnable>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800a3ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d023      	beq.n	800a41e <VL53L0X_get_pal_range_status+0x242>
 800a3d6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d11f      	bne.n	800a41e <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800a3de:	893b      	ldrh	r3, [r7, #8]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d102      	bne.n	800a3ea <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800a3e4:	2300      	movs	r3, #0
 800a3e6:	637b      	str	r3, [r7, #52]	; 0x34
 800a3e8:	e005      	b.n	800a3f6 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	021a      	lsls	r2, r3, #8
 800a3ee:	893b      	ldrh	r3, [r7, #8]
 800a3f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3f4:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800a3f6:	f107 0318 	add.w	r3, r7, #24
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	2103      	movs	r1, #3
 800a3fe:	68f8      	ldr	r0, [r7, #12]
 800a400:	f7fc fa2c 	bl	800685c <VL53L0X_GetLimitCheckValue>
 800a404:	4603      	mov	r3, r0
 800a406:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800a40a:	69bb      	ldr	r3, [r7, #24]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d006      	beq.n	800a41e <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800a410:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800a412:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a414:	429a      	cmp	r2, r3
 800a416:	d202      	bcs.n	800a41e <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800a418:	2301      	movs	r3, #1
 800a41a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a41e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a422:	2b00      	cmp	r3, #0
 800a424:	d14a      	bne.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800a426:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d103      	bne.n	800a436 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800a42e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a430:	22ff      	movs	r2, #255	; 0xff
 800a432:	701a      	strb	r2, [r3, #0]
 800a434:	e042      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800a436:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a43a:	2b01      	cmp	r3, #1
 800a43c:	d007      	beq.n	800a44e <VL53L0X_get_pal_range_status+0x272>
 800a43e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a442:	2b02      	cmp	r3, #2
 800a444:	d003      	beq.n	800a44e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800a446:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a44a:	2b03      	cmp	r3, #3
 800a44c:	d103      	bne.n	800a456 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800a44e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a450:	2205      	movs	r2, #5
 800a452:	701a      	strb	r2, [r3, #0]
 800a454:	e032      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800a456:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a45a:	2b06      	cmp	r3, #6
 800a45c:	d003      	beq.n	800a466 <VL53L0X_get_pal_range_status+0x28a>
 800a45e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a462:	2b09      	cmp	r3, #9
 800a464:	d103      	bne.n	800a46e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800a466:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a468:	2204      	movs	r2, #4
 800a46a:	701a      	strb	r2, [r3, #0]
 800a46c:	e026      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800a46e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a472:	2b08      	cmp	r3, #8
 800a474:	d007      	beq.n	800a486 <VL53L0X_get_pal_range_status+0x2aa>
 800a476:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a47a:	2b0a      	cmp	r3, #10
 800a47c:	d003      	beq.n	800a486 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800a47e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a482:	2b01      	cmp	r3, #1
 800a484:	d103      	bne.n	800a48e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800a486:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a488:	2203      	movs	r2, #3
 800a48a:	701a      	strb	r2, [r3, #0]
 800a48c:	e016      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800a48e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a492:	2b04      	cmp	r3, #4
 800a494:	d003      	beq.n	800a49e <VL53L0X_get_pal_range_status+0x2c2>
 800a496:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a49a:	2b01      	cmp	r3, #1
 800a49c:	d103      	bne.n	800a4a6 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800a49e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4a0:	2202      	movs	r2, #2
 800a4a2:	701a      	strb	r2, [r3, #0]
 800a4a4:	e00a      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800a4a6:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a4aa:	2b01      	cmp	r3, #1
 800a4ac:	d103      	bne.n	800a4b6 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800a4ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	701a      	strb	r2, [r3, #0]
 800a4b4:	e002      	b.n	800a4bc <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800a4b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800a4bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d102      	bne.n	800a4ca <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800a4c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a4ca:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	2101      	movs	r1, #1
 800a4d2:	68f8      	ldr	r0, [r7, #12]
 800a4d4:	f7fc f93c 	bl	8006750 <VL53L0X_GetLimitCheckEnable>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800a4de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d14f      	bne.n	800a586 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800a4e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d003      	beq.n	800a4f6 <VL53L0X_get_pal_range_status+0x31a>
 800a4ee:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800a4f2:	2b01      	cmp	r3, #1
 800a4f4:	d103      	bne.n	800a4fe <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a4fc:	e002      	b.n	800a504 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800a4fe:	2300      	movs	r3, #0
 800a500:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a50a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800a50e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800a512:	2b04      	cmp	r3, #4
 800a514:	d003      	beq.n	800a51e <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800a516:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d103      	bne.n	800a526 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800a51e:	2301      	movs	r3, #1
 800a520:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a524:	e002      	b.n	800a52c <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800a526:	2300      	movs	r3, #0
 800a528:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a532:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800a536:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d003      	beq.n	800a546 <VL53L0X_get_pal_range_status+0x36a>
 800a53e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800a542:	2b01      	cmp	r3, #1
 800a544:	d103      	bne.n	800a54e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800a546:	2301      	movs	r3, #1
 800a548:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a54c:	e002      	b.n	800a554 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800a54e:	2300      	movs	r3, #0
 800a550:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a55a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800a55e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a562:	2b00      	cmp	r3, #0
 800a564:	d003      	beq.n	800a56e <VL53L0X_get_pal_range_status+0x392>
 800a566:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800a56a:	2b01      	cmp	r3, #1
 800a56c:	d103      	bne.n	800a576 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800a56e:	2301      	movs	r3, #1
 800a570:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800a574:	e002      	b.n	800a57c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800a576:	2300      	movs	r3, #0
 800a578:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800a582:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a586:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 800a58a:	4618      	mov	r0, r3
 800a58c:	3740      	adds	r7, #64	; 0x40
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}

0800a592 <VL53L0X_check_part_used>:
/* Functions Definition ------------------------------------------------------*/

VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800a592:	b580      	push	{r7, lr}
 800a594:	b086      	sub	sp, #24
 800a596:	af00      	add	r7, sp, #0
 800a598:	60f8      	str	r0, [r7, #12]
 800a59a:	60b9      	str	r1, [r7, #8]
 800a59c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 800a5a2:	2102      	movs	r1, #2
 800a5a4:	68f8      	ldr	r0, [r7, #12]
 800a5a6:	f7fd fe0d 	bl	80081c4 <VL53L0X_get_info_from_device>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 800a5ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d11c      	bne.n	800a5f0 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f893 30f1 	ldrb.w	r3, [r3, #241]	; 0xf1
 800a5bc:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 800a5be:	7dbb      	ldrb	r3, [r7, #22]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d107      	bne.n	800a5d4 <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	3340      	adds	r3, #64	; 0x40
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	701a      	strb	r2, [r3, #0]
 800a5d2:	e00d      	b.n	800a5f0 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f893 20f2 	ldrb.w	r2, [r3, #242]	; 0xf2
 800a5da:	68bb      	ldr	r3, [r7, #8]
 800a5dc:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	33f3      	adds	r3, #243	; 0xf3
 800a5e2:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	3340      	adds	r3, #64	; 0x40
 800a5e8:	6939      	ldr	r1, [r7, #16]
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f008 fd4b 	bl	8013086 <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a5f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3718      	adds	r7, #24
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800a5fc:	b5b0      	push	{r4, r5, r7, lr}
 800a5fe:	b084      	sub	sp, #16
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a606:	2300      	movs	r3, #0
 800a608:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 800a60a:	f107 030d 	add.w	r3, r7, #13
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	4619      	mov	r1, r3
 800a612:	6878      	ldr	r0, [r7, #4]
 800a614:	f7ff ffbd 	bl	800a592 <VL53L0X_check_part_used>
 800a618:	4603      	mov	r3, r0
 800a61a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 800a61c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d13b      	bne.n	800a69c <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800a624:	7b7b      	ldrb	r3, [r7, #13]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d108      	bne.n	800a63c <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	4a30      	ldr	r2, [pc, #192]	; (800a6f0 <VL53L0X_get_device_info+0xf4>)
 800a62e:	461c      	mov	r4, r3
 800a630:	4613      	mov	r3, r2
 800a632:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a634:	6020      	str	r0, [r4, #0]
 800a636:	6061      	str	r1, [r4, #4]
 800a638:	60a2      	str	r2, [r4, #8]
 800a63a:	e027      	b.n	800a68c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 800a63c:	7b7b      	ldrb	r3, [r7, #13]
 800a63e:	2b22      	cmp	r3, #34	; 0x22
 800a640:	d80b      	bhi.n	800a65a <VL53L0X_get_device_info+0x5e>
 800a642:	7b7b      	ldrb	r3, [r7, #13]
 800a644:	2b20      	cmp	r3, #32
 800a646:	d008      	beq.n	800a65a <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	4a2a      	ldr	r2, [pc, #168]	; (800a6f4 <VL53L0X_get_device_info+0xf8>)
 800a64c:	461c      	mov	r4, r3
 800a64e:	4613      	mov	r3, r2
 800a650:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a652:	6020      	str	r0, [r4, #0]
 800a654:	6061      	str	r1, [r4, #4]
 800a656:	60a2      	str	r2, [r4, #8]
 800a658:	e018      	b.n	800a68c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 800a65a:	7b7b      	ldrb	r3, [r7, #13]
 800a65c:	2b26      	cmp	r3, #38	; 0x26
 800a65e:	d808      	bhi.n	800a672 <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	4a25      	ldr	r2, [pc, #148]	; (800a6f8 <VL53L0X_get_device_info+0xfc>)
 800a664:	461c      	mov	r4, r3
 800a666:	4613      	mov	r3, r2
 800a668:	cb07      	ldmia	r3!, {r0, r1, r2}
 800a66a:	6020      	str	r0, [r4, #0]
 800a66c:	6061      	str	r1, [r4, #4]
 800a66e:	60a2      	str	r2, [r4, #8]
 800a670:	e00c      	b.n	800a68c <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 800a672:	683b      	ldr	r3, [r7, #0]
 800a674:	4a21      	ldr	r2, [pc, #132]	; (800a6fc <VL53L0X_get_device_info+0x100>)
 800a676:	461d      	mov	r5, r3
 800a678:	4614      	mov	r4, r2
 800a67a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a67c:	6028      	str	r0, [r5, #0]
 800a67e:	6069      	str	r1, [r5, #4]
 800a680:	60aa      	str	r2, [r5, #8]
 800a682:	60eb      	str	r3, [r5, #12]
 800a684:	6820      	ldr	r0, [r4, #0]
 800a686:	6128      	str	r0, [r5, #16]
 800a688:	7923      	ldrb	r3, [r4, #4]
 800a68a:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	3320      	adds	r3, #32
 800a690:	491b      	ldr	r1, [pc, #108]	; (800a700 <VL53L0X_get_device_info+0x104>)
 800a692:	461a      	mov	r2, r3
 800a694:	460b      	mov	r3, r1
 800a696:	cb03      	ldmia	r3!, {r0, r1}
 800a698:	6010      	str	r0, [r2, #0]
 800a69a:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a69c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d108      	bne.n	800a6b6 <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	3360      	adds	r3, #96	; 0x60
 800a6a8:	461a      	mov	r2, r3
 800a6aa:	21c0      	movs	r1, #192	; 0xc0
 800a6ac:	6878      	ldr	r0, [r7, #4]
 800a6ae:	f000 f86a 	bl	800a786 <VL53L0X_RdByte>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800a6b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d112      	bne.n	800a6e4 <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 800a6be:	f107 030e 	add.w	r3, r7, #14
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	21c2      	movs	r1, #194	; 0xc2
 800a6c6:	6878      	ldr	r0, [r7, #4]
 800a6c8:	f000 f85d 	bl	800a786 <VL53L0X_RdByte>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	2201      	movs	r2, #1
 800a6d4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 800a6d8:	7bbb      	ldrb	r3, [r7, #14]
 800a6da:	091b      	lsrs	r3, r3, #4
 800a6dc:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
	}

	return Status;
 800a6e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3710      	adds	r7, #16
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bdb0      	pop	{r4, r5, r7, pc}
 800a6f0:	08015484 	.word	0x08015484
 800a6f4:	08015490 	.word	0x08015490
 800a6f8:	0801549c 	.word	0x0801549c
 800a6fc:	080154a8 	.word	0x080154a8
 800a700:	080154c0 	.word	0x080154c0

0800a704 <_I2CWrite>:
int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);

/* Exported functions --------------------------------------------------------*/

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af02      	add	r7, sp, #8
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	330a      	adds	r3, #10
 800a714:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a722:	b299      	uxth	r1, r3
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	b29a      	uxth	r2, r3
 800a728:	697b      	ldr	r3, [r7, #20]
 800a72a:	9300      	str	r3, [sp, #0]
 800a72c:	4613      	mov	r3, r2
 800a72e:	68ba      	ldr	r2, [r7, #8]
 800a730:	f000 ffe2 	bl	800b6f8 <HAL_I2C_Master_Transmit>
 800a734:	4603      	mov	r3, r0
 800a736:	613b      	str	r3, [r7, #16]

    return status;
 800a738:	693b      	ldr	r3, [r7, #16]
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}

0800a742 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count)
{
 800a742:	b580      	push	{r7, lr}
 800a744:	b088      	sub	sp, #32
 800a746:	af02      	add	r7, sp, #8
 800a748:	60f8      	str	r0, [r7, #12]
 800a74a:	60b9      	str	r1, [r7, #8]
 800a74c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	330a      	adds	r3, #10
 800a752:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800a760:	f043 0301 	orr.w	r3, r3, #1
 800a764:	b2db      	uxtb	r3, r3
 800a766:	b299      	uxth	r1, r3
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	b29a      	uxth	r2, r3
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	4613      	mov	r3, r2
 800a772:	68ba      	ldr	r2, [r7, #8]
 800a774:	f001 f8b4 	bl	800b8e0 <HAL_I2C_Master_Receive>
 800a778:	4603      	mov	r3, r0
 800a77a:	613b      	str	r3, [r7, #16]

    return status;
 800a77c:	693b      	ldr	r3, [r7, #16]
}
 800a77e:	4618      	mov	r0, r3
 800a780:	3718      	adds	r7, #24
 800a782:	46bd      	mov	sp, r7
 800a784:	bd80      	pop	{r7, pc}

0800a786 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b086      	sub	sp, #24
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	60f8      	str	r0, [r7, #12]
 800a78e:	460b      	mov	r3, r1
 800a790:	607a      	str	r2, [r7, #4]
 800a792:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a794:	2300      	movs	r3, #0
 800a796:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a798:	f107 030b 	add.w	r3, r7, #11
 800a79c:	2201      	movs	r2, #1
 800a79e:	4619      	mov	r1, r3
 800a7a0:	68f8      	ldr	r0, [r7, #12]
 800a7a2:	f7ff ffaf 	bl	800a704 <_I2CWrite>
 800a7a6:	6138      	str	r0, [r7, #16]

    if (status_int)
 800a7a8:	693b      	ldr	r3, [r7, #16]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d002      	beq.n	800a7b4 <VL53L0X_RdByte+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a7ae:	23ec      	movs	r3, #236	; 0xec
 800a7b0:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a7b2:	e00c      	b.n	800a7ce <VL53L0X_RdByte+0x48>
    }

    status_int = _I2CRead(Dev, data, 1);
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	6879      	ldr	r1, [r7, #4]
 800a7b8:	68f8      	ldr	r0, [r7, #12]
 800a7ba:	f7ff ffc2 	bl	800a742 <_I2CRead>
 800a7be:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d002      	beq.n	800a7cc <VL53L0X_RdByte+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a7c6:	23ec      	movs	r3, #236	; 0xec
 800a7c8:	75fb      	strb	r3, [r7, #23]
 800a7ca:	e000      	b.n	800a7ce <VL53L0X_RdByte+0x48>
    }
done:
 800a7cc:	bf00      	nop
    return Status;
 800a7ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3718      	adds	r7, #24
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}
	...

0800a7dc <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b086      	sub	sp, #24
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	60f8      	str	r0, [r7, #12]
 800a7e4:	607a      	str	r2, [r7, #4]
 800a7e6:	603b      	str	r3, [r7, #0]
 800a7e8:	460b      	mov	r3, r1
 800a7ea:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	75fb      	strb	r3, [r7, #23]

    if (count > sizeof(_I2CBuffer) - 1) {
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	2b3f      	cmp	r3, #63	; 0x3f
 800a7f4:	d902      	bls.n	800a7fc <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800a7f6:	f06f 0303 	mvn.w	r3, #3
 800a7fa:	e016      	b.n	800a82a <VL53L0X_WriteMulti+0x4e>
    }

    _I2CBuffer[0] = index;
 800a7fc:	4a0d      	ldr	r2, [pc, #52]	; (800a834 <VL53L0X_WriteMulti+0x58>)
 800a7fe:	7afb      	ldrb	r3, [r7, #11]
 800a800:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800a802:	683a      	ldr	r2, [r7, #0]
 800a804:	6879      	ldr	r1, [r7, #4]
 800a806:	480c      	ldr	r0, [pc, #48]	; (800a838 <VL53L0X_WriteMulti+0x5c>)
 800a808:	f007 fde3 	bl	80123d2 <memcpy>

    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	3301      	adds	r3, #1
 800a810:	461a      	mov	r2, r3
 800a812:	4908      	ldr	r1, [pc, #32]	; (800a834 <VL53L0X_WriteMulti+0x58>)
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f7ff ff75 	bl	800a704 <_I2CWrite>
 800a81a:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a81c:	693b      	ldr	r3, [r7, #16]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d001      	beq.n	800a826 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a822:	23ec      	movs	r3, #236	; 0xec
 800a824:	75fb      	strb	r3, [r7, #23]
    }

    return Status;
 800a826:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3718      	adds	r7, #24
 800a82e:	46bd      	mov	sp, r7
 800a830:	bd80      	pop	{r7, pc}
 800a832:	bf00      	nop
 800a834:	20010a44 	.word	0x20010a44
 800a838:	20010a45 	.word	0x20010a45

0800a83c <VL53L0X_ReadMulti>:

VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b086      	sub	sp, #24
 800a840:	af00      	add	r7, sp, #0
 800a842:	60f8      	str	r0, [r7, #12]
 800a844:	607a      	str	r2, [r7, #4]
 800a846:	603b      	str	r3, [r7, #0]
 800a848:	460b      	mov	r3, r1
 800a84a:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a84c:	2300      	movs	r3, #0
 800a84e:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a850:	f107 030b 	add.w	r3, r7, #11
 800a854:	2201      	movs	r2, #1
 800a856:	4619      	mov	r1, r3
 800a858:	68f8      	ldr	r0, [r7, #12]
 800a85a:	f7ff ff53 	bl	800a704 <_I2CWrite>
 800a85e:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a860:	693b      	ldr	r3, [r7, #16]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d002      	beq.n	800a86c <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a866:	23ec      	movs	r3, #236	; 0xec
 800a868:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a86a:	e00c      	b.n	800a886 <VL53L0X_ReadMulti+0x4a>
    }

    status_int = _I2CRead(Dev, pdata, count);
 800a86c:	683a      	ldr	r2, [r7, #0]
 800a86e:	6879      	ldr	r1, [r7, #4]
 800a870:	68f8      	ldr	r0, [r7, #12]
 800a872:	f7ff ff66 	bl	800a742 <_I2CRead>
 800a876:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d002      	beq.n	800a884 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a87e:	23ec      	movs	r3, #236	; 0xec
 800a880:	75fb      	strb	r3, [r7, #23]
 800a882:	e000      	b.n	800a886 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800a884:	bf00      	nop
    return Status;
 800a886:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3718      	adds	r7, #24
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
	...

0800a894 <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b086      	sub	sp, #24
 800a898:	af00      	add	r7, sp, #0
 800a89a:	60f8      	str	r0, [r7, #12]
 800a89c:	460b      	mov	r3, r1
 800a89e:	607a      	str	r2, [r7, #4]
 800a8a0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a8a6:	f107 030b 	add.w	r3, r7, #11
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	f7ff ff28 	bl	800a704 <_I2CWrite>
 800a8b4:	6138      	str	r0, [r7, #16]

    if (status_int)
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d002      	beq.n	800a8c2 <VL53L0X_RdWord+0x2e>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a8bc:	23ec      	movs	r3, #236	; 0xec
 800a8be:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a8c0:	e017      	b.n	800a8f2 <VL53L0X_RdWord+0x5e>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	490e      	ldr	r1, [pc, #56]	; (800a900 <VL53L0X_RdWord+0x6c>)
 800a8c6:	68f8      	ldr	r0, [r7, #12]
 800a8c8:	f7ff ff3b 	bl	800a742 <_I2CRead>
 800a8cc:	6138      	str	r0, [r7, #16]

    if (status_int != 0)
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d002      	beq.n	800a8da <VL53L0X_RdWord+0x46>
    {
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a8d4:	23ec      	movs	r3, #236	; 0xec
 800a8d6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a8d8:	e00b      	b.n	800a8f2 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800a8da:	4b09      	ldr	r3, [pc, #36]	; (800a900 <VL53L0X_RdWord+0x6c>)
 800a8dc:	781b      	ldrb	r3, [r3, #0]
 800a8de:	b29b      	uxth	r3, r3
 800a8e0:	021b      	lsls	r3, r3, #8
 800a8e2:	b29a      	uxth	r2, r3
 800a8e4:	4b06      	ldr	r3, [pc, #24]	; (800a900 <VL53L0X_RdWord+0x6c>)
 800a8e6:	785b      	ldrb	r3, [r3, #1]
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	4413      	add	r3, r2
 800a8ec:	b29a      	uxth	r2, r3
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 800a8f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3718      	adds	r7, #24
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	20010a44 	.word	0x20010a44

0800a904 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b086      	sub	sp, #24
 800a908:	af00      	add	r7, sp, #0
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	460b      	mov	r3, r1
 800a90e:	607a      	str	r2, [r7, #4]
 800a910:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a912:	2300      	movs	r3, #0
 800a914:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800a916:	f107 030b 	add.w	r3, r7, #11
 800a91a:	2201      	movs	r2, #1
 800a91c:	4619      	mov	r1, r3
 800a91e:	68f8      	ldr	r0, [r7, #12]
 800a920:	f7ff fef0 	bl	800a704 <_I2CWrite>
 800a924:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a926:	693b      	ldr	r3, [r7, #16]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d002      	beq.n	800a932 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a92c:	23ec      	movs	r3, #236	; 0xec
 800a92e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a930:	e01b      	b.n	800a96a <VL53L0X_RdDWord+0x66>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800a932:	2204      	movs	r2, #4
 800a934:	4910      	ldr	r1, [pc, #64]	; (800a978 <VL53L0X_RdDWord+0x74>)
 800a936:	68f8      	ldr	r0, [r7, #12]
 800a938:	f7ff ff03 	bl	800a742 <_I2CRead>
 800a93c:	6138      	str	r0, [r7, #16]

    if (status_int != 0) {
 800a93e:	693b      	ldr	r3, [r7, #16]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d002      	beq.n	800a94a <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a944:	23ec      	movs	r3, #236	; 0xec
 800a946:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a948:	e00f      	b.n	800a96a <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800a94a:	4b0b      	ldr	r3, [pc, #44]	; (800a978 <VL53L0X_RdDWord+0x74>)
 800a94c:	781b      	ldrb	r3, [r3, #0]
 800a94e:	061a      	lsls	r2, r3, #24
 800a950:	4b09      	ldr	r3, [pc, #36]	; (800a978 <VL53L0X_RdDWord+0x74>)
 800a952:	785b      	ldrb	r3, [r3, #1]
 800a954:	041b      	lsls	r3, r3, #16
 800a956:	441a      	add	r2, r3
 800a958:	4b07      	ldr	r3, [pc, #28]	; (800a978 <VL53L0X_RdDWord+0x74>)
 800a95a:	789b      	ldrb	r3, [r3, #2]
 800a95c:	021b      	lsls	r3, r3, #8
 800a95e:	4413      	add	r3, r2
 800a960:	4a05      	ldr	r2, [pc, #20]	; (800a978 <VL53L0X_RdDWord+0x74>)
 800a962:	78d2      	ldrb	r2, [r2, #3]
 800a964:	441a      	add	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	601a      	str	r2, [r3, #0]

done:
    return Status;
 800a96a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3718      	adds	r7, #24
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
 800a976:	bf00      	nop
 800a978:	20010a44 	.word	0x20010a44

0800a97c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data)
{
 800a97c:	b580      	push	{r7, lr}
 800a97e:	b084      	sub	sp, #16
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	460b      	mov	r3, r1
 800a986:	70fb      	strb	r3, [r7, #3]
 800a988:	4613      	mov	r3, r2
 800a98a:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a98c:	2300      	movs	r3, #0
 800a98e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a990:	4a0b      	ldr	r2, [pc, #44]	; (800a9c0 <VL53L0X_WrByte+0x44>)
 800a992:	78fb      	ldrb	r3, [r7, #3]
 800a994:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800a996:	4a0a      	ldr	r2, [pc, #40]	; (800a9c0 <VL53L0X_WrByte+0x44>)
 800a998:	78bb      	ldrb	r3, [r7, #2]
 800a99a:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800a99c:	2202      	movs	r2, #2
 800a99e:	4908      	ldr	r1, [pc, #32]	; (800a9c0 <VL53L0X_WrByte+0x44>)
 800a9a0:	6878      	ldr	r0, [r7, #4]
 800a9a2:	f7ff feaf 	bl	800a704 <_I2CWrite>
 800a9a6:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d001      	beq.n	800a9b2 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a9ae:	23ec      	movs	r3, #236	; 0xec
 800a9b0:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800a9b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}
 800a9be:	bf00      	nop
 800a9c0:	20010a44 	.word	0x20010a44

0800a9c4 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data)
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b084      	sub	sp, #16
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	70fb      	strb	r3, [r7, #3]
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a9d8:	4a0e      	ldr	r2, [pc, #56]	; (800aa14 <VL53L0X_WrWord+0x50>)
 800a9da:	78fb      	ldrb	r3, [r7, #3]
 800a9dc:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800a9de:	883b      	ldrh	r3, [r7, #0]
 800a9e0:	0a1b      	lsrs	r3, r3, #8
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	b2da      	uxtb	r2, r3
 800a9e6:	4b0b      	ldr	r3, [pc, #44]	; (800aa14 <VL53L0X_WrWord+0x50>)
 800a9e8:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800a9ea:	883b      	ldrh	r3, [r7, #0]
 800a9ec:	b2da      	uxtb	r2, r3
 800a9ee:	4b09      	ldr	r3, [pc, #36]	; (800aa14 <VL53L0X_WrWord+0x50>)
 800a9f0:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800a9f2:	2203      	movs	r2, #3
 800a9f4:	4907      	ldr	r1, [pc, #28]	; (800aa14 <VL53L0X_WrWord+0x50>)
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f7ff fe84 	bl	800a704 <_I2CWrite>
 800a9fc:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 800a9fe:	68bb      	ldr	r3, [r7, #8]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d001      	beq.n	800aa08 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800aa04:	23ec      	movs	r3, #236	; 0xec
 800aa06:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 800aa08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3710      	adds	r7, #16
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}
 800aa14:	20010a44 	.word	0x20010a44

0800aa18 <VL53L0X_UpdateByte>:

    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
 800aa20:	4608      	mov	r0, r1
 800aa22:	4611      	mov	r1, r2
 800aa24:	461a      	mov	r2, r3
 800aa26:	4603      	mov	r3, r0
 800aa28:	70fb      	strb	r3, [r7, #3]
 800aa2a:	460b      	mov	r3, r1
 800aa2c:	70bb      	strb	r3, [r7, #2]
 800aa2e:	4613      	mov	r3, r2
 800aa30:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aa32:	2300      	movs	r3, #0
 800aa34:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800aa36:	f107 020e 	add.w	r2, r7, #14
 800aa3a:	78fb      	ldrb	r3, [r7, #3]
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f7ff fea1 	bl	800a786 <VL53L0X_RdByte>
 800aa44:	4603      	mov	r3, r0
 800aa46:	73fb      	strb	r3, [r7, #15]

    if (Status) {
 800aa48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d110      	bne.n	800aa72 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }

    data = (data & AndData) | OrData;
 800aa50:	7bba      	ldrb	r2, [r7, #14]
 800aa52:	78bb      	ldrb	r3, [r7, #2]
 800aa54:	4013      	ands	r3, r2
 800aa56:	b2da      	uxtb	r2, r3
 800aa58:	787b      	ldrb	r3, [r7, #1]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	b2db      	uxtb	r3, r3
 800aa5e:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800aa60:	7bba      	ldrb	r2, [r7, #14]
 800aa62:	78fb      	ldrb	r3, [r7, #3]
 800aa64:	4619      	mov	r1, r3
 800aa66:	6878      	ldr	r0, [r7, #4]
 800aa68:	f7ff ff88 	bl	800a97c <VL53L0X_WrByte>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	73fb      	strb	r3, [r7, #15]
 800aa70:	e000      	b.n	800aa74 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800aa72:	bf00      	nop
done:
    return Status;
 800aa74:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3710      	adds	r7, #16
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	bd80      	pop	{r7, pc}

0800aa80 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b084      	sub	sp, #16
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800aa88:	2300      	movs	r3, #0
 800aa8a:	73fb      	strb	r3, [r7, #15]

    /* do nothing */
    VL53L0X_OsDelay();
 800aa8c:	2002      	movs	r0, #2
 800aa8e:	f000 f987 	bl	800ada0 <HAL_Delay>
    return status;
 800aa92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3710      	adds	r7, #16
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}
	...

0800aaa0 <VL53L0X_PROXIMITY_Init>:

/**
  * @brief  VL53L0X proximity sensor Initialization.
  */
void VL53L0X_PROXIMITY_Init(void)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b09a      	sub	sp, #104	; 0x68
 800aaa4:	af00      	add	r7, sp, #0
  uint16_t vl53l0x_id = 0; 
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  
  /* Initialize IO interface */
  BSP_I2C2_Init();
 800aaac:	f7f7 fca2 	bl	80023f4 <BSP_I2C2_Init>
  VL53L0X_PROXIMITY_MspInit();
 800aab0:	f000 f84e 	bl	800ab50 <VL53L0X_PROXIMITY_MspInit>
  
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 800aab4:	463b      	mov	r3, r7
 800aab6:	2263      	movs	r2, #99	; 0x63
 800aab8:	2100      	movs	r1, #0
 800aaba:	4618      	mov	r0, r3
 800aabc:	f007 fc97 	bl	80123ee <memset>
  
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&Dev, &VL53L0X_DeviceInfo))
 800aac0:	463b      	mov	r3, r7
 800aac2:	4619      	mov	r1, r3
 800aac4:	4817      	ldr	r0, [pc, #92]	; (800ab24 <VL53L0X_PROXIMITY_Init+0x84>)
 800aac6:	f7fa ffb8 	bl	8005a3a <VL53L0X_GetDeviceInfo>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d121      	bne.n	800ab14 <VL53L0X_PROXIMITY_Init+0x74>
  {  
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 800aad0:	f107 0366 	add.w	r3, r7, #102	; 0x66
 800aad4:	461a      	mov	r2, r3
 800aad6:	21c0      	movs	r1, #192	; 0xc0
 800aad8:	4812      	ldr	r0, [pc, #72]	; (800ab24 <VL53L0X_PROXIMITY_Init+0x84>)
 800aada:	f7ff fedb 	bl	800a894 <VL53L0X_RdWord>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d113      	bne.n	800ab0c <VL53L0X_PROXIMITY_Init+0x6c>
    {
      if (vl53l0x_id == VL53L0X_ID)
 800aae4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800aae8:	f64e 62aa 	movw	r2, #61098	; 0xeeaa
 800aaec:	4293      	cmp	r3, r2
 800aaee:	d114      	bne.n	800ab1a <VL53L0X_PROXIMITY_Init+0x7a>
      {
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&Dev))
 800aaf0:	480c      	ldr	r0, [pc, #48]	; (800ab24 <VL53L0X_PROXIMITY_Init+0x84>)
 800aaf2:	f7fa ffc9 	bl	8005a88 <VL53L0X_DataInit>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d10e      	bne.n	800ab1a <VL53L0X_PROXIMITY_Init+0x7a>
        {
          Dev.Present = 1;
 800aafc:	4b09      	ldr	r3, [pc, #36]	; (800ab24 <VL53L0X_PROXIMITY_Init+0x84>)
 800aafe:	2201      	movs	r2, #1
 800ab00:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
          SetupSingleShot(&Dev);
 800ab04:	4807      	ldr	r0, [pc, #28]	; (800ab24 <VL53L0X_PROXIMITY_Init+0x84>)
 800ab06:	f000 f843 	bl	800ab90 <SetupSingleShot>
  }
  else
  {
    printf("VL53L0X Time of Flight Failed to get infos!\n");
  }  
}
 800ab0a:	e006      	b.n	800ab1a <VL53L0X_PROXIMITY_Init+0x7a>
      printf("VL53L0X Time of Flight Failed to Initialize!\n");
 800ab0c:	4806      	ldr	r0, [pc, #24]	; (800ab28 <VL53L0X_PROXIMITY_Init+0x88>)
 800ab0e:	f008 f9c1 	bl	8012e94 <puts>
}
 800ab12:	e002      	b.n	800ab1a <VL53L0X_PROXIMITY_Init+0x7a>
    printf("VL53L0X Time of Flight Failed to get infos!\n");
 800ab14:	4805      	ldr	r0, [pc, #20]	; (800ab2c <VL53L0X_PROXIMITY_Init+0x8c>)
 800ab16:	f008 f9bd 	bl	8012e94 <puts>
}
 800ab1a:	bf00      	nop
 800ab1c:	3768      	adds	r7, #104	; 0x68
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	2000037c 	.word	0x2000037c
 800ab28:	08015928 	.word	0x08015928
 800ab2c:	08015958 	.word	0x08015958

0800ab30 <VL53L0X_PROXIMITY_GetDistance>:
/**
  * @brief  Get distance from VL53L0X proximity sensor.
  * @retval Distance in mm
  */
uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b088      	sub	sp, #32
 800ab34:	af00      	add	r7, sp, #0
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;
  
  VL53L0X_PerformSingleRangingMeasurement(&Dev, &RangingMeasurementData);
 800ab36:	1d3b      	adds	r3, r7, #4
 800ab38:	4619      	mov	r1, r3
 800ab3a:	4804      	ldr	r0, [pc, #16]	; (800ab4c <VL53L0X_PROXIMITY_GetDistance+0x1c>)
 800ab3c:	f7fc f9ee 	bl	8006f1c <VL53L0X_PerformSingleRangingMeasurement>
  
  return RangingMeasurementData.RangeMilliMeter;  
 800ab40:	89bb      	ldrh	r3, [r7, #12]
}
 800ab42:	4618      	mov	r0, r3
 800ab44:	3720      	adds	r7, #32
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}
 800ab4a:	bf00      	nop
 800ab4c:	2000037c 	.word	0x2000037c

0800ab50 <VL53L0X_PROXIMITY_MspInit>:

/**
  * @brief  VL53L0X proximity sensor Msp Initialization.
  */
void VL53L0X_PROXIMITY_MspInit(void)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b086      	sub	sp, #24
 800ab54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 800ab56:	2340      	movs	r3, #64	; 0x40
 800ab58:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800ab62:	2302      	movs	r3, #2
 800ab64:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 800ab66:	1d3b      	adds	r3, r7, #4
 800ab68:	4619      	mov	r1, r3
 800ab6a:	4808      	ldr	r0, [pc, #32]	; (800ab8c <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800ab6c:	f000 fa1e 	bl	800afac <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_SET);
 800ab70:	2201      	movs	r2, #1
 800ab72:	2140      	movs	r1, #64	; 0x40
 800ab74:	4805      	ldr	r0, [pc, #20]	; (800ab8c <VL53L0X_PROXIMITY_MspInit+0x3c>)
 800ab76:	f000 fcb7 	bl	800b4e8 <HAL_GPIO_WritePin>
  
  HAL_Delay(1000);  
 800ab7a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800ab7e:	f000 f90f 	bl	800ada0 <HAL_Delay>
}
 800ab82:	bf00      	nop
 800ab84:	3718      	adds	r7, #24
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	bf00      	nop
 800ab8c:	48000800 	.word	0x48000800

0800ab90 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_Dev_t* pDev)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08a      	sub	sp, #40	; 0x28
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  int status;
  uint8_t VhvSettings;
  uint8_t PhaseCal;
  uint32_t refSpadCount;
  uint8_t isApertureSpads;
  FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 800ab98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800ab9c:	627b      	str	r3, [r7, #36]	; 0x24
  FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 800ab9e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800aba2:	623b      	str	r3, [r7, #32]
  uint32_t timingBudget = 33000;
 800aba4:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800aba8:	61fb      	str	r3, [r7, #28]
  uint8_t preRangeVcselPeriod = 14;
 800abaa:	230e      	movs	r3, #14
 800abac:	76fb      	strb	r3, [r7, #27]
  uint8_t finalRangeVcselPeriod = 10;
 800abae:	230a      	movs	r3, #10
 800abb0:	76bb      	strb	r3, [r7, #26]
                          
  if (pDev->Present)
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800abb8:	2b00      	cmp	r3, #0
 800abba:	f000 80a4 	beq.w	800ad06 <SetupSingleShot+0x176>
  {
    status = VL53L0X_StaticInit(pDev);
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f7fb f86c 	bl	8005c9c <VL53L0X_StaticInit>
 800abc4:	4603      	mov	r3, r0
 800abc6:	617b      	str	r3, [r7, #20]
    if (status)
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d002      	beq.n	800abd4 <SetupSingleShot+0x44>
    {
      printf("VL53L0X_StaticInit failed\n");
 800abce:	4850      	ldr	r0, [pc, #320]	; (800ad10 <SetupSingleShot+0x180>)
 800abd0:	f008 f960 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal);
 800abd4:	f107 0212 	add.w	r2, r7, #18
 800abd8:	f107 0313 	add.w	r3, r7, #19
 800abdc:	4619      	mov	r1, r3
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f7fb ff30 	bl	8006a44 <VL53L0X_PerformRefCalibration>
 800abe4:	4603      	mov	r3, r0
 800abe6:	617b      	str	r3, [r7, #20]
    if (status)
 800abe8:	697b      	ldr	r3, [r7, #20]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d002      	beq.n	800abf4 <SetupSingleShot+0x64>
    {
      printf("VL53L0X_PerformRefCalibration failed\n");
 800abee:	4849      	ldr	r0, [pc, #292]	; (800ad14 <SetupSingleShot+0x184>)
 800abf0:	f008 f950 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(pDev, &refSpadCount, &isApertureSpads);
 800abf4:	f107 020b 	add.w	r2, r7, #11
 800abf8:	f107 030c 	add.w	r3, r7, #12
 800abfc:	4619      	mov	r1, r3
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f7fc fb78 	bl	80072f4 <VL53L0X_PerformRefSpadManagement>
 800ac04:	4603      	mov	r3, r0
 800ac06:	617b      	str	r3, [r7, #20]
    if (status)
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d002      	beq.n	800ac14 <SetupSingleShot+0x84>
    {
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 800ac0e:	4842      	ldr	r0, [pc, #264]	; (800ad18 <SetupSingleShot+0x188>)
 800ac10:	f008 f940 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetDeviceMode(pDev, VL53L0X_DEVICEMODE_SINGLE_RANGING); /* Setup in single ranging mode */
 800ac14:	2100      	movs	r1, #0
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f7fb fa52 	bl	80060c0 <VL53L0X_SetDeviceMode>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	617b      	str	r3, [r7, #20]
    if (status)
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d002      	beq.n	800ac2c <SetupSingleShot+0x9c>
    {
      printf("VL53L0X_SetDeviceMode failed\n");
 800ac26:	483d      	ldr	r0, [pc, #244]	; (800ad1c <SetupSingleShot+0x18c>)
 800ac28:	f008 f934 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); /* Enable Sigma limit */
 800ac2c:	2201      	movs	r2, #1
 800ac2e:	2100      	movs	r1, #0
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7fb fd01 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 800ac36:	4603      	mov	r3, r0
 800ac38:	617b      	str	r3, [r7, #20]
    if (status)
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d002      	beq.n	800ac46 <SetupSingleShot+0xb6>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800ac40:	4837      	ldr	r0, [pc, #220]	; (800ad20 <SetupSingleShot+0x190>)
 800ac42:	f008 f927 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(pDev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); /* Enable Signa limit */
 800ac46:	2201      	movs	r2, #1
 800ac48:	2101      	movs	r1, #1
 800ac4a:	6878      	ldr	r0, [r7, #4]
 800ac4c:	f7fb fcf4 	bl	8006638 <VL53L0X_SetLimitCheckEnable>
 800ac50:	4603      	mov	r3, r0
 800ac52:	617b      	str	r3, [r7, #20]
    if (status)
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d002      	beq.n	800ac60 <SetupSingleShot+0xd0>
    {
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800ac5a:	4831      	ldr	r0, [pc, #196]	; (800ad20 <SetupSingleShot+0x190>)
 800ac5c:	f008 f91a 	bl	8012e94 <puts>
    }
    
    /* Ranging configuration */
    signalLimit = (FixPoint1616_t)(0.1*65536);
 800ac60:	f641 1399 	movw	r3, #6553	; 0x1999
 800ac64:	627b      	str	r3, [r7, #36]	; 0x24
    sigmaLimit = (FixPoint1616_t)(60*65536);
 800ac66:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800ac6a:	623b      	str	r3, [r7, #32]
    timingBudget = 33000;
 800ac6c:	f248 03e8 	movw	r3, #33000	; 0x80e8
 800ac70:	61fb      	str	r3, [r7, #28]
    preRangeVcselPeriod = 18;
 800ac72:	2312      	movs	r3, #18
 800ac74:	76fb      	strb	r3, [r7, #27]
    finalRangeVcselPeriod = 14;
 800ac76:	230e      	movs	r3, #14
 800ac78:	76bb      	strb	r3, [r7, #26]
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 800ac7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ac7c:	2101      	movs	r1, #1
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f7fb fd8a 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 800ac84:	4603      	mov	r3, r0
 800ac86:	617b      	str	r3, [r7, #20]
    
    if (status)
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d002      	beq.n	800ac94 <SetupSingleShot+0x104>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800ac8e:	4825      	ldr	r0, [pc, #148]	; (800ad24 <SetupSingleShot+0x194>)
 800ac90:	f008 f900 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(pDev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 800ac94:	6a3a      	ldr	r2, [r7, #32]
 800ac96:	2100      	movs	r1, #0
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f7fb fd7d 	bl	8006798 <VL53L0X_SetLimitCheckValue>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	617b      	str	r3, [r7, #20]
    if (status)
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d002      	beq.n	800acae <SetupSingleShot+0x11e>
    {
      printf("VL53L0X_SetLimitCheckValue failed\n");
 800aca8:	481e      	ldr	r0, [pc, #120]	; (800ad24 <SetupSingleShot+0x194>)
 800acaa:	f008 f8f3 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,  timingBudget);
 800acae:	69f9      	ldr	r1, [r7, #28]
 800acb0:	6878      	ldr	r0, [r7, #4]
 800acb2:	f7fb fa63 	bl	800617c <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800acb6:	4603      	mov	r3, r0
 800acb8:	617b      	str	r3, [r7, #20]
    if (status)
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d002      	beq.n	800acc6 <SetupSingleShot+0x136>
    {
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 800acc0:	4819      	ldr	r0, [pc, #100]	; (800ad28 <SetupSingleShot+0x198>)
 800acc2:	f008 f8e7 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800acc6:	7efb      	ldrb	r3, [r7, #27]
 800acc8:	461a      	mov	r2, r3
 800acca:	2100      	movs	r1, #0
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f7fb fa7b 	bl	80061c8 <VL53L0X_SetVcselPulsePeriod>
 800acd2:	4603      	mov	r3, r0
 800acd4:	617b      	str	r3, [r7, #20]
    if (status)
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d002      	beq.n	800ace2 <SetupSingleShot+0x152>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800acdc:	4813      	ldr	r0, [pc, #76]	; (800ad2c <SetupSingleShot+0x19c>)
 800acde:	f008 f8d9 	bl	8012e94 <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(pDev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 800ace2:	7ebb      	ldrb	r3, [r7, #26]
 800ace4:	461a      	mov	r2, r3
 800ace6:	2101      	movs	r1, #1
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f7fb fa6d 	bl	80061c8 <VL53L0X_SetVcselPulsePeriod>
 800acee:	4603      	mov	r3, r0
 800acf0:	617b      	str	r3, [r7, #20]
    if (status)
 800acf2:	697b      	ldr	r3, [r7, #20]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d002      	beq.n	800acfe <SetupSingleShot+0x16e>
    {
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800acf8:	480c      	ldr	r0, [pc, #48]	; (800ad2c <SetupSingleShot+0x19c>)
 800acfa:	f008 f8cb 	bl	8012e94 <puts>
    }
    
    pDev->LeakyFirst = 1;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
  }
}
 800ad06:	bf00      	nop
 800ad08:	3728      	adds	r7, #40	; 0x28
 800ad0a:	46bd      	mov	sp, r7
 800ad0c:	bd80      	pop	{r7, pc}
 800ad0e:	bf00      	nop
 800ad10:	08015984 	.word	0x08015984
 800ad14:	080159a0 	.word	0x080159a0
 800ad18:	080159c8 	.word	0x080159c8
 800ad1c:	080159f0 	.word	0x080159f0
 800ad20:	08015a10 	.word	0x08015a10
 800ad24:	08015a34 	.word	0x08015a34
 800ad28:	08015a58 	.word	0x08015a58
 800ad2c:	08015a90 	.word	0x08015a90

0800ad30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800ad36:	2300      	movs	r3, #0
 800ad38:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ad3a:	2003      	movs	r0, #3
 800ad3c:	f000 f901 	bl	800af42 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800ad40:	200f      	movs	r0, #15
 800ad42:	f7f6 fff5 	bl	8001d30 <HAL_InitTick>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d002      	beq.n	800ad52 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	71fb      	strb	r3, [r7, #7]
 800ad50:	e001      	b.n	800ad56 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800ad52:	f7f6 fe5b 	bl	8001a0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800ad56:	79fb      	ldrb	r3, [r7, #7]
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3708      	adds	r7, #8
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ad60:	b480      	push	{r7}
 800ad62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800ad64:	4b06      	ldr	r3, [pc, #24]	; (800ad80 <HAL_IncTick+0x20>)
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	461a      	mov	r2, r3
 800ad6a:	4b06      	ldr	r3, [pc, #24]	; (800ad84 <HAL_IncTick+0x24>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4413      	add	r3, r2
 800ad70:	4a04      	ldr	r2, [pc, #16]	; (800ad84 <HAL_IncTick+0x24>)
 800ad72:	6013      	str	r3, [r2, #0]
}
 800ad74:	bf00      	nop
 800ad76:	46bd      	mov	sp, r7
 800ad78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7c:	4770      	bx	lr
 800ad7e:	bf00      	nop
 800ad80:	20000508 	.word	0x20000508
 800ad84:	20010a84 	.word	0x20010a84

0800ad88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	af00      	add	r7, sp, #0
  return uwTick;
 800ad8c:	4b03      	ldr	r3, [pc, #12]	; (800ad9c <HAL_GetTick+0x14>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	46bd      	mov	sp, r7
 800ad94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad98:	4770      	bx	lr
 800ad9a:	bf00      	nop
 800ad9c:	20010a84 	.word	0x20010a84

0800ada0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ada8:	f7ff ffee 	bl	800ad88 <HAL_GetTick>
 800adac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb8:	d005      	beq.n	800adc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800adba:	4b0a      	ldr	r3, [pc, #40]	; (800ade4 <HAL_Delay+0x44>)
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	461a      	mov	r2, r3
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	4413      	add	r3, r2
 800adc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800adc6:	bf00      	nop
 800adc8:	f7ff ffde 	bl	800ad88 <HAL_GetTick>
 800adcc:	4602      	mov	r2, r0
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	1ad3      	subs	r3, r2, r3
 800add2:	68fa      	ldr	r2, [r7, #12]
 800add4:	429a      	cmp	r2, r3
 800add6:	d8f7      	bhi.n	800adc8 <HAL_Delay+0x28>
  {
  }
}
 800add8:	bf00      	nop
 800adda:	bf00      	nop
 800addc:	3710      	adds	r7, #16
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	20000508 	.word	0x20000508

0800ade8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ade8:	b480      	push	{r7}
 800adea:	b085      	sub	sp, #20
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	f003 0307 	and.w	r3, r3, #7
 800adf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800adf8:	4b0c      	ldr	r3, [pc, #48]	; (800ae2c <__NVIC_SetPriorityGrouping+0x44>)
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800adfe:	68ba      	ldr	r2, [r7, #8]
 800ae00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ae04:	4013      	ands	r3, r2
 800ae06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ae10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ae14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ae1a:	4a04      	ldr	r2, [pc, #16]	; (800ae2c <__NVIC_SetPriorityGrouping+0x44>)
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	60d3      	str	r3, [r2, #12]
}
 800ae20:	bf00      	nop
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae2a:	4770      	bx	lr
 800ae2c:	e000ed00 	.word	0xe000ed00

0800ae30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ae30:	b480      	push	{r7}
 800ae32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ae34:	4b04      	ldr	r3, [pc, #16]	; (800ae48 <__NVIC_GetPriorityGrouping+0x18>)
 800ae36:	68db      	ldr	r3, [r3, #12]
 800ae38:	0a1b      	lsrs	r3, r3, #8
 800ae3a:	f003 0307 	and.w	r3, r3, #7
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	46bd      	mov	sp, r7
 800ae42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae46:	4770      	bx	lr
 800ae48:	e000ed00 	.word	0xe000ed00

0800ae4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ae4c:	b480      	push	{r7}
 800ae4e:	b083      	sub	sp, #12
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	4603      	mov	r3, r0
 800ae54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	db0b      	blt.n	800ae76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ae5e:	79fb      	ldrb	r3, [r7, #7]
 800ae60:	f003 021f 	and.w	r2, r3, #31
 800ae64:	4907      	ldr	r1, [pc, #28]	; (800ae84 <__NVIC_EnableIRQ+0x38>)
 800ae66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae6a:	095b      	lsrs	r3, r3, #5
 800ae6c:	2001      	movs	r0, #1
 800ae6e:	fa00 f202 	lsl.w	r2, r0, r2
 800ae72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800ae76:	bf00      	nop
 800ae78:	370c      	adds	r7, #12
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae80:	4770      	bx	lr
 800ae82:	bf00      	nop
 800ae84:	e000e100 	.word	0xe000e100

0800ae88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	b083      	sub	sp, #12
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	4603      	mov	r3, r0
 800ae90:	6039      	str	r1, [r7, #0]
 800ae92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	db0a      	blt.n	800aeb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	b2da      	uxtb	r2, r3
 800aea0:	490c      	ldr	r1, [pc, #48]	; (800aed4 <__NVIC_SetPriority+0x4c>)
 800aea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800aea6:	0112      	lsls	r2, r2, #4
 800aea8:	b2d2      	uxtb	r2, r2
 800aeaa:	440b      	add	r3, r1
 800aeac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800aeb0:	e00a      	b.n	800aec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800aeb2:	683b      	ldr	r3, [r7, #0]
 800aeb4:	b2da      	uxtb	r2, r3
 800aeb6:	4908      	ldr	r1, [pc, #32]	; (800aed8 <__NVIC_SetPriority+0x50>)
 800aeb8:	79fb      	ldrb	r3, [r7, #7]
 800aeba:	f003 030f 	and.w	r3, r3, #15
 800aebe:	3b04      	subs	r3, #4
 800aec0:	0112      	lsls	r2, r2, #4
 800aec2:	b2d2      	uxtb	r2, r2
 800aec4:	440b      	add	r3, r1
 800aec6:	761a      	strb	r2, [r3, #24]
}
 800aec8:	bf00      	nop
 800aeca:	370c      	adds	r7, #12
 800aecc:	46bd      	mov	sp, r7
 800aece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed2:	4770      	bx	lr
 800aed4:	e000e100 	.word	0xe000e100
 800aed8:	e000ed00 	.word	0xe000ed00

0800aedc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800aedc:	b480      	push	{r7}
 800aede:	b089      	sub	sp, #36	; 0x24
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	60b9      	str	r1, [r7, #8]
 800aee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	f003 0307 	and.w	r3, r3, #7
 800aeee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	f1c3 0307 	rsb	r3, r3, #7
 800aef6:	2b04      	cmp	r3, #4
 800aef8:	bf28      	it	cs
 800aefa:	2304      	movcs	r3, #4
 800aefc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	3304      	adds	r3, #4
 800af02:	2b06      	cmp	r3, #6
 800af04:	d902      	bls.n	800af0c <NVIC_EncodePriority+0x30>
 800af06:	69fb      	ldr	r3, [r7, #28]
 800af08:	3b03      	subs	r3, #3
 800af0a:	e000      	b.n	800af0e <NVIC_EncodePriority+0x32>
 800af0c:	2300      	movs	r3, #0
 800af0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af10:	f04f 32ff 	mov.w	r2, #4294967295
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	fa02 f303 	lsl.w	r3, r2, r3
 800af1a:	43da      	mvns	r2, r3
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	401a      	ands	r2, r3
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800af24:	f04f 31ff 	mov.w	r1, #4294967295
 800af28:	697b      	ldr	r3, [r7, #20]
 800af2a:	fa01 f303 	lsl.w	r3, r1, r3
 800af2e:	43d9      	mvns	r1, r3
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800af34:	4313      	orrs	r3, r2
         );
}
 800af36:	4618      	mov	r0, r3
 800af38:	3724      	adds	r7, #36	; 0x24
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b082      	sub	sp, #8
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f7ff ff4c 	bl	800ade8 <__NVIC_SetPriorityGrouping>
}
 800af50:	bf00      	nop
 800af52:	3708      	adds	r7, #8
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b086      	sub	sp, #24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	4603      	mov	r3, r0
 800af60:	60b9      	str	r1, [r7, #8]
 800af62:	607a      	str	r2, [r7, #4]
 800af64:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800af66:	2300      	movs	r3, #0
 800af68:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800af6a:	f7ff ff61 	bl	800ae30 <__NVIC_GetPriorityGrouping>
 800af6e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	68b9      	ldr	r1, [r7, #8]
 800af74:	6978      	ldr	r0, [r7, #20]
 800af76:	f7ff ffb1 	bl	800aedc <NVIC_EncodePriority>
 800af7a:	4602      	mov	r2, r0
 800af7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800af80:	4611      	mov	r1, r2
 800af82:	4618      	mov	r0, r3
 800af84:	f7ff ff80 	bl	800ae88 <__NVIC_SetPriority>
}
 800af88:	bf00      	nop
 800af8a:	3718      	adds	r7, #24
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	b082      	sub	sp, #8
 800af94:	af00      	add	r7, sp, #0
 800af96:	4603      	mov	r3, r0
 800af98:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800af9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7ff ff54 	bl	800ae4c <__NVIC_EnableIRQ>
}
 800afa4:	bf00      	nop
 800afa6:	3708      	adds	r7, #8
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800afac:	b480      	push	{r7}
 800afae:	b087      	sub	sp, #28
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800afb6:	2300      	movs	r3, #0
 800afb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800afba:	e17f      	b.n	800b2bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	2101      	movs	r1, #1
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	fa01 f303 	lsl.w	r3, r1, r3
 800afc8:	4013      	ands	r3, r2
 800afca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2b00      	cmp	r3, #0
 800afd0:	f000 8171 	beq.w	800b2b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d00b      	beq.n	800aff4 <HAL_GPIO_Init+0x48>
 800afdc:	683b      	ldr	r3, [r7, #0]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	2b02      	cmp	r3, #2
 800afe2:	d007      	beq.n	800aff4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800afe8:	2b11      	cmp	r3, #17
 800afea:	d003      	beq.n	800aff4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	2b12      	cmp	r3, #18
 800aff2:	d130      	bne.n	800b056 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	005b      	lsls	r3, r3, #1
 800affe:	2203      	movs	r2, #3
 800b000:	fa02 f303 	lsl.w	r3, r2, r3
 800b004:	43db      	mvns	r3, r3
 800b006:	693a      	ldr	r2, [r7, #16]
 800b008:	4013      	ands	r3, r2
 800b00a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b00c:	683b      	ldr	r3, [r7, #0]
 800b00e:	68da      	ldr	r2, [r3, #12]
 800b010:	697b      	ldr	r3, [r7, #20]
 800b012:	005b      	lsls	r3, r3, #1
 800b014:	fa02 f303 	lsl.w	r3, r2, r3
 800b018:	693a      	ldr	r2, [r7, #16]
 800b01a:	4313      	orrs	r3, r2
 800b01c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	693a      	ldr	r2, [r7, #16]
 800b022:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b02a:	2201      	movs	r2, #1
 800b02c:	697b      	ldr	r3, [r7, #20]
 800b02e:	fa02 f303 	lsl.w	r3, r2, r3
 800b032:	43db      	mvns	r3, r3
 800b034:	693a      	ldr	r2, [r7, #16]
 800b036:	4013      	ands	r3, r2
 800b038:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	685b      	ldr	r3, [r3, #4]
 800b03e:	091b      	lsrs	r3, r3, #4
 800b040:	f003 0201 	and.w	r2, r3, #1
 800b044:	697b      	ldr	r3, [r7, #20]
 800b046:	fa02 f303 	lsl.w	r3, r2, r3
 800b04a:	693a      	ldr	r2, [r7, #16]
 800b04c:	4313      	orrs	r3, r2
 800b04e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	693a      	ldr	r2, [r7, #16]
 800b054:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	685b      	ldr	r3, [r3, #4]
 800b05a:	f003 0303 	and.w	r3, r3, #3
 800b05e:	2b03      	cmp	r3, #3
 800b060:	d118      	bne.n	800b094 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b066:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800b068:	2201      	movs	r2, #1
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	fa02 f303 	lsl.w	r3, r2, r3
 800b070:	43db      	mvns	r3, r3
 800b072:	693a      	ldr	r2, [r7, #16]
 800b074:	4013      	ands	r3, r2
 800b076:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	08db      	lsrs	r3, r3, #3
 800b07e:	f003 0201 	and.w	r2, r3, #1
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	fa02 f303 	lsl.w	r3, r2, r3
 800b088:	693a      	ldr	r2, [r7, #16]
 800b08a:	4313      	orrs	r3, r2
 800b08c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	693a      	ldr	r2, [r7, #16]
 800b092:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	68db      	ldr	r3, [r3, #12]
 800b098:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b09a:	697b      	ldr	r3, [r7, #20]
 800b09c:	005b      	lsls	r3, r3, #1
 800b09e:	2203      	movs	r2, #3
 800b0a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a4:	43db      	mvns	r3, r3
 800b0a6:	693a      	ldr	r2, [r7, #16]
 800b0a8:	4013      	ands	r3, r2
 800b0aa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	689a      	ldr	r2, [r3, #8]
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	005b      	lsls	r3, r3, #1
 800b0b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b0b8:	693a      	ldr	r2, [r7, #16]
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	693a      	ldr	r2, [r7, #16]
 800b0c2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	685b      	ldr	r3, [r3, #4]
 800b0c8:	2b02      	cmp	r3, #2
 800b0ca:	d003      	beq.n	800b0d4 <HAL_GPIO_Init+0x128>
 800b0cc:	683b      	ldr	r3, [r7, #0]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	2b12      	cmp	r3, #18
 800b0d2:	d123      	bne.n	800b11c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	08da      	lsrs	r2, r3, #3
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	3208      	adds	r2, #8
 800b0dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	f003 0307 	and.w	r3, r3, #7
 800b0e8:	009b      	lsls	r3, r3, #2
 800b0ea:	220f      	movs	r2, #15
 800b0ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b0f0:	43db      	mvns	r3, r3
 800b0f2:	693a      	ldr	r2, [r7, #16]
 800b0f4:	4013      	ands	r3, r2
 800b0f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	691a      	ldr	r2, [r3, #16]
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	f003 0307 	and.w	r3, r3, #7
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	fa02 f303 	lsl.w	r3, r2, r3
 800b108:	693a      	ldr	r2, [r7, #16]
 800b10a:	4313      	orrs	r3, r2
 800b10c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b10e:	697b      	ldr	r3, [r7, #20]
 800b110:	08da      	lsrs	r2, r3, #3
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	3208      	adds	r2, #8
 800b116:	6939      	ldr	r1, [r7, #16]
 800b118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	005b      	lsls	r3, r3, #1
 800b126:	2203      	movs	r2, #3
 800b128:	fa02 f303 	lsl.w	r3, r2, r3
 800b12c:	43db      	mvns	r3, r3
 800b12e:	693a      	ldr	r2, [r7, #16]
 800b130:	4013      	ands	r3, r2
 800b132:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	f003 0203 	and.w	r2, r3, #3
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	005b      	lsls	r3, r3, #1
 800b140:	fa02 f303 	lsl.w	r3, r2, r3
 800b144:	693a      	ldr	r2, [r7, #16]
 800b146:	4313      	orrs	r3, r2
 800b148:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	693a      	ldr	r2, [r7, #16]
 800b14e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b158:	2b00      	cmp	r3, #0
 800b15a:	f000 80ac 	beq.w	800b2b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b15e:	4b5f      	ldr	r3, [pc, #380]	; (800b2dc <HAL_GPIO_Init+0x330>)
 800b160:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b162:	4a5e      	ldr	r2, [pc, #376]	; (800b2dc <HAL_GPIO_Init+0x330>)
 800b164:	f043 0301 	orr.w	r3, r3, #1
 800b168:	6613      	str	r3, [r2, #96]	; 0x60
 800b16a:	4b5c      	ldr	r3, [pc, #368]	; (800b2dc <HAL_GPIO_Init+0x330>)
 800b16c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b16e:	f003 0301 	and.w	r3, r3, #1
 800b172:	60bb      	str	r3, [r7, #8]
 800b174:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b176:	4a5a      	ldr	r2, [pc, #360]	; (800b2e0 <HAL_GPIO_Init+0x334>)
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	089b      	lsrs	r3, r3, #2
 800b17c:	3302      	adds	r3, #2
 800b17e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b182:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	f003 0303 	and.w	r3, r3, #3
 800b18a:	009b      	lsls	r3, r3, #2
 800b18c:	220f      	movs	r2, #15
 800b18e:	fa02 f303 	lsl.w	r3, r2, r3
 800b192:	43db      	mvns	r3, r3
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	4013      	ands	r3, r2
 800b198:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b1a0:	d025      	beq.n	800b1ee <HAL_GPIO_Init+0x242>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	4a4f      	ldr	r2, [pc, #316]	; (800b2e4 <HAL_GPIO_Init+0x338>)
 800b1a6:	4293      	cmp	r3, r2
 800b1a8:	d01f      	beq.n	800b1ea <HAL_GPIO_Init+0x23e>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	4a4e      	ldr	r2, [pc, #312]	; (800b2e8 <HAL_GPIO_Init+0x33c>)
 800b1ae:	4293      	cmp	r3, r2
 800b1b0:	d019      	beq.n	800b1e6 <HAL_GPIO_Init+0x23a>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	4a4d      	ldr	r2, [pc, #308]	; (800b2ec <HAL_GPIO_Init+0x340>)
 800b1b6:	4293      	cmp	r3, r2
 800b1b8:	d013      	beq.n	800b1e2 <HAL_GPIO_Init+0x236>
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4a4c      	ldr	r2, [pc, #304]	; (800b2f0 <HAL_GPIO_Init+0x344>)
 800b1be:	4293      	cmp	r3, r2
 800b1c0:	d00d      	beq.n	800b1de <HAL_GPIO_Init+0x232>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4a4b      	ldr	r2, [pc, #300]	; (800b2f4 <HAL_GPIO_Init+0x348>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d007      	beq.n	800b1da <HAL_GPIO_Init+0x22e>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	4a4a      	ldr	r2, [pc, #296]	; (800b2f8 <HAL_GPIO_Init+0x34c>)
 800b1ce:	4293      	cmp	r3, r2
 800b1d0:	d101      	bne.n	800b1d6 <HAL_GPIO_Init+0x22a>
 800b1d2:	2306      	movs	r3, #6
 800b1d4:	e00c      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1d6:	2307      	movs	r3, #7
 800b1d8:	e00a      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1da:	2305      	movs	r3, #5
 800b1dc:	e008      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1de:	2304      	movs	r3, #4
 800b1e0:	e006      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1e2:	2303      	movs	r3, #3
 800b1e4:	e004      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1e6:	2302      	movs	r3, #2
 800b1e8:	e002      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	e000      	b.n	800b1f0 <HAL_GPIO_Init+0x244>
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	697a      	ldr	r2, [r7, #20]
 800b1f2:	f002 0203 	and.w	r2, r2, #3
 800b1f6:	0092      	lsls	r2, r2, #2
 800b1f8:	4093      	lsls	r3, r2
 800b1fa:	693a      	ldr	r2, [r7, #16]
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b200:	4937      	ldr	r1, [pc, #220]	; (800b2e0 <HAL_GPIO_Init+0x334>)
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	089b      	lsrs	r3, r3, #2
 800b206:	3302      	adds	r3, #2
 800b208:	693a      	ldr	r2, [r7, #16]
 800b20a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b20e:	4b3b      	ldr	r3, [pc, #236]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	43db      	mvns	r3, r3
 800b218:	693a      	ldr	r2, [r7, #16]
 800b21a:	4013      	ands	r3, r2
 800b21c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	685b      	ldr	r3, [r3, #4]
 800b222:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b226:	2b00      	cmp	r3, #0
 800b228:	d003      	beq.n	800b232 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800b22a:	693a      	ldr	r2, [r7, #16]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	4313      	orrs	r3, r2
 800b230:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b232:	4a32      	ldr	r2, [pc, #200]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b234:	693b      	ldr	r3, [r7, #16]
 800b236:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b238:	4b30      	ldr	r3, [pc, #192]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b23a:	685b      	ldr	r3, [r3, #4]
 800b23c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	43db      	mvns	r3, r3
 800b242:	693a      	ldr	r2, [r7, #16]
 800b244:	4013      	ands	r3, r2
 800b246:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	685b      	ldr	r3, [r3, #4]
 800b24c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b250:	2b00      	cmp	r3, #0
 800b252:	d003      	beq.n	800b25c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800b254:	693a      	ldr	r2, [r7, #16]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	4313      	orrs	r3, r2
 800b25a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b25c:	4a27      	ldr	r2, [pc, #156]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b25e:	693b      	ldr	r3, [r7, #16]
 800b260:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b262:	4b26      	ldr	r3, [pc, #152]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b264:	689b      	ldr	r3, [r3, #8]
 800b266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	43db      	mvns	r3, r3
 800b26c:	693a      	ldr	r2, [r7, #16]
 800b26e:	4013      	ands	r3, r2
 800b270:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b272:	683b      	ldr	r3, [r7, #0]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d003      	beq.n	800b286 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800b27e:	693a      	ldr	r2, [r7, #16]
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	4313      	orrs	r3, r2
 800b284:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b286:	4a1d      	ldr	r2, [pc, #116]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b28c:	4b1b      	ldr	r3, [pc, #108]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	43db      	mvns	r3, r3
 800b296:	693a      	ldr	r2, [r7, #16]
 800b298:	4013      	ands	r3, r2
 800b29a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b29c:	683b      	ldr	r3, [r7, #0]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d003      	beq.n	800b2b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800b2a8:	693a      	ldr	r2, [r7, #16]
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b2b0:	4a12      	ldr	r2, [pc, #72]	; (800b2fc <HAL_GPIO_Init+0x350>)
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800b2b6:	697b      	ldr	r3, [r7, #20]
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	fa22 f303 	lsr.w	r3, r2, r3
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	f47f ae78 	bne.w	800afbc <HAL_GPIO_Init+0x10>
  }
}
 800b2cc:	bf00      	nop
 800b2ce:	bf00      	nop
 800b2d0:	371c      	adds	r7, #28
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d8:	4770      	bx	lr
 800b2da:	bf00      	nop
 800b2dc:	40021000 	.word	0x40021000
 800b2e0:	40010000 	.word	0x40010000
 800b2e4:	48000400 	.word	0x48000400
 800b2e8:	48000800 	.word	0x48000800
 800b2ec:	48000c00 	.word	0x48000c00
 800b2f0:	48001000 	.word	0x48001000
 800b2f4:	48001400 	.word	0x48001400
 800b2f8:	48001800 	.word	0x48001800
 800b2fc:	40010400 	.word	0x40010400

0800b300 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b300:	b480      	push	{r7}
 800b302:	b087      	sub	sp, #28
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b30a:	2300      	movs	r3, #0
 800b30c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800b30e:	e0cd      	b.n	800b4ac <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800b310:	2201      	movs	r2, #1
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	fa02 f303 	lsl.w	r3, r2, r3
 800b318:	683a      	ldr	r2, [r7, #0]
 800b31a:	4013      	ands	r3, r2
 800b31c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	2b00      	cmp	r3, #0
 800b322:	f000 80c0 	beq.w	800b4a6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800b326:	4a68      	ldr	r2, [pc, #416]	; (800b4c8 <HAL_GPIO_DeInit+0x1c8>)
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	089b      	lsrs	r3, r3, #2
 800b32c:	3302      	adds	r3, #2
 800b32e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b332:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800b334:	697b      	ldr	r3, [r7, #20]
 800b336:	f003 0303 	and.w	r3, r3, #3
 800b33a:	009b      	lsls	r3, r3, #2
 800b33c:	220f      	movs	r2, #15
 800b33e:	fa02 f303 	lsl.w	r3, r2, r3
 800b342:	68fa      	ldr	r2, [r7, #12]
 800b344:	4013      	ands	r3, r2
 800b346:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b34e:	d025      	beq.n	800b39c <HAL_GPIO_DeInit+0x9c>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	4a5e      	ldr	r2, [pc, #376]	; (800b4cc <HAL_GPIO_DeInit+0x1cc>)
 800b354:	4293      	cmp	r3, r2
 800b356:	d01f      	beq.n	800b398 <HAL_GPIO_DeInit+0x98>
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	4a5d      	ldr	r2, [pc, #372]	; (800b4d0 <HAL_GPIO_DeInit+0x1d0>)
 800b35c:	4293      	cmp	r3, r2
 800b35e:	d019      	beq.n	800b394 <HAL_GPIO_DeInit+0x94>
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	4a5c      	ldr	r2, [pc, #368]	; (800b4d4 <HAL_GPIO_DeInit+0x1d4>)
 800b364:	4293      	cmp	r3, r2
 800b366:	d013      	beq.n	800b390 <HAL_GPIO_DeInit+0x90>
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	4a5b      	ldr	r2, [pc, #364]	; (800b4d8 <HAL_GPIO_DeInit+0x1d8>)
 800b36c:	4293      	cmp	r3, r2
 800b36e:	d00d      	beq.n	800b38c <HAL_GPIO_DeInit+0x8c>
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	4a5a      	ldr	r2, [pc, #360]	; (800b4dc <HAL_GPIO_DeInit+0x1dc>)
 800b374:	4293      	cmp	r3, r2
 800b376:	d007      	beq.n	800b388 <HAL_GPIO_DeInit+0x88>
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	4a59      	ldr	r2, [pc, #356]	; (800b4e0 <HAL_GPIO_DeInit+0x1e0>)
 800b37c:	4293      	cmp	r3, r2
 800b37e:	d101      	bne.n	800b384 <HAL_GPIO_DeInit+0x84>
 800b380:	2306      	movs	r3, #6
 800b382:	e00c      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b384:	2307      	movs	r3, #7
 800b386:	e00a      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b388:	2305      	movs	r3, #5
 800b38a:	e008      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b38c:	2304      	movs	r3, #4
 800b38e:	e006      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b390:	2303      	movs	r3, #3
 800b392:	e004      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b394:	2302      	movs	r3, #2
 800b396:	e002      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b398:	2301      	movs	r3, #1
 800b39a:	e000      	b.n	800b39e <HAL_GPIO_DeInit+0x9e>
 800b39c:	2300      	movs	r3, #0
 800b39e:	697a      	ldr	r2, [r7, #20]
 800b3a0:	f002 0203 	and.w	r2, r2, #3
 800b3a4:	0092      	lsls	r2, r2, #2
 800b3a6:	4093      	lsls	r3, r2
 800b3a8:	68fa      	ldr	r2, [r7, #12]
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d132      	bne.n	800b414 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800b3ae:	4b4d      	ldr	r3, [pc, #308]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3b0:	681a      	ldr	r2, [r3, #0]
 800b3b2:	693b      	ldr	r3, [r7, #16]
 800b3b4:	43db      	mvns	r3, r3
 800b3b6:	494b      	ldr	r1, [pc, #300]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3b8:	4013      	ands	r3, r2
 800b3ba:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800b3bc:	4b49      	ldr	r3, [pc, #292]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3be:	685a      	ldr	r2, [r3, #4]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	43db      	mvns	r3, r3
 800b3c4:	4947      	ldr	r1, [pc, #284]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3c6:	4013      	ands	r3, r2
 800b3c8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800b3ca:	4b46      	ldr	r3, [pc, #280]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3cc:	689a      	ldr	r2, [r3, #8]
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	43db      	mvns	r3, r3
 800b3d2:	4944      	ldr	r1, [pc, #272]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3d4:	4013      	ands	r3, r2
 800b3d6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800b3d8:	4b42      	ldr	r3, [pc, #264]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3da:	68da      	ldr	r2, [r3, #12]
 800b3dc:	693b      	ldr	r3, [r7, #16]
 800b3de:	43db      	mvns	r3, r3
 800b3e0:	4940      	ldr	r1, [pc, #256]	; (800b4e4 <HAL_GPIO_DeInit+0x1e4>)
 800b3e2:	4013      	ands	r3, r2
 800b3e4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	f003 0303 	and.w	r3, r3, #3
 800b3ec:	009b      	lsls	r3, r3, #2
 800b3ee:	220f      	movs	r2, #15
 800b3f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b3f4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800b3f6:	4a34      	ldr	r2, [pc, #208]	; (800b4c8 <HAL_GPIO_DeInit+0x1c8>)
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	089b      	lsrs	r3, r3, #2
 800b3fc:	3302      	adds	r3, #2
 800b3fe:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	43da      	mvns	r2, r3
 800b406:	4830      	ldr	r0, [pc, #192]	; (800b4c8 <HAL_GPIO_DeInit+0x1c8>)
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	089b      	lsrs	r3, r3, #2
 800b40c:	400a      	ands	r2, r1
 800b40e:	3302      	adds	r3, #2
 800b410:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	005b      	lsls	r3, r3, #1
 800b41c:	2103      	movs	r1, #3
 800b41e:	fa01 f303 	lsl.w	r3, r1, r3
 800b422:	431a      	orrs	r2, r3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800b428:	697b      	ldr	r3, [r7, #20]
 800b42a:	08da      	lsrs	r2, r3, #3
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	3208      	adds	r2, #8
 800b430:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	f003 0307 	and.w	r3, r3, #7
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	220f      	movs	r2, #15
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	43db      	mvns	r3, r3
 800b444:	697a      	ldr	r2, [r7, #20]
 800b446:	08d2      	lsrs	r2, r2, #3
 800b448:	4019      	ands	r1, r3
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	3208      	adds	r2, #8
 800b44e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	689a      	ldr	r2, [r3, #8]
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	005b      	lsls	r3, r3, #1
 800b45a:	2103      	movs	r1, #3
 800b45c:	fa01 f303 	lsl.w	r3, r1, r3
 800b460:	43db      	mvns	r3, r3
 800b462:	401a      	ands	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	685a      	ldr	r2, [r3, #4]
 800b46c:	2101      	movs	r1, #1
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	fa01 f303 	lsl.w	r3, r1, r3
 800b474:	43db      	mvns	r3, r3
 800b476:	401a      	ands	r2, r3
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	68da      	ldr	r2, [r3, #12]
 800b480:	697b      	ldr	r3, [r7, #20]
 800b482:	005b      	lsls	r3, r3, #1
 800b484:	2103      	movs	r1, #3
 800b486:	fa01 f303 	lsl.w	r3, r1, r3
 800b48a:	43db      	mvns	r3, r3
 800b48c:	401a      	ands	r2, r3
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b496:	2101      	movs	r1, #1
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	fa01 f303 	lsl.w	r3, r1, r3
 800b49e:	43db      	mvns	r3, r3
 800b4a0:	401a      	ands	r2, r3
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800b4a6:	697b      	ldr	r3, [r7, #20]
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800b4ac:	683a      	ldr	r2, [r7, #0]
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	fa22 f303 	lsr.w	r3, r2, r3
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	f47f af2b 	bne.w	800b310 <HAL_GPIO_DeInit+0x10>
  }
}
 800b4ba:	bf00      	nop
 800b4bc:	bf00      	nop
 800b4be:	371c      	adds	r7, #28
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c6:	4770      	bx	lr
 800b4c8:	40010000 	.word	0x40010000
 800b4cc:	48000400 	.word	0x48000400
 800b4d0:	48000800 	.word	0x48000800
 800b4d4:	48000c00 	.word	0x48000c00
 800b4d8:	48001000 	.word	0x48001000
 800b4dc:	48001400 	.word	0x48001400
 800b4e0:	48001800 	.word	0x48001800
 800b4e4:	40010400 	.word	0x40010400

0800b4e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	460b      	mov	r3, r1
 800b4f2:	807b      	strh	r3, [r7, #2]
 800b4f4:	4613      	mov	r3, r2
 800b4f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b4f8:	787b      	ldrb	r3, [r7, #1]
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d003      	beq.n	800b506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b4fe:	887a      	ldrh	r2, [r7, #2]
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b504:	e002      	b.n	800b50c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b506:	887a      	ldrh	r2, [r7, #2]
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b50c:	bf00      	nop
 800b50e:	370c      	adds	r7, #12
 800b510:	46bd      	mov	sp, r7
 800b512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b516:	4770      	bx	lr

0800b518 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b518:	b480      	push	{r7}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	460b      	mov	r3, r1
 800b522:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	695b      	ldr	r3, [r3, #20]
 800b528:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b52a:	887a      	ldrh	r2, [r7, #2]
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	4013      	ands	r3, r2
 800b530:	041a      	lsls	r2, r3, #16
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	43d9      	mvns	r1, r3
 800b536:	887b      	ldrh	r3, [r7, #2]
 800b538:	400b      	ands	r3, r1
 800b53a:	431a      	orrs	r2, r3
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	619a      	str	r2, [r3, #24]
}
 800b540:	bf00      	nop
 800b542:	3714      	adds	r7, #20
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr

0800b54c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b54c:	b580      	push	{r7, lr}
 800b54e:	b082      	sub	sp, #8
 800b550:	af00      	add	r7, sp, #0
 800b552:	4603      	mov	r3, r0
 800b554:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b556:	4b08      	ldr	r3, [pc, #32]	; (800b578 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b558:	695a      	ldr	r2, [r3, #20]
 800b55a:	88fb      	ldrh	r3, [r7, #6]
 800b55c:	4013      	ands	r3, r2
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d006      	beq.n	800b570 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b562:	4a05      	ldr	r2, [pc, #20]	; (800b578 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b564:	88fb      	ldrh	r3, [r7, #6]
 800b566:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b568:	88fb      	ldrh	r3, [r7, #6]
 800b56a:	4618      	mov	r0, r3
 800b56c:	f7f6 f8e2 	bl	8001734 <HAL_GPIO_EXTI_Callback>
  }
}
 800b570:	bf00      	nop
 800b572:	3708      	adds	r7, #8
 800b574:	46bd      	mov	sp, r7
 800b576:	bd80      	pop	{r7, pc}
 800b578:	40010400 	.word	0x40010400

0800b57c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b57c:	b580      	push	{r7, lr}
 800b57e:	b082      	sub	sp, #8
 800b580:	af00      	add	r7, sp, #0
 800b582:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d101      	bne.n	800b58e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b58a:	2301      	movs	r3, #1
 800b58c:	e081      	b.n	800b692 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b594:	b2db      	uxtb	r3, r3
 800b596:	2b00      	cmp	r3, #0
 800b598:	d106      	bne.n	800b5a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	2200      	movs	r2, #0
 800b59e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f7f6 fa5a 	bl	8001a5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	2224      	movs	r2, #36	; 0x24
 800b5ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	681a      	ldr	r2, [r3, #0]
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	f022 0201 	bic.w	r2, r2, #1
 800b5be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	685a      	ldr	r2, [r3, #4]
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b5cc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	689a      	ldr	r2, [r3, #8]
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b5dc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	68db      	ldr	r3, [r3, #12]
 800b5e2:	2b01      	cmp	r3, #1
 800b5e4:	d107      	bne.n	800b5f6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	689a      	ldr	r2, [r3, #8]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b5f2:	609a      	str	r2, [r3, #8]
 800b5f4:	e006      	b.n	800b604 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	689a      	ldr	r2, [r3, #8]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b602:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	68db      	ldr	r3, [r3, #12]
 800b608:	2b02      	cmp	r3, #2
 800b60a:	d104      	bne.n	800b616 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b614:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	685b      	ldr	r3, [r3, #4]
 800b61c:	687a      	ldr	r2, [r7, #4]
 800b61e:	6812      	ldr	r2, [r2, #0]
 800b620:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800b624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b628:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	68da      	ldr	r2, [r3, #12]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b638:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	691a      	ldr	r2, [r3, #16]
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	695b      	ldr	r3, [r3, #20]
 800b642:	ea42 0103 	orr.w	r1, r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	699b      	ldr	r3, [r3, #24]
 800b64a:	021a      	lsls	r2, r3, #8
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	430a      	orrs	r2, r1
 800b652:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	69d9      	ldr	r1, [r3, #28]
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	6a1a      	ldr	r2, [r3, #32]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	430a      	orrs	r2, r1
 800b662:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	681a      	ldr	r2, [r3, #0]
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	f042 0201 	orr.w	r2, r2, #1
 800b672:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	2220      	movs	r2, #32
 800b67e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	2200      	movs	r2, #0
 800b686:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b690:	2300      	movs	r3, #0
}
 800b692:	4618      	mov	r0, r3
 800b694:	3708      	adds	r7, #8
 800b696:	46bd      	mov	sp, r7
 800b698:	bd80      	pop	{r7, pc}

0800b69a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800b69a:	b580      	push	{r7, lr}
 800b69c:	b082      	sub	sp, #8
 800b69e:	af00      	add	r7, sp, #0
 800b6a0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d101      	bne.n	800b6ac <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	e021      	b.n	800b6f0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2224      	movs	r2, #36	; 0x24
 800b6b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	681a      	ldr	r2, [r3, #0]
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f022 0201 	bic.w	r2, r2, #1
 800b6c2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f7f6 fa27 	bl	8001b18 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	2200      	movs	r2, #0
 800b6dc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b6ee:	2300      	movs	r3, #0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3708      	adds	r7, #8
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b088      	sub	sp, #32
 800b6fc:	af02      	add	r7, sp, #8
 800b6fe:	60f8      	str	r0, [r7, #12]
 800b700:	607a      	str	r2, [r7, #4]
 800b702:	461a      	mov	r2, r3
 800b704:	460b      	mov	r3, r1
 800b706:	817b      	strh	r3, [r7, #10]
 800b708:	4613      	mov	r3, r2
 800b70a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b712:	b2db      	uxtb	r3, r3
 800b714:	2b20      	cmp	r3, #32
 800b716:	f040 80da 	bne.w	800b8ce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b720:	2b01      	cmp	r3, #1
 800b722:	d101      	bne.n	800b728 <HAL_I2C_Master_Transmit+0x30>
 800b724:	2302      	movs	r3, #2
 800b726:	e0d3      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	2201      	movs	r2, #1
 800b72c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b730:	f7ff fb2a 	bl	800ad88 <HAL_GetTick>
 800b734:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	9300      	str	r3, [sp, #0]
 800b73a:	2319      	movs	r3, #25
 800b73c:	2201      	movs	r2, #1
 800b73e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b742:	68f8      	ldr	r0, [r7, #12]
 800b744:	f000 fcd6 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800b748:	4603      	mov	r3, r0
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d001      	beq.n	800b752 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	e0be      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2221      	movs	r2, #33	; 0x21
 800b756:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2210      	movs	r2, #16
 800b75e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2200      	movs	r2, #0
 800b766:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	687a      	ldr	r2, [r7, #4]
 800b76c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	893a      	ldrh	r2, [r7, #8]
 800b772:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2200      	movs	r2, #0
 800b778:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b77a:	68fb      	ldr	r3, [r7, #12]
 800b77c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b77e:	b29b      	uxth	r3, r3
 800b780:	2bff      	cmp	r3, #255	; 0xff
 800b782:	d90e      	bls.n	800b7a2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	22ff      	movs	r2, #255	; 0xff
 800b788:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b78e:	b2da      	uxtb	r2, r3
 800b790:	8979      	ldrh	r1, [r7, #10]
 800b792:	4b51      	ldr	r3, [pc, #324]	; (800b8d8 <HAL_I2C_Master_Transmit+0x1e0>)
 800b794:	9300      	str	r3, [sp, #0]
 800b796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b79a:	68f8      	ldr	r0, [r7, #12]
 800b79c:	f000 fe38 	bl	800c410 <I2C_TransferConfig>
 800b7a0:	e06c      	b.n	800b87c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7a6:	b29a      	uxth	r2, r3
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b7b0:	b2da      	uxtb	r2, r3
 800b7b2:	8979      	ldrh	r1, [r7, #10]
 800b7b4:	4b48      	ldr	r3, [pc, #288]	; (800b8d8 <HAL_I2C_Master_Transmit+0x1e0>)
 800b7b6:	9300      	str	r3, [sp, #0]
 800b7b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f000 fe27 	bl	800c410 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b7c2:	e05b      	b.n	800b87c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b7c4:	697a      	ldr	r2, [r7, #20]
 800b7c6:	6a39      	ldr	r1, [r7, #32]
 800b7c8:	68f8      	ldr	r0, [r7, #12]
 800b7ca:	f000 fcd3 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d001      	beq.n	800b7d8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e07b      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7dc:	781a      	ldrb	r2, [r3, #0]
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7e8:	1c5a      	adds	r2, r3, #1
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	3b01      	subs	r3, #1
 800b7f6:	b29a      	uxth	r2, r3
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b800:	3b01      	subs	r3, #1
 800b802:	b29a      	uxth	r2, r3
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b80c:	b29b      	uxth	r3, r3
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d034      	beq.n	800b87c <HAL_I2C_Master_Transmit+0x184>
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b816:	2b00      	cmp	r3, #0
 800b818:	d130      	bne.n	800b87c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800b81a:	697b      	ldr	r3, [r7, #20]
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	6a3b      	ldr	r3, [r7, #32]
 800b820:	2200      	movs	r2, #0
 800b822:	2180      	movs	r1, #128	; 0x80
 800b824:	68f8      	ldr	r0, [r7, #12]
 800b826:	f000 fc65 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800b82a:	4603      	mov	r3, r0
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d001      	beq.n	800b834 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800b830:	2301      	movs	r3, #1
 800b832:	e04d      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b838:	b29b      	uxth	r3, r3
 800b83a:	2bff      	cmp	r3, #255	; 0xff
 800b83c:	d90e      	bls.n	800b85c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	22ff      	movs	r2, #255	; 0xff
 800b842:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b848:	b2da      	uxtb	r2, r3
 800b84a:	8979      	ldrh	r1, [r7, #10]
 800b84c:	2300      	movs	r3, #0
 800b84e:	9300      	str	r3, [sp, #0]
 800b850:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b854:	68f8      	ldr	r0, [r7, #12]
 800b856:	f000 fddb 	bl	800c410 <I2C_TransferConfig>
 800b85a:	e00f      	b.n	800b87c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b860:	b29a      	uxth	r2, r3
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b86a:	b2da      	uxtb	r2, r3
 800b86c:	8979      	ldrh	r1, [r7, #10]
 800b86e:	2300      	movs	r3, #0
 800b870:	9300      	str	r3, [sp, #0]
 800b872:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b876:	68f8      	ldr	r0, [r7, #12]
 800b878:	f000 fdca 	bl	800c410 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b880:	b29b      	uxth	r3, r3
 800b882:	2b00      	cmp	r3, #0
 800b884:	d19e      	bne.n	800b7c4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b886:	697a      	ldr	r2, [r7, #20]
 800b888:	6a39      	ldr	r1, [r7, #32]
 800b88a:	68f8      	ldr	r0, [r7, #12]
 800b88c:	f000 fcb2 	bl	800c1f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800b890:	4603      	mov	r3, r0
 800b892:	2b00      	cmp	r3, #0
 800b894:	d001      	beq.n	800b89a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	e01a      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	2220      	movs	r2, #32
 800b8a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	6859      	ldr	r1, [r3, #4]
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	681a      	ldr	r2, [r3, #0]
 800b8ac:	4b0b      	ldr	r3, [pc, #44]	; (800b8dc <HAL_I2C_Master_Transmit+0x1e4>)
 800b8ae:	400b      	ands	r3, r1
 800b8b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	2220      	movs	r2, #32
 800b8b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800b8ba:	68fb      	ldr	r3, [r7, #12]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	e000      	b.n	800b8d0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800b8ce:	2302      	movs	r3, #2
  }
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3718      	adds	r7, #24
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}
 800b8d8:	80002000 	.word	0x80002000
 800b8dc:	fe00e800 	.word	0xfe00e800

0800b8e0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b088      	sub	sp, #32
 800b8e4:	af02      	add	r7, sp, #8
 800b8e6:	60f8      	str	r0, [r7, #12]
 800b8e8:	607a      	str	r2, [r7, #4]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	460b      	mov	r3, r1
 800b8ee:	817b      	strh	r3, [r7, #10]
 800b8f0:	4613      	mov	r3, r2
 800b8f2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b8fa:	b2db      	uxtb	r3, r3
 800b8fc:	2b20      	cmp	r3, #32
 800b8fe:	f040 80db 	bne.w	800bab8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b908:	2b01      	cmp	r3, #1
 800b90a:	d101      	bne.n	800b910 <HAL_I2C_Master_Receive+0x30>
 800b90c:	2302      	movs	r3, #2
 800b90e:	e0d4      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2201      	movs	r2, #1
 800b914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800b918:	f7ff fa36 	bl	800ad88 <HAL_GetTick>
 800b91c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	9300      	str	r3, [sp, #0]
 800b922:	2319      	movs	r3, #25
 800b924:	2201      	movs	r2, #1
 800b926:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f000 fbe2 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800b930:	4603      	mov	r3, r0
 800b932:	2b00      	cmp	r3, #0
 800b934:	d001      	beq.n	800b93a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800b936:	2301      	movs	r3, #1
 800b938:	e0bf      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2222      	movs	r2, #34	; 0x22
 800b93e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	2210      	movs	r2, #16
 800b946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	2200      	movs	r2, #0
 800b94e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	687a      	ldr	r2, [r7, #4]
 800b954:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	893a      	ldrh	r2, [r7, #8]
 800b95a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	2200      	movs	r2, #0
 800b960:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b966:	b29b      	uxth	r3, r3
 800b968:	2bff      	cmp	r3, #255	; 0xff
 800b96a:	d90e      	bls.n	800b98a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800b96c:	68fb      	ldr	r3, [r7, #12]
 800b96e:	22ff      	movs	r2, #255	; 0xff
 800b970:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b976:	b2da      	uxtb	r2, r3
 800b978:	8979      	ldrh	r1, [r7, #10]
 800b97a:	4b52      	ldr	r3, [pc, #328]	; (800bac4 <HAL_I2C_Master_Receive+0x1e4>)
 800b97c:	9300      	str	r3, [sp, #0]
 800b97e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f000 fd44 	bl	800c410 <I2C_TransferConfig>
 800b988:	e06d      	b.n	800ba66 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b98e:	b29a      	uxth	r2, r3
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b998:	b2da      	uxtb	r2, r3
 800b99a:	8979      	ldrh	r1, [r7, #10]
 800b99c:	4b49      	ldr	r3, [pc, #292]	; (800bac4 <HAL_I2C_Master_Receive+0x1e4>)
 800b99e:	9300      	str	r3, [sp, #0]
 800b9a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b9a4:	68f8      	ldr	r0, [r7, #12]
 800b9a6:	f000 fd33 	bl	800c410 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800b9aa:	e05c      	b.n	800ba66 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800b9ac:	697a      	ldr	r2, [r7, #20]
 800b9ae:	6a39      	ldr	r1, [r7, #32]
 800b9b0:	68f8      	ldr	r0, [r7, #12]
 800b9b2:	f000 fc5b 	bl	800c26c <I2C_WaitOnRXNEFlagUntilTimeout>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d001      	beq.n	800b9c0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800b9bc:	2301      	movs	r3, #1
 800b9be:	e07c      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9ca:	b2d2      	uxtb	r2, r2
 800b9cc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9d2:	1c5a      	adds	r2, r3, #1
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	b29a      	uxth	r2, r3
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9e8:	b29b      	uxth	r3, r3
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	b29a      	uxth	r2, r3
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b9f6:	b29b      	uxth	r3, r3
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d034      	beq.n	800ba66 <HAL_I2C_Master_Receive+0x186>
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d130      	bne.n	800ba66 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800ba04:	697b      	ldr	r3, [r7, #20]
 800ba06:	9300      	str	r3, [sp, #0]
 800ba08:	6a3b      	ldr	r3, [r7, #32]
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	2180      	movs	r1, #128	; 0x80
 800ba0e:	68f8      	ldr	r0, [r7, #12]
 800ba10:	f000 fb70 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800ba14:	4603      	mov	r3, r0
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d001      	beq.n	800ba1e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800ba1a:	2301      	movs	r3, #1
 800ba1c:	e04d      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba22:	b29b      	uxth	r3, r3
 800ba24:	2bff      	cmp	r3, #255	; 0xff
 800ba26:	d90e      	bls.n	800ba46 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	22ff      	movs	r2, #255	; 0xff
 800ba2c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba32:	b2da      	uxtb	r2, r3
 800ba34:	8979      	ldrh	r1, [r7, #10]
 800ba36:	2300      	movs	r3, #0
 800ba38:	9300      	str	r3, [sp, #0]
 800ba3a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ba3e:	68f8      	ldr	r0, [r7, #12]
 800ba40:	f000 fce6 	bl	800c410 <I2C_TransferConfig>
 800ba44:	e00f      	b.n	800ba66 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba4a:	b29a      	uxth	r2, r3
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba54:	b2da      	uxtb	r2, r3
 800ba56:	8979      	ldrh	r1, [r7, #10]
 800ba58:	2300      	movs	r3, #0
 800ba5a:	9300      	str	r3, [sp, #0]
 800ba5c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ba60:	68f8      	ldr	r0, [r7, #12]
 800ba62:	f000 fcd5 	bl	800c410 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba6a:	b29b      	uxth	r3, r3
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d19d      	bne.n	800b9ac <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ba70:	697a      	ldr	r2, [r7, #20]
 800ba72:	6a39      	ldr	r1, [r7, #32]
 800ba74:	68f8      	ldr	r0, [r7, #12]
 800ba76:	f000 fbbd 	bl	800c1f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d001      	beq.n	800ba84 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800ba80:	2301      	movs	r3, #1
 800ba82:	e01a      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	2220      	movs	r2, #32
 800ba8a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	6859      	ldr	r1, [r3, #4]
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	681a      	ldr	r2, [r3, #0]
 800ba96:	4b0c      	ldr	r3, [pc, #48]	; (800bac8 <HAL_I2C_Master_Receive+0x1e8>)
 800ba98:	400b      	ands	r3, r1
 800ba9a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	2220      	movs	r2, #32
 800baa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2200      	movs	r2, #0
 800baa8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	2200      	movs	r2, #0
 800bab0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bab4:	2300      	movs	r3, #0
 800bab6:	e000      	b.n	800baba <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800bab8:	2302      	movs	r3, #2
  }
}
 800baba:	4618      	mov	r0, r3
 800babc:	3718      	adds	r7, #24
 800babe:	46bd      	mov	sp, r7
 800bac0:	bd80      	pop	{r7, pc}
 800bac2:	bf00      	nop
 800bac4:	80002400 	.word	0x80002400
 800bac8:	fe00e800 	.word	0xfe00e800

0800bacc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bacc:	b580      	push	{r7, lr}
 800bace:	b088      	sub	sp, #32
 800bad0:	af02      	add	r7, sp, #8
 800bad2:	60f8      	str	r0, [r7, #12]
 800bad4:	4608      	mov	r0, r1
 800bad6:	4611      	mov	r1, r2
 800bad8:	461a      	mov	r2, r3
 800bada:	4603      	mov	r3, r0
 800badc:	817b      	strh	r3, [r7, #10]
 800bade:	460b      	mov	r3, r1
 800bae0:	813b      	strh	r3, [r7, #8]
 800bae2:	4613      	mov	r3, r2
 800bae4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800baec:	b2db      	uxtb	r3, r3
 800baee:	2b20      	cmp	r3, #32
 800baf0:	f040 80f9 	bne.w	800bce6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800baf4:	6a3b      	ldr	r3, [r7, #32]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d002      	beq.n	800bb00 <HAL_I2C_Mem_Write+0x34>
 800bafa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d105      	bne.n	800bb0c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bb06:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	e0ed      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bb12:	2b01      	cmp	r3, #1
 800bb14:	d101      	bne.n	800bb1a <HAL_I2C_Mem_Write+0x4e>
 800bb16:	2302      	movs	r3, #2
 800bb18:	e0e6      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2201      	movs	r2, #1
 800bb1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bb22:	f7ff f931 	bl	800ad88 <HAL_GetTick>
 800bb26:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	9300      	str	r3, [sp, #0]
 800bb2c:	2319      	movs	r3, #25
 800bb2e:	2201      	movs	r2, #1
 800bb30:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bb34:	68f8      	ldr	r0, [r7, #12]
 800bb36:	f000 fadd 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800bb3a:	4603      	mov	r3, r0
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d001      	beq.n	800bb44 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800bb40:	2301      	movs	r3, #1
 800bb42:	e0d1      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2221      	movs	r2, #33	; 0x21
 800bb48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	2240      	movs	r2, #64	; 0x40
 800bb50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	2200      	movs	r2, #0
 800bb58:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	6a3a      	ldr	r2, [r7, #32]
 800bb5e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bb64:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bb6c:	88f8      	ldrh	r0, [r7, #6]
 800bb6e:	893a      	ldrh	r2, [r7, #8]
 800bb70:	8979      	ldrh	r1, [r7, #10]
 800bb72:	697b      	ldr	r3, [r7, #20]
 800bb74:	9301      	str	r3, [sp, #4]
 800bb76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb78:	9300      	str	r3, [sp, #0]
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	68f8      	ldr	r0, [r7, #12]
 800bb7e:	f000 f9ed 	bl	800bf5c <I2C_RequestMemoryWrite>
 800bb82:	4603      	mov	r3, r0
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d005      	beq.n	800bb94 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bb90:	2301      	movs	r3, #1
 800bb92:	e0a9      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb98:	b29b      	uxth	r3, r3
 800bb9a:	2bff      	cmp	r3, #255	; 0xff
 800bb9c:	d90e      	bls.n	800bbbc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	22ff      	movs	r2, #255	; 0xff
 800bba2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	8979      	ldrh	r1, [r7, #10]
 800bbac:	2300      	movs	r3, #0
 800bbae:	9300      	str	r3, [sp, #0]
 800bbb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bbb4:	68f8      	ldr	r0, [r7, #12]
 800bbb6:	f000 fc2b 	bl	800c410 <I2C_TransferConfig>
 800bbba:	e00f      	b.n	800bbdc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bbc0:	b29a      	uxth	r2, r3
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bbca:	b2da      	uxtb	r2, r3
 800bbcc:	8979      	ldrh	r1, [r7, #10]
 800bbce:	2300      	movs	r3, #0
 800bbd0:	9300      	str	r3, [sp, #0]
 800bbd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bbd6:	68f8      	ldr	r0, [r7, #12]
 800bbd8:	f000 fc1a 	bl	800c410 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bbdc:	697a      	ldr	r2, [r7, #20]
 800bbde:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bbe0:	68f8      	ldr	r0, [r7, #12]
 800bbe2:	f000 fac7 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d001      	beq.n	800bbf0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bbec:	2301      	movs	r3, #1
 800bbee:	e07b      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bbf4:	781a      	ldrb	r2, [r3, #0]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc00:	1c5a      	adds	r2, r3, #1
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	3b01      	subs	r3, #1
 800bc0e:	b29a      	uxth	r2, r3
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc18:	3b01      	subs	r3, #1
 800bc1a:	b29a      	uxth	r2, r3
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc24:	b29b      	uxth	r3, r3
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d034      	beq.n	800bc94 <HAL_I2C_Mem_Write+0x1c8>
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d130      	bne.n	800bc94 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc38:	2200      	movs	r2, #0
 800bc3a:	2180      	movs	r1, #128	; 0x80
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f000 fa59 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d001      	beq.n	800bc4c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e04d      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc50:	b29b      	uxth	r3, r3
 800bc52:	2bff      	cmp	r3, #255	; 0xff
 800bc54:	d90e      	bls.n	800bc74 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	22ff      	movs	r2, #255	; 0xff
 800bc5a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc60:	b2da      	uxtb	r2, r3
 800bc62:	8979      	ldrh	r1, [r7, #10]
 800bc64:	2300      	movs	r3, #0
 800bc66:	9300      	str	r3, [sp, #0]
 800bc68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bc6c:	68f8      	ldr	r0, [r7, #12]
 800bc6e:	f000 fbcf 	bl	800c410 <I2C_TransferConfig>
 800bc72:	e00f      	b.n	800bc94 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc78:	b29a      	uxth	r2, r3
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bc82:	b2da      	uxtb	r2, r3
 800bc84:	8979      	ldrh	r1, [r7, #10]
 800bc86:	2300      	movs	r3, #0
 800bc88:	9300      	str	r3, [sp, #0]
 800bc8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f000 fbbe 	bl	800c410 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d19e      	bne.n	800bbdc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bc9e:	697a      	ldr	r2, [r7, #20]
 800bca0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bca2:	68f8      	ldr	r0, [r7, #12]
 800bca4:	f000 faa6 	bl	800c1f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d001      	beq.n	800bcb2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bcae:	2301      	movs	r3, #1
 800bcb0:	e01a      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	2220      	movs	r2, #32
 800bcb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	6859      	ldr	r1, [r3, #4]
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	681a      	ldr	r2, [r3, #0]
 800bcc4:	4b0a      	ldr	r3, [pc, #40]	; (800bcf0 <HAL_I2C_Mem_Write+0x224>)
 800bcc6:	400b      	ands	r3, r1
 800bcc8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	2220      	movs	r2, #32
 800bcce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bce2:	2300      	movs	r3, #0
 800bce4:	e000      	b.n	800bce8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bce6:	2302      	movs	r3, #2
  }
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3718      	adds	r7, #24
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}
 800bcf0:	fe00e800 	.word	0xfe00e800

0800bcf4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b088      	sub	sp, #32
 800bcf8:	af02      	add	r7, sp, #8
 800bcfa:	60f8      	str	r0, [r7, #12]
 800bcfc:	4608      	mov	r0, r1
 800bcfe:	4611      	mov	r1, r2
 800bd00:	461a      	mov	r2, r3
 800bd02:	4603      	mov	r3, r0
 800bd04:	817b      	strh	r3, [r7, #10]
 800bd06:	460b      	mov	r3, r1
 800bd08:	813b      	strh	r3, [r7, #8]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bd14:	b2db      	uxtb	r3, r3
 800bd16:	2b20      	cmp	r3, #32
 800bd18:	f040 80fd 	bne.w	800bf16 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd1c:	6a3b      	ldr	r3, [r7, #32]
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d002      	beq.n	800bd28 <HAL_I2C_Mem_Read+0x34>
 800bd22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d105      	bne.n	800bd34 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bd2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bd30:	2301      	movs	r3, #1
 800bd32:	e0f1      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	d101      	bne.n	800bd42 <HAL_I2C_Mem_Read+0x4e>
 800bd3e:	2302      	movs	r3, #2
 800bd40:	e0ea      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2201      	movs	r2, #1
 800bd46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bd4a:	f7ff f81d 	bl	800ad88 <HAL_GetTick>
 800bd4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bd50:	697b      	ldr	r3, [r7, #20]
 800bd52:	9300      	str	r3, [sp, #0]
 800bd54:	2319      	movs	r3, #25
 800bd56:	2201      	movs	r2, #1
 800bd58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bd5c:	68f8      	ldr	r0, [r7, #12]
 800bd5e:	f000 f9c9 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800bd62:	4603      	mov	r3, r0
 800bd64:	2b00      	cmp	r3, #0
 800bd66:	d001      	beq.n	800bd6c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e0d5      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	2222      	movs	r2, #34	; 0x22
 800bd70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bd74:	68fb      	ldr	r3, [r7, #12]
 800bd76:	2240      	movs	r2, #64	; 0x40
 800bd78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	6a3a      	ldr	r2, [r7, #32]
 800bd86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bd8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	2200      	movs	r2, #0
 800bd92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bd94:	88f8      	ldrh	r0, [r7, #6]
 800bd96:	893a      	ldrh	r2, [r7, #8]
 800bd98:	8979      	ldrh	r1, [r7, #10]
 800bd9a:	697b      	ldr	r3, [r7, #20]
 800bd9c:	9301      	str	r3, [sp, #4]
 800bd9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bda0:	9300      	str	r3, [sp, #0]
 800bda2:	4603      	mov	r3, r0
 800bda4:	68f8      	ldr	r0, [r7, #12]
 800bda6:	f000 f92d 	bl	800c004 <I2C_RequestMemoryRead>
 800bdaa:	4603      	mov	r3, r0
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d005      	beq.n	800bdbc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e0ad      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	2bff      	cmp	r3, #255	; 0xff
 800bdc4:	d90e      	bls.n	800bde4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	22ff      	movs	r2, #255	; 0xff
 800bdca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdd0:	b2da      	uxtb	r2, r3
 800bdd2:	8979      	ldrh	r1, [r7, #10]
 800bdd4:	4b52      	ldr	r3, [pc, #328]	; (800bf20 <HAL_I2C_Mem_Read+0x22c>)
 800bdd6:	9300      	str	r3, [sp, #0]
 800bdd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bddc:	68f8      	ldr	r0, [r7, #12]
 800bdde:	f000 fb17 	bl	800c410 <I2C_TransferConfig>
 800bde2:	e00f      	b.n	800be04 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bde8:	b29a      	uxth	r2, r3
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bdf2:	b2da      	uxtb	r2, r3
 800bdf4:	8979      	ldrh	r1, [r7, #10]
 800bdf6:	4b4a      	ldr	r3, [pc, #296]	; (800bf20 <HAL_I2C_Mem_Read+0x22c>)
 800bdf8:	9300      	str	r3, [sp, #0]
 800bdfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bdfe:	68f8      	ldr	r0, [r7, #12]
 800be00:	f000 fb06 	bl	800c410 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800be04:	697b      	ldr	r3, [r7, #20]
 800be06:	9300      	str	r3, [sp, #0]
 800be08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0a:	2200      	movs	r2, #0
 800be0c:	2104      	movs	r1, #4
 800be0e:	68f8      	ldr	r0, [r7, #12]
 800be10:	f000 f970 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800be14:	4603      	mov	r3, r0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d001      	beq.n	800be1e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800be1a:	2301      	movs	r3, #1
 800be1c:	e07c      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be28:	b2d2      	uxtb	r2, r2
 800be2a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be30:	1c5a      	adds	r2, r3, #1
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be3a:	3b01      	subs	r3, #1
 800be3c:	b29a      	uxth	r2, r3
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800be42:	68fb      	ldr	r3, [r7, #12]
 800be44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be46:	b29b      	uxth	r3, r3
 800be48:	3b01      	subs	r3, #1
 800be4a:	b29a      	uxth	r2, r3
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be54:	b29b      	uxth	r3, r3
 800be56:	2b00      	cmp	r3, #0
 800be58:	d034      	beq.n	800bec4 <HAL_I2C_Mem_Read+0x1d0>
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d130      	bne.n	800bec4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	9300      	str	r3, [sp, #0]
 800be66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be68:	2200      	movs	r2, #0
 800be6a:	2180      	movs	r1, #128	; 0x80
 800be6c:	68f8      	ldr	r0, [r7, #12]
 800be6e:	f000 f941 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800be72:	4603      	mov	r3, r0
 800be74:	2b00      	cmp	r3, #0
 800be76:	d001      	beq.n	800be7c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800be78:	2301      	movs	r3, #1
 800be7a:	e04d      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800be80:	b29b      	uxth	r3, r3
 800be82:	2bff      	cmp	r3, #255	; 0xff
 800be84:	d90e      	bls.n	800bea4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800be86:	68fb      	ldr	r3, [r7, #12]
 800be88:	22ff      	movs	r2, #255	; 0xff
 800be8a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800be90:	b2da      	uxtb	r2, r3
 800be92:	8979      	ldrh	r1, [r7, #10]
 800be94:	2300      	movs	r3, #0
 800be96:	9300      	str	r3, [sp, #0]
 800be98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f000 fab7 	bl	800c410 <I2C_TransferConfig>
 800bea2:	e00f      	b.n	800bec4 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bea8:	b29a      	uxth	r2, r3
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800beb2:	b2da      	uxtb	r2, r3
 800beb4:	8979      	ldrh	r1, [r7, #10]
 800beb6:	2300      	movs	r3, #0
 800beb8:	9300      	str	r3, [sp, #0]
 800beba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bebe:	68f8      	ldr	r0, [r7, #12]
 800bec0:	f000 faa6 	bl	800c410 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bec8:	b29b      	uxth	r3, r3
 800beca:	2b00      	cmp	r3, #0
 800becc:	d19a      	bne.n	800be04 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bece:	697a      	ldr	r2, [r7, #20]
 800bed0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bed2:	68f8      	ldr	r0, [r7, #12]
 800bed4:	f000 f98e 	bl	800c1f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bed8:	4603      	mov	r3, r0
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d001      	beq.n	800bee2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800bede:	2301      	movs	r3, #1
 800bee0:	e01a      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	2220      	movs	r2, #32
 800bee8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	6859      	ldr	r1, [r3, #4]
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	681a      	ldr	r2, [r3, #0]
 800bef4:	4b0b      	ldr	r3, [pc, #44]	; (800bf24 <HAL_I2C_Mem_Read+0x230>)
 800bef6:	400b      	ands	r3, r1
 800bef8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	2220      	movs	r2, #32
 800befe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	2200      	movs	r2, #0
 800bf06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bf12:	2300      	movs	r3, #0
 800bf14:	e000      	b.n	800bf18 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800bf16:	2302      	movs	r3, #2
  }
}
 800bf18:	4618      	mov	r0, r3
 800bf1a:	3718      	adds	r7, #24
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	bd80      	pop	{r7, pc}
 800bf20:	80002400 	.word	0x80002400
 800bf24:	fe00e800 	.word	0xfe00e800

0800bf28 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800bf28:	b480      	push	{r7}
 800bf2a:	b083      	sub	sp, #12
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bf36:	b2db      	uxtb	r3, r3
}
 800bf38:	4618      	mov	r0, r3
 800bf3a:	370c      	adds	r7, #12
 800bf3c:	46bd      	mov	sp, r7
 800bf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf42:	4770      	bx	lr

0800bf44 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800bf44:	b480      	push	{r7}
 800bf46:	b083      	sub	sp, #12
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800bf50:	4618      	mov	r0, r3
 800bf52:	370c      	adds	r7, #12
 800bf54:	46bd      	mov	sp, r7
 800bf56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5a:	4770      	bx	lr

0800bf5c <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800bf5c:	b580      	push	{r7, lr}
 800bf5e:	b086      	sub	sp, #24
 800bf60:	af02      	add	r7, sp, #8
 800bf62:	60f8      	str	r0, [r7, #12]
 800bf64:	4608      	mov	r0, r1
 800bf66:	4611      	mov	r1, r2
 800bf68:	461a      	mov	r2, r3
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	817b      	strh	r3, [r7, #10]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	813b      	strh	r3, [r7, #8]
 800bf72:	4613      	mov	r3, r2
 800bf74:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800bf76:	88fb      	ldrh	r3, [r7, #6]
 800bf78:	b2da      	uxtb	r2, r3
 800bf7a:	8979      	ldrh	r1, [r7, #10]
 800bf7c:	4b20      	ldr	r3, [pc, #128]	; (800c000 <I2C_RequestMemoryWrite+0xa4>)
 800bf7e:	9300      	str	r3, [sp, #0]
 800bf80:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bf84:	68f8      	ldr	r0, [r7, #12]
 800bf86:	f000 fa43 	bl	800c410 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf8a:	69fa      	ldr	r2, [r7, #28]
 800bf8c:	69b9      	ldr	r1, [r7, #24]
 800bf8e:	68f8      	ldr	r0, [r7, #12]
 800bf90:	f000 f8f0 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d001      	beq.n	800bf9e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	e02c      	b.n	800bff8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bf9e:	88fb      	ldrh	r3, [r7, #6]
 800bfa0:	2b01      	cmp	r3, #1
 800bfa2:	d105      	bne.n	800bfb0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bfa4:	893b      	ldrh	r3, [r7, #8]
 800bfa6:	b2da      	uxtb	r2, r3
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	629a      	str	r2, [r3, #40]	; 0x28
 800bfae:	e015      	b.n	800bfdc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bfb0:	893b      	ldrh	r3, [r7, #8]
 800bfb2:	0a1b      	lsrs	r3, r3, #8
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	b2da      	uxtb	r2, r3
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bfbe:	69fa      	ldr	r2, [r7, #28]
 800bfc0:	69b9      	ldr	r1, [r7, #24]
 800bfc2:	68f8      	ldr	r0, [r7, #12]
 800bfc4:	f000 f8d6 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d001      	beq.n	800bfd2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800bfce:	2301      	movs	r3, #1
 800bfd0:	e012      	b.n	800bff8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bfd2:	893b      	ldrh	r3, [r7, #8]
 800bfd4:	b2da      	uxtb	r2, r3
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bfdc:	69fb      	ldr	r3, [r7, #28]
 800bfde:	9300      	str	r3, [sp, #0]
 800bfe0:	69bb      	ldr	r3, [r7, #24]
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	2180      	movs	r1, #128	; 0x80
 800bfe6:	68f8      	ldr	r0, [r7, #12]
 800bfe8:	f000 f884 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d001      	beq.n	800bff6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	e000      	b.n	800bff8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800bff6:	2300      	movs	r3, #0
}
 800bff8:	4618      	mov	r0, r3
 800bffa:	3710      	adds	r7, #16
 800bffc:	46bd      	mov	sp, r7
 800bffe:	bd80      	pop	{r7, pc}
 800c000:	80002000 	.word	0x80002000

0800c004 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800c004:	b580      	push	{r7, lr}
 800c006:	b086      	sub	sp, #24
 800c008:	af02      	add	r7, sp, #8
 800c00a:	60f8      	str	r0, [r7, #12]
 800c00c:	4608      	mov	r0, r1
 800c00e:	4611      	mov	r1, r2
 800c010:	461a      	mov	r2, r3
 800c012:	4603      	mov	r3, r0
 800c014:	817b      	strh	r3, [r7, #10]
 800c016:	460b      	mov	r3, r1
 800c018:	813b      	strh	r3, [r7, #8]
 800c01a:	4613      	mov	r3, r2
 800c01c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800c01e:	88fb      	ldrh	r3, [r7, #6]
 800c020:	b2da      	uxtb	r2, r3
 800c022:	8979      	ldrh	r1, [r7, #10]
 800c024:	4b20      	ldr	r3, [pc, #128]	; (800c0a8 <I2C_RequestMemoryRead+0xa4>)
 800c026:	9300      	str	r3, [sp, #0]
 800c028:	2300      	movs	r3, #0
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f000 f9f0 	bl	800c410 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c030:	69fa      	ldr	r2, [r7, #28]
 800c032:	69b9      	ldr	r1, [r7, #24]
 800c034:	68f8      	ldr	r0, [r7, #12]
 800c036:	f000 f89d 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800c03a:	4603      	mov	r3, r0
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d001      	beq.n	800c044 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800c040:	2301      	movs	r3, #1
 800c042:	e02c      	b.n	800c09e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800c044:	88fb      	ldrh	r3, [r7, #6]
 800c046:	2b01      	cmp	r3, #1
 800c048:	d105      	bne.n	800c056 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c04a:	893b      	ldrh	r3, [r7, #8]
 800c04c:	b2da      	uxtb	r2, r3
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	629a      	str	r2, [r3, #40]	; 0x28
 800c054:	e015      	b.n	800c082 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800c056:	893b      	ldrh	r3, [r7, #8]
 800c058:	0a1b      	lsrs	r3, r3, #8
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	b2da      	uxtb	r2, r3
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800c064:	69fa      	ldr	r2, [r7, #28]
 800c066:	69b9      	ldr	r1, [r7, #24]
 800c068:	68f8      	ldr	r0, [r7, #12]
 800c06a:	f000 f883 	bl	800c174 <I2C_WaitOnTXISFlagUntilTimeout>
 800c06e:	4603      	mov	r3, r0
 800c070:	2b00      	cmp	r3, #0
 800c072:	d001      	beq.n	800c078 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	e012      	b.n	800c09e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800c078:	893b      	ldrh	r3, [r7, #8]
 800c07a:	b2da      	uxtb	r2, r3
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800c082:	69fb      	ldr	r3, [r7, #28]
 800c084:	9300      	str	r3, [sp, #0]
 800c086:	69bb      	ldr	r3, [r7, #24]
 800c088:	2200      	movs	r2, #0
 800c08a:	2140      	movs	r1, #64	; 0x40
 800c08c:	68f8      	ldr	r0, [r7, #12]
 800c08e:	f000 f831 	bl	800c0f4 <I2C_WaitOnFlagUntilTimeout>
 800c092:	4603      	mov	r3, r0
 800c094:	2b00      	cmp	r3, #0
 800c096:	d001      	beq.n	800c09c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800c098:	2301      	movs	r3, #1
 800c09a:	e000      	b.n	800c09e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800c09c:	2300      	movs	r3, #0
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3710      	adds	r7, #16
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	bd80      	pop	{r7, pc}
 800c0a6:	bf00      	nop
 800c0a8:	80002000 	.word	0x80002000

0800c0ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800c0ac:	b480      	push	{r7}
 800c0ae:	b083      	sub	sp, #12
 800c0b0:	af00      	add	r7, sp, #0
 800c0b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	699b      	ldr	r3, [r3, #24]
 800c0ba:	f003 0302 	and.w	r3, r3, #2
 800c0be:	2b02      	cmp	r3, #2
 800c0c0:	d103      	bne.n	800c0ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	2200      	movs	r2, #0
 800c0c8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	699b      	ldr	r3, [r3, #24]
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d007      	beq.n	800c0e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	699a      	ldr	r2, [r3, #24]
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	f042 0201 	orr.w	r2, r2, #1
 800c0e6:	619a      	str	r2, [r3, #24]
  }
}
 800c0e8:	bf00      	nop
 800c0ea:	370c      	adds	r7, #12
 800c0ec:	46bd      	mov	sp, r7
 800c0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f2:	4770      	bx	lr

0800c0f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800c0f4:	b580      	push	{r7, lr}
 800c0f6:	b084      	sub	sp, #16
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	60f8      	str	r0, [r7, #12]
 800c0fc:	60b9      	str	r1, [r7, #8]
 800c0fe:	603b      	str	r3, [r7, #0]
 800c100:	4613      	mov	r3, r2
 800c102:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c104:	e022      	b.n	800c14c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c10c:	d01e      	beq.n	800c14c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c10e:	f7fe fe3b 	bl	800ad88 <HAL_GetTick>
 800c112:	4602      	mov	r2, r0
 800c114:	69bb      	ldr	r3, [r7, #24]
 800c116:	1ad3      	subs	r3, r2, r3
 800c118:	683a      	ldr	r2, [r7, #0]
 800c11a:	429a      	cmp	r2, r3
 800c11c:	d302      	bcc.n	800c124 <I2C_WaitOnFlagUntilTimeout+0x30>
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d113      	bne.n	800c14c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c128:	f043 0220 	orr.w	r2, r3, #32
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	2220      	movs	r2, #32
 800c134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	2200      	movs	r2, #0
 800c13c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	2200      	movs	r2, #0
 800c144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800c148:	2301      	movs	r3, #1
 800c14a:	e00f      	b.n	800c16c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	699a      	ldr	r2, [r3, #24]
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	4013      	ands	r3, r2
 800c156:	68ba      	ldr	r2, [r7, #8]
 800c158:	429a      	cmp	r2, r3
 800c15a:	bf0c      	ite	eq
 800c15c:	2301      	moveq	r3, #1
 800c15e:	2300      	movne	r3, #0
 800c160:	b2db      	uxtb	r3, r3
 800c162:	461a      	mov	r2, r3
 800c164:	79fb      	ldrb	r3, [r7, #7]
 800c166:	429a      	cmp	r2, r3
 800c168:	d0cd      	beq.n	800c106 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c16a:	2300      	movs	r3, #0
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3710      	adds	r7, #16
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}

0800c174 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b084      	sub	sp, #16
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c180:	e02c      	b.n	800c1dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c182:	687a      	ldr	r2, [r7, #4]
 800c184:	68b9      	ldr	r1, [r7, #8]
 800c186:	68f8      	ldr	r0, [r7, #12]
 800c188:	f000 f8dc 	bl	800c344 <I2C_IsAcknowledgeFailed>
 800c18c:	4603      	mov	r3, r0
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d001      	beq.n	800c196 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c192:	2301      	movs	r3, #1
 800c194:	e02a      	b.n	800c1ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c19c:	d01e      	beq.n	800c1dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c19e:	f7fe fdf3 	bl	800ad88 <HAL_GetTick>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	1ad3      	subs	r3, r2, r3
 800c1a8:	68ba      	ldr	r2, [r7, #8]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d302      	bcc.n	800c1b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c1ae:	68bb      	ldr	r3, [r7, #8]
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d113      	bne.n	800c1dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c1b8:	f043 0220 	orr.w	r2, r3, #32
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	2220      	movs	r2, #32
 800c1c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c1c8:	68fb      	ldr	r3, [r7, #12]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	e007      	b.n	800c1ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	699b      	ldr	r3, [r3, #24]
 800c1e2:	f003 0302 	and.w	r3, r3, #2
 800c1e6:	2b02      	cmp	r3, #2
 800c1e8:	d1cb      	bne.n	800c182 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3710      	adds	r7, #16
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c1f4:	b580      	push	{r7, lr}
 800c1f6:	b084      	sub	sp, #16
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c200:	e028      	b.n	800c254 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c202:	687a      	ldr	r2, [r7, #4]
 800c204:	68b9      	ldr	r1, [r7, #8]
 800c206:	68f8      	ldr	r0, [r7, #12]
 800c208:	f000 f89c 	bl	800c344 <I2C_IsAcknowledgeFailed>
 800c20c:	4603      	mov	r3, r0
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d001      	beq.n	800c216 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c212:	2301      	movs	r3, #1
 800c214:	e026      	b.n	800c264 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c216:	f7fe fdb7 	bl	800ad88 <HAL_GetTick>
 800c21a:	4602      	mov	r2, r0
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	1ad3      	subs	r3, r2, r3
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	429a      	cmp	r2, r3
 800c224:	d302      	bcc.n	800c22c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d113      	bne.n	800c254 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c22c:	68fb      	ldr	r3, [r7, #12]
 800c22e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c230:	f043 0220 	orr.w	r2, r3, #32
 800c234:	68fb      	ldr	r3, [r7, #12]
 800c236:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	2220      	movs	r2, #32
 800c23c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	2200      	movs	r2, #0
 800c244:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2200      	movs	r2, #0
 800c24c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c250:	2301      	movs	r3, #1
 800c252:	e007      	b.n	800c264 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	699b      	ldr	r3, [r3, #24]
 800c25a:	f003 0320 	and.w	r3, r3, #32
 800c25e:	2b20      	cmp	r3, #32
 800c260:	d1cf      	bne.n	800c202 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c262:	2300      	movs	r3, #0
}
 800c264:	4618      	mov	r0, r3
 800c266:	3710      	adds	r7, #16
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}

0800c26c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c26c:	b580      	push	{r7, lr}
 800c26e:	b084      	sub	sp, #16
 800c270:	af00      	add	r7, sp, #0
 800c272:	60f8      	str	r0, [r7, #12]
 800c274:	60b9      	str	r1, [r7, #8]
 800c276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c278:	e055      	b.n	800c326 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800c27a:	687a      	ldr	r2, [r7, #4]
 800c27c:	68b9      	ldr	r1, [r7, #8]
 800c27e:	68f8      	ldr	r0, [r7, #12]
 800c280:	f000 f860 	bl	800c344 <I2C_IsAcknowledgeFailed>
 800c284:	4603      	mov	r3, r0
 800c286:	2b00      	cmp	r3, #0
 800c288:	d001      	beq.n	800c28e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c28a:	2301      	movs	r3, #1
 800c28c:	e053      	b.n	800c336 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	699b      	ldr	r3, [r3, #24]
 800c294:	f003 0320 	and.w	r3, r3, #32
 800c298:	2b20      	cmp	r3, #32
 800c29a:	d129      	bne.n	800c2f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	699b      	ldr	r3, [r3, #24]
 800c2a2:	f003 0304 	and.w	r3, r3, #4
 800c2a6:	2b04      	cmp	r3, #4
 800c2a8:	d105      	bne.n	800c2b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d001      	beq.n	800c2b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	e03f      	b.n	800c336 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	2220      	movs	r2, #32
 800c2bc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	6859      	ldr	r1, [r3, #4]
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	4b1d      	ldr	r3, [pc, #116]	; (800c340 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 800c2ca:	400b      	ands	r3, r1
 800c2cc:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	2220      	movs	r2, #32
 800c2d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e022      	b.n	800c336 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c2f0:	f7fe fd4a 	bl	800ad88 <HAL_GetTick>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	1ad3      	subs	r3, r2, r3
 800c2fa:	68ba      	ldr	r2, [r7, #8]
 800c2fc:	429a      	cmp	r2, r3
 800c2fe:	d302      	bcc.n	800c306 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800c300:	68bb      	ldr	r3, [r7, #8]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d10f      	bne.n	800c326 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c30a:	f043 0220 	orr.w	r2, r3, #32
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2220      	movs	r2, #32
 800c316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2200      	movs	r2, #0
 800c31e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800c322:	2301      	movs	r3, #1
 800c324:	e007      	b.n	800c336 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	699b      	ldr	r3, [r3, #24]
 800c32c:	f003 0304 	and.w	r3, r3, #4
 800c330:	2b04      	cmp	r3, #4
 800c332:	d1a2      	bne.n	800c27a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800c334:	2300      	movs	r3, #0
}
 800c336:	4618      	mov	r0, r3
 800c338:	3710      	adds	r7, #16
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}
 800c33e:	bf00      	nop
 800c340:	fe00e800 	.word	0xfe00e800

0800c344 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b084      	sub	sp, #16
 800c348:	af00      	add	r7, sp, #0
 800c34a:	60f8      	str	r0, [r7, #12]
 800c34c:	60b9      	str	r1, [r7, #8]
 800c34e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	699b      	ldr	r3, [r3, #24]
 800c356:	f003 0310 	and.w	r3, r3, #16
 800c35a:	2b10      	cmp	r3, #16
 800c35c:	d151      	bne.n	800c402 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c35e:	e022      	b.n	800c3a6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c366:	d01e      	beq.n	800c3a6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c368:	f7fe fd0e 	bl	800ad88 <HAL_GetTick>
 800c36c:	4602      	mov	r2, r0
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	1ad3      	subs	r3, r2, r3
 800c372:	68ba      	ldr	r2, [r7, #8]
 800c374:	429a      	cmp	r2, r3
 800c376:	d302      	bcc.n	800c37e <I2C_IsAcknowledgeFailed+0x3a>
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d113      	bne.n	800c3a6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c382:	f043 0220 	orr.w	r2, r3, #32
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2220      	movs	r2, #32
 800c38e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	2200      	movs	r2, #0
 800c396:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	2200      	movs	r2, #0
 800c39e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	e02e      	b.n	800c404 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	699b      	ldr	r3, [r3, #24]
 800c3ac:	f003 0320 	and.w	r3, r3, #32
 800c3b0:	2b20      	cmp	r3, #32
 800c3b2:	d1d5      	bne.n	800c360 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	2210      	movs	r2, #16
 800c3ba:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	2220      	movs	r2, #32
 800c3c2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c3c4:	68f8      	ldr	r0, [r7, #12]
 800c3c6:	f7ff fe71 	bl	800c0ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	6859      	ldr	r1, [r3, #4]
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	681a      	ldr	r2, [r3, #0]
 800c3d4:	4b0d      	ldr	r3, [pc, #52]	; (800c40c <I2C_IsAcknowledgeFailed+0xc8>)
 800c3d6:	400b      	ands	r3, r1
 800c3d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c3de:	f043 0204 	orr.w	r2, r3, #4
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	2220      	movs	r2, #32
 800c3ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800c3fe:	2301      	movs	r3, #1
 800c400:	e000      	b.n	800c404 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800c402:	2300      	movs	r3, #0
}
 800c404:	4618      	mov	r0, r3
 800c406:	3710      	adds	r7, #16
 800c408:	46bd      	mov	sp, r7
 800c40a:	bd80      	pop	{r7, pc}
 800c40c:	fe00e800 	.word	0xfe00e800

0800c410 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c410:	b480      	push	{r7}
 800c412:	b085      	sub	sp, #20
 800c414:	af00      	add	r7, sp, #0
 800c416:	60f8      	str	r0, [r7, #12]
 800c418:	607b      	str	r3, [r7, #4]
 800c41a:	460b      	mov	r3, r1
 800c41c:	817b      	strh	r3, [r7, #10]
 800c41e:	4613      	mov	r3, r2
 800c420:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	685a      	ldr	r2, [r3, #4]
 800c428:	69bb      	ldr	r3, [r7, #24]
 800c42a:	0d5b      	lsrs	r3, r3, #21
 800c42c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c430:	4b0d      	ldr	r3, [pc, #52]	; (800c468 <I2C_TransferConfig+0x58>)
 800c432:	430b      	orrs	r3, r1
 800c434:	43db      	mvns	r3, r3
 800c436:	ea02 0103 	and.w	r1, r2, r3
 800c43a:	897b      	ldrh	r3, [r7, #10]
 800c43c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800c440:	7a7b      	ldrb	r3, [r7, #9]
 800c442:	041b      	lsls	r3, r3, #16
 800c444:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c448:	431a      	orrs	r2, r3
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	431a      	orrs	r2, r3
 800c44e:	69bb      	ldr	r3, [r7, #24]
 800c450:	431a      	orrs	r2, r3
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	430a      	orrs	r2, r1
 800c458:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800c45a:	bf00      	nop
 800c45c:	3714      	adds	r7, #20
 800c45e:	46bd      	mov	sp, r7
 800c460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop
 800c468:	03ff63ff 	.word	0x03ff63ff

0800c46c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c47c:	b2db      	uxtb	r3, r3
 800c47e:	2b20      	cmp	r3, #32
 800c480:	d138      	bne.n	800c4f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c488:	2b01      	cmp	r3, #1
 800c48a:	d101      	bne.n	800c490 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c48c:	2302      	movs	r3, #2
 800c48e:	e032      	b.n	800c4f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	2201      	movs	r2, #1
 800c494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2224      	movs	r2, #36	; 0x24
 800c49c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	681a      	ldr	r2, [r3, #0]
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f022 0201 	bic.w	r2, r2, #1
 800c4ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	681a      	ldr	r2, [r3, #0]
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c4be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	6819      	ldr	r1, [r3, #0]
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	683a      	ldr	r2, [r7, #0]
 800c4cc:	430a      	orrs	r2, r1
 800c4ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	681a      	ldr	r2, [r3, #0]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f042 0201 	orr.w	r2, r2, #1
 800c4de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	2220      	movs	r2, #32
 800c4e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	e000      	b.n	800c4f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c4f4:	2302      	movs	r3, #2
  }
}
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	370c      	adds	r7, #12
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c500:	4770      	bx	lr

0800c502 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c502:	b480      	push	{r7}
 800c504:	b085      	sub	sp, #20
 800c506:	af00      	add	r7, sp, #0
 800c508:	6078      	str	r0, [r7, #4]
 800c50a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c512:	b2db      	uxtb	r3, r3
 800c514:	2b20      	cmp	r3, #32
 800c516:	d139      	bne.n	800c58c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c51e:	2b01      	cmp	r3, #1
 800c520:	d101      	bne.n	800c526 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c522:	2302      	movs	r3, #2
 800c524:	e033      	b.n	800c58e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2201      	movs	r2, #1
 800c52a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2224      	movs	r2, #36	; 0x24
 800c532:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f022 0201 	bic.w	r2, r2, #1
 800c544:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c554:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	021b      	lsls	r3, r3, #8
 800c55a:	68fa      	ldr	r2, [r7, #12]
 800c55c:	4313      	orrs	r3, r2
 800c55e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	68fa      	ldr	r2, [r7, #12]
 800c566:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	681a      	ldr	r2, [r3, #0]
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	f042 0201 	orr.w	r2, r2, #1
 800c576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2220      	movs	r2, #32
 800c57c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2200      	movs	r2, #0
 800c584:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c588:	2300      	movs	r3, #0
 800c58a:	e000      	b.n	800c58e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c58c:	2302      	movs	r3, #2
  }
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3714      	adds	r7, #20
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr
	...

0800c59c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800c59c:	b480      	push	{r7}
 800c59e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c5a0:	4b05      	ldr	r3, [pc, #20]	; (800c5b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	4a04      	ldr	r2, [pc, #16]	; (800c5b8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800c5a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c5aa:	6013      	str	r3, [r2, #0]
}
 800c5ac:	bf00      	nop
 800c5ae:	46bd      	mov	sp, r7
 800c5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b4:	4770      	bx	lr
 800c5b6:	bf00      	nop
 800c5b8:	40007000 	.word	0x40007000

0800c5bc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800c5c0:	4b04      	ldr	r3, [pc, #16]	; (800c5d4 <HAL_PWREx_GetVoltageRange+0x18>)
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d0:	4770      	bx	lr
 800c5d2:	bf00      	nop
 800c5d4:	40007000 	.word	0x40007000

0800c5d8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800c5d8:	b480      	push	{r7}
 800c5da:	b085      	sub	sp, #20
 800c5dc:	af00      	add	r7, sp, #0
 800c5de:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5e6:	d130      	bne.n	800c64a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800c5e8:	4b23      	ldr	r3, [pc, #140]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c5f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5f4:	d038      	beq.n	800c668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800c5f6:	4b20      	ldr	r3, [pc, #128]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c5fe:	4a1e      	ldr	r2, [pc, #120]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c600:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800c604:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800c606:	4b1d      	ldr	r3, [pc, #116]	; (800c67c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	2232      	movs	r2, #50	; 0x32
 800c60c:	fb02 f303 	mul.w	r3, r2, r3
 800c610:	4a1b      	ldr	r2, [pc, #108]	; (800c680 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800c612:	fba2 2303 	umull	r2, r3, r2, r3
 800c616:	0c9b      	lsrs	r3, r3, #18
 800c618:	3301      	adds	r3, #1
 800c61a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c61c:	e002      	b.n	800c624 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	3b01      	subs	r3, #1
 800c622:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800c624:	4b14      	ldr	r3, [pc, #80]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c626:	695b      	ldr	r3, [r3, #20]
 800c628:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c62c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c630:	d102      	bne.n	800c638 <HAL_PWREx_ControlVoltageScaling+0x60>
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	2b00      	cmp	r3, #0
 800c636:	d1f2      	bne.n	800c61e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800c638:	4b0f      	ldr	r3, [pc, #60]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c63a:	695b      	ldr	r3, [r3, #20]
 800c63c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c640:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c644:	d110      	bne.n	800c668 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800c646:	2303      	movs	r3, #3
 800c648:	e00f      	b.n	800c66a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800c64a:	4b0b      	ldr	r3, [pc, #44]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800c652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c656:	d007      	beq.n	800c668 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800c658:	4b07      	ldr	r3, [pc, #28]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800c660:	4a05      	ldr	r2, [pc, #20]	; (800c678 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800c662:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800c666:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800c668:	2300      	movs	r3, #0
}
 800c66a:	4618      	mov	r0, r3
 800c66c:	3714      	adds	r7, #20
 800c66e:	46bd      	mov	sp, r7
 800c670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c674:	4770      	bx	lr
 800c676:	bf00      	nop
 800c678:	40007000 	.word	0x40007000
 800c67c:	20000000 	.word	0x20000000
 800c680:	431bde83 	.word	0x431bde83

0800c684 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b088      	sub	sp, #32
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d101      	bne.n	800c696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c692:	2301      	movs	r3, #1
 800c694:	e3d4      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c696:	4ba1      	ldr	r3, [pc, #644]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	f003 030c 	and.w	r3, r3, #12
 800c69e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c6a0:	4b9e      	ldr	r3, [pc, #632]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c6a2:	68db      	ldr	r3, [r3, #12]
 800c6a4:	f003 0303 	and.w	r3, r3, #3
 800c6a8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	f003 0310 	and.w	r3, r3, #16
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	f000 80e4 	beq.w	800c880 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800c6b8:	69bb      	ldr	r3, [r7, #24]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d007      	beq.n	800c6ce <HAL_RCC_OscConfig+0x4a>
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	2b0c      	cmp	r3, #12
 800c6c2:	f040 808b 	bne.w	800c7dc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800c6c6:	697b      	ldr	r3, [r7, #20]
 800c6c8:	2b01      	cmp	r3, #1
 800c6ca:	f040 8087 	bne.w	800c7dc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c6ce:	4b93      	ldr	r3, [pc, #588]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f003 0302 	and.w	r3, r3, #2
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d005      	beq.n	800c6e6 <HAL_RCC_OscConfig+0x62>
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	699b      	ldr	r3, [r3, #24]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d101      	bne.n	800c6e6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	e3ac      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	6a1a      	ldr	r2, [r3, #32]
 800c6ea:	4b8c      	ldr	r3, [pc, #560]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f003 0308 	and.w	r3, r3, #8
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d004      	beq.n	800c700 <HAL_RCC_OscConfig+0x7c>
 800c6f6:	4b89      	ldr	r3, [pc, #548]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c6fe:	e005      	b.n	800c70c <HAL_RCC_OscConfig+0x88>
 800c700:	4b86      	ldr	r3, [pc, #536]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c706:	091b      	lsrs	r3, r3, #4
 800c708:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c70c:	4293      	cmp	r3, r2
 800c70e:	d223      	bcs.n	800c758 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6a1b      	ldr	r3, [r3, #32]
 800c714:	4618      	mov	r0, r3
 800c716:	f000 fd73 	bl	800d200 <RCC_SetFlashLatencyFromMSIRange>
 800c71a:	4603      	mov	r3, r0
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d001      	beq.n	800c724 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800c720:	2301      	movs	r3, #1
 800c722:	e38d      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c724:	4b7d      	ldr	r3, [pc, #500]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	4a7c      	ldr	r2, [pc, #496]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c72a:	f043 0308 	orr.w	r3, r3, #8
 800c72e:	6013      	str	r3, [r2, #0]
 800c730:	4b7a      	ldr	r3, [pc, #488]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	6a1b      	ldr	r3, [r3, #32]
 800c73c:	4977      	ldr	r1, [pc, #476]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c73e:	4313      	orrs	r3, r2
 800c740:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c742:	4b76      	ldr	r3, [pc, #472]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	69db      	ldr	r3, [r3, #28]
 800c74e:	021b      	lsls	r3, r3, #8
 800c750:	4972      	ldr	r1, [pc, #456]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c752:	4313      	orrs	r3, r2
 800c754:	604b      	str	r3, [r1, #4]
 800c756:	e025      	b.n	800c7a4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c758:	4b70      	ldr	r3, [pc, #448]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	4a6f      	ldr	r2, [pc, #444]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c75e:	f043 0308 	orr.w	r3, r3, #8
 800c762:	6013      	str	r3, [r2, #0]
 800c764:	4b6d      	ldr	r3, [pc, #436]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6a1b      	ldr	r3, [r3, #32]
 800c770:	496a      	ldr	r1, [pc, #424]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c772:	4313      	orrs	r3, r2
 800c774:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c776:	4b69      	ldr	r3, [pc, #420]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c778:	685b      	ldr	r3, [r3, #4]
 800c77a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	69db      	ldr	r3, [r3, #28]
 800c782:	021b      	lsls	r3, r3, #8
 800c784:	4965      	ldr	r1, [pc, #404]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c786:	4313      	orrs	r3, r2
 800c788:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800c78a:	69bb      	ldr	r3, [r7, #24]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d109      	bne.n	800c7a4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6a1b      	ldr	r3, [r3, #32]
 800c794:	4618      	mov	r0, r3
 800c796:	f000 fd33 	bl	800d200 <RCC_SetFlashLatencyFromMSIRange>
 800c79a:	4603      	mov	r3, r0
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	d001      	beq.n	800c7a4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800c7a0:	2301      	movs	r3, #1
 800c7a2:	e34d      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800c7a4:	f000 fc36 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	4b5c      	ldr	r3, [pc, #368]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c7ac:	689b      	ldr	r3, [r3, #8]
 800c7ae:	091b      	lsrs	r3, r3, #4
 800c7b0:	f003 030f 	and.w	r3, r3, #15
 800c7b4:	495a      	ldr	r1, [pc, #360]	; (800c920 <HAL_RCC_OscConfig+0x29c>)
 800c7b6:	5ccb      	ldrb	r3, [r1, r3]
 800c7b8:	f003 031f 	and.w	r3, r3, #31
 800c7bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c7c0:	4a58      	ldr	r2, [pc, #352]	; (800c924 <HAL_RCC_OscConfig+0x2a0>)
 800c7c2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800c7c4:	4b58      	ldr	r3, [pc, #352]	; (800c928 <HAL_RCC_OscConfig+0x2a4>)
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	f7f5 fab1 	bl	8001d30 <HAL_InitTick>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800c7d2:	7bfb      	ldrb	r3, [r7, #15]
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d052      	beq.n	800c87e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800c7d8:	7bfb      	ldrb	r3, [r7, #15]
 800c7da:	e331      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	699b      	ldr	r3, [r3, #24]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d032      	beq.n	800c84a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c7e4:	4b4d      	ldr	r3, [pc, #308]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a4c      	ldr	r2, [pc, #304]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c7ea:	f043 0301 	orr.w	r3, r3, #1
 800c7ee:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c7f0:	f7fe faca 	bl	800ad88 <HAL_GetTick>
 800c7f4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c7f6:	e008      	b.n	800c80a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c7f8:	f7fe fac6 	bl	800ad88 <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b02      	cmp	r3, #2
 800c804:	d901      	bls.n	800c80a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	e31a      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800c80a:	4b44      	ldr	r3, [pc, #272]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f003 0302 	and.w	r3, r3, #2
 800c812:	2b00      	cmp	r3, #0
 800c814:	d0f0      	beq.n	800c7f8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c816:	4b41      	ldr	r3, [pc, #260]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	4a40      	ldr	r2, [pc, #256]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c81c:	f043 0308 	orr.w	r3, r3, #8
 800c820:	6013      	str	r3, [r2, #0]
 800c822:	4b3e      	ldr	r3, [pc, #248]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6a1b      	ldr	r3, [r3, #32]
 800c82e:	493b      	ldr	r1, [pc, #236]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c830:	4313      	orrs	r3, r2
 800c832:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c834:	4b39      	ldr	r3, [pc, #228]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c836:	685b      	ldr	r3, [r3, #4]
 800c838:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	69db      	ldr	r3, [r3, #28]
 800c840:	021b      	lsls	r3, r3, #8
 800c842:	4936      	ldr	r1, [pc, #216]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c844:	4313      	orrs	r3, r2
 800c846:	604b      	str	r3, [r1, #4]
 800c848:	e01a      	b.n	800c880 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c84a:	4b34      	ldr	r3, [pc, #208]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	4a33      	ldr	r2, [pc, #204]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c850:	f023 0301 	bic.w	r3, r3, #1
 800c854:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c856:	f7fe fa97 	bl	800ad88 <HAL_GetTick>
 800c85a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c85c:	e008      	b.n	800c870 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c85e:	f7fe fa93 	bl	800ad88 <HAL_GetTick>
 800c862:	4602      	mov	r2, r0
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	1ad3      	subs	r3, r2, r3
 800c868:	2b02      	cmp	r3, #2
 800c86a:	d901      	bls.n	800c870 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800c86c:	2303      	movs	r3, #3
 800c86e:	e2e7      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800c870:	4b2a      	ldr	r3, [pc, #168]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f003 0302 	and.w	r3, r3, #2
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d1f0      	bne.n	800c85e <HAL_RCC_OscConfig+0x1da>
 800c87c:	e000      	b.n	800c880 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800c87e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	f003 0301 	and.w	r3, r3, #1
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d074      	beq.n	800c976 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800c88c:	69bb      	ldr	r3, [r7, #24]
 800c88e:	2b08      	cmp	r3, #8
 800c890:	d005      	beq.n	800c89e <HAL_RCC_OscConfig+0x21a>
 800c892:	69bb      	ldr	r3, [r7, #24]
 800c894:	2b0c      	cmp	r3, #12
 800c896:	d10e      	bne.n	800c8b6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800c898:	697b      	ldr	r3, [r7, #20]
 800c89a:	2b03      	cmp	r3, #3
 800c89c:	d10b      	bne.n	800c8b6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c89e:	4b1f      	ldr	r3, [pc, #124]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d064      	beq.n	800c974 <HAL_RCC_OscConfig+0x2f0>
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d160      	bne.n	800c974 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	e2c4      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	685b      	ldr	r3, [r3, #4]
 800c8ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c8be:	d106      	bne.n	800c8ce <HAL_RCC_OscConfig+0x24a>
 800c8c0:	4b16      	ldr	r3, [pc, #88]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	4a15      	ldr	r2, [pc, #84]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8c6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8ca:	6013      	str	r3, [r2, #0]
 800c8cc:	e01d      	b.n	800c90a <HAL_RCC_OscConfig+0x286>
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	685b      	ldr	r3, [r3, #4]
 800c8d2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c8d6:	d10c      	bne.n	800c8f2 <HAL_RCC_OscConfig+0x26e>
 800c8d8:	4b10      	ldr	r3, [pc, #64]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	4a0f      	ldr	r2, [pc, #60]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800c8e2:	6013      	str	r3, [r2, #0]
 800c8e4:	4b0d      	ldr	r3, [pc, #52]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	4a0c      	ldr	r2, [pc, #48]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c8ee:	6013      	str	r3, [r2, #0]
 800c8f0:	e00b      	b.n	800c90a <HAL_RCC_OscConfig+0x286>
 800c8f2:	4b0a      	ldr	r3, [pc, #40]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	4a09      	ldr	r2, [pc, #36]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c8f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c8fc:	6013      	str	r3, [r2, #0]
 800c8fe:	4b07      	ldr	r3, [pc, #28]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	4a06      	ldr	r2, [pc, #24]	; (800c91c <HAL_RCC_OscConfig+0x298>)
 800c904:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c908:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d01c      	beq.n	800c94c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c912:	f7fe fa39 	bl	800ad88 <HAL_GetTick>
 800c916:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c918:	e011      	b.n	800c93e <HAL_RCC_OscConfig+0x2ba>
 800c91a:	bf00      	nop
 800c91c:	40021000 	.word	0x40021000
 800c920:	08015abc 	.word	0x08015abc
 800c924:	20000000 	.word	0x20000000
 800c928:	20000504 	.word	0x20000504
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c92c:	f7fe fa2c 	bl	800ad88 <HAL_GetTick>
 800c930:	4602      	mov	r2, r0
 800c932:	693b      	ldr	r3, [r7, #16]
 800c934:	1ad3      	subs	r3, r2, r3
 800c936:	2b64      	cmp	r3, #100	; 0x64
 800c938:	d901      	bls.n	800c93e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800c93a:	2303      	movs	r3, #3
 800c93c:	e280      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800c93e:	4baf      	ldr	r3, [pc, #700]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c946:	2b00      	cmp	r3, #0
 800c948:	d0f0      	beq.n	800c92c <HAL_RCC_OscConfig+0x2a8>
 800c94a:	e014      	b.n	800c976 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c94c:	f7fe fa1c 	bl	800ad88 <HAL_GetTick>
 800c950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c952:	e008      	b.n	800c966 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c954:	f7fe fa18 	bl	800ad88 <HAL_GetTick>
 800c958:	4602      	mov	r2, r0
 800c95a:	693b      	ldr	r3, [r7, #16]
 800c95c:	1ad3      	subs	r3, r2, r3
 800c95e:	2b64      	cmp	r3, #100	; 0x64
 800c960:	d901      	bls.n	800c966 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800c962:	2303      	movs	r3, #3
 800c964:	e26c      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800c966:	4ba5      	ldr	r3, [pc, #660]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d1f0      	bne.n	800c954 <HAL_RCC_OscConfig+0x2d0>
 800c972:	e000      	b.n	800c976 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	f003 0302 	and.w	r3, r3, #2
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d060      	beq.n	800ca44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	2b04      	cmp	r3, #4
 800c986:	d005      	beq.n	800c994 <HAL_RCC_OscConfig+0x310>
 800c988:	69bb      	ldr	r3, [r7, #24]
 800c98a:	2b0c      	cmp	r3, #12
 800c98c:	d119      	bne.n	800c9c2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800c98e:	697b      	ldr	r3, [r7, #20]
 800c990:	2b02      	cmp	r3, #2
 800c992:	d116      	bne.n	800c9c2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c994:	4b99      	ldr	r3, [pc, #612]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d005      	beq.n	800c9ac <HAL_RCC_OscConfig+0x328>
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	68db      	ldr	r3, [r3, #12]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e249      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9ac:	4b93      	ldr	r3, [pc, #588]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	691b      	ldr	r3, [r3, #16]
 800c9b8:	061b      	lsls	r3, r3, #24
 800c9ba:	4990      	ldr	r1, [pc, #576]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c9c0:	e040      	b.n	800ca44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	68db      	ldr	r3, [r3, #12]
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d023      	beq.n	800ca12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c9ca:	4b8c      	ldr	r3, [pc, #560]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	4a8b      	ldr	r2, [pc, #556]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c9d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c9d6:	f7fe f9d7 	bl	800ad88 <HAL_GetTick>
 800c9da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c9dc:	e008      	b.n	800c9f0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c9de:	f7fe f9d3 	bl	800ad88 <HAL_GetTick>
 800c9e2:	4602      	mov	r2, r0
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	1ad3      	subs	r3, r2, r3
 800c9e8:	2b02      	cmp	r3, #2
 800c9ea:	d901      	bls.n	800c9f0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800c9ec:	2303      	movs	r3, #3
 800c9ee:	e227      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800c9f0:	4b82      	ldr	r3, [pc, #520]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d0f0      	beq.n	800c9de <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c9fc:	4b7f      	ldr	r3, [pc, #508]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	691b      	ldr	r3, [r3, #16]
 800ca08:	061b      	lsls	r3, r3, #24
 800ca0a:	497c      	ldr	r1, [pc, #496]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca0c:	4313      	orrs	r3, r2
 800ca0e:	604b      	str	r3, [r1, #4]
 800ca10:	e018      	b.n	800ca44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ca12:	4b7a      	ldr	r3, [pc, #488]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	4a79      	ldr	r2, [pc, #484]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ca1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ca1e:	f7fe f9b3 	bl	800ad88 <HAL_GetTick>
 800ca22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ca24:	e008      	b.n	800ca38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ca26:	f7fe f9af 	bl	800ad88 <HAL_GetTick>
 800ca2a:	4602      	mov	r2, r0
 800ca2c:	693b      	ldr	r3, [r7, #16]
 800ca2e:	1ad3      	subs	r3, r2, r3
 800ca30:	2b02      	cmp	r3, #2
 800ca32:	d901      	bls.n	800ca38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800ca34:	2303      	movs	r3, #3
 800ca36:	e203      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800ca38:	4b70      	ldr	r3, [pc, #448]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d1f0      	bne.n	800ca26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	f003 0308 	and.w	r3, r3, #8
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d03c      	beq.n	800caca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	695b      	ldr	r3, [r3, #20]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d01c      	beq.n	800ca92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ca58:	4b68      	ldr	r3, [pc, #416]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca5e:	4a67      	ldr	r2, [pc, #412]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca60:	f043 0301 	orr.w	r3, r3, #1
 800ca64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ca68:	f7fe f98e 	bl	800ad88 <HAL_GetTick>
 800ca6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca6e:	e008      	b.n	800ca82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ca70:	f7fe f98a 	bl	800ad88 <HAL_GetTick>
 800ca74:	4602      	mov	r2, r0
 800ca76:	693b      	ldr	r3, [r7, #16]
 800ca78:	1ad3      	subs	r3, r2, r3
 800ca7a:	2b02      	cmp	r3, #2
 800ca7c:	d901      	bls.n	800ca82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800ca7e:	2303      	movs	r3, #3
 800ca80:	e1de      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800ca82:	4b5e      	ldr	r3, [pc, #376]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca88:	f003 0302 	and.w	r3, r3, #2
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d0ef      	beq.n	800ca70 <HAL_RCC_OscConfig+0x3ec>
 800ca90:	e01b      	b.n	800caca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ca92:	4b5a      	ldr	r3, [pc, #360]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ca98:	4a58      	ldr	r2, [pc, #352]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800ca9a:	f023 0301 	bic.w	r3, r3, #1
 800ca9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800caa2:	f7fe f971 	bl	800ad88 <HAL_GetTick>
 800caa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800caa8:	e008      	b.n	800cabc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800caaa:	f7fe f96d 	bl	800ad88 <HAL_GetTick>
 800caae:	4602      	mov	r2, r0
 800cab0:	693b      	ldr	r3, [r7, #16]
 800cab2:	1ad3      	subs	r3, r2, r3
 800cab4:	2b02      	cmp	r3, #2
 800cab6:	d901      	bls.n	800cabc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800cab8:	2303      	movs	r3, #3
 800caba:	e1c1      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800cabc:	4b4f      	ldr	r3, [pc, #316]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cabe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cac2:	f003 0302 	and.w	r3, r3, #2
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d1ef      	bne.n	800caaa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	f003 0304 	and.w	r3, r3, #4
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	f000 80a6 	beq.w	800cc24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800cad8:	2300      	movs	r3, #0
 800cada:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800cadc:	4b47      	ldr	r3, [pc, #284]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d10d      	bne.n	800cb04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800cae8:	4b44      	ldr	r3, [pc, #272]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800caea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800caec:	4a43      	ldr	r2, [pc, #268]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800caee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caf2:	6593      	str	r3, [r2, #88]	; 0x58
 800caf4:	4b41      	ldr	r3, [pc, #260]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800caf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800caf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800cafc:	60bb      	str	r3, [r7, #8]
 800cafe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800cb00:	2301      	movs	r3, #1
 800cb02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb04:	4b3e      	ldr	r3, [pc, #248]	; (800cc00 <HAL_RCC_OscConfig+0x57c>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d118      	bne.n	800cb42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800cb10:	4b3b      	ldr	r3, [pc, #236]	; (800cc00 <HAL_RCC_OscConfig+0x57c>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	4a3a      	ldr	r2, [pc, #232]	; (800cc00 <HAL_RCC_OscConfig+0x57c>)
 800cb16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cb1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800cb1c:	f7fe f934 	bl	800ad88 <HAL_GetTick>
 800cb20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb22:	e008      	b.n	800cb36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800cb24:	f7fe f930 	bl	800ad88 <HAL_GetTick>
 800cb28:	4602      	mov	r2, r0
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	1ad3      	subs	r3, r2, r3
 800cb2e:	2b02      	cmp	r3, #2
 800cb30:	d901      	bls.n	800cb36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800cb32:	2303      	movs	r3, #3
 800cb34:	e184      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800cb36:	4b32      	ldr	r3, [pc, #200]	; (800cc00 <HAL_RCC_OscConfig+0x57c>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d0f0      	beq.n	800cb24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	689b      	ldr	r3, [r3, #8]
 800cb46:	2b01      	cmp	r3, #1
 800cb48:	d108      	bne.n	800cb5c <HAL_RCC_OscConfig+0x4d8>
 800cb4a:	4b2c      	ldr	r3, [pc, #176]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb50:	4a2a      	ldr	r2, [pc, #168]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb52:	f043 0301 	orr.w	r3, r3, #1
 800cb56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb5a:	e024      	b.n	800cba6 <HAL_RCC_OscConfig+0x522>
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	689b      	ldr	r3, [r3, #8]
 800cb60:	2b05      	cmp	r3, #5
 800cb62:	d110      	bne.n	800cb86 <HAL_RCC_OscConfig+0x502>
 800cb64:	4b25      	ldr	r3, [pc, #148]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb6a:	4a24      	ldr	r2, [pc, #144]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb6c:	f043 0304 	orr.w	r3, r3, #4
 800cb70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb74:	4b21      	ldr	r3, [pc, #132]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb7a:	4a20      	ldr	r2, [pc, #128]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb7c:	f043 0301 	orr.w	r3, r3, #1
 800cb80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb84:	e00f      	b.n	800cba6 <HAL_RCC_OscConfig+0x522>
 800cb86:	4b1d      	ldr	r3, [pc, #116]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb8c:	4a1b      	ldr	r2, [pc, #108]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb8e:	f023 0301 	bic.w	r3, r3, #1
 800cb92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800cb96:	4b19      	ldr	r3, [pc, #100]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cb9c:	4a17      	ldr	r2, [pc, #92]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cb9e:	f023 0304 	bic.w	r3, r3, #4
 800cba2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	689b      	ldr	r3, [r3, #8]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d016      	beq.n	800cbdc <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbae:	f7fe f8eb 	bl	800ad88 <HAL_GetTick>
 800cbb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cbb4:	e00a      	b.n	800cbcc <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cbb6:	f7fe f8e7 	bl	800ad88 <HAL_GetTick>
 800cbba:	4602      	mov	r2, r0
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	1ad3      	subs	r3, r2, r3
 800cbc0:	f241 3288 	movw	r2, #5000	; 0x1388
 800cbc4:	4293      	cmp	r3, r2
 800cbc6:	d901      	bls.n	800cbcc <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800cbc8:	2303      	movs	r3, #3
 800cbca:	e139      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800cbcc:	4b0b      	ldr	r3, [pc, #44]	; (800cbfc <HAL_RCC_OscConfig+0x578>)
 800cbce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cbd2:	f003 0302 	and.w	r3, r3, #2
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d0ed      	beq.n	800cbb6 <HAL_RCC_OscConfig+0x532>
 800cbda:	e01a      	b.n	800cc12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cbdc:	f7fe f8d4 	bl	800ad88 <HAL_GetTick>
 800cbe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cbe2:	e00f      	b.n	800cc04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cbe4:	f7fe f8d0 	bl	800ad88 <HAL_GetTick>
 800cbe8:	4602      	mov	r2, r0
 800cbea:	693b      	ldr	r3, [r7, #16]
 800cbec:	1ad3      	subs	r3, r2, r3
 800cbee:	f241 3288 	movw	r2, #5000	; 0x1388
 800cbf2:	4293      	cmp	r3, r2
 800cbf4:	d906      	bls.n	800cc04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800cbf6:	2303      	movs	r3, #3
 800cbf8:	e122      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
 800cbfa:	bf00      	nop
 800cbfc:	40021000 	.word	0x40021000
 800cc00:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800cc04:	4b90      	ldr	r3, [pc, #576]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cc06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cc0a:	f003 0302 	and.w	r3, r3, #2
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d1e8      	bne.n	800cbe4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800cc12:	7ffb      	ldrb	r3, [r7, #31]
 800cc14:	2b01      	cmp	r3, #1
 800cc16:	d105      	bne.n	800cc24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800cc18:	4b8b      	ldr	r3, [pc, #556]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cc1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cc1c:	4a8a      	ldr	r2, [pc, #552]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cc1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cc22:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	f000 8108 	beq.w	800ce3e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc32:	2b02      	cmp	r3, #2
 800cc34:	f040 80d0 	bne.w	800cdd8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800cc38:	4b83      	ldr	r3, [pc, #524]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc3e:	697b      	ldr	r3, [r7, #20]
 800cc40:	f003 0203 	and.w	r2, r3, #3
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d130      	bne.n	800ccae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc56:	3b01      	subs	r3, #1
 800cc58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800cc5a:	429a      	cmp	r2, r3
 800cc5c:	d127      	bne.n	800ccae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cc5e:	697b      	ldr	r3, [r7, #20]
 800cc60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc68:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800cc6a:	429a      	cmp	r2, r3
 800cc6c:	d11f      	bne.n	800ccae <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800cc6e:	697b      	ldr	r3, [r7, #20]
 800cc70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc74:	687a      	ldr	r2, [r7, #4]
 800cc76:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cc78:	2a07      	cmp	r2, #7
 800cc7a:	bf14      	ite	ne
 800cc7c:	2201      	movne	r2, #1
 800cc7e:	2200      	moveq	r2, #0
 800cc80:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800cc82:	4293      	cmp	r3, r2
 800cc84:	d113      	bne.n	800ccae <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc90:	085b      	lsrs	r3, r3, #1
 800cc92:	3b01      	subs	r3, #1
 800cc94:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800cc96:	429a      	cmp	r2, r3
 800cc98:	d109      	bne.n	800ccae <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800cc9a:	697b      	ldr	r3, [r7, #20]
 800cc9c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cca4:	085b      	lsrs	r3, r3, #1
 800cca6:	3b01      	subs	r3, #1
 800cca8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800ccaa:	429a      	cmp	r2, r3
 800ccac:	d06e      	beq.n	800cd8c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800ccae:	69bb      	ldr	r3, [r7, #24]
 800ccb0:	2b0c      	cmp	r3, #12
 800ccb2:	d069      	beq.n	800cd88 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800ccb4:	4b64      	ldr	r3, [pc, #400]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d105      	bne.n	800cccc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800ccc0:	4b61      	ldr	r3, [pc, #388]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ccc2:	681b      	ldr	r3, [r3, #0]
 800ccc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d001      	beq.n	800ccd0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800cccc:	2301      	movs	r3, #1
 800ccce:	e0b7      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800ccd0:	4b5d      	ldr	r3, [pc, #372]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ccd2:	681b      	ldr	r3, [r3, #0]
 800ccd4:	4a5c      	ldr	r2, [pc, #368]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ccd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ccda:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800ccdc:	f7fe f854 	bl	800ad88 <HAL_GetTick>
 800cce0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800cce2:	e008      	b.n	800ccf6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cce4:	f7fe f850 	bl	800ad88 <HAL_GetTick>
 800cce8:	4602      	mov	r2, r0
 800ccea:	693b      	ldr	r3, [r7, #16]
 800ccec:	1ad3      	subs	r3, r2, r3
 800ccee:	2b02      	cmp	r3, #2
 800ccf0:	d901      	bls.n	800ccf6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800ccf2:	2303      	movs	r3, #3
 800ccf4:	e0a4      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ccf6:	4b54      	ldr	r3, [pc, #336]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d1f0      	bne.n	800cce4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800cd02:	4b51      	ldr	r3, [pc, #324]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd04:	68da      	ldr	r2, [r3, #12]
 800cd06:	4b51      	ldr	r3, [pc, #324]	; (800ce4c <HAL_RCC_OscConfig+0x7c8>)
 800cd08:	4013      	ands	r3, r2
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800cd0e:	687a      	ldr	r2, [r7, #4]
 800cd10:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800cd12:	3a01      	subs	r2, #1
 800cd14:	0112      	lsls	r2, r2, #4
 800cd16:	4311      	orrs	r1, r2
 800cd18:	687a      	ldr	r2, [r7, #4]
 800cd1a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800cd1c:	0212      	lsls	r2, r2, #8
 800cd1e:	4311      	orrs	r1, r2
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800cd24:	0852      	lsrs	r2, r2, #1
 800cd26:	3a01      	subs	r2, #1
 800cd28:	0552      	lsls	r2, r2, #21
 800cd2a:	4311      	orrs	r1, r2
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800cd30:	0852      	lsrs	r2, r2, #1
 800cd32:	3a01      	subs	r2, #1
 800cd34:	0652      	lsls	r2, r2, #25
 800cd36:	4311      	orrs	r1, r2
 800cd38:	687a      	ldr	r2, [r7, #4]
 800cd3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800cd3c:	0912      	lsrs	r2, r2, #4
 800cd3e:	0452      	lsls	r2, r2, #17
 800cd40:	430a      	orrs	r2, r1
 800cd42:	4941      	ldr	r1, [pc, #260]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd44:	4313      	orrs	r3, r2
 800cd46:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800cd48:	4b3f      	ldr	r3, [pc, #252]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	4a3e      	ldr	r2, [pc, #248]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cd52:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cd54:	4b3c      	ldr	r3, [pc, #240]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	4a3b      	ldr	r2, [pc, #236]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cd5e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800cd60:	f7fe f812 	bl	800ad88 <HAL_GetTick>
 800cd64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cd66:	e008      	b.n	800cd7a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cd68:	f7fe f80e 	bl	800ad88 <HAL_GetTick>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	1ad3      	subs	r3, r2, r3
 800cd72:	2b02      	cmp	r3, #2
 800cd74:	d901      	bls.n	800cd7a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800cd76:	2303      	movs	r3, #3
 800cd78:	e062      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cd7a:	4b33      	ldr	r3, [pc, #204]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d0f0      	beq.n	800cd68 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cd86:	e05a      	b.n	800ce3e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800cd88:	2301      	movs	r3, #1
 800cd8a:	e059      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cd8c:	4b2e      	ldr	r3, [pc, #184]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d152      	bne.n	800ce3e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800cd98:	4b2b      	ldr	r3, [pc, #172]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	4a2a      	ldr	r2, [pc, #168]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cd9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cda2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800cda4:	4b28      	ldr	r3, [pc, #160]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cda6:	68db      	ldr	r3, [r3, #12]
 800cda8:	4a27      	ldr	r2, [pc, #156]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cdaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cdae:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cdb0:	f7fd ffea 	bl	800ad88 <HAL_GetTick>
 800cdb4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdb6:	e008      	b.n	800cdca <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cdb8:	f7fd ffe6 	bl	800ad88 <HAL_GetTick>
 800cdbc:	4602      	mov	r2, r0
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	1ad3      	subs	r3, r2, r3
 800cdc2:	2b02      	cmp	r3, #2
 800cdc4:	d901      	bls.n	800cdca <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800cdc6:	2303      	movs	r3, #3
 800cdc8:	e03a      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cdca:	4b1f      	ldr	r3, [pc, #124]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d0f0      	beq.n	800cdb8 <HAL_RCC_OscConfig+0x734>
 800cdd6:	e032      	b.n	800ce3e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800cdd8:	69bb      	ldr	r3, [r7, #24]
 800cdda:	2b0c      	cmp	r3, #12
 800cddc:	d02d      	beq.n	800ce3a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800cdde:	4b1a      	ldr	r3, [pc, #104]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	4a19      	ldr	r2, [pc, #100]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cde4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cde8:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800cdea:	4b17      	ldr	r3, [pc, #92]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cdec:	681b      	ldr	r3, [r3, #0]
 800cdee:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d105      	bne.n	800ce02 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800cdf6:	4b14      	ldr	r3, [pc, #80]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cdf8:	68db      	ldr	r3, [r3, #12]
 800cdfa:	4a13      	ldr	r2, [pc, #76]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800cdfc:	f023 0303 	bic.w	r3, r3, #3
 800ce00:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800ce02:	4b11      	ldr	r3, [pc, #68]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ce04:	68db      	ldr	r3, [r3, #12]
 800ce06:	4a10      	ldr	r2, [pc, #64]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ce08:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800ce0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ce10:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce12:	f7fd ffb9 	bl	800ad88 <HAL_GetTick>
 800ce16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce18:	e008      	b.n	800ce2c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ce1a:	f7fd ffb5 	bl	800ad88 <HAL_GetTick>
 800ce1e:	4602      	mov	r2, r0
 800ce20:	693b      	ldr	r3, [r7, #16]
 800ce22:	1ad3      	subs	r3, r2, r3
 800ce24:	2b02      	cmp	r3, #2
 800ce26:	d901      	bls.n	800ce2c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800ce28:	2303      	movs	r3, #3
 800ce2a:	e009      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800ce2c:	4b06      	ldr	r3, [pc, #24]	; (800ce48 <HAL_RCC_OscConfig+0x7c4>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d1f0      	bne.n	800ce1a <HAL_RCC_OscConfig+0x796>
 800ce38:	e001      	b.n	800ce3e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	e000      	b.n	800ce40 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3720      	adds	r7, #32
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}
 800ce48:	40021000 	.word	0x40021000
 800ce4c:	f99d808c 	.word	0xf99d808c

0800ce50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b084      	sub	sp, #16
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d101      	bne.n	800ce64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ce60:	2301      	movs	r3, #1
 800ce62:	e0c8      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ce64:	4b66      	ldr	r3, [pc, #408]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	f003 0307 	and.w	r3, r3, #7
 800ce6c:	683a      	ldr	r2, [r7, #0]
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d910      	bls.n	800ce94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce72:	4b63      	ldr	r3, [pc, #396]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	f023 0207 	bic.w	r2, r3, #7
 800ce7a:	4961      	ldr	r1, [pc, #388]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	4313      	orrs	r3, r2
 800ce80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce82:	4b5f      	ldr	r3, [pc, #380]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	f003 0307 	and.w	r3, r3, #7
 800ce8a:	683a      	ldr	r2, [r7, #0]
 800ce8c:	429a      	cmp	r2, r3
 800ce8e:	d001      	beq.n	800ce94 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ce90:	2301      	movs	r3, #1
 800ce92:	e0b0      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	f003 0301 	and.w	r3, r3, #1
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d04c      	beq.n	800cf3a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	685b      	ldr	r3, [r3, #4]
 800cea4:	2b03      	cmp	r3, #3
 800cea6:	d107      	bne.n	800ceb8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800cea8:	4b56      	ldr	r3, [pc, #344]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d121      	bne.n	800cef8 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	e09e      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	2b02      	cmp	r3, #2
 800cebe:	d107      	bne.n	800ced0 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cec0:	4b50      	ldr	r3, [pc, #320]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cec8:	2b00      	cmp	r3, #0
 800ceca:	d115      	bne.n	800cef8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cecc:	2301      	movs	r3, #1
 800cece:	e092      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	685b      	ldr	r3, [r3, #4]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d107      	bne.n	800cee8 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800ced8:	4b4a      	ldr	r3, [pc, #296]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	f003 0302 	and.w	r3, r3, #2
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d109      	bne.n	800cef8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cee4:	2301      	movs	r3, #1
 800cee6:	e086      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800cee8:	4b46      	ldr	r3, [pc, #280]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d101      	bne.n	800cef8 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800cef4:	2301      	movs	r3, #1
 800cef6:	e07e      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800cef8:	4b42      	ldr	r3, [pc, #264]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	f023 0203 	bic.w	r2, r3, #3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	685b      	ldr	r3, [r3, #4]
 800cf04:	493f      	ldr	r1, [pc, #252]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cf06:	4313      	orrs	r3, r2
 800cf08:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf0a:	f7fd ff3d 	bl	800ad88 <HAL_GetTick>
 800cf0e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf10:	e00a      	b.n	800cf28 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cf12:	f7fd ff39 	bl	800ad88 <HAL_GetTick>
 800cf16:	4602      	mov	r2, r0
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	1ad3      	subs	r3, r2, r3
 800cf1c:	f241 3288 	movw	r2, #5000	; 0x1388
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d901      	bls.n	800cf28 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800cf24:	2303      	movs	r3, #3
 800cf26:	e066      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cf28:	4b36      	ldr	r3, [pc, #216]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cf2a:	689b      	ldr	r3, [r3, #8]
 800cf2c:	f003 020c 	and.w	r2, r3, #12
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	685b      	ldr	r3, [r3, #4]
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	429a      	cmp	r2, r3
 800cf38:	d1eb      	bne.n	800cf12 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	681b      	ldr	r3, [r3, #0]
 800cf3e:	f003 0302 	and.w	r3, r3, #2
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d008      	beq.n	800cf58 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf46:	4b2f      	ldr	r3, [pc, #188]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cf48:	689b      	ldr	r3, [r3, #8]
 800cf4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	492c      	ldr	r1, [pc, #176]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cf54:	4313      	orrs	r3, r2
 800cf56:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800cf58:	4b29      	ldr	r3, [pc, #164]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	f003 0307 	and.w	r3, r3, #7
 800cf60:	683a      	ldr	r2, [r7, #0]
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d210      	bcs.n	800cf88 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cf66:	4b26      	ldr	r3, [pc, #152]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	f023 0207 	bic.w	r2, r3, #7
 800cf6e:	4924      	ldr	r1, [pc, #144]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	4313      	orrs	r3, r2
 800cf74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf76:	4b22      	ldr	r3, [pc, #136]	; (800d000 <HAL_RCC_ClockConfig+0x1b0>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	f003 0307 	and.w	r3, r3, #7
 800cf7e:	683a      	ldr	r2, [r7, #0]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	d001      	beq.n	800cf88 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800cf84:	2301      	movs	r3, #1
 800cf86:	e036      	b.n	800cff6 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f003 0304 	and.w	r3, r3, #4
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d008      	beq.n	800cfa6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800cf94:	4b1b      	ldr	r3, [pc, #108]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cf96:	689b      	ldr	r3, [r3, #8]
 800cf98:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	68db      	ldr	r3, [r3, #12]
 800cfa0:	4918      	ldr	r1, [pc, #96]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cfa2:	4313      	orrs	r3, r2
 800cfa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f003 0308 	and.w	r3, r3, #8
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d009      	beq.n	800cfc6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800cfb2:	4b14      	ldr	r3, [pc, #80]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cfb4:	689b      	ldr	r3, [r3, #8]
 800cfb6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	691b      	ldr	r3, [r3, #16]
 800cfbe:	00db      	lsls	r3, r3, #3
 800cfc0:	4910      	ldr	r1, [pc, #64]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cfc2:	4313      	orrs	r3, r2
 800cfc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800cfc6:	f000 f825 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800cfca:	4602      	mov	r2, r0
 800cfcc:	4b0d      	ldr	r3, [pc, #52]	; (800d004 <HAL_RCC_ClockConfig+0x1b4>)
 800cfce:	689b      	ldr	r3, [r3, #8]
 800cfd0:	091b      	lsrs	r3, r3, #4
 800cfd2:	f003 030f 	and.w	r3, r3, #15
 800cfd6:	490c      	ldr	r1, [pc, #48]	; (800d008 <HAL_RCC_ClockConfig+0x1b8>)
 800cfd8:	5ccb      	ldrb	r3, [r1, r3]
 800cfda:	f003 031f 	and.w	r3, r3, #31
 800cfde:	fa22 f303 	lsr.w	r3, r2, r3
 800cfe2:	4a0a      	ldr	r2, [pc, #40]	; (800d00c <HAL_RCC_ClockConfig+0x1bc>)
 800cfe4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800cfe6:	4b0a      	ldr	r3, [pc, #40]	; (800d010 <HAL_RCC_ClockConfig+0x1c0>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	4618      	mov	r0, r3
 800cfec:	f7f4 fea0 	bl	8001d30 <HAL_InitTick>
 800cff0:	4603      	mov	r3, r0
 800cff2:	72fb      	strb	r3, [r7, #11]

  return status;
 800cff4:	7afb      	ldrb	r3, [r7, #11]
}
 800cff6:	4618      	mov	r0, r3
 800cff8:	3710      	adds	r7, #16
 800cffa:	46bd      	mov	sp, r7
 800cffc:	bd80      	pop	{r7, pc}
 800cffe:	bf00      	nop
 800d000:	40022000 	.word	0x40022000
 800d004:	40021000 	.word	0x40021000
 800d008:	08015abc 	.word	0x08015abc
 800d00c:	20000000 	.word	0x20000000
 800d010:	20000504 	.word	0x20000504

0800d014 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d014:	b480      	push	{r7}
 800d016:	b089      	sub	sp, #36	; 0x24
 800d018:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800d01a:	2300      	movs	r3, #0
 800d01c:	61fb      	str	r3, [r7, #28]
 800d01e:	2300      	movs	r3, #0
 800d020:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d022:	4b3e      	ldr	r3, [pc, #248]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d024:	689b      	ldr	r3, [r3, #8]
 800d026:	f003 030c 	and.w	r3, r3, #12
 800d02a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d02c:	4b3b      	ldr	r3, [pc, #236]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d02e:	68db      	ldr	r3, [r3, #12]
 800d030:	f003 0303 	and.w	r3, r3, #3
 800d034:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800d036:	693b      	ldr	r3, [r7, #16]
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d005      	beq.n	800d048 <HAL_RCC_GetSysClockFreq+0x34>
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	2b0c      	cmp	r3, #12
 800d040:	d121      	bne.n	800d086 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	2b01      	cmp	r3, #1
 800d046:	d11e      	bne.n	800d086 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800d048:	4b34      	ldr	r3, [pc, #208]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	f003 0308 	and.w	r3, r3, #8
 800d050:	2b00      	cmp	r3, #0
 800d052:	d107      	bne.n	800d064 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800d054:	4b31      	ldr	r3, [pc, #196]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d056:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d05a:	0a1b      	lsrs	r3, r3, #8
 800d05c:	f003 030f 	and.w	r3, r3, #15
 800d060:	61fb      	str	r3, [r7, #28]
 800d062:	e005      	b.n	800d070 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800d064:	4b2d      	ldr	r3, [pc, #180]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	091b      	lsrs	r3, r3, #4
 800d06a:	f003 030f 	and.w	r3, r3, #15
 800d06e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800d070:	4a2b      	ldr	r2, [pc, #172]	; (800d120 <HAL_RCC_GetSysClockFreq+0x10c>)
 800d072:	69fb      	ldr	r3, [r7, #28]
 800d074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d078:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d10d      	bne.n	800d09c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800d080:	69fb      	ldr	r3, [r7, #28]
 800d082:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800d084:	e00a      	b.n	800d09c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	2b04      	cmp	r3, #4
 800d08a:	d102      	bne.n	800d092 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d08c:	4b25      	ldr	r3, [pc, #148]	; (800d124 <HAL_RCC_GetSysClockFreq+0x110>)
 800d08e:	61bb      	str	r3, [r7, #24]
 800d090:	e004      	b.n	800d09c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	2b08      	cmp	r3, #8
 800d096:	d101      	bne.n	800d09c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d098:	4b23      	ldr	r3, [pc, #140]	; (800d128 <HAL_RCC_GetSysClockFreq+0x114>)
 800d09a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	2b0c      	cmp	r3, #12
 800d0a0:	d134      	bne.n	800d10c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d0a2:	4b1e      	ldr	r3, [pc, #120]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d0a4:	68db      	ldr	r3, [r3, #12]
 800d0a6:	f003 0303 	and.w	r3, r3, #3
 800d0aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	2b02      	cmp	r3, #2
 800d0b0:	d003      	beq.n	800d0ba <HAL_RCC_GetSysClockFreq+0xa6>
 800d0b2:	68bb      	ldr	r3, [r7, #8]
 800d0b4:	2b03      	cmp	r3, #3
 800d0b6:	d003      	beq.n	800d0c0 <HAL_RCC_GetSysClockFreq+0xac>
 800d0b8:	e005      	b.n	800d0c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800d0ba:	4b1a      	ldr	r3, [pc, #104]	; (800d124 <HAL_RCC_GetSysClockFreq+0x110>)
 800d0bc:	617b      	str	r3, [r7, #20]
      break;
 800d0be:	e005      	b.n	800d0cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800d0c0:	4b19      	ldr	r3, [pc, #100]	; (800d128 <HAL_RCC_GetSysClockFreq+0x114>)
 800d0c2:	617b      	str	r3, [r7, #20]
      break;
 800d0c4:	e002      	b.n	800d0cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800d0c6:	69fb      	ldr	r3, [r7, #28]
 800d0c8:	617b      	str	r3, [r7, #20]
      break;
 800d0ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d0cc:	4b13      	ldr	r3, [pc, #76]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d0ce:	68db      	ldr	r3, [r3, #12]
 800d0d0:	091b      	lsrs	r3, r3, #4
 800d0d2:	f003 0307 	and.w	r3, r3, #7
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800d0da:	4b10      	ldr	r3, [pc, #64]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d0dc:	68db      	ldr	r3, [r3, #12]
 800d0de:	0a1b      	lsrs	r3, r3, #8
 800d0e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d0e4:	697a      	ldr	r2, [r7, #20]
 800d0e6:	fb02 f203 	mul.w	r2, r2, r3
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d0f2:	4b0a      	ldr	r3, [pc, #40]	; (800d11c <HAL_RCC_GetSysClockFreq+0x108>)
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	0e5b      	lsrs	r3, r3, #25
 800d0f8:	f003 0303 	and.w	r3, r3, #3
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	005b      	lsls	r3, r3, #1
 800d100:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800d102:	697a      	ldr	r2, [r7, #20]
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	fbb2 f3f3 	udiv	r3, r2, r3
 800d10a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800d10c:	69bb      	ldr	r3, [r7, #24]
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3724      	adds	r7, #36	; 0x24
 800d112:	46bd      	mov	sp, r7
 800d114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d118:	4770      	bx	lr
 800d11a:	bf00      	nop
 800d11c:	40021000 	.word	0x40021000
 800d120:	08015ad4 	.word	0x08015ad4
 800d124:	00f42400 	.word	0x00f42400
 800d128:	007a1200 	.word	0x007a1200

0800d12c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d12c:	b480      	push	{r7}
 800d12e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d130:	4b03      	ldr	r3, [pc, #12]	; (800d140 <HAL_RCC_GetHCLKFreq+0x14>)
 800d132:	681b      	ldr	r3, [r3, #0]
}
 800d134:	4618      	mov	r0, r3
 800d136:	46bd      	mov	sp, r7
 800d138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d13c:	4770      	bx	lr
 800d13e:	bf00      	nop
 800d140:	20000000 	.word	0x20000000

0800d144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d148:	f7ff fff0 	bl	800d12c <HAL_RCC_GetHCLKFreq>
 800d14c:	4602      	mov	r2, r0
 800d14e:	4b06      	ldr	r3, [pc, #24]	; (800d168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d150:	689b      	ldr	r3, [r3, #8]
 800d152:	0a1b      	lsrs	r3, r3, #8
 800d154:	f003 0307 	and.w	r3, r3, #7
 800d158:	4904      	ldr	r1, [pc, #16]	; (800d16c <HAL_RCC_GetPCLK1Freq+0x28>)
 800d15a:	5ccb      	ldrb	r3, [r1, r3]
 800d15c:	f003 031f 	and.w	r3, r3, #31
 800d160:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d164:	4618      	mov	r0, r3
 800d166:	bd80      	pop	{r7, pc}
 800d168:	40021000 	.word	0x40021000
 800d16c:	08015acc 	.word	0x08015acc

0800d170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d174:	f7ff ffda 	bl	800d12c <HAL_RCC_GetHCLKFreq>
 800d178:	4602      	mov	r2, r0
 800d17a:	4b06      	ldr	r3, [pc, #24]	; (800d194 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d17c:	689b      	ldr	r3, [r3, #8]
 800d17e:	0adb      	lsrs	r3, r3, #11
 800d180:	f003 0307 	and.w	r3, r3, #7
 800d184:	4904      	ldr	r1, [pc, #16]	; (800d198 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d186:	5ccb      	ldrb	r3, [r1, r3]
 800d188:	f003 031f 	and.w	r3, r3, #31
 800d18c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d190:	4618      	mov	r0, r3
 800d192:	bd80      	pop	{r7, pc}
 800d194:	40021000 	.word	0x40021000
 800d198:	08015acc 	.word	0x08015acc

0800d19c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800d19c:	b480      	push	{r7}
 800d19e:	b083      	sub	sp, #12
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	220f      	movs	r2, #15
 800d1aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800d1ac:	4b12      	ldr	r3, [pc, #72]	; (800d1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800d1ae:	689b      	ldr	r3, [r3, #8]
 800d1b0:	f003 0203 	and.w	r2, r3, #3
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800d1b8:	4b0f      	ldr	r3, [pc, #60]	; (800d1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800d1ba:	689b      	ldr	r3, [r3, #8]
 800d1bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800d1c4:	4b0c      	ldr	r3, [pc, #48]	; (800d1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800d1c6:	689b      	ldr	r3, [r3, #8]
 800d1c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800d1d0:	4b09      	ldr	r3, [pc, #36]	; (800d1f8 <HAL_RCC_GetClockConfig+0x5c>)
 800d1d2:	689b      	ldr	r3, [r3, #8]
 800d1d4:	08db      	lsrs	r3, r3, #3
 800d1d6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800d1de:	4b07      	ldr	r3, [pc, #28]	; (800d1fc <HAL_RCC_GetClockConfig+0x60>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f003 0207 	and.w	r2, r3, #7
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	601a      	str	r2, [r3, #0]
}
 800d1ea:	bf00      	nop
 800d1ec:	370c      	adds	r7, #12
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f4:	4770      	bx	lr
 800d1f6:	bf00      	nop
 800d1f8:	40021000 	.word	0x40021000
 800d1fc:	40022000 	.word	0x40022000

0800d200 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800d200:	b580      	push	{r7, lr}
 800d202:	b086      	sub	sp, #24
 800d204:	af00      	add	r7, sp, #0
 800d206:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800d208:	2300      	movs	r3, #0
 800d20a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800d20c:	4b2a      	ldr	r3, [pc, #168]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d20e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d214:	2b00      	cmp	r3, #0
 800d216:	d003      	beq.n	800d220 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800d218:	f7ff f9d0 	bl	800c5bc <HAL_PWREx_GetVoltageRange>
 800d21c:	6178      	str	r0, [r7, #20]
 800d21e:	e014      	b.n	800d24a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800d220:	4b25      	ldr	r3, [pc, #148]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d222:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d224:	4a24      	ldr	r2, [pc, #144]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d22a:	6593      	str	r3, [r2, #88]	; 0x58
 800d22c:	4b22      	ldr	r3, [pc, #136]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d22e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d234:	60fb      	str	r3, [r7, #12]
 800d236:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800d238:	f7ff f9c0 	bl	800c5bc <HAL_PWREx_GetVoltageRange>
 800d23c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800d23e:	4b1e      	ldr	r3, [pc, #120]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d242:	4a1d      	ldr	r2, [pc, #116]	; (800d2b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800d244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d248:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d24a:	697b      	ldr	r3, [r7, #20]
 800d24c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d250:	d10b      	bne.n	800d26a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2b80      	cmp	r3, #128	; 0x80
 800d256:	d919      	bls.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	2ba0      	cmp	r3, #160	; 0xa0
 800d25c:	d902      	bls.n	800d264 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d25e:	2302      	movs	r3, #2
 800d260:	613b      	str	r3, [r7, #16]
 800d262:	e013      	b.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d264:	2301      	movs	r3, #1
 800d266:	613b      	str	r3, [r7, #16]
 800d268:	e010      	b.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	2b80      	cmp	r3, #128	; 0x80
 800d26e:	d902      	bls.n	800d276 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800d270:	2303      	movs	r3, #3
 800d272:	613b      	str	r3, [r7, #16]
 800d274:	e00a      	b.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	2b80      	cmp	r3, #128	; 0x80
 800d27a:	d102      	bne.n	800d282 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800d27c:	2302      	movs	r3, #2
 800d27e:	613b      	str	r3, [r7, #16]
 800d280:	e004      	b.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	2b70      	cmp	r3, #112	; 0x70
 800d286:	d101      	bne.n	800d28c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800d288:	2301      	movs	r3, #1
 800d28a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800d28c:	4b0b      	ldr	r3, [pc, #44]	; (800d2bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	f023 0207 	bic.w	r2, r3, #7
 800d294:	4909      	ldr	r1, [pc, #36]	; (800d2bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d296:	693b      	ldr	r3, [r7, #16]
 800d298:	4313      	orrs	r3, r2
 800d29a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800d29c:	4b07      	ldr	r3, [pc, #28]	; (800d2bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	f003 0307 	and.w	r3, r3, #7
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	429a      	cmp	r2, r3
 800d2a8:	d001      	beq.n	800d2ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	e000      	b.n	800d2b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800d2ae:	2300      	movs	r3, #0
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	3718      	adds	r7, #24
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd80      	pop	{r7, pc}
 800d2b8:	40021000 	.word	0x40021000
 800d2bc:	40022000 	.word	0x40022000

0800d2c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b086      	sub	sp, #24
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d041      	beq.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2e0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d2e4:	d02a      	beq.n	800d33c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800d2e6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800d2ea:	d824      	bhi.n	800d336 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800d2ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d2f0:	d008      	beq.n	800d304 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800d2f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d2f6:	d81e      	bhi.n	800d336 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00a      	beq.n	800d312 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800d2fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d300:	d010      	beq.n	800d324 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d302:	e018      	b.n	800d336 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800d304:	4b86      	ldr	r3, [pc, #536]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d306:	68db      	ldr	r3, [r3, #12]
 800d308:	4a85      	ldr	r2, [pc, #532]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d30a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d30e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d310:	e015      	b.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	3304      	adds	r3, #4
 800d316:	2100      	movs	r1, #0
 800d318:	4618      	mov	r0, r3
 800d31a:	f001 f835 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d31e:	4603      	mov	r3, r0
 800d320:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d322:	e00c      	b.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	3320      	adds	r3, #32
 800d328:	2100      	movs	r1, #0
 800d32a:	4618      	mov	r0, r3
 800d32c:	f001 f920 	bl	800e570 <RCCEx_PLLSAI2_Config>
 800d330:	4603      	mov	r3, r0
 800d332:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800d334:	e003      	b.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d336:	2301      	movs	r3, #1
 800d338:	74fb      	strb	r3, [r7, #19]
      break;
 800d33a:	e000      	b.n	800d33e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800d33c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d33e:	7cfb      	ldrb	r3, [r7, #19]
 800d340:	2b00      	cmp	r3, #0
 800d342:	d10b      	bne.n	800d35c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d344:	4b76      	ldr	r3, [pc, #472]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d34a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d352:	4973      	ldr	r1, [pc, #460]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d354:	4313      	orrs	r3, r2
 800d356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d35a:	e001      	b.n	800d360 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d35c:	7cfb      	ldrb	r3, [r7, #19]
 800d35e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d041      	beq.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d370:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d374:	d02a      	beq.n	800d3cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800d376:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800d37a:	d824      	bhi.n	800d3c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800d37c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d380:	d008      	beq.n	800d394 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d382:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800d386:	d81e      	bhi.n	800d3c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d00a      	beq.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800d38c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800d390:	d010      	beq.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800d392:	e018      	b.n	800d3c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800d394:	4b62      	ldr	r3, [pc, #392]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	4a61      	ldr	r2, [pc, #388]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d39a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d39e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d3a0:	e015      	b.n	800d3ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	3304      	adds	r3, #4
 800d3a6:	2100      	movs	r1, #0
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	f000 ffed 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d3b2:	e00c      	b.n	800d3ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	3320      	adds	r3, #32
 800d3b8:	2100      	movs	r1, #0
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	f001 f8d8 	bl	800e570 <RCCEx_PLLSAI2_Config>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800d3c4:	e003      	b.n	800d3ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	74fb      	strb	r3, [r7, #19]
      break;
 800d3ca:	e000      	b.n	800d3ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800d3cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800d3ce:	7cfb      	ldrb	r3, [r7, #19]
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d10b      	bne.n	800d3ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800d3d4:	4b52      	ldr	r3, [pc, #328]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d3d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d3da:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d3e2:	494f      	ldr	r1, [pc, #316]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d3e4:	4313      	orrs	r3, r2
 800d3e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800d3ea:	e001      	b.n	800d3f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d3ec:	7cfb      	ldrb	r3, [r7, #19]
 800d3ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	f000 80a0 	beq.w	800d53e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d3fe:	2300      	movs	r3, #0
 800d400:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d402:	4b47      	ldr	r3, [pc, #284]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d101      	bne.n	800d412 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800d40e:	2301      	movs	r3, #1
 800d410:	e000      	b.n	800d414 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800d412:	2300      	movs	r3, #0
 800d414:	2b00      	cmp	r3, #0
 800d416:	d00d      	beq.n	800d434 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d418:	4b41      	ldr	r3, [pc, #260]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d41a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d41c:	4a40      	ldr	r2, [pc, #256]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d41e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d422:	6593      	str	r3, [r2, #88]	; 0x58
 800d424:	4b3e      	ldr	r3, [pc, #248]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d42c:	60bb      	str	r3, [r7, #8]
 800d42e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d430:	2301      	movs	r3, #1
 800d432:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d434:	4b3b      	ldr	r3, [pc, #236]	; (800d524 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	4a3a      	ldr	r2, [pc, #232]	; (800d524 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d43a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d43e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d440:	f7fd fca2 	bl	800ad88 <HAL_GetTick>
 800d444:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d446:	e009      	b.n	800d45c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d448:	f7fd fc9e 	bl	800ad88 <HAL_GetTick>
 800d44c:	4602      	mov	r2, r0
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	1ad3      	subs	r3, r2, r3
 800d452:	2b02      	cmp	r3, #2
 800d454:	d902      	bls.n	800d45c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800d456:	2303      	movs	r3, #3
 800d458:	74fb      	strb	r3, [r7, #19]
        break;
 800d45a:	e005      	b.n	800d468 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800d45c:	4b31      	ldr	r3, [pc, #196]	; (800d524 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d464:	2b00      	cmp	r3, #0
 800d466:	d0ef      	beq.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800d468:	7cfb      	ldrb	r3, [r7, #19]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d15c      	bne.n	800d528 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d46e:	4b2c      	ldr	r3, [pc, #176]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d474:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d478:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d47a:	697b      	ldr	r3, [r7, #20]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d01f      	beq.n	800d4c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d486:	697a      	ldr	r2, [r7, #20]
 800d488:	429a      	cmp	r2, r3
 800d48a:	d019      	beq.n	800d4c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800d48c:	4b24      	ldr	r3, [pc, #144]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d48e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d496:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800d498:	4b21      	ldr	r3, [pc, #132]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d49a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d49e:	4a20      	ldr	r2, [pc, #128]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d4a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d4a8:	4b1d      	ldr	r3, [pc, #116]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4ae:	4a1c      	ldr	r2, [pc, #112]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d4b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800d4b8:	4a19      	ldr	r2, [pc, #100]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4ba:	697b      	ldr	r3, [r7, #20]
 800d4bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d016      	beq.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4ca:	f7fd fc5d 	bl	800ad88 <HAL_GetTick>
 800d4ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d4d0:	e00b      	b.n	800d4ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d4d2:	f7fd fc59 	bl	800ad88 <HAL_GetTick>
 800d4d6:	4602      	mov	r2, r0
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	1ad3      	subs	r3, r2, r3
 800d4dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d902      	bls.n	800d4ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800d4e4:	2303      	movs	r3, #3
 800d4e6:	74fb      	strb	r3, [r7, #19]
            break;
 800d4e8:	e006      	b.n	800d4f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d4ea:	4b0d      	ldr	r3, [pc, #52]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d4ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d4f0:	f003 0302 	and.w	r3, r3, #2
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d0ec      	beq.n	800d4d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800d4f8:	7cfb      	ldrb	r3, [r7, #19]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d10c      	bne.n	800d518 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d4fe:	4b08      	ldr	r3, [pc, #32]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d504:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d50e:	4904      	ldr	r1, [pc, #16]	; (800d520 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800d510:	4313      	orrs	r3, r2
 800d512:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800d516:	e009      	b.n	800d52c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800d518:	7cfb      	ldrb	r3, [r7, #19]
 800d51a:	74bb      	strb	r3, [r7, #18]
 800d51c:	e006      	b.n	800d52c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800d51e:	bf00      	nop
 800d520:	40021000 	.word	0x40021000
 800d524:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d528:	7cfb      	ldrb	r3, [r7, #19]
 800d52a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800d52c:	7c7b      	ldrb	r3, [r7, #17]
 800d52e:	2b01      	cmp	r3, #1
 800d530:	d105      	bne.n	800d53e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d532:	4b9e      	ldr	r3, [pc, #632]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d536:	4a9d      	ldr	r2, [pc, #628]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d538:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d53c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	f003 0301 	and.w	r3, r3, #1
 800d546:	2b00      	cmp	r3, #0
 800d548:	d00a      	beq.n	800d560 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d54a:	4b98      	ldr	r3, [pc, #608]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d54c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d550:	f023 0203 	bic.w	r2, r3, #3
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d558:	4994      	ldr	r1, [pc, #592]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d55a:	4313      	orrs	r3, r2
 800d55c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f003 0302 	and.w	r3, r3, #2
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d00a      	beq.n	800d582 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800d56c:	4b8f      	ldr	r3, [pc, #572]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d56e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d572:	f023 020c 	bic.w	r2, r3, #12
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d57a:	498c      	ldr	r1, [pc, #560]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d57c:	4313      	orrs	r3, r2
 800d57e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f003 0304 	and.w	r3, r3, #4
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	d00a      	beq.n	800d5a4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800d58e:	4b87      	ldr	r3, [pc, #540]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d590:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d594:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d59c:	4983      	ldr	r1, [pc, #524]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	f003 0308 	and.w	r3, r3, #8
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d00a      	beq.n	800d5c6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800d5b0:	4b7e      	ldr	r3, [pc, #504]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d5b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d5be:	497b      	ldr	r1, [pc, #492]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d5c0:	4313      	orrs	r3, r2
 800d5c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	681b      	ldr	r3, [r3, #0]
 800d5ca:	f003 0310 	and.w	r3, r3, #16
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d00a      	beq.n	800d5e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800d5d2:	4b76      	ldr	r3, [pc, #472]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d5d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5d8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d5e0:	4972      	ldr	r1, [pc, #456]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d5e2:	4313      	orrs	r3, r2
 800d5e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f003 0320 	and.w	r3, r3, #32
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d00a      	beq.n	800d60a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d5f4:	4b6d      	ldr	r3, [pc, #436]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d5f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d5fa:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800d602:	496a      	ldr	r1, [pc, #424]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d604:	4313      	orrs	r3, r2
 800d606:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d612:	2b00      	cmp	r3, #0
 800d614:	d00a      	beq.n	800d62c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d616:	4b65      	ldr	r3, [pc, #404]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d618:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d61c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d624:	4961      	ldr	r1, [pc, #388]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d626:	4313      	orrs	r3, r2
 800d628:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d634:	2b00      	cmp	r3, #0
 800d636:	d00a      	beq.n	800d64e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d638:	4b5c      	ldr	r3, [pc, #368]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d63a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d63e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d646:	4959      	ldr	r1, [pc, #356]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d648:	4313      	orrs	r3, r2
 800d64a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d656:	2b00      	cmp	r3, #0
 800d658:	d00a      	beq.n	800d670 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d65a:	4b54      	ldr	r3, [pc, #336]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d65c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d660:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d668:	4950      	ldr	r1, [pc, #320]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d66a:	4313      	orrs	r3, r2
 800d66c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d00a      	beq.n	800d692 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800d67c:	4b4b      	ldr	r3, [pc, #300]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d67e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d682:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d68a:	4948      	ldr	r1, [pc, #288]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d68c:	4313      	orrs	r3, r2
 800d68e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d00a      	beq.n	800d6b4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d69e:	4b43      	ldr	r3, [pc, #268]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6a4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d6ac:	493f      	ldr	r1, [pc, #252]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6ae:	4313      	orrs	r3, r2
 800d6b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d028      	beq.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d6c0:	4b3a      	ldr	r3, [pc, #232]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d6c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6ce:	4937      	ldr	r1, [pc, #220]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6d0:	4313      	orrs	r3, r2
 800d6d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d6de:	d106      	bne.n	800d6ee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d6e0:	4b32      	ldr	r3, [pc, #200]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6e2:	68db      	ldr	r3, [r3, #12]
 800d6e4:	4a31      	ldr	r2, [pc, #196]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d6e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d6ea:	60d3      	str	r3, [r2, #12]
 800d6ec:	e011      	b.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d6f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d6f6:	d10c      	bne.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	3304      	adds	r3, #4
 800d6fc:	2101      	movs	r1, #1
 800d6fe:	4618      	mov	r0, r3
 800d700:	f000 fe42 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d704:	4603      	mov	r3, r0
 800d706:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800d708:	7cfb      	ldrb	r3, [r7, #19]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d001      	beq.n	800d712 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800d70e:	7cfb      	ldrb	r3, [r7, #19]
 800d710:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d028      	beq.n	800d770 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800d71e:	4b23      	ldr	r3, [pc, #140]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d724:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d72c:	491f      	ldr	r1, [pc, #124]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d72e:	4313      	orrs	r3, r2
 800d730:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d738:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d73c:	d106      	bne.n	800d74c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d73e:	4b1b      	ldr	r3, [pc, #108]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d740:	68db      	ldr	r3, [r3, #12]
 800d742:	4a1a      	ldr	r2, [pc, #104]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d744:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d748:	60d3      	str	r3, [r2, #12]
 800d74a:	e011      	b.n	800d770 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d750:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d754:	d10c      	bne.n	800d770 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	3304      	adds	r3, #4
 800d75a:	2101      	movs	r1, #1
 800d75c:	4618      	mov	r0, r3
 800d75e:	f000 fe13 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d762:	4603      	mov	r3, r0
 800d764:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d766:	7cfb      	ldrb	r3, [r7, #19]
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d001      	beq.n	800d770 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800d76c:	7cfb      	ldrb	r3, [r7, #19]
 800d76e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d02b      	beq.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d77c:	4b0b      	ldr	r3, [pc, #44]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d77e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d78a:	4908      	ldr	r1, [pc, #32]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d78c:	4313      	orrs	r3, r2
 800d78e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800d79a:	d109      	bne.n	800d7b0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800d79c:	4b03      	ldr	r3, [pc, #12]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d79e:	68db      	ldr	r3, [r3, #12]
 800d7a0:	4a02      	ldr	r2, [pc, #8]	; (800d7ac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800d7a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d7a6:	60d3      	str	r3, [r2, #12]
 800d7a8:	e014      	b.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800d7aa:	bf00      	nop
 800d7ac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d7b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800d7b8:	d10c      	bne.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	3304      	adds	r3, #4
 800d7be:	2101      	movs	r1, #1
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	f000 fde1 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d7ca:	7cfb      	ldrb	r3, [r7, #19]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d001      	beq.n	800d7d4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800d7d0:	7cfb      	ldrb	r3, [r7, #19]
 800d7d2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d02f      	beq.n	800d840 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d7e0:	4b2b      	ldr	r3, [pc, #172]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d7e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d7e6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d7ee:	4928      	ldr	r1, [pc, #160]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d7f0:	4313      	orrs	r3, r2
 800d7f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d7fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d7fe:	d10d      	bne.n	800d81c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	3304      	adds	r3, #4
 800d804:	2102      	movs	r1, #2
 800d806:	4618      	mov	r0, r3
 800d808:	f000 fdbe 	bl	800e388 <RCCEx_PLLSAI1_Config>
 800d80c:	4603      	mov	r3, r0
 800d80e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d810:	7cfb      	ldrb	r3, [r7, #19]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d014      	beq.n	800d840 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800d816:	7cfb      	ldrb	r3, [r7, #19]
 800d818:	74bb      	strb	r3, [r7, #18]
 800d81a:	e011      	b.n	800d840 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d820:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800d824:	d10c      	bne.n	800d840 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	3320      	adds	r3, #32
 800d82a:	2102      	movs	r1, #2
 800d82c:	4618      	mov	r0, r3
 800d82e:	f000 fe9f 	bl	800e570 <RCCEx_PLLSAI2_Config>
 800d832:	4603      	mov	r3, r0
 800d834:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800d836:	7cfb      	ldrb	r3, [r7, #19]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d001      	beq.n	800d840 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800d83c:	7cfb      	ldrb	r3, [r7, #19]
 800d83e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	681b      	ldr	r3, [r3, #0]
 800d844:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d00a      	beq.n	800d862 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d84c:	4b10      	ldr	r3, [pc, #64]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d84e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d852:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d85a:	490d      	ldr	r1, [pc, #52]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d85c:	4313      	orrs	r3, r2
 800d85e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d00b      	beq.n	800d886 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d86e:	4b08      	ldr	r3, [pc, #32]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d874:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d87e:	4904      	ldr	r1, [pc, #16]	; (800d890 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800d880:	4313      	orrs	r3, r2
 800d882:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800d886:	7cbb      	ldrb	r3, [r7, #18]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	3718      	adds	r7, #24
 800d88c:	46bd      	mov	sp, r7
 800d88e:	bd80      	pop	{r7, pc}
 800d890:	40021000 	.word	0x40021000

0800d894 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b088      	sub	sp, #32
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 800d89c:	2300      	movs	r3, #0
 800d89e:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d8a6:	d13e      	bne.n	800d926 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800d8a8:	4bbe      	ldr	r3, [pc, #760]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d8aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d8ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d8b2:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d8ba:	d028      	beq.n	800d90e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 800d8bc:	693b      	ldr	r3, [r7, #16]
 800d8be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d8c2:	f200 853e 	bhi.w	800e342 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d8cc:	d005      	beq.n	800d8da <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800d8ce:	693b      	ldr	r3, [r7, #16]
 800d8d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d8d4:	d00e      	beq.n	800d8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800d8d6:	f000 bd34 	b.w	800e342 <HAL_RCCEx_GetPeriphCLKFreq+0xaae>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800d8da:	4bb2      	ldr	r3, [pc, #712]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d8dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d8e0:	f003 0302 	and.w	r3, r3, #2
 800d8e4:	2b02      	cmp	r3, #2
 800d8e6:	f040 852e 	bne.w	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
        frequency = LSE_VALUE;
 800d8ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d8ee:	61fb      	str	r3, [r7, #28]
      break;
 800d8f0:	f000 bd29 	b.w	800e346 <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800d8f4:	4bab      	ldr	r3, [pc, #684]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d8f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d8fa:	f003 0302 	and.w	r3, r3, #2
 800d8fe:	2b02      	cmp	r3, #2
 800d900:	f040 8523 	bne.w	800e34a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
          frequency = LSI_VALUE;
 800d904:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800d908:	61fb      	str	r3, [r7, #28]
      break;
 800d90a:	f000 bd1e 	b.w	800e34a <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d90e:	4ba5      	ldr	r3, [pc, #660]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d916:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d91a:	f040 8518 	bne.w	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = HSE_VALUE / 32U;
 800d91e:	4ba2      	ldr	r3, [pc, #648]	; (800dba8 <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
 800d920:	61fb      	str	r3, [r7, #28]
      break;
 800d922:	f000 bd14 	b.w	800e34e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d926:	4b9f      	ldr	r3, [pc, #636]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d928:	68db      	ldr	r3, [r3, #12]
 800d92a:	f003 0303 	and.w	r3, r3, #3
 800d92e:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 800d930:	697b      	ldr	r3, [r7, #20]
 800d932:	2b03      	cmp	r3, #3
 800d934:	d036      	beq.n	800d9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800d936:	697b      	ldr	r3, [r7, #20]
 800d938:	2b03      	cmp	r3, #3
 800d93a:	d840      	bhi.n	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 800d93c:	697b      	ldr	r3, [r7, #20]
 800d93e:	2b01      	cmp	r3, #1
 800d940:	d003      	beq.n	800d94a <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800d942:	697b      	ldr	r3, [r7, #20]
 800d944:	2b02      	cmp	r3, #2
 800d946:	d020      	beq.n	800d98a <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 800d948:	e039      	b.n	800d9be <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800d94a:	4b96      	ldr	r3, [pc, #600]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d94c:	681b      	ldr	r3, [r3, #0]
 800d94e:	f003 0302 	and.w	r3, r3, #2
 800d952:	2b02      	cmp	r3, #2
 800d954:	d116      	bne.n	800d984 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800d956:	4b93      	ldr	r3, [pc, #588]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d958:	681b      	ldr	r3, [r3, #0]
 800d95a:	f003 0308 	and.w	r3, r3, #8
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d005      	beq.n	800d96e <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800d962:	4b90      	ldr	r3, [pc, #576]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	091b      	lsrs	r3, r3, #4
 800d968:	f003 030f 	and.w	r3, r3, #15
 800d96c:	e005      	b.n	800d97a <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 800d96e:	4b8d      	ldr	r3, [pc, #564]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d970:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800d974:	0a1b      	lsrs	r3, r3, #8
 800d976:	f003 030f 	and.w	r3, r3, #15
 800d97a:	4a8c      	ldr	r2, [pc, #560]	; (800dbac <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
 800d97c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d980:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800d982:	e01f      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800d984:	2300      	movs	r3, #0
 800d986:	61bb      	str	r3, [r7, #24]
      break;
 800d988:	e01c      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d98a:	4b86      	ldr	r3, [pc, #536]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d992:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d996:	d102      	bne.n	800d99e <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800d998:	4b85      	ldr	r3, [pc, #532]	; (800dbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
 800d99a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800d99c:	e012      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	61bb      	str	r3, [r7, #24]
      break;
 800d9a2:	e00f      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d9a4:	4b7f      	ldr	r3, [pc, #508]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d9ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800d9b0:	d102      	bne.n	800d9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 800d9b2:	4b80      	ldr	r3, [pc, #512]	; (800dbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
 800d9b4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800d9b6:	e005      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	61bb      	str	r3, [r7, #24]
      break;
 800d9bc:	e002      	b.n	800d9c4 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 800d9be:	2300      	movs	r3, #0
 800d9c0:	61bb      	str	r3, [r7, #24]
      break;
 800d9c2:	bf00      	nop
    }

    switch(PeriphClk)
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d9ca:	f000 80d2 	beq.w	800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800d9d4:	f200 84bd 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d9de:	f000 80c8 	beq.w	800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800d9e8:	f200 84b3 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9f2:	f000 835b 	beq.w	800e0ac <HAL_RCCEx_GetPeriphCLKFreq+0x818>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d9fc:	f200 84a9 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da06:	f000 847f 	beq.w	800e308 <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800da10:	f200 849f 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800da1a:	f000 82ce 	beq.w	800dfba <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800da24:	f200 8495 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da2e:	f000 80a0 	beq.w	800db72 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800da38:	f200 848b 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da42:	f000 808f 	beq.w	800db64 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800da4c:	f200 8481 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800da56:	d07e      	beq.n	800db56 <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800da5e:	f200 8478 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da68:	f000 8404 	beq.w	800e274 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800da72:	f200 846e 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da7c:	f000 83b0 	beq.w	800e1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da86:	f200 8464 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800da90:	f000 837a 	beq.w	800e188 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800da9a:	f200 845a 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2b80      	cmp	r3, #128	; 0x80
 800daa2:	f000 8345 	beq.w	800e130 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2b80      	cmp	r3, #128	; 0x80
 800daaa:	f200 8452 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2b20      	cmp	r3, #32
 800dab2:	d84b      	bhi.n	800db4c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	f000 844b 	beq.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	3b01      	subs	r3, #1
 800dac0:	2b1f      	cmp	r3, #31
 800dac2:	f200 8446 	bhi.w	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
 800dac6:	a201      	add	r2, pc, #4	; (adr r2, 800dacc <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800dac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dacc:	0800dcb7 	.word	0x0800dcb7
 800dad0:	0800dd27 	.word	0x0800dd27
 800dad4:	0800e353 	.word	0x0800e353
 800dad8:	0800ddbb 	.word	0x0800ddbb
 800dadc:	0800e353 	.word	0x0800e353
 800dae0:	0800e353 	.word	0x0800e353
 800dae4:	0800e353 	.word	0x0800e353
 800dae8:	0800de33 	.word	0x0800de33
 800daec:	0800e353 	.word	0x0800e353
 800daf0:	0800e353 	.word	0x0800e353
 800daf4:	0800e353 	.word	0x0800e353
 800daf8:	0800e353 	.word	0x0800e353
 800dafc:	0800e353 	.word	0x0800e353
 800db00:	0800e353 	.word	0x0800e353
 800db04:	0800e353 	.word	0x0800e353
 800db08:	0800deb7 	.word	0x0800deb7
 800db0c:	0800e353 	.word	0x0800e353
 800db10:	0800e353 	.word	0x0800e353
 800db14:	0800e353 	.word	0x0800e353
 800db18:	0800e353 	.word	0x0800e353
 800db1c:	0800e353 	.word	0x0800e353
 800db20:	0800e353 	.word	0x0800e353
 800db24:	0800e353 	.word	0x0800e353
 800db28:	0800e353 	.word	0x0800e353
 800db2c:	0800e353 	.word	0x0800e353
 800db30:	0800e353 	.word	0x0800e353
 800db34:	0800e353 	.word	0x0800e353
 800db38:	0800e353 	.word	0x0800e353
 800db3c:	0800e353 	.word	0x0800e353
 800db40:	0800e353 	.word	0x0800e353
 800db44:	0800e353 	.word	0x0800e353
 800db48:	0800df39 	.word	0x0800df39
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	2b40      	cmp	r3, #64	; 0x40
 800db50:	f000 82bd 	beq.w	800e0ce <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800db54:	e3fd      	b.n	800e352 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800db56:	69b9      	ldr	r1, [r7, #24]
 800db58:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800db5c:	f000 fde6 	bl	800e72c <RCCEx_GetSAIxPeriphCLKFreq>
 800db60:	61f8      	str	r0, [r7, #28]
      break;
 800db62:	e3f7      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800db64:	69b9      	ldr	r1, [r7, #24]
 800db66:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800db6a:	f000 fddf 	bl	800e72c <RCCEx_GetSAIxPeriphCLKFreq>
 800db6e:	61f8      	str	r0, [r7, #28]
      break;
 800db70:	e3f0      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800db72:	4b0c      	ldr	r3, [pc, #48]	; (800dba4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
 800db74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800db78:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800db7c:	613b      	str	r3, [r7, #16]
 800db7e:	693b      	ldr	r3, [r7, #16]
 800db80:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800db84:	d018      	beq.n	800dbb8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
 800db86:	693b      	ldr	r3, [r7, #16]
 800db88:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800db8c:	f200 808b 	bhi.w	800dca6 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800db96:	d059      	beq.n	800dc4c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800db98:	693b      	ldr	r3, [r7, #16]
 800db9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800db9e:	d028      	beq.n	800dbf2 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 800dba0:	e081      	b.n	800dca6 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
 800dba2:	bf00      	nop
 800dba4:	40021000 	.word	0x40021000
 800dba8:	0003d090 	.word	0x0003d090
 800dbac:	08015ad4 	.word	0x08015ad4
 800dbb0:	00f42400 	.word	0x00f42400
 800dbb4:	007a1200 	.word	0x007a1200
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800dbb8:	4bae      	ldr	r3, [pc, #696]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	f003 0302 	and.w	r3, r3, #2
 800dbc0:	2b02      	cmp	r3, #2
 800dbc2:	d172      	bne.n	800dcaa <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800dbc4:	4bab      	ldr	r3, [pc, #684]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	f003 0308 	and.w	r3, r3, #8
 800dbcc:	2b00      	cmp	r3, #0
 800dbce:	d005      	beq.n	800dbdc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
 800dbd0:	4ba8      	ldr	r3, [pc, #672]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dbd2:	681b      	ldr	r3, [r3, #0]
 800dbd4:	091b      	lsrs	r3, r3, #4
 800dbd6:	f003 030f 	and.w	r3, r3, #15
 800dbda:	e005      	b.n	800dbe8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 800dbdc:	4ba5      	ldr	r3, [pc, #660]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dbde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800dbe2:	0a1b      	lsrs	r3, r3, #8
 800dbe4:	f003 030f 	and.w	r3, r3, #15
 800dbe8:	4aa3      	ldr	r2, [pc, #652]	; (800de78 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>)
 800dbea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dbee:	61fb      	str	r3, [r7, #28]
          break;
 800dbf0:	e05b      	b.n	800dcaa <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800dbf2:	4ba0      	ldr	r3, [pc, #640]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dbfa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800dbfe:	d156      	bne.n	800dcae <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800dc00:	4b9c      	ldr	r3, [pc, #624]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc02:	68db      	ldr	r3, [r3, #12]
 800dc04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc0c:	d14f      	bne.n	800dcae <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800dc0e:	4b99      	ldr	r3, [pc, #612]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc10:	68db      	ldr	r3, [r3, #12]
 800dc12:	0a1b      	lsrs	r3, r3, #8
 800dc14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc18:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800dc1a:	69bb      	ldr	r3, [r7, #24]
 800dc1c:	68fa      	ldr	r2, [r7, #12]
 800dc1e:	fb02 f203 	mul.w	r2, r2, r3
 800dc22:	4b94      	ldr	r3, [pc, #592]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc24:	68db      	ldr	r3, [r3, #12]
 800dc26:	091b      	lsrs	r3, r3, #4
 800dc28:	f003 0307 	and.w	r3, r3, #7
 800dc2c:	3301      	adds	r3, #1
 800dc2e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc32:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800dc34:	4b8f      	ldr	r3, [pc, #572]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc36:	68db      	ldr	r3, [r3, #12]
 800dc38:	0d5b      	lsrs	r3, r3, #21
 800dc3a:	f003 0303 	and.w	r3, r3, #3
 800dc3e:	3301      	adds	r3, #1
 800dc40:	005b      	lsls	r3, r3, #1
 800dc42:	69ba      	ldr	r2, [r7, #24]
 800dc44:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc48:	61fb      	str	r3, [r7, #28]
          break;
 800dc4a:	e030      	b.n	800dcae <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800dc4c:	4b89      	ldr	r3, [pc, #548]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dc54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dc58:	d12b      	bne.n	800dcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800dc5a:	4b86      	ldr	r3, [pc, #536]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc5c:	691b      	ldr	r3, [r3, #16]
 800dc5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dc62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dc66:	d124      	bne.n	800dcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800dc68:	4b82      	ldr	r3, [pc, #520]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc6a:	691b      	ldr	r3, [r3, #16]
 800dc6c:	0a1b      	lsrs	r3, r3, #8
 800dc6e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc72:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800dc74:	69bb      	ldr	r3, [r7, #24]
 800dc76:	68fa      	ldr	r2, [r7, #12]
 800dc78:	fb02 f203 	mul.w	r2, r2, r3
 800dc7c:	4b7d      	ldr	r3, [pc, #500]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc7e:	68db      	ldr	r3, [r3, #12]
 800dc80:	091b      	lsrs	r3, r3, #4
 800dc82:	f003 0307 	and.w	r3, r3, #7
 800dc86:	3301      	adds	r3, #1
 800dc88:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc8c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800dc8e:	4b79      	ldr	r3, [pc, #484]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dc90:	691b      	ldr	r3, [r3, #16]
 800dc92:	0d5b      	lsrs	r3, r3, #21
 800dc94:	f003 0303 	and.w	r3, r3, #3
 800dc98:	3301      	adds	r3, #1
 800dc9a:	005b      	lsls	r3, r3, #1
 800dc9c:	69ba      	ldr	r2, [r7, #24]
 800dc9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dca2:	61fb      	str	r3, [r7, #28]
          break;
 800dca4:	e005      	b.n	800dcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x41e>
          break;
 800dca6:	bf00      	nop
 800dca8:	e354      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dcaa:	bf00      	nop
 800dcac:	e352      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dcae:	bf00      	nop
 800dcb0:	e350      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dcb2:	bf00      	nop
        break;
 800dcb4:	e34e      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800dcb6:	4b6f      	ldr	r3, [pc, #444]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dcb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dcbc:	f003 0303 	and.w	r3, r3, #3
 800dcc0:	613b      	str	r3, [r7, #16]
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	2b03      	cmp	r3, #3
 800dcc6:	d828      	bhi.n	800dd1a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 800dcc8:	a201      	add	r2, pc, #4	; (adr r2, 800dcd0 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>)
 800dcca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcce:	bf00      	nop
 800dcd0:	0800dce1 	.word	0x0800dce1
 800dcd4:	0800dce9 	.word	0x0800dce9
 800dcd8:	0800dcf1 	.word	0x0800dcf1
 800dcdc:	0800dd05 	.word	0x0800dd05
          frequency = HAL_RCC_GetPCLK2Freq();
 800dce0:	f7ff fa46 	bl	800d170 <HAL_RCC_GetPCLK2Freq>
 800dce4:	61f8      	str	r0, [r7, #28]
          break;
 800dce6:	e01d      	b.n	800dd24 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          frequency = HAL_RCC_GetSysClockFreq();
 800dce8:	f7ff f994 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800dcec:	61f8      	str	r0, [r7, #28]
          break;
 800dcee:	e019      	b.n	800dd24 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dcf0:	4b60      	ldr	r3, [pc, #384]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dcf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dcfc:	d10f      	bne.n	800dd1e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = HSI_VALUE;
 800dcfe:	4b5f      	ldr	r3, [pc, #380]	; (800de7c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800dd00:	61fb      	str	r3, [r7, #28]
          break;
 800dd02:	e00c      	b.n	800dd1e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800dd04:	4b5b      	ldr	r3, [pc, #364]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dd0a:	f003 0302 	and.w	r3, r3, #2
 800dd0e:	2b02      	cmp	r3, #2
 800dd10:	d107      	bne.n	800dd22 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
            frequency = LSE_VALUE;
 800dd12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dd16:	61fb      	str	r3, [r7, #28]
          break;
 800dd18:	e003      	b.n	800dd22 <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
          break;
 800dd1a:	bf00      	nop
 800dd1c:	e31a      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dd1e:	bf00      	nop
 800dd20:	e318      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dd22:	bf00      	nop
        break;
 800dd24:	e316      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800dd26:	4b53      	ldr	r3, [pc, #332]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dd2c:	f003 030c 	and.w	r3, r3, #12
 800dd30:	613b      	str	r3, [r7, #16]
 800dd32:	693b      	ldr	r3, [r7, #16]
 800dd34:	2b0c      	cmp	r3, #12
 800dd36:	d83a      	bhi.n	800ddae <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
 800dd38:	a201      	add	r2, pc, #4	; (adr r2, 800dd40 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>)
 800dd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3e:	bf00      	nop
 800dd40:	0800dd75 	.word	0x0800dd75
 800dd44:	0800ddaf 	.word	0x0800ddaf
 800dd48:	0800ddaf 	.word	0x0800ddaf
 800dd4c:	0800ddaf 	.word	0x0800ddaf
 800dd50:	0800dd7d 	.word	0x0800dd7d
 800dd54:	0800ddaf 	.word	0x0800ddaf
 800dd58:	0800ddaf 	.word	0x0800ddaf
 800dd5c:	0800ddaf 	.word	0x0800ddaf
 800dd60:	0800dd85 	.word	0x0800dd85
 800dd64:	0800ddaf 	.word	0x0800ddaf
 800dd68:	0800ddaf 	.word	0x0800ddaf
 800dd6c:	0800ddaf 	.word	0x0800ddaf
 800dd70:	0800dd99 	.word	0x0800dd99
          frequency = HAL_RCC_GetPCLK1Freq();
 800dd74:	f7ff f9e6 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800dd78:	61f8      	str	r0, [r7, #28]
          break;
 800dd7a:	e01d      	b.n	800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          frequency = HAL_RCC_GetSysClockFreq();
 800dd7c:	f7ff f94a 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800dd80:	61f8      	str	r0, [r7, #28]
          break;
 800dd82:	e019      	b.n	800ddb8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800dd84:	4b3b      	ldr	r3, [pc, #236]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800dd8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dd90:	d10f      	bne.n	800ddb2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = HSI_VALUE;
 800dd92:	4b3a      	ldr	r3, [pc, #232]	; (800de7c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800dd94:	61fb      	str	r3, [r7, #28]
          break;
 800dd96:	e00c      	b.n	800ddb2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800dd98:	4b36      	ldr	r3, [pc, #216]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800dd9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dd9e:	f003 0302 	and.w	r3, r3, #2
 800dda2:	2b02      	cmp	r3, #2
 800dda4:	d107      	bne.n	800ddb6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
            frequency = LSE_VALUE;
 800dda6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ddaa:	61fb      	str	r3, [r7, #28]
          break;
 800ddac:	e003      	b.n	800ddb6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
          break;
 800ddae:	bf00      	nop
 800ddb0:	e2d0      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ddb2:	bf00      	nop
 800ddb4:	e2ce      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800ddb6:	bf00      	nop
        break;
 800ddb8:	e2cc      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800ddba:	4b2e      	ldr	r3, [pc, #184]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ddc0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ddc4:	613b      	str	r3, [r7, #16]
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	2b30      	cmp	r3, #48	; 0x30
 800ddca:	d021      	beq.n	800de10 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>
 800ddcc:	693b      	ldr	r3, [r7, #16]
 800ddce:	2b30      	cmp	r3, #48	; 0x30
 800ddd0:	d829      	bhi.n	800de26 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800ddd2:	693b      	ldr	r3, [r7, #16]
 800ddd4:	2b20      	cmp	r3, #32
 800ddd6:	d011      	beq.n	800ddfc <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 800ddd8:	693b      	ldr	r3, [r7, #16]
 800ddda:	2b20      	cmp	r3, #32
 800dddc:	d823      	bhi.n	800de26 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
 800ddde:	693b      	ldr	r3, [r7, #16]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d003      	beq.n	800ddec <HAL_RCCEx_GetPeriphCLKFreq+0x558>
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	2b10      	cmp	r3, #16
 800dde8:	d004      	beq.n	800ddf4 <HAL_RCCEx_GetPeriphCLKFreq+0x560>
          break;
 800ddea:	e01c      	b.n	800de26 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = HAL_RCC_GetPCLK1Freq();
 800ddec:	f7ff f9aa 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800ddf0:	61f8      	str	r0, [r7, #28]
          break;
 800ddf2:	e01d      	b.n	800de30 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          frequency = HAL_RCC_GetSysClockFreq();
 800ddf4:	f7ff f90e 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800ddf8:	61f8      	str	r0, [r7, #28]
          break;
 800ddfa:	e019      	b.n	800de30 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800ddfc:	4b1d      	ldr	r3, [pc, #116]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de08:	d10f      	bne.n	800de2a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = HSI_VALUE;
 800de0a:	4b1c      	ldr	r3, [pc, #112]	; (800de7c <HAL_RCCEx_GetPeriphCLKFreq+0x5e8>)
 800de0c:	61fb      	str	r3, [r7, #28]
          break;
 800de0e:	e00c      	b.n	800de2a <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800de10:	4b18      	ldr	r3, [pc, #96]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de16:	f003 0302 	and.w	r3, r3, #2
 800de1a:	2b02      	cmp	r3, #2
 800de1c:	d107      	bne.n	800de2e <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
            frequency = LSE_VALUE;
 800de1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800de22:	61fb      	str	r3, [r7, #28]
          break;
 800de24:	e003      	b.n	800de2e <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
          break;
 800de26:	bf00      	nop
 800de28:	e294      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de2a:	bf00      	nop
 800de2c:	e292      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800de2e:	bf00      	nop
        break;
 800de30:	e290      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800de32:	4b10      	ldr	r3, [pc, #64]	; (800de74 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 800de34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800de3c:	613b      	str	r3, [r7, #16]
 800de3e:	693b      	ldr	r3, [r7, #16]
 800de40:	2bc0      	cmp	r3, #192	; 0xc0
 800de42:	d027      	beq.n	800de94 <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 800de44:	693b      	ldr	r3, [r7, #16]
 800de46:	2bc0      	cmp	r3, #192	; 0xc0
 800de48:	d82f      	bhi.n	800deaa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800de4a:	693b      	ldr	r3, [r7, #16]
 800de4c:	2b80      	cmp	r3, #128	; 0x80
 800de4e:	d017      	beq.n	800de80 <HAL_RCCEx_GetPeriphCLKFreq+0x5ec>
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	2b80      	cmp	r3, #128	; 0x80
 800de54:	d829      	bhi.n	800deaa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d003      	beq.n	800de64 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	2b40      	cmp	r3, #64	; 0x40
 800de60:	d004      	beq.n	800de6c <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
          break;
 800de62:	e022      	b.n	800deaa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
          frequency = HAL_RCC_GetPCLK1Freq();
 800de64:	f7ff f96e 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800de68:	61f8      	str	r0, [r7, #28]
          break;
 800de6a:	e023      	b.n	800deb4 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
          frequency = HAL_RCC_GetSysClockFreq();
 800de6c:	f7ff f8d2 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800de70:	61f8      	str	r0, [r7, #28]
          break;
 800de72:	e01f      	b.n	800deb4 <HAL_RCCEx_GetPeriphCLKFreq+0x620>
 800de74:	40021000 	.word	0x40021000
 800de78:	08015ad4 	.word	0x08015ad4
 800de7c:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800de80:	4ba9      	ldr	r3, [pc, #676]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800de88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de8c:	d10f      	bne.n	800deae <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
            frequency = HSI_VALUE;
 800de8e:	4ba7      	ldr	r3, [pc, #668]	; (800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800de90:	61fb      	str	r3, [r7, #28]
          break;
 800de92:	e00c      	b.n	800deae <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800de94:	4ba4      	ldr	r3, [pc, #656]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800de96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de9a:	f003 0302 	and.w	r3, r3, #2
 800de9e:	2b02      	cmp	r3, #2
 800dea0:	d107      	bne.n	800deb2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
            frequency = LSE_VALUE;
 800dea2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dea6:	61fb      	str	r3, [r7, #28]
          break;
 800dea8:	e003      	b.n	800deb2 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          break;
 800deaa:	bf00      	nop
 800deac:	e252      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800deae:	bf00      	nop
 800deb0:	e250      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800deb2:	bf00      	nop
        break;
 800deb4:	e24e      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800deb6:	4b9c      	ldr	r3, [pc, #624]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800deb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800debc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800dec0:	613b      	str	r3, [r7, #16]
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dec8:	d025      	beq.n	800df16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ded0:	d82c      	bhi.n	800df2c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800ded2:	693b      	ldr	r3, [r7, #16]
 800ded4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ded8:	d013      	beq.n	800df02 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 800deda:	693b      	ldr	r3, [r7, #16]
 800dedc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dee0:	d824      	bhi.n	800df2c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d004      	beq.n	800def2 <HAL_RCCEx_GetPeriphCLKFreq+0x65e>
 800dee8:	693b      	ldr	r3, [r7, #16]
 800deea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800deee:	d004      	beq.n	800defa <HAL_RCCEx_GetPeriphCLKFreq+0x666>
          break;
 800def0:	e01c      	b.n	800df2c <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetPCLK1Freq();
 800def2:	f7ff f927 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800def6:	61f8      	str	r0, [r7, #28]
          break;
 800def8:	e01d      	b.n	800df36 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          frequency = HAL_RCC_GetSysClockFreq();
 800defa:	f7ff f88b 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800defe:	61f8      	str	r0, [r7, #28]
          break;
 800df00:	e019      	b.n	800df36 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800df02:	4b89      	ldr	r3, [pc, #548]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df0e:	d10f      	bne.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
            frequency = HSI_VALUE;
 800df10:	4b86      	ldr	r3, [pc, #536]	; (800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800df12:	61fb      	str	r3, [r7, #28]
          break;
 800df14:	e00c      	b.n	800df30 <HAL_RCCEx_GetPeriphCLKFreq+0x69c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800df16:	4b84      	ldr	r3, [pc, #528]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800df18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df1c:	f003 0302 	and.w	r3, r3, #2
 800df20:	2b02      	cmp	r3, #2
 800df22:	d107      	bne.n	800df34 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
            frequency = LSE_VALUE;
 800df24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df28:	61fb      	str	r3, [r7, #28]
          break;
 800df2a:	e003      	b.n	800df34 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          break;
 800df2c:	bf00      	nop
 800df2e:	e211      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df30:	bf00      	nop
 800df32:	e20f      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800df34:	bf00      	nop
        break;
 800df36:	e20d      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800df38:	4b7b      	ldr	r3, [pc, #492]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800df3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800df3e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800df42:	613b      	str	r3, [r7, #16]
 800df44:	693b      	ldr	r3, [r7, #16]
 800df46:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800df4a:	d025      	beq.n	800df98 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800df52:	d82c      	bhi.n	800dfae <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800df54:	693b      	ldr	r3, [r7, #16]
 800df56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df5a:	d013      	beq.n	800df84 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
 800df5c:	693b      	ldr	r3, [r7, #16]
 800df5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df62:	d824      	bhi.n	800dfae <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
 800df64:	693b      	ldr	r3, [r7, #16]
 800df66:	2b00      	cmp	r3, #0
 800df68:	d004      	beq.n	800df74 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df70:	d004      	beq.n	800df7c <HAL_RCCEx_GetPeriphCLKFreq+0x6e8>
          break;
 800df72:	e01c      	b.n	800dfae <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800df74:	f7ff f8e6 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800df78:	61f8      	str	r0, [r7, #28]
          break;
 800df7a:	e01d      	b.n	800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          frequency = HAL_RCC_GetSysClockFreq();
 800df7c:	f7ff f84a 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800df80:	61f8      	str	r0, [r7, #28]
          break;
 800df82:	e019      	b.n	800dfb8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800df84:	4b68      	ldr	r3, [pc, #416]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800df8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df90:	d10f      	bne.n	800dfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
            frequency = HSI_VALUE;
 800df92:	4b66      	ldr	r3, [pc, #408]	; (800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800df94:	61fb      	str	r3, [r7, #28]
          break;
 800df96:	e00c      	b.n	800dfb2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800df98:	4b63      	ldr	r3, [pc, #396]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800df9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df9e:	f003 0302 	and.w	r3, r3, #2
 800dfa2:	2b02      	cmp	r3, #2
 800dfa4:	d107      	bne.n	800dfb6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
            frequency = LSE_VALUE;
 800dfa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800dfaa:	61fb      	str	r3, [r7, #28]
          break;
 800dfac:	e003      	b.n	800dfb6 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 800dfae:	bf00      	nop
 800dfb0:	e1d0      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dfb2:	bf00      	nop
 800dfb4:	e1ce      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800dfb6:	bf00      	nop
        break;
 800dfb8:	e1cc      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800dfba:	4b5b      	ldr	r3, [pc, #364]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800dfbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dfc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800dfc4:	613b      	str	r3, [r7, #16]
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800dfcc:	d00c      	beq.n	800dfe8 <HAL_RCCEx_GetPeriphCLKFreq+0x754>
 800dfce:	693b      	ldr	r3, [r7, #16]
 800dfd0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800dfd4:	d864      	bhi.n	800e0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 800dfd6:	693b      	ldr	r3, [r7, #16]
 800dfd8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800dfdc:	d008      	beq.n	800dff0 <HAL_RCCEx_GetPeriphCLKFreq+0x75c>
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800dfe4:	d030      	beq.n	800e048 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
          break;
 800dfe6:	e05b      	b.n	800e0a0 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          frequency = HAL_RCC_GetSysClockFreq();
 800dfe8:	f7ff f814 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800dfec:	61f8      	str	r0, [r7, #28]
          break;
 800dfee:	e05c      	b.n	800e0aa <HAL_RCCEx_GetPeriphCLKFreq+0x816>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800dff0:	4b4d      	ldr	r3, [pc, #308]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800dff8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800dffc:	d152      	bne.n	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
 800dffe:	4b4a      	ldr	r3, [pc, #296]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e000:	691b      	ldr	r3, [r3, #16]
 800e002:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e006:	2b00      	cmp	r3, #0
 800e008:	d04c      	beq.n	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e00a:	4b47      	ldr	r3, [pc, #284]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e00c:	691b      	ldr	r3, [r3, #16]
 800e00e:	0a1b      	lsrs	r3, r3, #8
 800e010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e014:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e016:	69bb      	ldr	r3, [r7, #24]
 800e018:	68fa      	ldr	r2, [r7, #12]
 800e01a:	fb02 f203 	mul.w	r2, r2, r3
 800e01e:	4b42      	ldr	r3, [pc, #264]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e020:	68db      	ldr	r3, [r3, #12]
 800e022:	091b      	lsrs	r3, r3, #4
 800e024:	f003 0307 	and.w	r3, r3, #7
 800e028:	3301      	adds	r3, #1
 800e02a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e02e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800e030:	4b3d      	ldr	r3, [pc, #244]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e032:	691b      	ldr	r3, [r3, #16]
 800e034:	0e5b      	lsrs	r3, r3, #25
 800e036:	f003 0303 	and.w	r3, r3, #3
 800e03a:	3301      	adds	r3, #1
 800e03c:	005b      	lsls	r3, r3, #1
 800e03e:	69ba      	ldr	r2, [r7, #24]
 800e040:	fbb2 f3f3 	udiv	r3, r2, r3
 800e044:	61fb      	str	r3, [r7, #28]
          break;
 800e046:	e02d      	b.n	800e0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800e048:	4b37      	ldr	r3, [pc, #220]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e050:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e054:	d128      	bne.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
 800e056:	4b34      	ldr	r3, [pc, #208]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e058:	695b      	ldr	r3, [r3, #20]
 800e05a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d022      	beq.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800e062:	4b31      	ldr	r3, [pc, #196]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e064:	695b      	ldr	r3, [r3, #20]
 800e066:	0a1b      	lsrs	r3, r3, #8
 800e068:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e06c:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e06e:	69bb      	ldr	r3, [r7, #24]
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	fb02 f203 	mul.w	r2, r2, r3
 800e076:	4b2c      	ldr	r3, [pc, #176]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e078:	68db      	ldr	r3, [r3, #12]
 800e07a:	091b      	lsrs	r3, r3, #4
 800e07c:	f003 0307 	and.w	r3, r3, #7
 800e080:	3301      	adds	r3, #1
 800e082:	fbb2 f3f3 	udiv	r3, r2, r3
 800e086:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800e088:	4b27      	ldr	r3, [pc, #156]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e08a:	695b      	ldr	r3, [r3, #20]
 800e08c:	0e5b      	lsrs	r3, r3, #25
 800e08e:	f003 0303 	and.w	r3, r3, #3
 800e092:	3301      	adds	r3, #1
 800e094:	005b      	lsls	r3, r3, #1
 800e096:	69ba      	ldr	r2, [r7, #24]
 800e098:	fbb2 f3f3 	udiv	r3, r2, r3
 800e09c:	61fb      	str	r3, [r7, #28]
          break;
 800e09e:	e003      	b.n	800e0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          break;
 800e0a0:	bf00      	nop
 800e0a2:	e157      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e0a4:	bf00      	nop
 800e0a6:	e155      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e0a8:	bf00      	nop
        break;
 800e0aa:	e153      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800e0ac:	4b1e      	ldr	r3, [pc, #120]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e0ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e0b6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800e0b8:	693b      	ldr	r3, [r7, #16]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d103      	bne.n	800e0c6 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
          frequency = HAL_RCC_GetPCLK2Freq();
 800e0be:	f7ff f857 	bl	800d170 <HAL_RCC_GetPCLK2Freq>
 800e0c2:	61f8      	str	r0, [r7, #28]
        break;
 800e0c4:	e146      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          frequency = HAL_RCC_GetSysClockFreq();
 800e0c6:	f7fe ffa5 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800e0ca:	61f8      	str	r0, [r7, #28]
        break;
 800e0cc:	e142      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800e0ce:	4b16      	ldr	r3, [pc, #88]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e0d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e0d4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800e0d8:	613b      	str	r3, [r7, #16]
 800e0da:	693b      	ldr	r3, [r7, #16]
 800e0dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e0e0:	d013      	beq.n	800e10a <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e0e8:	d819      	bhi.n	800e11e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800e0ea:	693b      	ldr	r3, [r7, #16]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d004      	beq.n	800e0fa <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800e0f0:	693b      	ldr	r3, [r7, #16]
 800e0f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0f6:	d004      	beq.n	800e102 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800e0f8:	e011      	b.n	800e11e <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e0fa:	f7ff f823 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e0fe:	61f8      	str	r0, [r7, #28]
          break;
 800e100:	e010      	b.n	800e124 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = HAL_RCC_GetSysClockFreq();
 800e102:	f7fe ff87 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800e106:	61f8      	str	r0, [r7, #28]
          break;
 800e108:	e00c      	b.n	800e124 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e10a:	4b07      	ldr	r3, [pc, #28]	; (800e128 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e116:	d104      	bne.n	800e122 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
            frequency = HSI_VALUE;
 800e118:	4b04      	ldr	r3, [pc, #16]	; (800e12c <HAL_RCCEx_GetPeriphCLKFreq+0x898>)
 800e11a:	61fb      	str	r3, [r7, #28]
          break;
 800e11c:	e001      	b.n	800e122 <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
          break;
 800e11e:	bf00      	nop
 800e120:	e118      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e122:	bf00      	nop
        break;
 800e124:	e116      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800e126:	bf00      	nop
 800e128:	40021000 	.word	0x40021000
 800e12c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800e130:	4b8b      	ldr	r3, [pc, #556]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e132:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e136:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800e13a:	613b      	str	r3, [r7, #16]
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e142:	d013      	beq.n	800e16c <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
 800e144:	693b      	ldr	r3, [r7, #16]
 800e146:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e14a:	d819      	bhi.n	800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
 800e14c:	693b      	ldr	r3, [r7, #16]
 800e14e:	2b00      	cmp	r3, #0
 800e150:	d004      	beq.n	800e15c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800e152:	693b      	ldr	r3, [r7, #16]
 800e154:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e158:	d004      	beq.n	800e164 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
          break;
 800e15a:	e011      	b.n	800e180 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e15c:	f7fe fff2 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e160:	61f8      	str	r0, [r7, #28]
          break;
 800e162:	e010      	b.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 800e164:	f7fe ff56 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800e168:	61f8      	str	r0, [r7, #28]
          break;
 800e16a:	e00c      	b.n	800e186 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e16c:	4b7c      	ldr	r3, [pc, #496]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e174:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e178:	d104      	bne.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = HSI_VALUE;
 800e17a:	4b7a      	ldr	r3, [pc, #488]	; (800e364 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e17c:	61fb      	str	r3, [r7, #28]
          break;
 800e17e:	e001      	b.n	800e184 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 800e180:	bf00      	nop
 800e182:	e0e7      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e184:	bf00      	nop
        break;
 800e186:	e0e5      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800e188:	4b75      	ldr	r3, [pc, #468]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e18a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e18e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800e192:	613b      	str	r3, [r7, #16]
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e19a:	d013      	beq.n	800e1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e1a2:	d819      	bhi.n	800e1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
 800e1a4:	693b      	ldr	r3, [r7, #16]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d004      	beq.n	800e1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x920>
 800e1aa:	693b      	ldr	r3, [r7, #16]
 800e1ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1b0:	d004      	beq.n	800e1bc <HAL_RCCEx_GetPeriphCLKFreq+0x928>
          break;
 800e1b2:	e011      	b.n	800e1d8 <HAL_RCCEx_GetPeriphCLKFreq+0x944>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e1b4:	f7fe ffc6 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e1b8:	61f8      	str	r0, [r7, #28]
          break;
 800e1ba:	e010      	b.n	800e1de <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          frequency = HAL_RCC_GetSysClockFreq();
 800e1bc:	f7fe ff2a 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800e1c0:	61f8      	str	r0, [r7, #28]
          break;
 800e1c2:	e00c      	b.n	800e1de <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e1c4:	4b66      	ldr	r3, [pc, #408]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e1cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e1d0:	d104      	bne.n	800e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x948>
            frequency = HSI_VALUE;
 800e1d2:	4b64      	ldr	r3, [pc, #400]	; (800e364 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e1d4:	61fb      	str	r3, [r7, #28]
          break;
 800e1d6:	e001      	b.n	800e1dc <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          break;
 800e1d8:	bf00      	nop
 800e1da:	e0bb      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e1dc:	bf00      	nop
        break;
 800e1de:	e0b9      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800e1e0:	4b5f      	ldr	r3, [pc, #380]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e1e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e1e6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800e1ea:	613b      	str	r3, [r7, #16]
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e1f2:	d02c      	beq.n	800e24e <HAL_RCCEx_GetPeriphCLKFreq+0x9ba>
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800e1fa:	d833      	bhi.n	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e1fc:	693b      	ldr	r3, [r7, #16]
 800e1fe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e202:	d01a      	beq.n	800e23a <HAL_RCCEx_GetPeriphCLKFreq+0x9a6>
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800e20a:	d82b      	bhi.n	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800e20c:	693b      	ldr	r3, [r7, #16]
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d004      	beq.n	800e21c <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e218:	d004      	beq.n	800e224 <HAL_RCCEx_GetPeriphCLKFreq+0x990>
          break;
 800e21a:	e023      	b.n	800e264 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e21c:	f7fe ff92 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e220:	61f8      	str	r0, [r7, #28]
          break;
 800e222:	e026      	b.n	800e272 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e224:	4b4e      	ldr	r3, [pc, #312]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e226:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e22a:	f003 0302 	and.w	r3, r3, #2
 800e22e:	2b02      	cmp	r3, #2
 800e230:	d11a      	bne.n	800e268 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
              frequency = LSI_VALUE;
 800e232:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e236:	61fb      	str	r3, [r7, #28]
          break;
 800e238:	e016      	b.n	800e268 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e23a:	4b49      	ldr	r3, [pc, #292]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e242:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e246:	d111      	bne.n	800e26c <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
            frequency = HSI_VALUE;
 800e248:	4b46      	ldr	r3, [pc, #280]	; (800e364 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e24a:	61fb      	str	r3, [r7, #28]
          break;
 800e24c:	e00e      	b.n	800e26c <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e24e:	4b44      	ldr	r3, [pc, #272]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e254:	f003 0302 	and.w	r3, r3, #2
 800e258:	2b02      	cmp	r3, #2
 800e25a:	d109      	bne.n	800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
            frequency = LSE_VALUE;
 800e25c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e260:	61fb      	str	r3, [r7, #28]
          break;
 800e262:	e005      	b.n	800e270 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          break;
 800e264:	bf00      	nop
 800e266:	e075      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e268:	bf00      	nop
 800e26a:	e073      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e26c:	bf00      	nop
 800e26e:	e071      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e270:	bf00      	nop
        break;
 800e272:	e06f      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800e274:	4b3a      	ldr	r3, [pc, #232]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e276:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e27a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800e27e:	613b      	str	r3, [r7, #16]
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e286:	d02c      	beq.n	800e2e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 800e288:	693b      	ldr	r3, [r7, #16]
 800e28a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800e28e:	d833      	bhi.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e296:	d01a      	beq.n	800e2ce <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
 800e298:	693b      	ldr	r3, [r7, #16]
 800e29a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800e29e:	d82b      	bhi.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d004      	beq.n	800e2b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e2ac:	d004      	beq.n	800e2b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa24>
          break;
 800e2ae:	e023      	b.n	800e2f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e2b0:	f7fe ff48 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e2b4:	61f8      	str	r0, [r7, #28]
          break;
 800e2b6:	e026      	b.n	800e306 <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800e2b8:	4b29      	ldr	r3, [pc, #164]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e2ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800e2be:	f003 0302 	and.w	r3, r3, #2
 800e2c2:	2b02      	cmp	r3, #2
 800e2c4:	d11a      	bne.n	800e2fc <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
              frequency = LSI_VALUE;
 800e2c6:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800e2ca:	61fb      	str	r3, [r7, #28]
          break;
 800e2cc:	e016      	b.n	800e2fc <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e2ce:	4b24      	ldr	r3, [pc, #144]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e2d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e2da:	d111      	bne.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
            frequency = HSI_VALUE;
 800e2dc:	4b21      	ldr	r3, [pc, #132]	; (800e364 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e2de:	61fb      	str	r3, [r7, #28]
          break;
 800e2e0:	e00e      	b.n	800e300 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800e2e2:	4b1f      	ldr	r3, [pc, #124]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e2e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800e2e8:	f003 0302 	and.w	r3, r3, #2
 800e2ec:	2b02      	cmp	r3, #2
 800e2ee:	d109      	bne.n	800e304 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
            frequency = LSE_VALUE;
 800e2f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800e2f4:	61fb      	str	r3, [r7, #28]
          break;
 800e2f6:	e005      	b.n	800e304 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          break;
 800e2f8:	bf00      	nop
 800e2fa:	e02b      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e2fc:	bf00      	nop
 800e2fe:	e029      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e300:	bf00      	nop
 800e302:	e027      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
          break;
 800e304:	bf00      	nop
        break;
 800e306:	e025      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800e308:	4b15      	ldr	r3, [pc, #84]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e30a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e30e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e312:	613b      	str	r3, [r7, #16]
 800e314:	693b      	ldr	r3, [r7, #16]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d004      	beq.n	800e324 <HAL_RCCEx_GetPeriphCLKFreq+0xa90>
 800e31a:	693b      	ldr	r3, [r7, #16]
 800e31c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e320:	d004      	beq.n	800e32c <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          break;
 800e322:	e00d      	b.n	800e340 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = HAL_RCC_GetPCLK1Freq();
 800e324:	f7fe ff0e 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800e328:	61f8      	str	r0, [r7, #28]
          break;
 800e32a:	e009      	b.n	800e340 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800e32c:	4b0c      	ldr	r3, [pc, #48]	; (800e360 <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e334:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e338:	d101      	bne.n	800e33e <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = HSI_VALUE;
 800e33a:	4b0a      	ldr	r3, [pc, #40]	; (800e364 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 800e33c:	61fb      	str	r3, [r7, #28]
          break;
 800e33e:	bf00      	nop
        break;
 800e340:	e008      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e342:	bf00      	nop
 800e344:	e006      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e346:	bf00      	nop
 800e348:	e004      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e34a:	bf00      	nop
 800e34c:	e002      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e34e:	bf00      	nop
 800e350:	e000      	b.n	800e354 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
      break;
 800e352:	bf00      	nop
    }
  }

  return(frequency);
 800e354:	69fb      	ldr	r3, [r7, #28]
}
 800e356:	4618      	mov	r0, r3
 800e358:	3720      	adds	r7, #32
 800e35a:	46bd      	mov	sp, r7
 800e35c:	bd80      	pop	{r7, pc}
 800e35e:	bf00      	nop
 800e360:	40021000 	.word	0x40021000
 800e364:	00f42400 	.word	0x00f42400

0800e368 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800e368:	b480      	push	{r7}
 800e36a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800e36c:	4b05      	ldr	r3, [pc, #20]	; (800e384 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4a04      	ldr	r2, [pc, #16]	; (800e384 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800e372:	f043 0304 	orr.w	r3, r3, #4
 800e376:	6013      	str	r3, [r2, #0]
}
 800e378:	bf00      	nop
 800e37a:	46bd      	mov	sp, r7
 800e37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e380:	4770      	bx	lr
 800e382:	bf00      	nop
 800e384:	40021000 	.word	0x40021000

0800e388 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b084      	sub	sp, #16
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e392:	2300      	movs	r3, #0
 800e394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e396:	4b75      	ldr	r3, [pc, #468]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e398:	68db      	ldr	r3, [r3, #12]
 800e39a:	f003 0303 	and.w	r3, r3, #3
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d018      	beq.n	800e3d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800e3a2:	4b72      	ldr	r3, [pc, #456]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e3a4:	68db      	ldr	r3, [r3, #12]
 800e3a6:	f003 0203 	and.w	r2, r3, #3
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	429a      	cmp	r2, r3
 800e3b0:	d10d      	bne.n	800e3ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
       ||
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	d009      	beq.n	800e3ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800e3ba:	4b6c      	ldr	r3, [pc, #432]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e3bc:	68db      	ldr	r3, [r3, #12]
 800e3be:	091b      	lsrs	r3, r3, #4
 800e3c0:	f003 0307 	and.w	r3, r3, #7
 800e3c4:	1c5a      	adds	r2, r3, #1
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	685b      	ldr	r3, [r3, #4]
       ||
 800e3ca:	429a      	cmp	r2, r3
 800e3cc:	d047      	beq.n	800e45e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e3ce:	2301      	movs	r3, #1
 800e3d0:	73fb      	strb	r3, [r7, #15]
 800e3d2:	e044      	b.n	800e45e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	2b03      	cmp	r3, #3
 800e3da:	d018      	beq.n	800e40e <RCCEx_PLLSAI1_Config+0x86>
 800e3dc:	2b03      	cmp	r3, #3
 800e3de:	d825      	bhi.n	800e42c <RCCEx_PLLSAI1_Config+0xa4>
 800e3e0:	2b01      	cmp	r3, #1
 800e3e2:	d002      	beq.n	800e3ea <RCCEx_PLLSAI1_Config+0x62>
 800e3e4:	2b02      	cmp	r3, #2
 800e3e6:	d009      	beq.n	800e3fc <RCCEx_PLLSAI1_Config+0x74>
 800e3e8:	e020      	b.n	800e42c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e3ea:	4b60      	ldr	r3, [pc, #384]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	f003 0302 	and.w	r3, r3, #2
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d11d      	bne.n	800e432 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800e3f6:	2301      	movs	r3, #1
 800e3f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e3fa:	e01a      	b.n	800e432 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e3fc:	4b5b      	ldr	r3, [pc, #364]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e404:	2b00      	cmp	r3, #0
 800e406:	d116      	bne.n	800e436 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800e408:	2301      	movs	r3, #1
 800e40a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e40c:	e013      	b.n	800e436 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e40e:	4b57      	ldr	r3, [pc, #348]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e416:	2b00      	cmp	r3, #0
 800e418:	d10f      	bne.n	800e43a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e41a:	4b54      	ldr	r3, [pc, #336]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e422:	2b00      	cmp	r3, #0
 800e424:	d109      	bne.n	800e43a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800e426:	2301      	movs	r3, #1
 800e428:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e42a:	e006      	b.n	800e43a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e42c:	2301      	movs	r3, #1
 800e42e:	73fb      	strb	r3, [r7, #15]
      break;
 800e430:	e004      	b.n	800e43c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e432:	bf00      	nop
 800e434:	e002      	b.n	800e43c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e436:	bf00      	nop
 800e438:	e000      	b.n	800e43c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800e43a:	bf00      	nop
    }

    if(status == HAL_OK)
 800e43c:	7bfb      	ldrb	r3, [r7, #15]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10d      	bne.n	800e45e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e442:	4b4a      	ldr	r3, [pc, #296]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e444:	68db      	ldr	r3, [r3, #12]
 800e446:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	6819      	ldr	r1, [r3, #0]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	685b      	ldr	r3, [r3, #4]
 800e452:	3b01      	subs	r3, #1
 800e454:	011b      	lsls	r3, r3, #4
 800e456:	430b      	orrs	r3, r1
 800e458:	4944      	ldr	r1, [pc, #272]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e45a:	4313      	orrs	r3, r2
 800e45c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e45e:	7bfb      	ldrb	r3, [r7, #15]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d17d      	bne.n	800e560 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800e464:	4b41      	ldr	r3, [pc, #260]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e466:	681b      	ldr	r3, [r3, #0]
 800e468:	4a40      	ldr	r2, [pc, #256]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e46a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800e46e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e470:	f7fc fc8a 	bl	800ad88 <HAL_GetTick>
 800e474:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e476:	e009      	b.n	800e48c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e478:	f7fc fc86 	bl	800ad88 <HAL_GetTick>
 800e47c:	4602      	mov	r2, r0
 800e47e:	68bb      	ldr	r3, [r7, #8]
 800e480:	1ad3      	subs	r3, r2, r3
 800e482:	2b02      	cmp	r3, #2
 800e484:	d902      	bls.n	800e48c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e486:	2303      	movs	r3, #3
 800e488:	73fb      	strb	r3, [r7, #15]
        break;
 800e48a:	e005      	b.n	800e498 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800e48c:	4b37      	ldr	r3, [pc, #220]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e494:	2b00      	cmp	r3, #0
 800e496:	d1ef      	bne.n	800e478 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e498:	7bfb      	ldrb	r3, [r7, #15]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d160      	bne.n	800e560 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e49e:	683b      	ldr	r3, [r7, #0]
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d111      	bne.n	800e4c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e4a4:	4b31      	ldr	r3, [pc, #196]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e4a6:	691b      	ldr	r3, [r3, #16]
 800e4a8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800e4ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e4b0:	687a      	ldr	r2, [r7, #4]
 800e4b2:	6892      	ldr	r2, [r2, #8]
 800e4b4:	0211      	lsls	r1, r2, #8
 800e4b6:	687a      	ldr	r2, [r7, #4]
 800e4b8:	68d2      	ldr	r2, [r2, #12]
 800e4ba:	0912      	lsrs	r2, r2, #4
 800e4bc:	0452      	lsls	r2, r2, #17
 800e4be:	430a      	orrs	r2, r1
 800e4c0:	492a      	ldr	r1, [pc, #168]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e4c2:	4313      	orrs	r3, r2
 800e4c4:	610b      	str	r3, [r1, #16]
 800e4c6:	e027      	b.n	800e518 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d112      	bne.n	800e4f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e4ce:	4b27      	ldr	r3, [pc, #156]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e4d0:	691b      	ldr	r3, [r3, #16]
 800e4d2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800e4d6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e4da:	687a      	ldr	r2, [r7, #4]
 800e4dc:	6892      	ldr	r2, [r2, #8]
 800e4de:	0211      	lsls	r1, r2, #8
 800e4e0:	687a      	ldr	r2, [r7, #4]
 800e4e2:	6912      	ldr	r2, [r2, #16]
 800e4e4:	0852      	lsrs	r2, r2, #1
 800e4e6:	3a01      	subs	r2, #1
 800e4e8:	0552      	lsls	r2, r2, #21
 800e4ea:	430a      	orrs	r2, r1
 800e4ec:	491f      	ldr	r1, [pc, #124]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e4ee:	4313      	orrs	r3, r2
 800e4f0:	610b      	str	r3, [r1, #16]
 800e4f2:	e011      	b.n	800e518 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800e4f4:	4b1d      	ldr	r3, [pc, #116]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e4f6:	691b      	ldr	r3, [r3, #16]
 800e4f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800e4fc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e500:	687a      	ldr	r2, [r7, #4]
 800e502:	6892      	ldr	r2, [r2, #8]
 800e504:	0211      	lsls	r1, r2, #8
 800e506:	687a      	ldr	r2, [r7, #4]
 800e508:	6952      	ldr	r2, [r2, #20]
 800e50a:	0852      	lsrs	r2, r2, #1
 800e50c:	3a01      	subs	r2, #1
 800e50e:	0652      	lsls	r2, r2, #25
 800e510:	430a      	orrs	r2, r1
 800e512:	4916      	ldr	r1, [pc, #88]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e514:	4313      	orrs	r3, r2
 800e516:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800e518:	4b14      	ldr	r3, [pc, #80]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	4a13      	ldr	r2, [pc, #76]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e51e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e522:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e524:	f7fc fc30 	bl	800ad88 <HAL_GetTick>
 800e528:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e52a:	e009      	b.n	800e540 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800e52c:	f7fc fc2c 	bl	800ad88 <HAL_GetTick>
 800e530:	4602      	mov	r2, r0
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	1ad3      	subs	r3, r2, r3
 800e536:	2b02      	cmp	r3, #2
 800e538:	d902      	bls.n	800e540 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800e53a:	2303      	movs	r3, #3
 800e53c:	73fb      	strb	r3, [r7, #15]
          break;
 800e53e:	e005      	b.n	800e54c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800e540:	4b0a      	ldr	r3, [pc, #40]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e548:	2b00      	cmp	r3, #0
 800e54a:	d0ef      	beq.n	800e52c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800e54c:	7bfb      	ldrb	r3, [r7, #15]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d106      	bne.n	800e560 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800e552:	4b06      	ldr	r3, [pc, #24]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e554:	691a      	ldr	r2, [r3, #16]
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	699b      	ldr	r3, [r3, #24]
 800e55a:	4904      	ldr	r1, [pc, #16]	; (800e56c <RCCEx_PLLSAI1_Config+0x1e4>)
 800e55c:	4313      	orrs	r3, r2
 800e55e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800e560:	7bfb      	ldrb	r3, [r7, #15]
}
 800e562:	4618      	mov	r0, r3
 800e564:	3710      	adds	r7, #16
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}
 800e56a:	bf00      	nop
 800e56c:	40021000 	.word	0x40021000

0800e570 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800e570:	b580      	push	{r7, lr}
 800e572:	b084      	sub	sp, #16
 800e574:	af00      	add	r7, sp, #0
 800e576:	6078      	str	r0, [r7, #4]
 800e578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e57a:	2300      	movs	r3, #0
 800e57c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800e57e:	4b6a      	ldr	r3, [pc, #424]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e580:	68db      	ldr	r3, [r3, #12]
 800e582:	f003 0303 	and.w	r3, r3, #3
 800e586:	2b00      	cmp	r3, #0
 800e588:	d018      	beq.n	800e5bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800e58a:	4b67      	ldr	r3, [pc, #412]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e58c:	68db      	ldr	r3, [r3, #12]
 800e58e:	f003 0203 	and.w	r2, r3, #3
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	429a      	cmp	r2, r3
 800e598:	d10d      	bne.n	800e5b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	681b      	ldr	r3, [r3, #0]
       ||
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d009      	beq.n	800e5b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800e5a2:	4b61      	ldr	r3, [pc, #388]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e5a4:	68db      	ldr	r3, [r3, #12]
 800e5a6:	091b      	lsrs	r3, r3, #4
 800e5a8:	f003 0307 	and.w	r3, r3, #7
 800e5ac:	1c5a      	adds	r2, r3, #1
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	685b      	ldr	r3, [r3, #4]
       ||
 800e5b2:	429a      	cmp	r2, r3
 800e5b4:	d047      	beq.n	800e646 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	73fb      	strb	r3, [r7, #15]
 800e5ba:	e044      	b.n	800e646 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	2b03      	cmp	r3, #3
 800e5c2:	d018      	beq.n	800e5f6 <RCCEx_PLLSAI2_Config+0x86>
 800e5c4:	2b03      	cmp	r3, #3
 800e5c6:	d825      	bhi.n	800e614 <RCCEx_PLLSAI2_Config+0xa4>
 800e5c8:	2b01      	cmp	r3, #1
 800e5ca:	d002      	beq.n	800e5d2 <RCCEx_PLLSAI2_Config+0x62>
 800e5cc:	2b02      	cmp	r3, #2
 800e5ce:	d009      	beq.n	800e5e4 <RCCEx_PLLSAI2_Config+0x74>
 800e5d0:	e020      	b.n	800e614 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800e5d2:	4b55      	ldr	r3, [pc, #340]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	f003 0302 	and.w	r3, r3, #2
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d11d      	bne.n	800e61a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e5e2:	e01a      	b.n	800e61a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800e5e4:	4b50      	ldr	r3, [pc, #320]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d116      	bne.n	800e61e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e5f4:	e013      	b.n	800e61e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800e5f6:	4b4c      	ldr	r3, [pc, #304]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d10f      	bne.n	800e622 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800e602:	4b49      	ldr	r3, [pc, #292]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d109      	bne.n	800e622 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800e60e:	2301      	movs	r3, #1
 800e610:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e612:	e006      	b.n	800e622 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800e614:	2301      	movs	r3, #1
 800e616:	73fb      	strb	r3, [r7, #15]
      break;
 800e618:	e004      	b.n	800e624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e61a:	bf00      	nop
 800e61c:	e002      	b.n	800e624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e61e:	bf00      	nop
 800e620:	e000      	b.n	800e624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800e622:	bf00      	nop
    }

    if(status == HAL_OK)
 800e624:	7bfb      	ldrb	r3, [r7, #15]
 800e626:	2b00      	cmp	r3, #0
 800e628:	d10d      	bne.n	800e646 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800e62a:	4b3f      	ldr	r3, [pc, #252]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e62c:	68db      	ldr	r3, [r3, #12]
 800e62e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800e632:	687b      	ldr	r3, [r7, #4]
 800e634:	6819      	ldr	r1, [r3, #0]
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	685b      	ldr	r3, [r3, #4]
 800e63a:	3b01      	subs	r3, #1
 800e63c:	011b      	lsls	r3, r3, #4
 800e63e:	430b      	orrs	r3, r1
 800e640:	4939      	ldr	r1, [pc, #228]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e642:	4313      	orrs	r3, r2
 800e644:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800e646:	7bfb      	ldrb	r3, [r7, #15]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d167      	bne.n	800e71c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800e64c:	4b36      	ldr	r3, [pc, #216]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	4a35      	ldr	r2, [pc, #212]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e652:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800e656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e658:	f7fc fb96 	bl	800ad88 <HAL_GetTick>
 800e65c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e65e:	e009      	b.n	800e674 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e660:	f7fc fb92 	bl	800ad88 <HAL_GetTick>
 800e664:	4602      	mov	r2, r0
 800e666:	68bb      	ldr	r3, [r7, #8]
 800e668:	1ad3      	subs	r3, r2, r3
 800e66a:	2b02      	cmp	r3, #2
 800e66c:	d902      	bls.n	800e674 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800e66e:	2303      	movs	r3, #3
 800e670:	73fb      	strb	r3, [r7, #15]
        break;
 800e672:	e005      	b.n	800e680 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800e674:	4b2c      	ldr	r3, [pc, #176]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d1ef      	bne.n	800e660 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800e680:	7bfb      	ldrb	r3, [r7, #15]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d14a      	bne.n	800e71c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d111      	bne.n	800e6b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e68c:	4b26      	ldr	r3, [pc, #152]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e68e:	695b      	ldr	r3, [r3, #20]
 800e690:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800e694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e698:	687a      	ldr	r2, [r7, #4]
 800e69a:	6892      	ldr	r2, [r2, #8]
 800e69c:	0211      	lsls	r1, r2, #8
 800e69e:	687a      	ldr	r2, [r7, #4]
 800e6a0:	68d2      	ldr	r2, [r2, #12]
 800e6a2:	0912      	lsrs	r2, r2, #4
 800e6a4:	0452      	lsls	r2, r2, #17
 800e6a6:	430a      	orrs	r2, r1
 800e6a8:	491f      	ldr	r1, [pc, #124]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6aa:	4313      	orrs	r3, r2
 800e6ac:	614b      	str	r3, [r1, #20]
 800e6ae:	e011      	b.n	800e6d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800e6b0:	4b1d      	ldr	r3, [pc, #116]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6b2:	695b      	ldr	r3, [r3, #20]
 800e6b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800e6b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800e6bc:	687a      	ldr	r2, [r7, #4]
 800e6be:	6892      	ldr	r2, [r2, #8]
 800e6c0:	0211      	lsls	r1, r2, #8
 800e6c2:	687a      	ldr	r2, [r7, #4]
 800e6c4:	6912      	ldr	r2, [r2, #16]
 800e6c6:	0852      	lsrs	r2, r2, #1
 800e6c8:	3a01      	subs	r2, #1
 800e6ca:	0652      	lsls	r2, r2, #25
 800e6cc:	430a      	orrs	r2, r1
 800e6ce:	4916      	ldr	r1, [pc, #88]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6d0:	4313      	orrs	r3, r2
 800e6d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800e6d4:	4b14      	ldr	r3, [pc, #80]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	4a13      	ldr	r2, [pc, #76]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e6de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800e6e0:	f7fc fb52 	bl	800ad88 <HAL_GetTick>
 800e6e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e6e6:	e009      	b.n	800e6fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800e6e8:	f7fc fb4e 	bl	800ad88 <HAL_GetTick>
 800e6ec:	4602      	mov	r2, r0
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	1ad3      	subs	r3, r2, r3
 800e6f2:	2b02      	cmp	r3, #2
 800e6f4:	d902      	bls.n	800e6fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800e6f6:	2303      	movs	r3, #3
 800e6f8:	73fb      	strb	r3, [r7, #15]
          break;
 800e6fa:	e005      	b.n	800e708 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800e6fc:	4b0a      	ldr	r3, [pc, #40]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e704:	2b00      	cmp	r3, #0
 800e706:	d0ef      	beq.n	800e6e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800e708:	7bfb      	ldrb	r3, [r7, #15]
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d106      	bne.n	800e71c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800e70e:	4b06      	ldr	r3, [pc, #24]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e710:	695a      	ldr	r2, [r3, #20]
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	695b      	ldr	r3, [r3, #20]
 800e716:	4904      	ldr	r1, [pc, #16]	; (800e728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800e718:	4313      	orrs	r3, r2
 800e71a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800e71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e71e:	4618      	mov	r0, r3
 800e720:	3710      	adds	r7, #16
 800e722:	46bd      	mov	sp, r7
 800e724:	bd80      	pop	{r7, pc}
 800e726:	bf00      	nop
 800e728:	40021000 	.word	0x40021000

0800e72c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800e72c:	b480      	push	{r7}
 800e72e:	b089      	sub	sp, #36	; 0x24
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
 800e734:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800e736:	2300      	movs	r3, #0
 800e738:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800e73a:	2300      	movs	r3, #0
 800e73c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800e73e:	2300      	movs	r3, #0
 800e740:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e748:	d10c      	bne.n	800e764 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800e74a:	4b6e      	ldr	r3, [pc, #440]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e74c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e750:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800e754:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800e756:	69bb      	ldr	r3, [r7, #24]
 800e758:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800e75c:	d112      	bne.n	800e784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800e75e:	4b6a      	ldr	r3, [pc, #424]	; (800e908 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800e760:	61fb      	str	r3, [r7, #28]
 800e762:	e00f      	b.n	800e784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e76a:	d10b      	bne.n	800e784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800e76c:	4b65      	ldr	r3, [pc, #404]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e76e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e772:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800e776:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800e778:	69bb      	ldr	r3, [r7, #24]
 800e77a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800e77e:	d101      	bne.n	800e784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800e780:	4b61      	ldr	r3, [pc, #388]	; (800e908 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800e782:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800e784:	69fb      	ldr	r3, [r7, #28]
 800e786:	2b00      	cmp	r3, #0
 800e788:	f040 80b4 	bne.w	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800e78c:	683b      	ldr	r3, [r7, #0]
 800e78e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800e790:	69bb      	ldr	r3, [r7, #24]
 800e792:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800e796:	d003      	beq.n	800e7a0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800e798:	69bb      	ldr	r3, [r7, #24]
 800e79a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e79e:	d135      	bne.n	800e80c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800e7a0:	4b58      	ldr	r3, [pc, #352]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e7a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e7ac:	f040 80a1 	bne.w	800e8f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800e7b0:	4b54      	ldr	r3, [pc, #336]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	f000 809a 	beq.w	800e8f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e7be:	4b51      	ldr	r3, [pc, #324]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e7c0:	68db      	ldr	r3, [r3, #12]
 800e7c2:	091b      	lsrs	r3, r3, #4
 800e7c4:	f003 0307 	and.w	r3, r3, #7
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	693a      	ldr	r2, [r7, #16]
 800e7cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e7d0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800e7d2:	4b4c      	ldr	r3, [pc, #304]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e7d4:	68db      	ldr	r3, [r3, #12]
 800e7d6:	0a1b      	lsrs	r3, r3, #8
 800e7d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e7dc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800e7de:	697b      	ldr	r3, [r7, #20]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d10a      	bne.n	800e7fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800e7e4:	4b47      	ldr	r3, [pc, #284]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e7e6:	68db      	ldr	r3, [r3, #12]
 800e7e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d002      	beq.n	800e7f6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800e7f0:	2311      	movs	r3, #17
 800e7f2:	617b      	str	r3, [r7, #20]
 800e7f4:	e001      	b.n	800e7fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800e7f6:	2307      	movs	r3, #7
 800e7f8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800e7fa:	693b      	ldr	r3, [r7, #16]
 800e7fc:	68fa      	ldr	r2, [r7, #12]
 800e7fe:	fb02 f203 	mul.w	r2, r2, r3
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	fbb2 f3f3 	udiv	r3, r2, r3
 800e808:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800e80a:	e072      	b.n	800e8f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800e80c:	69bb      	ldr	r3, [r7, #24]
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d133      	bne.n	800e87a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800e812:	4b3c      	ldr	r3, [pc, #240]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e81a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800e81e:	d169      	bne.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800e820:	4b38      	ldr	r3, [pc, #224]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e822:	691b      	ldr	r3, [r3, #16]
 800e824:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d063      	beq.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e82c:	4b35      	ldr	r3, [pc, #212]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e82e:	68db      	ldr	r3, [r3, #12]
 800e830:	091b      	lsrs	r3, r3, #4
 800e832:	f003 0307 	and.w	r3, r3, #7
 800e836:	3301      	adds	r3, #1
 800e838:	693a      	ldr	r2, [r7, #16]
 800e83a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e83e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800e840:	4b30      	ldr	r3, [pc, #192]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e842:	691b      	ldr	r3, [r3, #16]
 800e844:	0a1b      	lsrs	r3, r3, #8
 800e846:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e84a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800e84c:	697b      	ldr	r3, [r7, #20]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d10a      	bne.n	800e868 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800e852:	4b2c      	ldr	r3, [pc, #176]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e854:	691b      	ldr	r3, [r3, #16]
 800e856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d002      	beq.n	800e864 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800e85e:	2311      	movs	r3, #17
 800e860:	617b      	str	r3, [r7, #20]
 800e862:	e001      	b.n	800e868 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800e864:	2307      	movs	r3, #7
 800e866:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	68fa      	ldr	r2, [r7, #12]
 800e86c:	fb02 f203 	mul.w	r2, r2, r3
 800e870:	697b      	ldr	r3, [r7, #20]
 800e872:	fbb2 f3f3 	udiv	r3, r2, r3
 800e876:	61fb      	str	r3, [r7, #28]
 800e878:	e03c      	b.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800e87a:	69bb      	ldr	r3, [r7, #24]
 800e87c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e880:	d003      	beq.n	800e88a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800e882:	69bb      	ldr	r3, [r7, #24]
 800e884:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800e888:	d134      	bne.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800e88a:	4b1e      	ldr	r3, [pc, #120]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e892:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e896:	d12d      	bne.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800e898:	4b1a      	ldr	r3, [pc, #104]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e89a:	695b      	ldr	r3, [r3, #20]
 800e89c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d027      	beq.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800e8a4:	4b17      	ldr	r3, [pc, #92]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e8a6:	68db      	ldr	r3, [r3, #12]
 800e8a8:	091b      	lsrs	r3, r3, #4
 800e8aa:	f003 0307 	and.w	r3, r3, #7
 800e8ae:	3301      	adds	r3, #1
 800e8b0:	693a      	ldr	r2, [r7, #16]
 800e8b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8b6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800e8b8:	4b12      	ldr	r3, [pc, #72]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e8ba:	695b      	ldr	r3, [r3, #20]
 800e8bc:	0a1b      	lsrs	r3, r3, #8
 800e8be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e8c2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d10a      	bne.n	800e8e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800e8ca:	4b0e      	ldr	r3, [pc, #56]	; (800e904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800e8cc:	695b      	ldr	r3, [r3, #20]
 800e8ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d002      	beq.n	800e8dc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800e8d6:	2311      	movs	r3, #17
 800e8d8:	617b      	str	r3, [r7, #20]
 800e8da:	e001      	b.n	800e8e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800e8dc:	2307      	movs	r3, #7
 800e8de:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800e8e0:	693b      	ldr	r3, [r7, #16]
 800e8e2:	68fa      	ldr	r2, [r7, #12]
 800e8e4:	fb02 f203 	mul.w	r2, r2, r3
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800e8ee:	61fb      	str	r3, [r7, #28]
 800e8f0:	e000      	b.n	800e8f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800e8f2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800e8f4:	69fb      	ldr	r3, [r7, #28]
}
 800e8f6:	4618      	mov	r0, r3
 800e8f8:	3724      	adds	r7, #36	; 0x24
 800e8fa:	46bd      	mov	sp, r7
 800e8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e900:	4770      	bx	lr
 800e902:	bf00      	nop
 800e904:	40021000 	.word	0x40021000
 800e908:	001fff68 	.word	0x001fff68

0800e90c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b084      	sub	sp, #16
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d101      	bne.n	800e91e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e91a:	2301      	movs	r3, #1
 800e91c:	e095      	b.n	800ea4a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e922:	2b00      	cmp	r3, #0
 800e924:	d108      	bne.n	800e938 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	685b      	ldr	r3, [r3, #4]
 800e92a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e92e:	d009      	beq.n	800e944 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2200      	movs	r2, #0
 800e934:	61da      	str	r2, [r3, #28]
 800e936:	e005      	b.n	800e944 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2200      	movs	r2, #0
 800e93c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2200      	movs	r2, #0
 800e942:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	2200      	movs	r2, #0
 800e948:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800e950:	b2db      	uxtb	r3, r3
 800e952:	2b00      	cmp	r3, #0
 800e954:	d106      	bne.n	800e964 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	2200      	movs	r2, #0
 800e95a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e95e:	6878      	ldr	r0, [r7, #4]
 800e960:	f7f3 f8fe 	bl	8001b60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	2202      	movs	r2, #2
 800e968:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e96c:	687b      	ldr	r3, [r7, #4]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	681a      	ldr	r2, [r3, #0]
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e97a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	68db      	ldr	r3, [r3, #12]
 800e980:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e984:	d902      	bls.n	800e98c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e986:	2300      	movs	r3, #0
 800e988:	60fb      	str	r3, [r7, #12]
 800e98a:	e002      	b.n	800e992 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e98c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e990:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	68db      	ldr	r3, [r3, #12]
 800e996:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800e99a:	d007      	beq.n	800e9ac <HAL_SPI_Init+0xa0>
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	68db      	ldr	r3, [r3, #12]
 800e9a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800e9a4:	d002      	beq.n	800e9ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	685b      	ldr	r3, [r3, #4]
 800e9b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	689b      	ldr	r3, [r3, #8]
 800e9b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800e9bc:	431a      	orrs	r2, r3
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	691b      	ldr	r3, [r3, #16]
 800e9c2:	f003 0302 	and.w	r3, r3, #2
 800e9c6:	431a      	orrs	r2, r3
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	695b      	ldr	r3, [r3, #20]
 800e9cc:	f003 0301 	and.w	r3, r3, #1
 800e9d0:	431a      	orrs	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	699b      	ldr	r3, [r3, #24]
 800e9d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e9da:	431a      	orrs	r2, r3
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	69db      	ldr	r3, [r3, #28]
 800e9e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800e9e4:	431a      	orrs	r2, r3
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	6a1b      	ldr	r3, [r3, #32]
 800e9ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e9ee:	ea42 0103 	orr.w	r1, r2, r3
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e9f6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	430a      	orrs	r2, r1
 800ea00:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	699b      	ldr	r3, [r3, #24]
 800ea06:	0c1b      	lsrs	r3, r3, #16
 800ea08:	f003 0204 	and.w	r2, r3, #4
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea10:	f003 0310 	and.w	r3, r3, #16
 800ea14:	431a      	orrs	r2, r3
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ea1a:	f003 0308 	and.w	r3, r3, #8
 800ea1e:	431a      	orrs	r2, r3
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	68db      	ldr	r3, [r3, #12]
 800ea24:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800ea28:	ea42 0103 	orr.w	r1, r2, r3
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	430a      	orrs	r2, r1
 800ea38:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	2200      	movs	r2, #0
 800ea3e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2201      	movs	r2, #1
 800ea44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ea48:	2300      	movs	r3, #0
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3710      	adds	r7, #16
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}

0800ea52 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ea52:	b580      	push	{r7, lr}
 800ea54:	b082      	sub	sp, #8
 800ea56:	af00      	add	r7, sp, #0
 800ea58:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d101      	bne.n	800ea64 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ea60:	2301      	movs	r3, #1
 800ea62:	e049      	b.n	800eaf8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d106      	bne.n	800ea7e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2200      	movs	r2, #0
 800ea74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ea78:	6878      	ldr	r0, [r7, #4]
 800ea7a:	f000 f841 	bl	800eb00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	2202      	movs	r2, #2
 800ea82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	681a      	ldr	r2, [r3, #0]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	3304      	adds	r3, #4
 800ea8e:	4619      	mov	r1, r3
 800ea90:	4610      	mov	r0, r2
 800ea92:	f000 f9f7 	bl	800ee84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	2201      	movs	r2, #1
 800ea9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2201      	movs	r2, #1
 800eaa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	2201      	movs	r2, #1
 800eaaa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800eaae:	687b      	ldr	r3, [r7, #4]
 800eab0:	2201      	movs	r2, #1
 800eab2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	2201      	movs	r2, #1
 800eaba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2201      	movs	r2, #1
 800eac2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2201      	movs	r2, #1
 800ead2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2201      	movs	r2, #1
 800eada:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	2201      	movs	r2, #1
 800eaea:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	2201      	movs	r2, #1
 800eaf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800eaf6:	2300      	movs	r3, #0
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3708      	adds	r7, #8
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800eb00:	b480      	push	{r7}
 800eb02:	b083      	sub	sp, #12
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800eb08:	bf00      	nop
 800eb0a:	370c      	adds	r7, #12
 800eb0c:	46bd      	mov	sp, r7
 800eb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb12:	4770      	bx	lr

0800eb14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800eb14:	b480      	push	{r7}
 800eb16:	b085      	sub	sp, #20
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800eb22:	b2db      	uxtb	r3, r3
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d001      	beq.n	800eb2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800eb28:	2301      	movs	r3, #1
 800eb2a:	e04f      	b.n	800ebcc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2202      	movs	r2, #2
 800eb30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	68da      	ldr	r2, [r3, #12]
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	f042 0201 	orr.w	r2, r2, #1
 800eb42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	4a23      	ldr	r2, [pc, #140]	; (800ebd8 <HAL_TIM_Base_Start_IT+0xc4>)
 800eb4a:	4293      	cmp	r3, r2
 800eb4c:	d01d      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb56:	d018      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	4a1f      	ldr	r2, [pc, #124]	; (800ebdc <HAL_TIM_Base_Start_IT+0xc8>)
 800eb5e:	4293      	cmp	r3, r2
 800eb60:	d013      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	4a1e      	ldr	r2, [pc, #120]	; (800ebe0 <HAL_TIM_Base_Start_IT+0xcc>)
 800eb68:	4293      	cmp	r3, r2
 800eb6a:	d00e      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	681b      	ldr	r3, [r3, #0]
 800eb70:	4a1c      	ldr	r2, [pc, #112]	; (800ebe4 <HAL_TIM_Base_Start_IT+0xd0>)
 800eb72:	4293      	cmp	r3, r2
 800eb74:	d009      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	4a1b      	ldr	r2, [pc, #108]	; (800ebe8 <HAL_TIM_Base_Start_IT+0xd4>)
 800eb7c:	4293      	cmp	r3, r2
 800eb7e:	d004      	beq.n	800eb8a <HAL_TIM_Base_Start_IT+0x76>
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	4a19      	ldr	r2, [pc, #100]	; (800ebec <HAL_TIM_Base_Start_IT+0xd8>)
 800eb86:	4293      	cmp	r3, r2
 800eb88:	d115      	bne.n	800ebb6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	689a      	ldr	r2, [r3, #8]
 800eb90:	4b17      	ldr	r3, [pc, #92]	; (800ebf0 <HAL_TIM_Base_Start_IT+0xdc>)
 800eb92:	4013      	ands	r3, r2
 800eb94:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	2b06      	cmp	r3, #6
 800eb9a:	d015      	beq.n	800ebc8 <HAL_TIM_Base_Start_IT+0xb4>
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eba2:	d011      	beq.n	800ebc8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	681a      	ldr	r2, [r3, #0]
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	f042 0201 	orr.w	r2, r2, #1
 800ebb2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebb4:	e008      	b.n	800ebc8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	681a      	ldr	r2, [r3, #0]
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	f042 0201 	orr.w	r2, r2, #1
 800ebc4:	601a      	str	r2, [r3, #0]
 800ebc6:	e000      	b.n	800ebca <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ebc8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ebca:	2300      	movs	r3, #0
}
 800ebcc:	4618      	mov	r0, r3
 800ebce:	3714      	adds	r7, #20
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd6:	4770      	bx	lr
 800ebd8:	40012c00 	.word	0x40012c00
 800ebdc:	40000400 	.word	0x40000400
 800ebe0:	40000800 	.word	0x40000800
 800ebe4:	40000c00 	.word	0x40000c00
 800ebe8:	40013400 	.word	0x40013400
 800ebec:	40014000 	.word	0x40014000
 800ebf0:	00010007 	.word	0x00010007

0800ebf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b082      	sub	sp, #8
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	691b      	ldr	r3, [r3, #16]
 800ec02:	f003 0302 	and.w	r3, r3, #2
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	d122      	bne.n	800ec50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	681b      	ldr	r3, [r3, #0]
 800ec0e:	68db      	ldr	r3, [r3, #12]
 800ec10:	f003 0302 	and.w	r3, r3, #2
 800ec14:	2b02      	cmp	r3, #2
 800ec16:	d11b      	bne.n	800ec50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f06f 0202 	mvn.w	r2, #2
 800ec20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	2201      	movs	r2, #1
 800ec26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	699b      	ldr	r3, [r3, #24]
 800ec2e:	f003 0303 	and.w	r3, r3, #3
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d003      	beq.n	800ec3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ec36:	6878      	ldr	r0, [r7, #4]
 800ec38:	f000 f905 	bl	800ee46 <HAL_TIM_IC_CaptureCallback>
 800ec3c:	e005      	b.n	800ec4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec3e:	6878      	ldr	r0, [r7, #4]
 800ec40:	f000 f8f7 	bl	800ee32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec44:	6878      	ldr	r0, [r7, #4]
 800ec46:	f000 f908 	bl	800ee5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	2200      	movs	r2, #0
 800ec4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	691b      	ldr	r3, [r3, #16]
 800ec56:	f003 0304 	and.w	r3, r3, #4
 800ec5a:	2b04      	cmp	r3, #4
 800ec5c:	d122      	bne.n	800eca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	68db      	ldr	r3, [r3, #12]
 800ec64:	f003 0304 	and.w	r3, r3, #4
 800ec68:	2b04      	cmp	r3, #4
 800ec6a:	d11b      	bne.n	800eca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f06f 0204 	mvn.w	r2, #4
 800ec74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2202      	movs	r2, #2
 800ec7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	699b      	ldr	r3, [r3, #24]
 800ec82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d003      	beq.n	800ec92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ec8a:	6878      	ldr	r0, [r7, #4]
 800ec8c:	f000 f8db 	bl	800ee46 <HAL_TIM_IC_CaptureCallback>
 800ec90:	e005      	b.n	800ec9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ec92:	6878      	ldr	r0, [r7, #4]
 800ec94:	f000 f8cd 	bl	800ee32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f000 f8de 	bl	800ee5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	691b      	ldr	r3, [r3, #16]
 800ecaa:	f003 0308 	and.w	r3, r3, #8
 800ecae:	2b08      	cmp	r3, #8
 800ecb0:	d122      	bne.n	800ecf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ecb2:	687b      	ldr	r3, [r7, #4]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	68db      	ldr	r3, [r3, #12]
 800ecb8:	f003 0308 	and.w	r3, r3, #8
 800ecbc:	2b08      	cmp	r3, #8
 800ecbe:	d11b      	bne.n	800ecf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	f06f 0208 	mvn.w	r2, #8
 800ecc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	2204      	movs	r2, #4
 800ecce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	69db      	ldr	r3, [r3, #28]
 800ecd6:	f003 0303 	and.w	r3, r3, #3
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d003      	beq.n	800ece6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ecde:	6878      	ldr	r0, [r7, #4]
 800ece0:	f000 f8b1 	bl	800ee46 <HAL_TIM_IC_CaptureCallback>
 800ece4:	e005      	b.n	800ecf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	f000 f8a3 	bl	800ee32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ecec:	6878      	ldr	r0, [r7, #4]
 800ecee:	f000 f8b4 	bl	800ee5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	2200      	movs	r2, #0
 800ecf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	691b      	ldr	r3, [r3, #16]
 800ecfe:	f003 0310 	and.w	r3, r3, #16
 800ed02:	2b10      	cmp	r3, #16
 800ed04:	d122      	bne.n	800ed4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ed06:	687b      	ldr	r3, [r7, #4]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	68db      	ldr	r3, [r3, #12]
 800ed0c:	f003 0310 	and.w	r3, r3, #16
 800ed10:	2b10      	cmp	r3, #16
 800ed12:	d11b      	bne.n	800ed4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	f06f 0210 	mvn.w	r2, #16
 800ed1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	2208      	movs	r2, #8
 800ed22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	69db      	ldr	r3, [r3, #28]
 800ed2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d003      	beq.n	800ed3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ed32:	6878      	ldr	r0, [r7, #4]
 800ed34:	f000 f887 	bl	800ee46 <HAL_TIM_IC_CaptureCallback>
 800ed38:	e005      	b.n	800ed46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ed3a:	6878      	ldr	r0, [r7, #4]
 800ed3c:	f000 f879 	bl	800ee32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ed40:	6878      	ldr	r0, [r7, #4]
 800ed42:	f000 f88a 	bl	800ee5a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	2200      	movs	r2, #0
 800ed4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	691b      	ldr	r3, [r3, #16]
 800ed52:	f003 0301 	and.w	r3, r3, #1
 800ed56:	2b01      	cmp	r3, #1
 800ed58:	d10e      	bne.n	800ed78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	68db      	ldr	r3, [r3, #12]
 800ed60:	f003 0301 	and.w	r3, r3, #1
 800ed64:	2b01      	cmp	r3, #1
 800ed66:	d107      	bne.n	800ed78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	f06f 0201 	mvn.w	r2, #1
 800ed70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ed72:	6878      	ldr	r0, [r7, #4]
 800ed74:	f7f2 fe32 	bl	80019dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	691b      	ldr	r3, [r3, #16]
 800ed7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed82:	2b80      	cmp	r3, #128	; 0x80
 800ed84:	d10e      	bne.n	800eda4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	68db      	ldr	r3, [r3, #12]
 800ed8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ed90:	2b80      	cmp	r3, #128	; 0x80
 800ed92:	d107      	bne.n	800eda4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ed94:	687b      	ldr	r3, [r7, #4]
 800ed96:	681b      	ldr	r3, [r3, #0]
 800ed98:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800ed9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ed9e:	6878      	ldr	r0, [r7, #4]
 800eda0:	f000 f914 	bl	800efcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	691b      	ldr	r3, [r3, #16]
 800edaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800edae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800edb2:	d10e      	bne.n	800edd2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	68db      	ldr	r3, [r3, #12]
 800edba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800edbe:	2b80      	cmp	r3, #128	; 0x80
 800edc0:	d107      	bne.n	800edd2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800edca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800edcc:	6878      	ldr	r0, [r7, #4]
 800edce:	f000 f907 	bl	800efe0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	691b      	ldr	r3, [r3, #16]
 800edd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eddc:	2b40      	cmp	r3, #64	; 0x40
 800edde:	d10e      	bne.n	800edfe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	68db      	ldr	r3, [r3, #12]
 800ede6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800edea:	2b40      	cmp	r3, #64	; 0x40
 800edec:	d107      	bne.n	800edfe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800edf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f000 f838 	bl	800ee6e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	691b      	ldr	r3, [r3, #16]
 800ee04:	f003 0320 	and.w	r3, r3, #32
 800ee08:	2b20      	cmp	r3, #32
 800ee0a:	d10e      	bne.n	800ee2a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	68db      	ldr	r3, [r3, #12]
 800ee12:	f003 0320 	and.w	r3, r3, #32
 800ee16:	2b20      	cmp	r3, #32
 800ee18:	d107      	bne.n	800ee2a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f06f 0220 	mvn.w	r2, #32
 800ee22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ee24:	6878      	ldr	r0, [r7, #4]
 800ee26:	f000 f8c7 	bl	800efb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ee2a:	bf00      	nop
 800ee2c:	3708      	adds	r7, #8
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}

0800ee32 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ee32:	b480      	push	{r7}
 800ee34:	b083      	sub	sp, #12
 800ee36:	af00      	add	r7, sp, #0
 800ee38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ee3a:	bf00      	nop
 800ee3c:	370c      	adds	r7, #12
 800ee3e:	46bd      	mov	sp, r7
 800ee40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee44:	4770      	bx	lr

0800ee46 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ee46:	b480      	push	{r7}
 800ee48:	b083      	sub	sp, #12
 800ee4a:	af00      	add	r7, sp, #0
 800ee4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ee4e:	bf00      	nop
 800ee50:	370c      	adds	r7, #12
 800ee52:	46bd      	mov	sp, r7
 800ee54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee58:	4770      	bx	lr

0800ee5a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ee5a:	b480      	push	{r7}
 800ee5c:	b083      	sub	sp, #12
 800ee5e:	af00      	add	r7, sp, #0
 800ee60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ee62:	bf00      	nop
 800ee64:	370c      	adds	r7, #12
 800ee66:	46bd      	mov	sp, r7
 800ee68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee6c:	4770      	bx	lr

0800ee6e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ee6e:	b480      	push	{r7}
 800ee70:	b083      	sub	sp, #12
 800ee72:	af00      	add	r7, sp, #0
 800ee74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ee76:	bf00      	nop
 800ee78:	370c      	adds	r7, #12
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee80:	4770      	bx	lr
	...

0800ee84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b085      	sub	sp, #20
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
 800ee8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	4a40      	ldr	r2, [pc, #256]	; (800ef98 <TIM_Base_SetConfig+0x114>)
 800ee98:	4293      	cmp	r3, r2
 800ee9a:	d013      	beq.n	800eec4 <TIM_Base_SetConfig+0x40>
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eea2:	d00f      	beq.n	800eec4 <TIM_Base_SetConfig+0x40>
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	4a3d      	ldr	r2, [pc, #244]	; (800ef9c <TIM_Base_SetConfig+0x118>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d00b      	beq.n	800eec4 <TIM_Base_SetConfig+0x40>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	4a3c      	ldr	r2, [pc, #240]	; (800efa0 <TIM_Base_SetConfig+0x11c>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d007      	beq.n	800eec4 <TIM_Base_SetConfig+0x40>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	4a3b      	ldr	r2, [pc, #236]	; (800efa4 <TIM_Base_SetConfig+0x120>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d003      	beq.n	800eec4 <TIM_Base_SetConfig+0x40>
 800eebc:	687b      	ldr	r3, [r7, #4]
 800eebe:	4a3a      	ldr	r2, [pc, #232]	; (800efa8 <TIM_Base_SetConfig+0x124>)
 800eec0:	4293      	cmp	r3, r2
 800eec2:	d108      	bne.n	800eed6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eeca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	685b      	ldr	r3, [r3, #4]
 800eed0:	68fa      	ldr	r2, [r7, #12]
 800eed2:	4313      	orrs	r3, r2
 800eed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	4a2f      	ldr	r2, [pc, #188]	; (800ef98 <TIM_Base_SetConfig+0x114>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d01f      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eee4:	d01b      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	4a2c      	ldr	r2, [pc, #176]	; (800ef9c <TIM_Base_SetConfig+0x118>)
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d017      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	4a2b      	ldr	r2, [pc, #172]	; (800efa0 <TIM_Base_SetConfig+0x11c>)
 800eef2:	4293      	cmp	r3, r2
 800eef4:	d013      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	4a2a      	ldr	r2, [pc, #168]	; (800efa4 <TIM_Base_SetConfig+0x120>)
 800eefa:	4293      	cmp	r3, r2
 800eefc:	d00f      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	4a29      	ldr	r2, [pc, #164]	; (800efa8 <TIM_Base_SetConfig+0x124>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d00b      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	4a28      	ldr	r2, [pc, #160]	; (800efac <TIM_Base_SetConfig+0x128>)
 800ef0a:	4293      	cmp	r3, r2
 800ef0c:	d007      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	4a27      	ldr	r2, [pc, #156]	; (800efb0 <TIM_Base_SetConfig+0x12c>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	d003      	beq.n	800ef1e <TIM_Base_SetConfig+0x9a>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	4a26      	ldr	r2, [pc, #152]	; (800efb4 <TIM_Base_SetConfig+0x130>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	d108      	bne.n	800ef30 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ef24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ef26:	683b      	ldr	r3, [r7, #0]
 800ef28:	68db      	ldr	r3, [r3, #12]
 800ef2a:	68fa      	ldr	r2, [r7, #12]
 800ef2c:	4313      	orrs	r3, r2
 800ef2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ef36:	683b      	ldr	r3, [r7, #0]
 800ef38:	695b      	ldr	r3, [r3, #20]
 800ef3a:	4313      	orrs	r3, r2
 800ef3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	68fa      	ldr	r2, [r7, #12]
 800ef42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	689a      	ldr	r2, [r3, #8]
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	681a      	ldr	r2, [r3, #0]
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	4a10      	ldr	r2, [pc, #64]	; (800ef98 <TIM_Base_SetConfig+0x114>)
 800ef58:	4293      	cmp	r3, r2
 800ef5a:	d00f      	beq.n	800ef7c <TIM_Base_SetConfig+0xf8>
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	4a12      	ldr	r2, [pc, #72]	; (800efa8 <TIM_Base_SetConfig+0x124>)
 800ef60:	4293      	cmp	r3, r2
 800ef62:	d00b      	beq.n	800ef7c <TIM_Base_SetConfig+0xf8>
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	4a11      	ldr	r2, [pc, #68]	; (800efac <TIM_Base_SetConfig+0x128>)
 800ef68:	4293      	cmp	r3, r2
 800ef6a:	d007      	beq.n	800ef7c <TIM_Base_SetConfig+0xf8>
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	4a10      	ldr	r2, [pc, #64]	; (800efb0 <TIM_Base_SetConfig+0x12c>)
 800ef70:	4293      	cmp	r3, r2
 800ef72:	d003      	beq.n	800ef7c <TIM_Base_SetConfig+0xf8>
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	4a0f      	ldr	r2, [pc, #60]	; (800efb4 <TIM_Base_SetConfig+0x130>)
 800ef78:	4293      	cmp	r3, r2
 800ef7a:	d103      	bne.n	800ef84 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ef7c:	683b      	ldr	r3, [r7, #0]
 800ef7e:	691a      	ldr	r2, [r3, #16]
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ef84:	687b      	ldr	r3, [r7, #4]
 800ef86:	2201      	movs	r2, #1
 800ef88:	615a      	str	r2, [r3, #20]
}
 800ef8a:	bf00      	nop
 800ef8c:	3714      	adds	r7, #20
 800ef8e:	46bd      	mov	sp, r7
 800ef90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef94:	4770      	bx	lr
 800ef96:	bf00      	nop
 800ef98:	40012c00 	.word	0x40012c00
 800ef9c:	40000400 	.word	0x40000400
 800efa0:	40000800 	.word	0x40000800
 800efa4:	40000c00 	.word	0x40000c00
 800efa8:	40013400 	.word	0x40013400
 800efac:	40014000 	.word	0x40014000
 800efb0:	40014400 	.word	0x40014400
 800efb4:	40014800 	.word	0x40014800

0800efb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800efb8:	b480      	push	{r7}
 800efba:	b083      	sub	sp, #12
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800efc0:	bf00      	nop
 800efc2:	370c      	adds	r7, #12
 800efc4:	46bd      	mov	sp, r7
 800efc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efca:	4770      	bx	lr

0800efcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800efcc:	b480      	push	{r7}
 800efce:	b083      	sub	sp, #12
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800efd4:	bf00      	nop
 800efd6:	370c      	adds	r7, #12
 800efd8:	46bd      	mov	sp, r7
 800efda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efde:	4770      	bx	lr

0800efe0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800efe0:	b480      	push	{r7}
 800efe2:	b083      	sub	sp, #12
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800efe8:	bf00      	nop
 800efea:	370c      	adds	r7, #12
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr

0800eff4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eff4:	b580      	push	{r7, lr}
 800eff6:	b082      	sub	sp, #8
 800eff8:	af00      	add	r7, sp, #0
 800effa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2b00      	cmp	r3, #0
 800f000:	d101      	bne.n	800f006 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f002:	2301      	movs	r3, #1
 800f004:	e040      	b.n	800f088 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d106      	bne.n	800f01c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2200      	movs	r2, #0
 800f012:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f016:	6878      	ldr	r0, [r7, #4]
 800f018:	f7f2 fde6 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2224      	movs	r2, #36	; 0x24
 800f020:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	681a      	ldr	r2, [r3, #0]
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	f022 0201 	bic.w	r2, r2, #1
 800f030:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f032:	6878      	ldr	r0, [r7, #4]
 800f034:	f000 f8c0 	bl	800f1b8 <UART_SetConfig>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b01      	cmp	r3, #1
 800f03c:	d101      	bne.n	800f042 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800f03e:	2301      	movs	r3, #1
 800f040:	e022      	b.n	800f088 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f046:	2b00      	cmp	r3, #0
 800f048:	d002      	beq.n	800f050 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800f04a:	6878      	ldr	r0, [r7, #4]
 800f04c:	f000 fb3e 	bl	800f6cc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	685a      	ldr	r2, [r3, #4]
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f05e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	689a      	ldr	r2, [r3, #8]
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f06e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	681a      	ldr	r2, [r3, #0]
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	f042 0201 	orr.w	r2, r2, #1
 800f07e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f080:	6878      	ldr	r0, [r7, #4]
 800f082:	f000 fbc5 	bl	800f810 <UART_CheckIdleState>
 800f086:	4603      	mov	r3, r0
}
 800f088:	4618      	mov	r0, r3
 800f08a:	3708      	adds	r7, #8
 800f08c:	46bd      	mov	sp, r7
 800f08e:	bd80      	pop	{r7, pc}

0800f090 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f090:	b580      	push	{r7, lr}
 800f092:	b08a      	sub	sp, #40	; 0x28
 800f094:	af02      	add	r7, sp, #8
 800f096:	60f8      	str	r0, [r7, #12]
 800f098:	60b9      	str	r1, [r7, #8]
 800f09a:	603b      	str	r3, [r7, #0]
 800f09c:	4613      	mov	r3, r2
 800f09e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f0a4:	2b20      	cmp	r3, #32
 800f0a6:	f040 8082 	bne.w	800f1ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800f0aa:	68bb      	ldr	r3, [r7, #8]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d002      	beq.n	800f0b6 <HAL_UART_Transmit+0x26>
 800f0b0:	88fb      	ldrh	r3, [r7, #6]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d101      	bne.n	800f0ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f0b6:	2301      	movs	r3, #1
 800f0b8:	e07a      	b.n	800f1b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800f0c0:	2b01      	cmp	r3, #1
 800f0c2:	d101      	bne.n	800f0c8 <HAL_UART_Transmit+0x38>
 800f0c4:	2302      	movs	r3, #2
 800f0c6:	e073      	b.n	800f1b0 <HAL_UART_Transmit+0x120>
 800f0c8:	68fb      	ldr	r3, [r7, #12]
 800f0ca:	2201      	movs	r2, #1
 800f0cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	2221      	movs	r2, #33	; 0x21
 800f0dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f0de:	f7fb fe53 	bl	800ad88 <HAL_GetTick>
 800f0e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	88fa      	ldrh	r2, [r7, #6]
 800f0e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800f0ec:	68fb      	ldr	r3, [r7, #12]
 800f0ee:	88fa      	ldrh	r2, [r7, #6]
 800f0f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	689b      	ldr	r3, [r3, #8]
 800f0f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f0fc:	d108      	bne.n	800f110 <HAL_UART_Transmit+0x80>
 800f0fe:	68fb      	ldr	r3, [r7, #12]
 800f100:	691b      	ldr	r3, [r3, #16]
 800f102:	2b00      	cmp	r3, #0
 800f104:	d104      	bne.n	800f110 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800f106:	2300      	movs	r3, #0
 800f108:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f10a:	68bb      	ldr	r3, [r7, #8]
 800f10c:	61bb      	str	r3, [r7, #24]
 800f10e:	e003      	b.n	800f118 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800f110:	68bb      	ldr	r3, [r7, #8]
 800f112:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f114:	2300      	movs	r3, #0
 800f116:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	2200      	movs	r2, #0
 800f11c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800f120:	e02d      	b.n	800f17e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f122:	683b      	ldr	r3, [r7, #0]
 800f124:	9300      	str	r3, [sp, #0]
 800f126:	697b      	ldr	r3, [r7, #20]
 800f128:	2200      	movs	r2, #0
 800f12a:	2180      	movs	r1, #128	; 0x80
 800f12c:	68f8      	ldr	r0, [r7, #12]
 800f12e:	f000 fbb8 	bl	800f8a2 <UART_WaitOnFlagUntilTimeout>
 800f132:	4603      	mov	r3, r0
 800f134:	2b00      	cmp	r3, #0
 800f136:	d001      	beq.n	800f13c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800f138:	2303      	movs	r3, #3
 800f13a:	e039      	b.n	800f1b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800f13c:	69fb      	ldr	r3, [r7, #28]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d10b      	bne.n	800f15a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f142:	69bb      	ldr	r3, [r7, #24]
 800f144:	881a      	ldrh	r2, [r3, #0]
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f14e:	b292      	uxth	r2, r2
 800f150:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800f152:	69bb      	ldr	r3, [r7, #24]
 800f154:	3302      	adds	r3, #2
 800f156:	61bb      	str	r3, [r7, #24]
 800f158:	e008      	b.n	800f16c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f15a:	69fb      	ldr	r3, [r7, #28]
 800f15c:	781a      	ldrb	r2, [r3, #0]
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	b292      	uxth	r2, r2
 800f164:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800f166:	69fb      	ldr	r3, [r7, #28]
 800f168:	3301      	adds	r3, #1
 800f16a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f172:	b29b      	uxth	r3, r3
 800f174:	3b01      	subs	r3, #1
 800f176:	b29a      	uxth	r2, r3
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800f184:	b29b      	uxth	r3, r3
 800f186:	2b00      	cmp	r3, #0
 800f188:	d1cb      	bne.n	800f122 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f18a:	683b      	ldr	r3, [r7, #0]
 800f18c:	9300      	str	r3, [sp, #0]
 800f18e:	697b      	ldr	r3, [r7, #20]
 800f190:	2200      	movs	r2, #0
 800f192:	2140      	movs	r1, #64	; 0x40
 800f194:	68f8      	ldr	r0, [r7, #12]
 800f196:	f000 fb84 	bl	800f8a2 <UART_WaitOnFlagUntilTimeout>
 800f19a:	4603      	mov	r3, r0
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d001      	beq.n	800f1a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800f1a0:	2303      	movs	r3, #3
 800f1a2:	e005      	b.n	800f1b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	2220      	movs	r2, #32
 800f1a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	e000      	b.n	800f1b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800f1ae:	2302      	movs	r3, #2
  }
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	3720      	adds	r7, #32
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	bd80      	pop	{r7, pc}

0800f1b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f1b8:	b5b0      	push	{r4, r5, r7, lr}
 800f1ba:	b088      	sub	sp, #32
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f1c0:	2300      	movs	r3, #0
 800f1c2:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	689a      	ldr	r2, [r3, #8]
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	691b      	ldr	r3, [r3, #16]
 800f1cc:	431a      	orrs	r2, r3
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	695b      	ldr	r3, [r3, #20]
 800f1d2:	431a      	orrs	r2, r3
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	69db      	ldr	r3, [r3, #28]
 800f1d8:	4313      	orrs	r3, r2
 800f1da:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	681a      	ldr	r2, [r3, #0]
 800f1e2:	4bad      	ldr	r3, [pc, #692]	; (800f498 <UART_SetConfig+0x2e0>)
 800f1e4:	4013      	ands	r3, r2
 800f1e6:	687a      	ldr	r2, [r7, #4]
 800f1e8:	6812      	ldr	r2, [r2, #0]
 800f1ea:	69f9      	ldr	r1, [r7, #28]
 800f1ec:	430b      	orrs	r3, r1
 800f1ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	685b      	ldr	r3, [r3, #4]
 800f1f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	68da      	ldr	r2, [r3, #12]
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	430a      	orrs	r2, r1
 800f204:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	699b      	ldr	r3, [r3, #24]
 800f20a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	4aa2      	ldr	r2, [pc, #648]	; (800f49c <UART_SetConfig+0x2e4>)
 800f212:	4293      	cmp	r3, r2
 800f214:	d004      	beq.n	800f220 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	6a1b      	ldr	r3, [r3, #32]
 800f21a:	69fa      	ldr	r2, [r7, #28]
 800f21c:	4313      	orrs	r3, r2
 800f21e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	689b      	ldr	r3, [r3, #8]
 800f226:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	69fa      	ldr	r2, [r7, #28]
 800f230:	430a      	orrs	r2, r1
 800f232:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	4a99      	ldr	r2, [pc, #612]	; (800f4a0 <UART_SetConfig+0x2e8>)
 800f23a:	4293      	cmp	r3, r2
 800f23c:	d121      	bne.n	800f282 <UART_SetConfig+0xca>
 800f23e:	4b99      	ldr	r3, [pc, #612]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f244:	f003 0303 	and.w	r3, r3, #3
 800f248:	2b03      	cmp	r3, #3
 800f24a:	d817      	bhi.n	800f27c <UART_SetConfig+0xc4>
 800f24c:	a201      	add	r2, pc, #4	; (adr r2, 800f254 <UART_SetConfig+0x9c>)
 800f24e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f252:	bf00      	nop
 800f254:	0800f265 	.word	0x0800f265
 800f258:	0800f271 	.word	0x0800f271
 800f25c:	0800f26b 	.word	0x0800f26b
 800f260:	0800f277 	.word	0x0800f277
 800f264:	2301      	movs	r3, #1
 800f266:	76fb      	strb	r3, [r7, #27]
 800f268:	e0e7      	b.n	800f43a <UART_SetConfig+0x282>
 800f26a:	2302      	movs	r3, #2
 800f26c:	76fb      	strb	r3, [r7, #27]
 800f26e:	e0e4      	b.n	800f43a <UART_SetConfig+0x282>
 800f270:	2304      	movs	r3, #4
 800f272:	76fb      	strb	r3, [r7, #27]
 800f274:	e0e1      	b.n	800f43a <UART_SetConfig+0x282>
 800f276:	2308      	movs	r3, #8
 800f278:	76fb      	strb	r3, [r7, #27]
 800f27a:	e0de      	b.n	800f43a <UART_SetConfig+0x282>
 800f27c:	2310      	movs	r3, #16
 800f27e:	76fb      	strb	r3, [r7, #27]
 800f280:	e0db      	b.n	800f43a <UART_SetConfig+0x282>
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	4a88      	ldr	r2, [pc, #544]	; (800f4a8 <UART_SetConfig+0x2f0>)
 800f288:	4293      	cmp	r3, r2
 800f28a:	d132      	bne.n	800f2f2 <UART_SetConfig+0x13a>
 800f28c:	4b85      	ldr	r3, [pc, #532]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f28e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f292:	f003 030c 	and.w	r3, r3, #12
 800f296:	2b0c      	cmp	r3, #12
 800f298:	d828      	bhi.n	800f2ec <UART_SetConfig+0x134>
 800f29a:	a201      	add	r2, pc, #4	; (adr r2, 800f2a0 <UART_SetConfig+0xe8>)
 800f29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2a0:	0800f2d5 	.word	0x0800f2d5
 800f2a4:	0800f2ed 	.word	0x0800f2ed
 800f2a8:	0800f2ed 	.word	0x0800f2ed
 800f2ac:	0800f2ed 	.word	0x0800f2ed
 800f2b0:	0800f2e1 	.word	0x0800f2e1
 800f2b4:	0800f2ed 	.word	0x0800f2ed
 800f2b8:	0800f2ed 	.word	0x0800f2ed
 800f2bc:	0800f2ed 	.word	0x0800f2ed
 800f2c0:	0800f2db 	.word	0x0800f2db
 800f2c4:	0800f2ed 	.word	0x0800f2ed
 800f2c8:	0800f2ed 	.word	0x0800f2ed
 800f2cc:	0800f2ed 	.word	0x0800f2ed
 800f2d0:	0800f2e7 	.word	0x0800f2e7
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	76fb      	strb	r3, [r7, #27]
 800f2d8:	e0af      	b.n	800f43a <UART_SetConfig+0x282>
 800f2da:	2302      	movs	r3, #2
 800f2dc:	76fb      	strb	r3, [r7, #27]
 800f2de:	e0ac      	b.n	800f43a <UART_SetConfig+0x282>
 800f2e0:	2304      	movs	r3, #4
 800f2e2:	76fb      	strb	r3, [r7, #27]
 800f2e4:	e0a9      	b.n	800f43a <UART_SetConfig+0x282>
 800f2e6:	2308      	movs	r3, #8
 800f2e8:	76fb      	strb	r3, [r7, #27]
 800f2ea:	e0a6      	b.n	800f43a <UART_SetConfig+0x282>
 800f2ec:	2310      	movs	r3, #16
 800f2ee:	76fb      	strb	r3, [r7, #27]
 800f2f0:	e0a3      	b.n	800f43a <UART_SetConfig+0x282>
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	681b      	ldr	r3, [r3, #0]
 800f2f6:	4a6d      	ldr	r2, [pc, #436]	; (800f4ac <UART_SetConfig+0x2f4>)
 800f2f8:	4293      	cmp	r3, r2
 800f2fa:	d120      	bne.n	800f33e <UART_SetConfig+0x186>
 800f2fc:	4b69      	ldr	r3, [pc, #420]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f2fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f302:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800f306:	2b30      	cmp	r3, #48	; 0x30
 800f308:	d013      	beq.n	800f332 <UART_SetConfig+0x17a>
 800f30a:	2b30      	cmp	r3, #48	; 0x30
 800f30c:	d814      	bhi.n	800f338 <UART_SetConfig+0x180>
 800f30e:	2b20      	cmp	r3, #32
 800f310:	d009      	beq.n	800f326 <UART_SetConfig+0x16e>
 800f312:	2b20      	cmp	r3, #32
 800f314:	d810      	bhi.n	800f338 <UART_SetConfig+0x180>
 800f316:	2b00      	cmp	r3, #0
 800f318:	d002      	beq.n	800f320 <UART_SetConfig+0x168>
 800f31a:	2b10      	cmp	r3, #16
 800f31c:	d006      	beq.n	800f32c <UART_SetConfig+0x174>
 800f31e:	e00b      	b.n	800f338 <UART_SetConfig+0x180>
 800f320:	2300      	movs	r3, #0
 800f322:	76fb      	strb	r3, [r7, #27]
 800f324:	e089      	b.n	800f43a <UART_SetConfig+0x282>
 800f326:	2302      	movs	r3, #2
 800f328:	76fb      	strb	r3, [r7, #27]
 800f32a:	e086      	b.n	800f43a <UART_SetConfig+0x282>
 800f32c:	2304      	movs	r3, #4
 800f32e:	76fb      	strb	r3, [r7, #27]
 800f330:	e083      	b.n	800f43a <UART_SetConfig+0x282>
 800f332:	2308      	movs	r3, #8
 800f334:	76fb      	strb	r3, [r7, #27]
 800f336:	e080      	b.n	800f43a <UART_SetConfig+0x282>
 800f338:	2310      	movs	r3, #16
 800f33a:	76fb      	strb	r3, [r7, #27]
 800f33c:	e07d      	b.n	800f43a <UART_SetConfig+0x282>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	4a5b      	ldr	r2, [pc, #364]	; (800f4b0 <UART_SetConfig+0x2f8>)
 800f344:	4293      	cmp	r3, r2
 800f346:	d120      	bne.n	800f38a <UART_SetConfig+0x1d2>
 800f348:	4b56      	ldr	r3, [pc, #344]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f34a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f34e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800f352:	2bc0      	cmp	r3, #192	; 0xc0
 800f354:	d013      	beq.n	800f37e <UART_SetConfig+0x1c6>
 800f356:	2bc0      	cmp	r3, #192	; 0xc0
 800f358:	d814      	bhi.n	800f384 <UART_SetConfig+0x1cc>
 800f35a:	2b80      	cmp	r3, #128	; 0x80
 800f35c:	d009      	beq.n	800f372 <UART_SetConfig+0x1ba>
 800f35e:	2b80      	cmp	r3, #128	; 0x80
 800f360:	d810      	bhi.n	800f384 <UART_SetConfig+0x1cc>
 800f362:	2b00      	cmp	r3, #0
 800f364:	d002      	beq.n	800f36c <UART_SetConfig+0x1b4>
 800f366:	2b40      	cmp	r3, #64	; 0x40
 800f368:	d006      	beq.n	800f378 <UART_SetConfig+0x1c0>
 800f36a:	e00b      	b.n	800f384 <UART_SetConfig+0x1cc>
 800f36c:	2300      	movs	r3, #0
 800f36e:	76fb      	strb	r3, [r7, #27]
 800f370:	e063      	b.n	800f43a <UART_SetConfig+0x282>
 800f372:	2302      	movs	r3, #2
 800f374:	76fb      	strb	r3, [r7, #27]
 800f376:	e060      	b.n	800f43a <UART_SetConfig+0x282>
 800f378:	2304      	movs	r3, #4
 800f37a:	76fb      	strb	r3, [r7, #27]
 800f37c:	e05d      	b.n	800f43a <UART_SetConfig+0x282>
 800f37e:	2308      	movs	r3, #8
 800f380:	76fb      	strb	r3, [r7, #27]
 800f382:	e05a      	b.n	800f43a <UART_SetConfig+0x282>
 800f384:	2310      	movs	r3, #16
 800f386:	76fb      	strb	r3, [r7, #27]
 800f388:	e057      	b.n	800f43a <UART_SetConfig+0x282>
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	4a49      	ldr	r2, [pc, #292]	; (800f4b4 <UART_SetConfig+0x2fc>)
 800f390:	4293      	cmp	r3, r2
 800f392:	d125      	bne.n	800f3e0 <UART_SetConfig+0x228>
 800f394:	4b43      	ldr	r3, [pc, #268]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f39a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f39e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f3a2:	d017      	beq.n	800f3d4 <UART_SetConfig+0x21c>
 800f3a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f3a8:	d817      	bhi.n	800f3da <UART_SetConfig+0x222>
 800f3aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3ae:	d00b      	beq.n	800f3c8 <UART_SetConfig+0x210>
 800f3b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f3b4:	d811      	bhi.n	800f3da <UART_SetConfig+0x222>
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d003      	beq.n	800f3c2 <UART_SetConfig+0x20a>
 800f3ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f3be:	d006      	beq.n	800f3ce <UART_SetConfig+0x216>
 800f3c0:	e00b      	b.n	800f3da <UART_SetConfig+0x222>
 800f3c2:	2300      	movs	r3, #0
 800f3c4:	76fb      	strb	r3, [r7, #27]
 800f3c6:	e038      	b.n	800f43a <UART_SetConfig+0x282>
 800f3c8:	2302      	movs	r3, #2
 800f3ca:	76fb      	strb	r3, [r7, #27]
 800f3cc:	e035      	b.n	800f43a <UART_SetConfig+0x282>
 800f3ce:	2304      	movs	r3, #4
 800f3d0:	76fb      	strb	r3, [r7, #27]
 800f3d2:	e032      	b.n	800f43a <UART_SetConfig+0x282>
 800f3d4:	2308      	movs	r3, #8
 800f3d6:	76fb      	strb	r3, [r7, #27]
 800f3d8:	e02f      	b.n	800f43a <UART_SetConfig+0x282>
 800f3da:	2310      	movs	r3, #16
 800f3dc:	76fb      	strb	r3, [r7, #27]
 800f3de:	e02c      	b.n	800f43a <UART_SetConfig+0x282>
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	4a2d      	ldr	r2, [pc, #180]	; (800f49c <UART_SetConfig+0x2e4>)
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	d125      	bne.n	800f436 <UART_SetConfig+0x27e>
 800f3ea:	4b2e      	ldr	r3, [pc, #184]	; (800f4a4 <UART_SetConfig+0x2ec>)
 800f3ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f3f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f3f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f3f8:	d017      	beq.n	800f42a <UART_SetConfig+0x272>
 800f3fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800f3fe:	d817      	bhi.n	800f430 <UART_SetConfig+0x278>
 800f400:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f404:	d00b      	beq.n	800f41e <UART_SetConfig+0x266>
 800f406:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f40a:	d811      	bhi.n	800f430 <UART_SetConfig+0x278>
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d003      	beq.n	800f418 <UART_SetConfig+0x260>
 800f410:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f414:	d006      	beq.n	800f424 <UART_SetConfig+0x26c>
 800f416:	e00b      	b.n	800f430 <UART_SetConfig+0x278>
 800f418:	2300      	movs	r3, #0
 800f41a:	76fb      	strb	r3, [r7, #27]
 800f41c:	e00d      	b.n	800f43a <UART_SetConfig+0x282>
 800f41e:	2302      	movs	r3, #2
 800f420:	76fb      	strb	r3, [r7, #27]
 800f422:	e00a      	b.n	800f43a <UART_SetConfig+0x282>
 800f424:	2304      	movs	r3, #4
 800f426:	76fb      	strb	r3, [r7, #27]
 800f428:	e007      	b.n	800f43a <UART_SetConfig+0x282>
 800f42a:	2308      	movs	r3, #8
 800f42c:	76fb      	strb	r3, [r7, #27]
 800f42e:	e004      	b.n	800f43a <UART_SetConfig+0x282>
 800f430:	2310      	movs	r3, #16
 800f432:	76fb      	strb	r3, [r7, #27]
 800f434:	e001      	b.n	800f43a <UART_SetConfig+0x282>
 800f436:	2310      	movs	r3, #16
 800f438:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	4a17      	ldr	r2, [pc, #92]	; (800f49c <UART_SetConfig+0x2e4>)
 800f440:	4293      	cmp	r3, r2
 800f442:	f040 8087 	bne.w	800f554 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f446:	7efb      	ldrb	r3, [r7, #27]
 800f448:	2b08      	cmp	r3, #8
 800f44a:	d837      	bhi.n	800f4bc <UART_SetConfig+0x304>
 800f44c:	a201      	add	r2, pc, #4	; (adr r2, 800f454 <UART_SetConfig+0x29c>)
 800f44e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f452:	bf00      	nop
 800f454:	0800f479 	.word	0x0800f479
 800f458:	0800f4bd 	.word	0x0800f4bd
 800f45c:	0800f481 	.word	0x0800f481
 800f460:	0800f4bd 	.word	0x0800f4bd
 800f464:	0800f487 	.word	0x0800f487
 800f468:	0800f4bd 	.word	0x0800f4bd
 800f46c:	0800f4bd 	.word	0x0800f4bd
 800f470:	0800f4bd 	.word	0x0800f4bd
 800f474:	0800f48f 	.word	0x0800f48f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f478:	f7fd fe64 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800f47c:	6178      	str	r0, [r7, #20]
        break;
 800f47e:	e022      	b.n	800f4c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f480:	4b0d      	ldr	r3, [pc, #52]	; (800f4b8 <UART_SetConfig+0x300>)
 800f482:	617b      	str	r3, [r7, #20]
        break;
 800f484:	e01f      	b.n	800f4c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f486:	f7fd fdc5 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800f48a:	6178      	str	r0, [r7, #20]
        break;
 800f48c:	e01b      	b.n	800f4c6 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f48e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f492:	617b      	str	r3, [r7, #20]
        break;
 800f494:	e017      	b.n	800f4c6 <UART_SetConfig+0x30e>
 800f496:	bf00      	nop
 800f498:	efff69f3 	.word	0xefff69f3
 800f49c:	40008000 	.word	0x40008000
 800f4a0:	40013800 	.word	0x40013800
 800f4a4:	40021000 	.word	0x40021000
 800f4a8:	40004400 	.word	0x40004400
 800f4ac:	40004800 	.word	0x40004800
 800f4b0:	40004c00 	.word	0x40004c00
 800f4b4:	40005000 	.word	0x40005000
 800f4b8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f4bc:	2300      	movs	r3, #0
 800f4be:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f4c0:	2301      	movs	r3, #1
 800f4c2:	76bb      	strb	r3, [r7, #26]
        break;
 800f4c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f4c6:	697b      	ldr	r3, [r7, #20]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	f000 80f1 	beq.w	800f6b0 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	685a      	ldr	r2, [r3, #4]
 800f4d2:	4613      	mov	r3, r2
 800f4d4:	005b      	lsls	r3, r3, #1
 800f4d6:	4413      	add	r3, r2
 800f4d8:	697a      	ldr	r2, [r7, #20]
 800f4da:	429a      	cmp	r2, r3
 800f4dc:	d305      	bcc.n	800f4ea <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800f4e4:	697a      	ldr	r2, [r7, #20]
 800f4e6:	429a      	cmp	r2, r3
 800f4e8:	d902      	bls.n	800f4f0 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800f4ea:	2301      	movs	r3, #1
 800f4ec:	76bb      	strb	r3, [r7, #26]
 800f4ee:	e0df      	b.n	800f6b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800f4f0:	697b      	ldr	r3, [r7, #20]
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f04f 0100 	mov.w	r1, #0
 800f4f8:	f04f 0200 	mov.w	r2, #0
 800f4fc:	f04f 0300 	mov.w	r3, #0
 800f500:	020b      	lsls	r3, r1, #8
 800f502:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f506:	0202      	lsls	r2, r0, #8
 800f508:	6879      	ldr	r1, [r7, #4]
 800f50a:	6849      	ldr	r1, [r1, #4]
 800f50c:	0849      	lsrs	r1, r1, #1
 800f50e:	4608      	mov	r0, r1
 800f510:	f04f 0100 	mov.w	r1, #0
 800f514:	1814      	adds	r4, r2, r0
 800f516:	eb43 0501 	adc.w	r5, r3, r1
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	685b      	ldr	r3, [r3, #4]
 800f51e:	461a      	mov	r2, r3
 800f520:	f04f 0300 	mov.w	r3, #0
 800f524:	4620      	mov	r0, r4
 800f526:	4629      	mov	r1, r5
 800f528:	f7f1 fb3e 	bl	8000ba8 <__aeabi_uldivmod>
 800f52c:	4602      	mov	r2, r0
 800f52e:	460b      	mov	r3, r1
 800f530:	4613      	mov	r3, r2
 800f532:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f53a:	d308      	bcc.n	800f54e <UART_SetConfig+0x396>
 800f53c:	693b      	ldr	r3, [r7, #16]
 800f53e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f542:	d204      	bcs.n	800f54e <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	693a      	ldr	r2, [r7, #16]
 800f54a:	60da      	str	r2, [r3, #12]
 800f54c:	e0b0      	b.n	800f6b0 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800f54e:	2301      	movs	r3, #1
 800f550:	76bb      	strb	r3, [r7, #26]
 800f552:	e0ad      	b.n	800f6b0 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	69db      	ldr	r3, [r3, #28]
 800f558:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f55c:	d15c      	bne.n	800f618 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800f55e:	7efb      	ldrb	r3, [r7, #27]
 800f560:	2b08      	cmp	r3, #8
 800f562:	d828      	bhi.n	800f5b6 <UART_SetConfig+0x3fe>
 800f564:	a201      	add	r2, pc, #4	; (adr r2, 800f56c <UART_SetConfig+0x3b4>)
 800f566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f56a:	bf00      	nop
 800f56c:	0800f591 	.word	0x0800f591
 800f570:	0800f599 	.word	0x0800f599
 800f574:	0800f5a1 	.word	0x0800f5a1
 800f578:	0800f5b7 	.word	0x0800f5b7
 800f57c:	0800f5a7 	.word	0x0800f5a7
 800f580:	0800f5b7 	.word	0x0800f5b7
 800f584:	0800f5b7 	.word	0x0800f5b7
 800f588:	0800f5b7 	.word	0x0800f5b7
 800f58c:	0800f5af 	.word	0x0800f5af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f590:	f7fd fdd8 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800f594:	6178      	str	r0, [r7, #20]
        break;
 800f596:	e013      	b.n	800f5c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f598:	f7fd fdea 	bl	800d170 <HAL_RCC_GetPCLK2Freq>
 800f59c:	6178      	str	r0, [r7, #20]
        break;
 800f59e:	e00f      	b.n	800f5c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5a0:	4b49      	ldr	r3, [pc, #292]	; (800f6c8 <UART_SetConfig+0x510>)
 800f5a2:	617b      	str	r3, [r7, #20]
        break;
 800f5a4:	e00c      	b.n	800f5c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5a6:	f7fd fd35 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800f5aa:	6178      	str	r0, [r7, #20]
        break;
 800f5ac:	e008      	b.n	800f5c0 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f5ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f5b2:	617b      	str	r3, [r7, #20]
        break;
 800f5b4:	e004      	b.n	800f5c0 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	76bb      	strb	r3, [r7, #26]
        break;
 800f5be:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f5c0:	697b      	ldr	r3, [r7, #20]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d074      	beq.n	800f6b0 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800f5c6:	697b      	ldr	r3, [r7, #20]
 800f5c8:	005a      	lsls	r2, r3, #1
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	685b      	ldr	r3, [r3, #4]
 800f5ce:	085b      	lsrs	r3, r3, #1
 800f5d0:	441a      	add	r2, r3
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	685b      	ldr	r3, [r3, #4]
 800f5d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800f5da:	b29b      	uxth	r3, r3
 800f5dc:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f5de:	693b      	ldr	r3, [r7, #16]
 800f5e0:	2b0f      	cmp	r3, #15
 800f5e2:	d916      	bls.n	800f612 <UART_SetConfig+0x45a>
 800f5e4:	693b      	ldr	r3, [r7, #16]
 800f5e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f5ea:	d212      	bcs.n	800f612 <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f5ec:	693b      	ldr	r3, [r7, #16]
 800f5ee:	b29b      	uxth	r3, r3
 800f5f0:	f023 030f 	bic.w	r3, r3, #15
 800f5f4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f5f6:	693b      	ldr	r3, [r7, #16]
 800f5f8:	085b      	lsrs	r3, r3, #1
 800f5fa:	b29b      	uxth	r3, r3
 800f5fc:	f003 0307 	and.w	r3, r3, #7
 800f600:	b29a      	uxth	r2, r3
 800f602:	89fb      	ldrh	r3, [r7, #14]
 800f604:	4313      	orrs	r3, r2
 800f606:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	89fa      	ldrh	r2, [r7, #14]
 800f60e:	60da      	str	r2, [r3, #12]
 800f610:	e04e      	b.n	800f6b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f612:	2301      	movs	r3, #1
 800f614:	76bb      	strb	r3, [r7, #26]
 800f616:	e04b      	b.n	800f6b0 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f618:	7efb      	ldrb	r3, [r7, #27]
 800f61a:	2b08      	cmp	r3, #8
 800f61c:	d827      	bhi.n	800f66e <UART_SetConfig+0x4b6>
 800f61e:	a201      	add	r2, pc, #4	; (adr r2, 800f624 <UART_SetConfig+0x46c>)
 800f620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f624:	0800f649 	.word	0x0800f649
 800f628:	0800f651 	.word	0x0800f651
 800f62c:	0800f659 	.word	0x0800f659
 800f630:	0800f66f 	.word	0x0800f66f
 800f634:	0800f65f 	.word	0x0800f65f
 800f638:	0800f66f 	.word	0x0800f66f
 800f63c:	0800f66f 	.word	0x0800f66f
 800f640:	0800f66f 	.word	0x0800f66f
 800f644:	0800f667 	.word	0x0800f667
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f648:	f7fd fd7c 	bl	800d144 <HAL_RCC_GetPCLK1Freq>
 800f64c:	6178      	str	r0, [r7, #20]
        break;
 800f64e:	e013      	b.n	800f678 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f650:	f7fd fd8e 	bl	800d170 <HAL_RCC_GetPCLK2Freq>
 800f654:	6178      	str	r0, [r7, #20]
        break;
 800f656:	e00f      	b.n	800f678 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f658:	4b1b      	ldr	r3, [pc, #108]	; (800f6c8 <UART_SetConfig+0x510>)
 800f65a:	617b      	str	r3, [r7, #20]
        break;
 800f65c:	e00c      	b.n	800f678 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f65e:	f7fd fcd9 	bl	800d014 <HAL_RCC_GetSysClockFreq>
 800f662:	6178      	str	r0, [r7, #20]
        break;
 800f664:	e008      	b.n	800f678 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f666:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f66a:	617b      	str	r3, [r7, #20]
        break;
 800f66c:	e004      	b.n	800f678 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800f66e:	2300      	movs	r3, #0
 800f670:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800f672:	2301      	movs	r3, #1
 800f674:	76bb      	strb	r3, [r7, #26]
        break;
 800f676:	bf00      	nop
    }

    if (pclk != 0U)
 800f678:	697b      	ldr	r3, [r7, #20]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d018      	beq.n	800f6b0 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	685b      	ldr	r3, [r3, #4]
 800f682:	085a      	lsrs	r2, r3, #1
 800f684:	697b      	ldr	r3, [r7, #20]
 800f686:	441a      	add	r2, r3
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	685b      	ldr	r3, [r3, #4]
 800f68c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f690:	b29b      	uxth	r3, r3
 800f692:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	2b0f      	cmp	r3, #15
 800f698:	d908      	bls.n	800f6ac <UART_SetConfig+0x4f4>
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f6a0:	d204      	bcs.n	800f6ac <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	693a      	ldr	r2, [r7, #16]
 800f6a8:	60da      	str	r2, [r3, #12]
 800f6aa:	e001      	b.n	800f6b0 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	2200      	movs	r2, #0
 800f6ba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800f6bc:	7ebb      	ldrb	r3, [r7, #26]
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3720      	adds	r7, #32
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	bdb0      	pop	{r4, r5, r7, pc}
 800f6c6:	bf00      	nop
 800f6c8:	00f42400 	.word	0x00f42400

0800f6cc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f6cc:	b480      	push	{r7}
 800f6ce:	b083      	sub	sp, #12
 800f6d0:	af00      	add	r7, sp, #0
 800f6d2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6d8:	f003 0301 	and.w	r3, r3, #1
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d00a      	beq.n	800f6f6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	685b      	ldr	r3, [r3, #4]
 800f6e6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	430a      	orrs	r2, r1
 800f6f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6fa:	f003 0302 	and.w	r3, r3, #2
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d00a      	beq.n	800f718 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	685b      	ldr	r3, [r3, #4]
 800f708:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	430a      	orrs	r2, r1
 800f716:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f71c:	f003 0304 	and.w	r3, r3, #4
 800f720:	2b00      	cmp	r3, #0
 800f722:	d00a      	beq.n	800f73a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	685b      	ldr	r3, [r3, #4]
 800f72a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f732:	687b      	ldr	r3, [r7, #4]
 800f734:	681b      	ldr	r3, [r3, #0]
 800f736:	430a      	orrs	r2, r1
 800f738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f73e:	f003 0308 	and.w	r3, r3, #8
 800f742:	2b00      	cmp	r3, #0
 800f744:	d00a      	beq.n	800f75c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	685b      	ldr	r3, [r3, #4]
 800f74c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	430a      	orrs	r2, r1
 800f75a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f760:	f003 0310 	and.w	r3, r3, #16
 800f764:	2b00      	cmp	r3, #0
 800f766:	d00a      	beq.n	800f77e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	689b      	ldr	r3, [r3, #8]
 800f76e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	430a      	orrs	r2, r1
 800f77c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f782:	f003 0320 	and.w	r3, r3, #32
 800f786:	2b00      	cmp	r3, #0
 800f788:	d00a      	beq.n	800f7a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	681b      	ldr	r3, [r3, #0]
 800f78e:	689b      	ldr	r3, [r3, #8]
 800f790:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	430a      	orrs	r2, r1
 800f79e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d01a      	beq.n	800f7e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	685b      	ldr	r3, [r3, #4]
 800f7b2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	430a      	orrs	r2, r1
 800f7c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f7c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f7ca:	d10a      	bne.n	800f7e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	685b      	ldr	r3, [r3, #4]
 800f7d2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	681b      	ldr	r3, [r3, #0]
 800f7de:	430a      	orrs	r2, r1
 800f7e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f7e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d00a      	beq.n	800f804 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	685b      	ldr	r3, [r3, #4]
 800f7f4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	681b      	ldr	r3, [r3, #0]
 800f800:	430a      	orrs	r2, r1
 800f802:	605a      	str	r2, [r3, #4]
  }
}
 800f804:	bf00      	nop
 800f806:	370c      	adds	r7, #12
 800f808:	46bd      	mov	sp, r7
 800f80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80e:	4770      	bx	lr

0800f810 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b086      	sub	sp, #24
 800f814:	af02      	add	r7, sp, #8
 800f816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2200      	movs	r2, #0
 800f81c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f820:	f7fb fab2 	bl	800ad88 <HAL_GetTick>
 800f824:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	f003 0308 	and.w	r3, r3, #8
 800f830:	2b08      	cmp	r3, #8
 800f832:	d10e      	bne.n	800f852 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f834:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f838:	9300      	str	r3, [sp, #0]
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	2200      	movs	r2, #0
 800f83e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f842:	6878      	ldr	r0, [r7, #4]
 800f844:	f000 f82d 	bl	800f8a2 <UART_WaitOnFlagUntilTimeout>
 800f848:	4603      	mov	r3, r0
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d001      	beq.n	800f852 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f84e:	2303      	movs	r3, #3
 800f850:	e023      	b.n	800f89a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	681b      	ldr	r3, [r3, #0]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	f003 0304 	and.w	r3, r3, #4
 800f85c:	2b04      	cmp	r3, #4
 800f85e:	d10e      	bne.n	800f87e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f860:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800f864:	9300      	str	r3, [sp, #0]
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	2200      	movs	r2, #0
 800f86a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800f86e:	6878      	ldr	r0, [r7, #4]
 800f870:	f000 f817 	bl	800f8a2 <UART_WaitOnFlagUntilTimeout>
 800f874:	4603      	mov	r3, r0
 800f876:	2b00      	cmp	r3, #0
 800f878:	d001      	beq.n	800f87e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f87a:	2303      	movs	r3, #3
 800f87c:	e00d      	b.n	800f89a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	2220      	movs	r2, #32
 800f882:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	2220      	movs	r2, #32
 800f888:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	2200      	movs	r2, #0
 800f88e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	2200      	movs	r2, #0
 800f894:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800f898:	2300      	movs	r3, #0
}
 800f89a:	4618      	mov	r0, r3
 800f89c:	3710      	adds	r7, #16
 800f89e:	46bd      	mov	sp, r7
 800f8a0:	bd80      	pop	{r7, pc}

0800f8a2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f8a2:	b580      	push	{r7, lr}
 800f8a4:	b084      	sub	sp, #16
 800f8a6:	af00      	add	r7, sp, #0
 800f8a8:	60f8      	str	r0, [r7, #12]
 800f8aa:	60b9      	str	r1, [r7, #8]
 800f8ac:	603b      	str	r3, [r7, #0]
 800f8ae:	4613      	mov	r3, r2
 800f8b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f8b2:	e05e      	b.n	800f972 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f8b4:	69bb      	ldr	r3, [r7, #24]
 800f8b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ba:	d05a      	beq.n	800f972 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f8bc:	f7fb fa64 	bl	800ad88 <HAL_GetTick>
 800f8c0:	4602      	mov	r2, r0
 800f8c2:	683b      	ldr	r3, [r7, #0]
 800f8c4:	1ad3      	subs	r3, r2, r3
 800f8c6:	69ba      	ldr	r2, [r7, #24]
 800f8c8:	429a      	cmp	r2, r3
 800f8ca:	d302      	bcc.n	800f8d2 <UART_WaitOnFlagUntilTimeout+0x30>
 800f8cc:	69bb      	ldr	r3, [r7, #24]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d11b      	bne.n	800f90a <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	681a      	ldr	r2, [r3, #0]
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f8e0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8e2:	68fb      	ldr	r3, [r7, #12]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	689a      	ldr	r2, [r3, #8]
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	f022 0201 	bic.w	r2, r2, #1
 800f8f0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800f8f2:	68fb      	ldr	r3, [r7, #12]
 800f8f4:	2220      	movs	r2, #32
 800f8f6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	2220      	movs	r2, #32
 800f8fc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	2200      	movs	r2, #0
 800f902:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800f906:	2303      	movs	r3, #3
 800f908:	e043      	b.n	800f992 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	f003 0304 	and.w	r3, r3, #4
 800f914:	2b00      	cmp	r3, #0
 800f916:	d02c      	beq.n	800f972 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	69db      	ldr	r3, [r3, #28]
 800f91e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f922:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f926:	d124      	bne.n	800f972 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f930:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	681a      	ldr	r2, [r3, #0]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800f940:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	681b      	ldr	r3, [r3, #0]
 800f946:	689a      	ldr	r2, [r3, #8]
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	f022 0201 	bic.w	r2, r2, #1
 800f950:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800f952:	68fb      	ldr	r3, [r7, #12]
 800f954:	2220      	movs	r2, #32
 800f956:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	2220      	movs	r2, #32
 800f95c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	2220      	movs	r2, #32
 800f962:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	2200      	movs	r2, #0
 800f96a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800f96e:	2303      	movs	r3, #3
 800f970:	e00f      	b.n	800f992 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	69da      	ldr	r2, [r3, #28]
 800f978:	68bb      	ldr	r3, [r7, #8]
 800f97a:	4013      	ands	r3, r2
 800f97c:	68ba      	ldr	r2, [r7, #8]
 800f97e:	429a      	cmp	r2, r3
 800f980:	bf0c      	ite	eq
 800f982:	2301      	moveq	r3, #1
 800f984:	2300      	movne	r3, #0
 800f986:	b2db      	uxtb	r3, r3
 800f988:	461a      	mov	r2, r3
 800f98a:	79fb      	ldrb	r3, [r7, #7]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d091      	beq.n	800f8b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f990:	2300      	movs	r3, #0
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}

0800f99a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f99a:	b480      	push	{r7}
 800f99c:	b085      	sub	sp, #20
 800f99e:	af00      	add	r7, sp, #0
 800f9a0:	4603      	mov	r3, r0
 800f9a2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f9a4:	2300      	movs	r3, #0
 800f9a6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f9a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f9ac:	2b84      	cmp	r3, #132	; 0x84
 800f9ae:	d005      	beq.n	800f9bc <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f9b0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f9b4:	68fb      	ldr	r3, [r7, #12]
 800f9b6:	4413      	add	r3, r2
 800f9b8:	3303      	adds	r3, #3
 800f9ba:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
}
 800f9be:	4618      	mov	r0, r3
 800f9c0:	3714      	adds	r7, #20
 800f9c2:	46bd      	mov	sp, r7
 800f9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c8:	4770      	bx	lr

0800f9ca <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f9ca:	b480      	push	{r7}
 800f9cc:	b083      	sub	sp, #12
 800f9ce:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f9d0:	f3ef 8305 	mrs	r3, IPSR
 800f9d4:	607b      	str	r3, [r7, #4]
  return(result);
 800f9d6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	bf14      	ite	ne
 800f9dc:	2301      	movne	r3, #1
 800f9de:	2300      	moveq	r3, #0
 800f9e0:	b2db      	uxtb	r3, r3
}
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	370c      	adds	r7, #12
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ec:	4770      	bx	lr

0800f9ee <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f9ee:	b580      	push	{r7, lr}
 800f9f0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f9f2:	f001 f95f 	bl	8010cb4 <vTaskStartScheduler>
  
  return osOK;
 800f9f6:	2300      	movs	r3, #0
}
 800f9f8:	4618      	mov	r0, r3
 800f9fa:	bd80      	pop	{r7, pc}

0800f9fc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f9fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f9fe:	b089      	sub	sp, #36	; 0x24
 800fa00:	af04      	add	r7, sp, #16
 800fa02:	6078      	str	r0, [r7, #4]
 800fa04:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	695b      	ldr	r3, [r3, #20]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d020      	beq.n	800fa50 <osThreadCreate+0x54>
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	699b      	ldr	r3, [r3, #24]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d01c      	beq.n	800fa50 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	685c      	ldr	r4, [r3, #4]
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681d      	ldr	r5, [r3, #0]
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	691e      	ldr	r6, [r3, #16]
 800fa22:	687b      	ldr	r3, [r7, #4]
 800fa24:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f7ff ffb6 	bl	800f99a <makeFreeRtosPriority>
 800fa2e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	695b      	ldr	r3, [r3, #20]
 800fa34:	687a      	ldr	r2, [r7, #4]
 800fa36:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fa38:	9202      	str	r2, [sp, #8]
 800fa3a:	9301      	str	r3, [sp, #4]
 800fa3c:	9100      	str	r1, [sp, #0]
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	4632      	mov	r2, r6
 800fa42:	4629      	mov	r1, r5
 800fa44:	4620      	mov	r0, r4
 800fa46:	f000 ff4f 	bl	80108e8 <xTaskCreateStatic>
 800fa4a:	4603      	mov	r3, r0
 800fa4c:	60fb      	str	r3, [r7, #12]
 800fa4e:	e01c      	b.n	800fa8a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	685c      	ldr	r4, [r3, #4]
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800fa5c:	b29e      	uxth	r6, r3
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800fa64:	4618      	mov	r0, r3
 800fa66:	f7ff ff98 	bl	800f99a <makeFreeRtosPriority>
 800fa6a:	4602      	mov	r2, r0
 800fa6c:	f107 030c 	add.w	r3, r7, #12
 800fa70:	9301      	str	r3, [sp, #4]
 800fa72:	9200      	str	r2, [sp, #0]
 800fa74:	683b      	ldr	r3, [r7, #0]
 800fa76:	4632      	mov	r2, r6
 800fa78:	4629      	mov	r1, r5
 800fa7a:	4620      	mov	r0, r4
 800fa7c:	f000 ff91 	bl	80109a2 <xTaskCreate>
 800fa80:	4603      	mov	r3, r0
 800fa82:	2b01      	cmp	r3, #1
 800fa84:	d001      	beq.n	800fa8a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800fa86:	2300      	movs	r3, #0
 800fa88:	e000      	b.n	800fa8c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
}
 800fa8c:	4618      	mov	r0, r3
 800fa8e:	3714      	adds	r7, #20
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fa94 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800fa94:	b580      	push	{r7, lr}
 800fa96:	b084      	sub	sp, #16
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d001      	beq.n	800faaa <osDelay+0x16>
 800faa6:	68fb      	ldr	r3, [r7, #12]
 800faa8:	e000      	b.n	800faac <osDelay+0x18>
 800faaa:	2301      	movs	r3, #1
 800faac:	4618      	mov	r0, r3
 800faae:	f001 f8cd 	bl	8010c4c <vTaskDelay>
  
  return osOK;
 800fab2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800fab4:	4618      	mov	r0, r3
 800fab6:	3710      	adds	r7, #16
 800fab8:	46bd      	mov	sp, r7
 800faba:	bd80      	pop	{r7, pc}

0800fabc <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b082      	sub	sp, #8
 800fac0:	af00      	add	r7, sp, #0
 800fac2:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	685b      	ldr	r3, [r3, #4]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d007      	beq.n	800fadc <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	685b      	ldr	r3, [r3, #4]
 800fad0:	4619      	mov	r1, r3
 800fad2:	2001      	movs	r0, #1
 800fad4:	f000 faad 	bl	8010032 <xQueueCreateMutexStatic>
 800fad8:	4603      	mov	r3, r0
 800fada:	e003      	b.n	800fae4 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800fadc:	2001      	movs	r0, #1
 800fade:	f000 fa90 	bl	8010002 <xQueueCreateMutex>
 800fae2:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	3708      	adds	r7, #8
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd80      	pop	{r7, pc}

0800faec <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800faec:	b580      	push	{r7, lr}
 800faee:	b084      	sub	sp, #16
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
 800faf4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800faf6:	2300      	movs	r3, #0
 800faf8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d101      	bne.n	800fb04 <osMutexWait+0x18>
    return osErrorParameter;
 800fb00:	2380      	movs	r3, #128	; 0x80
 800fb02:	e03a      	b.n	800fb7a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800fb04:	2300      	movs	r3, #0
 800fb06:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb0e:	d103      	bne.n	800fb18 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800fb10:	f04f 33ff 	mov.w	r3, #4294967295
 800fb14:	60fb      	str	r3, [r7, #12]
 800fb16:	e009      	b.n	800fb2c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d006      	beq.n	800fb2c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800fb1e:	683b      	ldr	r3, [r7, #0]
 800fb20:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d101      	bne.n	800fb2c <osMutexWait+0x40>
      ticks = 1;
 800fb28:	2301      	movs	r3, #1
 800fb2a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800fb2c:	f7ff ff4d 	bl	800f9ca <inHandlerMode>
 800fb30:	4603      	mov	r3, r0
 800fb32:	2b00      	cmp	r3, #0
 800fb34:	d017      	beq.n	800fb66 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800fb36:	f107 0308 	add.w	r3, r7, #8
 800fb3a:	461a      	mov	r2, r3
 800fb3c:	2100      	movs	r1, #0
 800fb3e:	6878      	ldr	r0, [r7, #4]
 800fb40:	f000 fd2a 	bl	8010598 <xQueueReceiveFromISR>
 800fb44:	4603      	mov	r3, r0
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	d001      	beq.n	800fb4e <osMutexWait+0x62>
      return osErrorOS;
 800fb4a:	23ff      	movs	r3, #255	; 0xff
 800fb4c:	e015      	b.n	800fb7a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d011      	beq.n	800fb78 <osMutexWait+0x8c>
 800fb54:	4b0b      	ldr	r3, [pc, #44]	; (800fb84 <osMutexWait+0x98>)
 800fb56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb5a:	601a      	str	r2, [r3, #0]
 800fb5c:	f3bf 8f4f 	dsb	sy
 800fb60:	f3bf 8f6f 	isb	sy
 800fb64:	e008      	b.n	800fb78 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800fb66:	68f9      	ldr	r1, [r7, #12]
 800fb68:	6878      	ldr	r0, [r7, #4]
 800fb6a:	f000 fc09 	bl	8010380 <xQueueSemaphoreTake>
 800fb6e:	4603      	mov	r3, r0
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	d001      	beq.n	800fb78 <osMutexWait+0x8c>
    return osErrorOS;
 800fb74:	23ff      	movs	r3, #255	; 0xff
 800fb76:	e000      	b.n	800fb7a <osMutexWait+0x8e>
  }
  
  return osOK;
 800fb78:	2300      	movs	r3, #0
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	3710      	adds	r7, #16
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bd80      	pop	{r7, pc}
 800fb82:	bf00      	nop
 800fb84:	e000ed04 	.word	0xe000ed04

0800fb88 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800fb88:	b580      	push	{r7, lr}
 800fb8a:	b084      	sub	sp, #16
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800fb90:	2300      	movs	r3, #0
 800fb92:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800fb94:	2300      	movs	r3, #0
 800fb96:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800fb98:	f7ff ff17 	bl	800f9ca <inHandlerMode>
 800fb9c:	4603      	mov	r3, r0
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d016      	beq.n	800fbd0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800fba2:	f107 0308 	add.w	r3, r7, #8
 800fba6:	4619      	mov	r1, r3
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f000 fb5b 	bl	8010264 <xQueueGiveFromISR>
 800fbae:	4603      	mov	r3, r0
 800fbb0:	2b01      	cmp	r3, #1
 800fbb2:	d001      	beq.n	800fbb8 <osMutexRelease+0x30>
      return osErrorOS;
 800fbb4:	23ff      	movs	r3, #255	; 0xff
 800fbb6:	e017      	b.n	800fbe8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fbb8:	68bb      	ldr	r3, [r7, #8]
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d013      	beq.n	800fbe6 <osMutexRelease+0x5e>
 800fbbe:	4b0c      	ldr	r3, [pc, #48]	; (800fbf0 <osMutexRelease+0x68>)
 800fbc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fbc4:	601a      	str	r2, [r3, #0]
 800fbc6:	f3bf 8f4f 	dsb	sy
 800fbca:	f3bf 8f6f 	isb	sy
 800fbce:	e00a      	b.n	800fbe6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	2200      	movs	r2, #0
 800fbd4:	2100      	movs	r1, #0
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f000 fa46 	bl	8010068 <xQueueGenericSend>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	2b01      	cmp	r3, #1
 800fbe0:	d001      	beq.n	800fbe6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800fbe2:	23ff      	movs	r3, #255	; 0xff
 800fbe4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800fbe6:	68fb      	ldr	r3, [r7, #12]
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3710      	adds	r7, #16
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}
 800fbf0:	e000ed04 	.word	0xe000ed04

0800fbf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fbf4:	b480      	push	{r7}
 800fbf6:	b083      	sub	sp, #12
 800fbf8:	af00      	add	r7, sp, #0
 800fbfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	f103 0208 	add.w	r2, r3, #8
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	f04f 32ff 	mov.w	r2, #4294967295
 800fc0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fc0e:	687b      	ldr	r3, [r7, #4]
 800fc10:	f103 0208 	add.w	r2, r3, #8
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f103 0208 	add.w	r2, r3, #8
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	2200      	movs	r2, #0
 800fc26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fc28:	bf00      	nop
 800fc2a:	370c      	adds	r7, #12
 800fc2c:	46bd      	mov	sp, r7
 800fc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc32:	4770      	bx	lr

0800fc34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fc34:	b480      	push	{r7}
 800fc36:	b083      	sub	sp, #12
 800fc38:	af00      	add	r7, sp, #0
 800fc3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	2200      	movs	r2, #0
 800fc40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fc42:	bf00      	nop
 800fc44:	370c      	adds	r7, #12
 800fc46:	46bd      	mov	sp, r7
 800fc48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4c:	4770      	bx	lr

0800fc4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc4e:	b480      	push	{r7}
 800fc50:	b085      	sub	sp, #20
 800fc52:	af00      	add	r7, sp, #0
 800fc54:	6078      	str	r0, [r7, #4]
 800fc56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	685b      	ldr	r3, [r3, #4]
 800fc5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fc5e:	683b      	ldr	r3, [r7, #0]
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	689a      	ldr	r2, [r3, #8]
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	689b      	ldr	r3, [r3, #8]
 800fc70:	683a      	ldr	r2, [r7, #0]
 800fc72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fc74:	68fb      	ldr	r3, [r7, #12]
 800fc76:	683a      	ldr	r2, [r7, #0]
 800fc78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	687a      	ldr	r2, [r7, #4]
 800fc7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	681b      	ldr	r3, [r3, #0]
 800fc84:	1c5a      	adds	r2, r3, #1
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	601a      	str	r2, [r3, #0]
}
 800fc8a:	bf00      	nop
 800fc8c:	3714      	adds	r7, #20
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc94:	4770      	bx	lr

0800fc96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fc96:	b480      	push	{r7}
 800fc98:	b085      	sub	sp, #20
 800fc9a:	af00      	add	r7, sp, #0
 800fc9c:	6078      	str	r0, [r7, #4]
 800fc9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fca0:	683b      	ldr	r3, [r7, #0]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fca6:	68bb      	ldr	r3, [r7, #8]
 800fca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fcac:	d103      	bne.n	800fcb6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	691b      	ldr	r3, [r3, #16]
 800fcb2:	60fb      	str	r3, [r7, #12]
 800fcb4:	e00c      	b.n	800fcd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	3308      	adds	r3, #8
 800fcba:	60fb      	str	r3, [r7, #12]
 800fcbc:	e002      	b.n	800fcc4 <vListInsert+0x2e>
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	685b      	ldr	r3, [r3, #4]
 800fcc2:	60fb      	str	r3, [r7, #12]
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	685b      	ldr	r3, [r3, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	68ba      	ldr	r2, [r7, #8]
 800fccc:	429a      	cmp	r2, r3
 800fcce:	d2f6      	bcs.n	800fcbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	685a      	ldr	r2, [r3, #4]
 800fcd4:	683b      	ldr	r3, [r7, #0]
 800fcd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	685b      	ldr	r3, [r3, #4]
 800fcdc:	683a      	ldr	r2, [r7, #0]
 800fcde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fce0:	683b      	ldr	r3, [r7, #0]
 800fce2:	68fa      	ldr	r2, [r7, #12]
 800fce4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fce6:	68fb      	ldr	r3, [r7, #12]
 800fce8:	683a      	ldr	r2, [r7, #0]
 800fcea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fcec:	683b      	ldr	r3, [r7, #0]
 800fcee:	687a      	ldr	r2, [r7, #4]
 800fcf0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	681b      	ldr	r3, [r3, #0]
 800fcf6:	1c5a      	adds	r2, r3, #1
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	601a      	str	r2, [r3, #0]
}
 800fcfc:	bf00      	nop
 800fcfe:	3714      	adds	r7, #20
 800fd00:	46bd      	mov	sp, r7
 800fd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd06:	4770      	bx	lr

0800fd08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	691b      	ldr	r3, [r3, #16]
 800fd14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	685b      	ldr	r3, [r3, #4]
 800fd1a:	687a      	ldr	r2, [r7, #4]
 800fd1c:	6892      	ldr	r2, [r2, #8]
 800fd1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	689b      	ldr	r3, [r3, #8]
 800fd24:	687a      	ldr	r2, [r7, #4]
 800fd26:	6852      	ldr	r2, [r2, #4]
 800fd28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	685b      	ldr	r3, [r3, #4]
 800fd2e:	687a      	ldr	r2, [r7, #4]
 800fd30:	429a      	cmp	r2, r3
 800fd32:	d103      	bne.n	800fd3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	689a      	ldr	r2, [r3, #8]
 800fd38:	68fb      	ldr	r3, [r7, #12]
 800fd3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2200      	movs	r2, #0
 800fd40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	1e5a      	subs	r2, r3, #1
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	681b      	ldr	r3, [r3, #0]
}
 800fd50:	4618      	mov	r0, r3
 800fd52:	3714      	adds	r7, #20
 800fd54:	46bd      	mov	sp, r7
 800fd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5a:	4770      	bx	lr

0800fd5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fd5c:	b580      	push	{r7, lr}
 800fd5e:	b084      	sub	sp, #16
 800fd60:	af00      	add	r7, sp, #0
 800fd62:	6078      	str	r0, [r7, #4]
 800fd64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fd6a:	68fb      	ldr	r3, [r7, #12]
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d10a      	bne.n	800fd86 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fd70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd74:	f383 8811 	msr	BASEPRI, r3
 800fd78:	f3bf 8f6f 	isb	sy
 800fd7c:	f3bf 8f4f 	dsb	sy
 800fd80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fd82:	bf00      	nop
 800fd84:	e7fe      	b.n	800fd84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fd86:	f001 fef5 	bl	8011b74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fd92:	68f9      	ldr	r1, [r7, #12]
 800fd94:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fd96:	fb01 f303 	mul.w	r3, r1, r3
 800fd9a:	441a      	add	r2, r3
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	2200      	movs	r2, #0
 800fda4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fda6:	68fb      	ldr	r3, [r7, #12]
 800fda8:	681a      	ldr	r2, [r3, #0]
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	681a      	ldr	r2, [r3, #0]
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fdb6:	3b01      	subs	r3, #1
 800fdb8:	68f9      	ldr	r1, [r7, #12]
 800fdba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fdbc:	fb01 f303 	mul.w	r3, r1, r3
 800fdc0:	441a      	add	r2, r3
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	22ff      	movs	r2, #255	; 0xff
 800fdca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	22ff      	movs	r2, #255	; 0xff
 800fdd2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d114      	bne.n	800fe06 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	691b      	ldr	r3, [r3, #16]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d01a      	beq.n	800fe1a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	3310      	adds	r3, #16
 800fde8:	4618      	mov	r0, r3
 800fdea:	f001 f9b5 	bl	8011158 <xTaskRemoveFromEventList>
 800fdee:	4603      	mov	r3, r0
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d012      	beq.n	800fe1a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fdf4:	4b0c      	ldr	r3, [pc, #48]	; (800fe28 <xQueueGenericReset+0xcc>)
 800fdf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fdfa:	601a      	str	r2, [r3, #0]
 800fdfc:	f3bf 8f4f 	dsb	sy
 800fe00:	f3bf 8f6f 	isb	sy
 800fe04:	e009      	b.n	800fe1a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	3310      	adds	r3, #16
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	f7ff fef2 	bl	800fbf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fe10:	68fb      	ldr	r3, [r7, #12]
 800fe12:	3324      	adds	r3, #36	; 0x24
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7ff feed 	bl	800fbf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fe1a:	f001 fedb 	bl	8011bd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fe1e:	2301      	movs	r3, #1
}
 800fe20:	4618      	mov	r0, r3
 800fe22:	3710      	adds	r7, #16
 800fe24:	46bd      	mov	sp, r7
 800fe26:	bd80      	pop	{r7, pc}
 800fe28:	e000ed04 	.word	0xe000ed04

0800fe2c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b08e      	sub	sp, #56	; 0x38
 800fe30:	af02      	add	r7, sp, #8
 800fe32:	60f8      	str	r0, [r7, #12]
 800fe34:	60b9      	str	r1, [r7, #8]
 800fe36:	607a      	str	r2, [r7, #4]
 800fe38:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fe3a:	68fb      	ldr	r3, [r7, #12]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d10a      	bne.n	800fe56 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800fe40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe44:	f383 8811 	msr	BASEPRI, r3
 800fe48:	f3bf 8f6f 	isb	sy
 800fe4c:	f3bf 8f4f 	dsb	sy
 800fe50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800fe52:	bf00      	nop
 800fe54:	e7fe      	b.n	800fe54 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fe56:	683b      	ldr	r3, [r7, #0]
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d10a      	bne.n	800fe72 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800fe5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe60:	f383 8811 	msr	BASEPRI, r3
 800fe64:	f3bf 8f6f 	isb	sy
 800fe68:	f3bf 8f4f 	dsb	sy
 800fe6c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800fe6e:	bf00      	nop
 800fe70:	e7fe      	b.n	800fe70 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d002      	beq.n	800fe7e <xQueueGenericCreateStatic+0x52>
 800fe78:	68bb      	ldr	r3, [r7, #8]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d001      	beq.n	800fe82 <xQueueGenericCreateStatic+0x56>
 800fe7e:	2301      	movs	r3, #1
 800fe80:	e000      	b.n	800fe84 <xQueueGenericCreateStatic+0x58>
 800fe82:	2300      	movs	r3, #0
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d10a      	bne.n	800fe9e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800fe88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe8c:	f383 8811 	msr	BASEPRI, r3
 800fe90:	f3bf 8f6f 	isb	sy
 800fe94:	f3bf 8f4f 	dsb	sy
 800fe98:	623b      	str	r3, [r7, #32]
}
 800fe9a:	bf00      	nop
 800fe9c:	e7fe      	b.n	800fe9c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d102      	bne.n	800feaa <xQueueGenericCreateStatic+0x7e>
 800fea4:	68bb      	ldr	r3, [r7, #8]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d101      	bne.n	800feae <xQueueGenericCreateStatic+0x82>
 800feaa:	2301      	movs	r3, #1
 800feac:	e000      	b.n	800feb0 <xQueueGenericCreateStatic+0x84>
 800feae:	2300      	movs	r3, #0
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d10a      	bne.n	800feca <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800feb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feb8:	f383 8811 	msr	BASEPRI, r3
 800febc:	f3bf 8f6f 	isb	sy
 800fec0:	f3bf 8f4f 	dsb	sy
 800fec4:	61fb      	str	r3, [r7, #28]
}
 800fec6:	bf00      	nop
 800fec8:	e7fe      	b.n	800fec8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800feca:	2348      	movs	r3, #72	; 0x48
 800fecc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fece:	697b      	ldr	r3, [r7, #20]
 800fed0:	2b48      	cmp	r3, #72	; 0x48
 800fed2:	d00a      	beq.n	800feea <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800fed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fed8:	f383 8811 	msr	BASEPRI, r3
 800fedc:	f3bf 8f6f 	isb	sy
 800fee0:	f3bf 8f4f 	dsb	sy
 800fee4:	61bb      	str	r3, [r7, #24]
}
 800fee6:	bf00      	nop
 800fee8:	e7fe      	b.n	800fee8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800feea:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800feec:	683b      	ldr	r3, [r7, #0]
 800feee:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800fef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d00d      	beq.n	800ff12 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fef8:	2201      	movs	r2, #1
 800fefa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fefe:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ff02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ff04:	9300      	str	r3, [sp, #0]
 800ff06:	4613      	mov	r3, r2
 800ff08:	687a      	ldr	r2, [r7, #4]
 800ff0a:	68b9      	ldr	r1, [r7, #8]
 800ff0c:	68f8      	ldr	r0, [r7, #12]
 800ff0e:	f000 f83f 	bl	800ff90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ff12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ff14:	4618      	mov	r0, r3
 800ff16:	3730      	adds	r7, #48	; 0x30
 800ff18:	46bd      	mov	sp, r7
 800ff1a:	bd80      	pop	{r7, pc}

0800ff1c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b08a      	sub	sp, #40	; 0x28
 800ff20:	af02      	add	r7, sp, #8
 800ff22:	60f8      	str	r0, [r7, #12]
 800ff24:	60b9      	str	r1, [r7, #8]
 800ff26:	4613      	mov	r3, r2
 800ff28:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d10a      	bne.n	800ff46 <xQueueGenericCreate+0x2a>
	__asm volatile
 800ff30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff34:	f383 8811 	msr	BASEPRI, r3
 800ff38:	f3bf 8f6f 	isb	sy
 800ff3c:	f3bf 8f4f 	dsb	sy
 800ff40:	613b      	str	r3, [r7, #16]
}
 800ff42:	bf00      	nop
 800ff44:	e7fe      	b.n	800ff44 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	68ba      	ldr	r2, [r7, #8]
 800ff4a:	fb02 f303 	mul.w	r3, r2, r3
 800ff4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ff50:	69fb      	ldr	r3, [r7, #28]
 800ff52:	3348      	adds	r3, #72	; 0x48
 800ff54:	4618      	mov	r0, r3
 800ff56:	f001 ff2f 	bl	8011db8 <pvPortMalloc>
 800ff5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ff5c:	69bb      	ldr	r3, [r7, #24]
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d011      	beq.n	800ff86 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ff62:	69bb      	ldr	r3, [r7, #24]
 800ff64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ff66:	697b      	ldr	r3, [r7, #20]
 800ff68:	3348      	adds	r3, #72	; 0x48
 800ff6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ff6c:	69bb      	ldr	r3, [r7, #24]
 800ff6e:	2200      	movs	r2, #0
 800ff70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ff74:	79fa      	ldrb	r2, [r7, #7]
 800ff76:	69bb      	ldr	r3, [r7, #24]
 800ff78:	9300      	str	r3, [sp, #0]
 800ff7a:	4613      	mov	r3, r2
 800ff7c:	697a      	ldr	r2, [r7, #20]
 800ff7e:	68b9      	ldr	r1, [r7, #8]
 800ff80:	68f8      	ldr	r0, [r7, #12]
 800ff82:	f000 f805 	bl	800ff90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ff86:	69bb      	ldr	r3, [r7, #24]
	}
 800ff88:	4618      	mov	r0, r3
 800ff8a:	3720      	adds	r7, #32
 800ff8c:	46bd      	mov	sp, r7
 800ff8e:	bd80      	pop	{r7, pc}

0800ff90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ff90:	b580      	push	{r7, lr}
 800ff92:	b084      	sub	sp, #16
 800ff94:	af00      	add	r7, sp, #0
 800ff96:	60f8      	str	r0, [r7, #12]
 800ff98:	60b9      	str	r1, [r7, #8]
 800ff9a:	607a      	str	r2, [r7, #4]
 800ff9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ff9e:	68bb      	ldr	r3, [r7, #8]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d103      	bne.n	800ffac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ffa4:	69bb      	ldr	r3, [r7, #24]
 800ffa6:	69ba      	ldr	r2, [r7, #24]
 800ffa8:	601a      	str	r2, [r3, #0]
 800ffaa:	e002      	b.n	800ffb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ffac:	69bb      	ldr	r3, [r7, #24]
 800ffae:	687a      	ldr	r2, [r7, #4]
 800ffb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ffb2:	69bb      	ldr	r3, [r7, #24]
 800ffb4:	68fa      	ldr	r2, [r7, #12]
 800ffb6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ffb8:	69bb      	ldr	r3, [r7, #24]
 800ffba:	68ba      	ldr	r2, [r7, #8]
 800ffbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ffbe:	2101      	movs	r1, #1
 800ffc0:	69b8      	ldr	r0, [r7, #24]
 800ffc2:	f7ff fecb 	bl	800fd5c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ffc6:	bf00      	nop
 800ffc8:	3710      	adds	r7, #16
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	bd80      	pop	{r7, pc}

0800ffce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ffce:	b580      	push	{r7, lr}
 800ffd0:	b082      	sub	sp, #8
 800ffd2:	af00      	add	r7, sp, #0
 800ffd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ffd6:	687b      	ldr	r3, [r7, #4]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d00e      	beq.n	800fffa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	2200      	movs	r2, #0
 800ffe0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2200      	movs	r2, #0
 800ffec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ffee:	2300      	movs	r3, #0
 800fff0:	2200      	movs	r2, #0
 800fff2:	2100      	movs	r1, #0
 800fff4:	6878      	ldr	r0, [r7, #4]
 800fff6:	f000 f837 	bl	8010068 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fffa:	bf00      	nop
 800fffc:	3708      	adds	r7, #8
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}

08010002 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8010002:	b580      	push	{r7, lr}
 8010004:	b086      	sub	sp, #24
 8010006:	af00      	add	r7, sp, #0
 8010008:	4603      	mov	r3, r0
 801000a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801000c:	2301      	movs	r3, #1
 801000e:	617b      	str	r3, [r7, #20]
 8010010:	2300      	movs	r3, #0
 8010012:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8010014:	79fb      	ldrb	r3, [r7, #7]
 8010016:	461a      	mov	r2, r3
 8010018:	6939      	ldr	r1, [r7, #16]
 801001a:	6978      	ldr	r0, [r7, #20]
 801001c:	f7ff ff7e 	bl	800ff1c <xQueueGenericCreate>
 8010020:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010022:	68f8      	ldr	r0, [r7, #12]
 8010024:	f7ff ffd3 	bl	800ffce <prvInitialiseMutex>

		return xNewQueue;
 8010028:	68fb      	ldr	r3, [r7, #12]
	}
 801002a:	4618      	mov	r0, r3
 801002c:	3718      	adds	r7, #24
 801002e:	46bd      	mov	sp, r7
 8010030:	bd80      	pop	{r7, pc}

08010032 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8010032:	b580      	push	{r7, lr}
 8010034:	b088      	sub	sp, #32
 8010036:	af02      	add	r7, sp, #8
 8010038:	4603      	mov	r3, r0
 801003a:	6039      	str	r1, [r7, #0]
 801003c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801003e:	2301      	movs	r3, #1
 8010040:	617b      	str	r3, [r7, #20]
 8010042:	2300      	movs	r3, #0
 8010044:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8010046:	79fb      	ldrb	r3, [r7, #7]
 8010048:	9300      	str	r3, [sp, #0]
 801004a:	683b      	ldr	r3, [r7, #0]
 801004c:	2200      	movs	r2, #0
 801004e:	6939      	ldr	r1, [r7, #16]
 8010050:	6978      	ldr	r0, [r7, #20]
 8010052:	f7ff feeb 	bl	800fe2c <xQueueGenericCreateStatic>
 8010056:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010058:	68f8      	ldr	r0, [r7, #12]
 801005a:	f7ff ffb8 	bl	800ffce <prvInitialiseMutex>

		return xNewQueue;
 801005e:	68fb      	ldr	r3, [r7, #12]
	}
 8010060:	4618      	mov	r0, r3
 8010062:	3718      	adds	r7, #24
 8010064:	46bd      	mov	sp, r7
 8010066:	bd80      	pop	{r7, pc}

08010068 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b08e      	sub	sp, #56	; 0x38
 801006c:	af00      	add	r7, sp, #0
 801006e:	60f8      	str	r0, [r7, #12]
 8010070:	60b9      	str	r1, [r7, #8]
 8010072:	607a      	str	r2, [r7, #4]
 8010074:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010076:	2300      	movs	r3, #0
 8010078:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801007e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010080:	2b00      	cmp	r3, #0
 8010082:	d10a      	bne.n	801009a <xQueueGenericSend+0x32>
	__asm volatile
 8010084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010088:	f383 8811 	msr	BASEPRI, r3
 801008c:	f3bf 8f6f 	isb	sy
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8010096:	bf00      	nop
 8010098:	e7fe      	b.n	8010098 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801009a:	68bb      	ldr	r3, [r7, #8]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d103      	bne.n	80100a8 <xQueueGenericSend+0x40>
 80100a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d101      	bne.n	80100ac <xQueueGenericSend+0x44>
 80100a8:	2301      	movs	r3, #1
 80100aa:	e000      	b.n	80100ae <xQueueGenericSend+0x46>
 80100ac:	2300      	movs	r3, #0
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d10a      	bne.n	80100c8 <xQueueGenericSend+0x60>
	__asm volatile
 80100b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100b6:	f383 8811 	msr	BASEPRI, r3
 80100ba:	f3bf 8f6f 	isb	sy
 80100be:	f3bf 8f4f 	dsb	sy
 80100c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80100c4:	bf00      	nop
 80100c6:	e7fe      	b.n	80100c6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	2b02      	cmp	r3, #2
 80100cc:	d103      	bne.n	80100d6 <xQueueGenericSend+0x6e>
 80100ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80100d2:	2b01      	cmp	r3, #1
 80100d4:	d101      	bne.n	80100da <xQueueGenericSend+0x72>
 80100d6:	2301      	movs	r3, #1
 80100d8:	e000      	b.n	80100dc <xQueueGenericSend+0x74>
 80100da:	2300      	movs	r3, #0
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d10a      	bne.n	80100f6 <xQueueGenericSend+0x8e>
	__asm volatile
 80100e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100e4:	f383 8811 	msr	BASEPRI, r3
 80100e8:	f3bf 8f6f 	isb	sy
 80100ec:	f3bf 8f4f 	dsb	sy
 80100f0:	623b      	str	r3, [r7, #32]
}
 80100f2:	bf00      	nop
 80100f4:	e7fe      	b.n	80100f4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80100f6:	f001 f9ef 	bl	80114d8 <xTaskGetSchedulerState>
 80100fa:	4603      	mov	r3, r0
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d102      	bne.n	8010106 <xQueueGenericSend+0x9e>
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d101      	bne.n	801010a <xQueueGenericSend+0xa2>
 8010106:	2301      	movs	r3, #1
 8010108:	e000      	b.n	801010c <xQueueGenericSend+0xa4>
 801010a:	2300      	movs	r3, #0
 801010c:	2b00      	cmp	r3, #0
 801010e:	d10a      	bne.n	8010126 <xQueueGenericSend+0xbe>
	__asm volatile
 8010110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010114:	f383 8811 	msr	BASEPRI, r3
 8010118:	f3bf 8f6f 	isb	sy
 801011c:	f3bf 8f4f 	dsb	sy
 8010120:	61fb      	str	r3, [r7, #28]
}
 8010122:	bf00      	nop
 8010124:	e7fe      	b.n	8010124 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010126:	f001 fd25 	bl	8011b74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801012a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801012c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801012e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010132:	429a      	cmp	r2, r3
 8010134:	d302      	bcc.n	801013c <xQueueGenericSend+0xd4>
 8010136:	683b      	ldr	r3, [r7, #0]
 8010138:	2b02      	cmp	r3, #2
 801013a:	d129      	bne.n	8010190 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801013c:	683a      	ldr	r2, [r7, #0]
 801013e:	68b9      	ldr	r1, [r7, #8]
 8010140:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010142:	f000 fac1 	bl	80106c8 <prvCopyDataToQueue>
 8010146:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801014a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801014c:	2b00      	cmp	r3, #0
 801014e:	d010      	beq.n	8010172 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010150:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010152:	3324      	adds	r3, #36	; 0x24
 8010154:	4618      	mov	r0, r3
 8010156:	f000 ffff 	bl	8011158 <xTaskRemoveFromEventList>
 801015a:	4603      	mov	r3, r0
 801015c:	2b00      	cmp	r3, #0
 801015e:	d013      	beq.n	8010188 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010160:	4b3f      	ldr	r3, [pc, #252]	; (8010260 <xQueueGenericSend+0x1f8>)
 8010162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010166:	601a      	str	r2, [r3, #0]
 8010168:	f3bf 8f4f 	dsb	sy
 801016c:	f3bf 8f6f 	isb	sy
 8010170:	e00a      	b.n	8010188 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010174:	2b00      	cmp	r3, #0
 8010176:	d007      	beq.n	8010188 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010178:	4b39      	ldr	r3, [pc, #228]	; (8010260 <xQueueGenericSend+0x1f8>)
 801017a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801017e:	601a      	str	r2, [r3, #0]
 8010180:	f3bf 8f4f 	dsb	sy
 8010184:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010188:	f001 fd24 	bl	8011bd4 <vPortExitCritical>
				return pdPASS;
 801018c:	2301      	movs	r3, #1
 801018e:	e063      	b.n	8010258 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2b00      	cmp	r3, #0
 8010194:	d103      	bne.n	801019e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010196:	f001 fd1d 	bl	8011bd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801019a:	2300      	movs	r3, #0
 801019c:	e05c      	b.n	8010258 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801019e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d106      	bne.n	80101b2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80101a4:	f107 0314 	add.w	r3, r7, #20
 80101a8:	4618      	mov	r0, r3
 80101aa:	f001 f837 	bl	801121c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80101ae:	2301      	movs	r3, #1
 80101b0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80101b2:	f001 fd0f 	bl	8011bd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80101b6:	f000 fde7 	bl	8010d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80101ba:	f001 fcdb 	bl	8011b74 <vPortEnterCritical>
 80101be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80101c4:	b25b      	sxtb	r3, r3
 80101c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ca:	d103      	bne.n	80101d4 <xQueueGenericSend+0x16c>
 80101cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101ce:	2200      	movs	r2, #0
 80101d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80101d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80101da:	b25b      	sxtb	r3, r3
 80101dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101e0:	d103      	bne.n	80101ea <xQueueGenericSend+0x182>
 80101e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101e4:	2200      	movs	r2, #0
 80101e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80101ea:	f001 fcf3 	bl	8011bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80101ee:	1d3a      	adds	r2, r7, #4
 80101f0:	f107 0314 	add.w	r3, r7, #20
 80101f4:	4611      	mov	r1, r2
 80101f6:	4618      	mov	r0, r3
 80101f8:	f001 f826 	bl	8011248 <xTaskCheckForTimeOut>
 80101fc:	4603      	mov	r3, r0
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d124      	bne.n	801024c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010202:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010204:	f000 fb58 	bl	80108b8 <prvIsQueueFull>
 8010208:	4603      	mov	r3, r0
 801020a:	2b00      	cmp	r3, #0
 801020c:	d018      	beq.n	8010240 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801020e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010210:	3310      	adds	r3, #16
 8010212:	687a      	ldr	r2, [r7, #4]
 8010214:	4611      	mov	r1, r2
 8010216:	4618      	mov	r0, r3
 8010218:	f000 ff7a 	bl	8011110 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801021c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801021e:	f000 fae3 	bl	80107e8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010222:	f000 fdbf 	bl	8010da4 <xTaskResumeAll>
 8010226:	4603      	mov	r3, r0
 8010228:	2b00      	cmp	r3, #0
 801022a:	f47f af7c 	bne.w	8010126 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801022e:	4b0c      	ldr	r3, [pc, #48]	; (8010260 <xQueueGenericSend+0x1f8>)
 8010230:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010234:	601a      	str	r2, [r3, #0]
 8010236:	f3bf 8f4f 	dsb	sy
 801023a:	f3bf 8f6f 	isb	sy
 801023e:	e772      	b.n	8010126 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010240:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010242:	f000 fad1 	bl	80107e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010246:	f000 fdad 	bl	8010da4 <xTaskResumeAll>
 801024a:	e76c      	b.n	8010126 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801024c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801024e:	f000 facb 	bl	80107e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010252:	f000 fda7 	bl	8010da4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010256:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010258:	4618      	mov	r0, r3
 801025a:	3738      	adds	r7, #56	; 0x38
 801025c:	46bd      	mov	sp, r7
 801025e:	bd80      	pop	{r7, pc}
 8010260:	e000ed04 	.word	0xe000ed04

08010264 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b08e      	sub	sp, #56	; 0x38
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
 801026c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010274:	2b00      	cmp	r3, #0
 8010276:	d10a      	bne.n	801028e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8010278:	f04f 0350 	mov.w	r3, #80	; 0x50
 801027c:	f383 8811 	msr	BASEPRI, r3
 8010280:	f3bf 8f6f 	isb	sy
 8010284:	f3bf 8f4f 	dsb	sy
 8010288:	623b      	str	r3, [r7, #32]
}
 801028a:	bf00      	nop
 801028c:	e7fe      	b.n	801028c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801028e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010292:	2b00      	cmp	r3, #0
 8010294:	d00a      	beq.n	80102ac <xQueueGiveFromISR+0x48>
	__asm volatile
 8010296:	f04f 0350 	mov.w	r3, #80	; 0x50
 801029a:	f383 8811 	msr	BASEPRI, r3
 801029e:	f3bf 8f6f 	isb	sy
 80102a2:	f3bf 8f4f 	dsb	sy
 80102a6:	61fb      	str	r3, [r7, #28]
}
 80102a8:	bf00      	nop
 80102aa:	e7fe      	b.n	80102aa <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80102ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d103      	bne.n	80102bc <xQueueGiveFromISR+0x58>
 80102b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102b6:	689b      	ldr	r3, [r3, #8]
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d101      	bne.n	80102c0 <xQueueGiveFromISR+0x5c>
 80102bc:	2301      	movs	r3, #1
 80102be:	e000      	b.n	80102c2 <xQueueGiveFromISR+0x5e>
 80102c0:	2300      	movs	r3, #0
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d10a      	bne.n	80102dc <xQueueGiveFromISR+0x78>
	__asm volatile
 80102c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ca:	f383 8811 	msr	BASEPRI, r3
 80102ce:	f3bf 8f6f 	isb	sy
 80102d2:	f3bf 8f4f 	dsb	sy
 80102d6:	61bb      	str	r3, [r7, #24]
}
 80102d8:	bf00      	nop
 80102da:	e7fe      	b.n	80102da <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80102dc:	f001 fd2c 	bl	8011d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80102e0:	f3ef 8211 	mrs	r2, BASEPRI
 80102e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102e8:	f383 8811 	msr	BASEPRI, r3
 80102ec:	f3bf 8f6f 	isb	sy
 80102f0:	f3bf 8f4f 	dsb	sy
 80102f4:	617a      	str	r2, [r7, #20]
 80102f6:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80102f8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80102fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80102fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010300:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010306:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010308:	429a      	cmp	r2, r3
 801030a:	d22b      	bcs.n	8010364 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801030c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801030e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010318:	1c5a      	adds	r2, r3, #1
 801031a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801031c:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801031e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010326:	d112      	bne.n	801034e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801032a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801032c:	2b00      	cmp	r3, #0
 801032e:	d016      	beq.n	801035e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010332:	3324      	adds	r3, #36	; 0x24
 8010334:	4618      	mov	r0, r3
 8010336:	f000 ff0f 	bl	8011158 <xTaskRemoveFromEventList>
 801033a:	4603      	mov	r3, r0
 801033c:	2b00      	cmp	r3, #0
 801033e:	d00e      	beq.n	801035e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d00b      	beq.n	801035e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010346:	683b      	ldr	r3, [r7, #0]
 8010348:	2201      	movs	r2, #1
 801034a:	601a      	str	r2, [r3, #0]
 801034c:	e007      	b.n	801035e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801034e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010352:	3301      	adds	r3, #1
 8010354:	b2db      	uxtb	r3, r3
 8010356:	b25a      	sxtb	r2, r3
 8010358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801035a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801035e:	2301      	movs	r3, #1
 8010360:	637b      	str	r3, [r7, #52]	; 0x34
 8010362:	e001      	b.n	8010368 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010364:	2300      	movs	r3, #0
 8010366:	637b      	str	r3, [r7, #52]	; 0x34
 8010368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801036a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010372:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010374:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010376:	4618      	mov	r0, r3
 8010378:	3738      	adds	r7, #56	; 0x38
 801037a:	46bd      	mov	sp, r7
 801037c:	bd80      	pop	{r7, pc}
	...

08010380 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010380:	b580      	push	{r7, lr}
 8010382:	b08e      	sub	sp, #56	; 0x38
 8010384:	af00      	add	r7, sp, #0
 8010386:	6078      	str	r0, [r7, #4]
 8010388:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801038a:	2300      	movs	r3, #0
 801038c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010392:	2300      	movs	r3, #0
 8010394:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010398:	2b00      	cmp	r3, #0
 801039a:	d10a      	bne.n	80103b2 <xQueueSemaphoreTake+0x32>
	__asm volatile
 801039c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103a0:	f383 8811 	msr	BASEPRI, r3
 80103a4:	f3bf 8f6f 	isb	sy
 80103a8:	f3bf 8f4f 	dsb	sy
 80103ac:	623b      	str	r3, [r7, #32]
}
 80103ae:	bf00      	nop
 80103b0:	e7fe      	b.n	80103b0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80103b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80103b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d00a      	beq.n	80103d0 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80103ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103be:	f383 8811 	msr	BASEPRI, r3
 80103c2:	f3bf 8f6f 	isb	sy
 80103c6:	f3bf 8f4f 	dsb	sy
 80103ca:	61fb      	str	r3, [r7, #28]
}
 80103cc:	bf00      	nop
 80103ce:	e7fe      	b.n	80103ce <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80103d0:	f001 f882 	bl	80114d8 <xTaskGetSchedulerState>
 80103d4:	4603      	mov	r3, r0
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d102      	bne.n	80103e0 <xQueueSemaphoreTake+0x60>
 80103da:	683b      	ldr	r3, [r7, #0]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d101      	bne.n	80103e4 <xQueueSemaphoreTake+0x64>
 80103e0:	2301      	movs	r3, #1
 80103e2:	e000      	b.n	80103e6 <xQueueSemaphoreTake+0x66>
 80103e4:	2300      	movs	r3, #0
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d10a      	bne.n	8010400 <xQueueSemaphoreTake+0x80>
	__asm volatile
 80103ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103ee:	f383 8811 	msr	BASEPRI, r3
 80103f2:	f3bf 8f6f 	isb	sy
 80103f6:	f3bf 8f4f 	dsb	sy
 80103fa:	61bb      	str	r3, [r7, #24]
}
 80103fc:	bf00      	nop
 80103fe:	e7fe      	b.n	80103fe <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010400:	f001 fbb8 	bl	8011b74 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010404:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010408:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801040a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801040c:	2b00      	cmp	r3, #0
 801040e:	d024      	beq.n	801045a <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010412:	1e5a      	subs	r2, r3, #1
 8010414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010416:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d104      	bne.n	801042a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010420:	f001 fa02 	bl	8011828 <pvTaskIncrementMutexHeldCount>
 8010424:	4602      	mov	r2, r0
 8010426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010428:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801042a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801042c:	691b      	ldr	r3, [r3, #16]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d00f      	beq.n	8010452 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010434:	3310      	adds	r3, #16
 8010436:	4618      	mov	r0, r3
 8010438:	f000 fe8e 	bl	8011158 <xTaskRemoveFromEventList>
 801043c:	4603      	mov	r3, r0
 801043e:	2b00      	cmp	r3, #0
 8010440:	d007      	beq.n	8010452 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010442:	4b54      	ldr	r3, [pc, #336]	; (8010594 <xQueueSemaphoreTake+0x214>)
 8010444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010448:	601a      	str	r2, [r3, #0]
 801044a:	f3bf 8f4f 	dsb	sy
 801044e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010452:	f001 fbbf 	bl	8011bd4 <vPortExitCritical>
				return pdPASS;
 8010456:	2301      	movs	r3, #1
 8010458:	e097      	b.n	801058a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d111      	bne.n	8010484 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010460:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010462:	2b00      	cmp	r3, #0
 8010464:	d00a      	beq.n	801047c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8010466:	f04f 0350 	mov.w	r3, #80	; 0x50
 801046a:	f383 8811 	msr	BASEPRI, r3
 801046e:	f3bf 8f6f 	isb	sy
 8010472:	f3bf 8f4f 	dsb	sy
 8010476:	617b      	str	r3, [r7, #20]
}
 8010478:	bf00      	nop
 801047a:	e7fe      	b.n	801047a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 801047c:	f001 fbaa 	bl	8011bd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010480:	2300      	movs	r3, #0
 8010482:	e082      	b.n	801058a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010486:	2b00      	cmp	r3, #0
 8010488:	d106      	bne.n	8010498 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801048a:	f107 030c 	add.w	r3, r7, #12
 801048e:	4618      	mov	r0, r3
 8010490:	f000 fec4 	bl	801121c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010494:	2301      	movs	r3, #1
 8010496:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010498:	f001 fb9c 	bl	8011bd4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801049c:	f000 fc74 	bl	8010d88 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80104a0:	f001 fb68 	bl	8011b74 <vPortEnterCritical>
 80104a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80104aa:	b25b      	sxtb	r3, r3
 80104ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104b0:	d103      	bne.n	80104ba <xQueueSemaphoreTake+0x13a>
 80104b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104b4:	2200      	movs	r2, #0
 80104b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80104ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80104c0:	b25b      	sxtb	r3, r3
 80104c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80104c6:	d103      	bne.n	80104d0 <xQueueSemaphoreTake+0x150>
 80104c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104ca:	2200      	movs	r2, #0
 80104cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80104d0:	f001 fb80 	bl	8011bd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80104d4:	463a      	mov	r2, r7
 80104d6:	f107 030c 	add.w	r3, r7, #12
 80104da:	4611      	mov	r1, r2
 80104dc:	4618      	mov	r0, r3
 80104de:	f000 feb3 	bl	8011248 <xTaskCheckForTimeOut>
 80104e2:	4603      	mov	r3, r0
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d132      	bne.n	801054e <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80104e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80104ea:	f000 f9cf 	bl	801088c <prvIsQueueEmpty>
 80104ee:	4603      	mov	r3, r0
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d026      	beq.n	8010542 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80104f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d109      	bne.n	8010510 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 80104fc:	f001 fb3a 	bl	8011b74 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010502:	689b      	ldr	r3, [r3, #8]
 8010504:	4618      	mov	r0, r3
 8010506:	f001 f805 	bl	8011514 <xTaskPriorityInherit>
 801050a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 801050c:	f001 fb62 	bl	8011bd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010512:	3324      	adds	r3, #36	; 0x24
 8010514:	683a      	ldr	r2, [r7, #0]
 8010516:	4611      	mov	r1, r2
 8010518:	4618      	mov	r0, r3
 801051a:	f000 fdf9 	bl	8011110 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801051e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010520:	f000 f962 	bl	80107e8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010524:	f000 fc3e 	bl	8010da4 <xTaskResumeAll>
 8010528:	4603      	mov	r3, r0
 801052a:	2b00      	cmp	r3, #0
 801052c:	f47f af68 	bne.w	8010400 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8010530:	4b18      	ldr	r3, [pc, #96]	; (8010594 <xQueueSemaphoreTake+0x214>)
 8010532:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010536:	601a      	str	r2, [r3, #0]
 8010538:	f3bf 8f4f 	dsb	sy
 801053c:	f3bf 8f6f 	isb	sy
 8010540:	e75e      	b.n	8010400 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010542:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010544:	f000 f950 	bl	80107e8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010548:	f000 fc2c 	bl	8010da4 <xTaskResumeAll>
 801054c:	e758      	b.n	8010400 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801054e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010550:	f000 f94a 	bl	80107e8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010554:	f000 fc26 	bl	8010da4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010558:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801055a:	f000 f997 	bl	801088c <prvIsQueueEmpty>
 801055e:	4603      	mov	r3, r0
 8010560:	2b00      	cmp	r3, #0
 8010562:	f43f af4d 	beq.w	8010400 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010568:	2b00      	cmp	r3, #0
 801056a:	d00d      	beq.n	8010588 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 801056c:	f001 fb02 	bl	8011b74 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010570:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010572:	f000 f891 	bl	8010698 <prvGetDisinheritPriorityAfterTimeout>
 8010576:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801057a:	689b      	ldr	r3, [r3, #8]
 801057c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801057e:	4618      	mov	r0, r3
 8010580:	f001 f8c4 	bl	801170c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010584:	f001 fb26 	bl	8011bd4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010588:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801058a:	4618      	mov	r0, r3
 801058c:	3738      	adds	r7, #56	; 0x38
 801058e:	46bd      	mov	sp, r7
 8010590:	bd80      	pop	{r7, pc}
 8010592:	bf00      	nop
 8010594:	e000ed04 	.word	0xe000ed04

08010598 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b08e      	sub	sp, #56	; 0x38
 801059c:	af00      	add	r7, sp, #0
 801059e:	60f8      	str	r0, [r7, #12]
 80105a0:	60b9      	str	r1, [r7, #8]
 80105a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80105a4:	68fb      	ldr	r3, [r7, #12]
 80105a6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80105a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d10a      	bne.n	80105c4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80105ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105b2:	f383 8811 	msr	BASEPRI, r3
 80105b6:	f3bf 8f6f 	isb	sy
 80105ba:	f3bf 8f4f 	dsb	sy
 80105be:	623b      	str	r3, [r7, #32]
}
 80105c0:	bf00      	nop
 80105c2:	e7fe      	b.n	80105c2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105c4:	68bb      	ldr	r3, [r7, #8]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d103      	bne.n	80105d2 <xQueueReceiveFromISR+0x3a>
 80105ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d101      	bne.n	80105d6 <xQueueReceiveFromISR+0x3e>
 80105d2:	2301      	movs	r3, #1
 80105d4:	e000      	b.n	80105d8 <xQueueReceiveFromISR+0x40>
 80105d6:	2300      	movs	r3, #0
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d10a      	bne.n	80105f2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 80105dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105e0:	f383 8811 	msr	BASEPRI, r3
 80105e4:	f3bf 8f6f 	isb	sy
 80105e8:	f3bf 8f4f 	dsb	sy
 80105ec:	61fb      	str	r3, [r7, #28]
}
 80105ee:	bf00      	nop
 80105f0:	e7fe      	b.n	80105f0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80105f2:	f001 fba1 	bl	8011d38 <vPortValidateInterruptPriority>
	__asm volatile
 80105f6:	f3ef 8211 	mrs	r2, BASEPRI
 80105fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105fe:	f383 8811 	msr	BASEPRI, r3
 8010602:	f3bf 8f6f 	isb	sy
 8010606:	f3bf 8f4f 	dsb	sy
 801060a:	61ba      	str	r2, [r7, #24]
 801060c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801060e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010610:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010616:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801061a:	2b00      	cmp	r3, #0
 801061c:	d02f      	beq.n	801067e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801061e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010620:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010624:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010628:	68b9      	ldr	r1, [r7, #8]
 801062a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801062c:	f000 f8b6 	bl	801079c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010632:	1e5a      	subs	r2, r3, #1
 8010634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010636:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010638:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801063c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010640:	d112      	bne.n	8010668 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010644:	691b      	ldr	r3, [r3, #16]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d016      	beq.n	8010678 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801064a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801064c:	3310      	adds	r3, #16
 801064e:	4618      	mov	r0, r3
 8010650:	f000 fd82 	bl	8011158 <xTaskRemoveFromEventList>
 8010654:	4603      	mov	r3, r0
 8010656:	2b00      	cmp	r3, #0
 8010658:	d00e      	beq.n	8010678 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	2b00      	cmp	r3, #0
 801065e:	d00b      	beq.n	8010678 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	2201      	movs	r2, #1
 8010664:	601a      	str	r2, [r3, #0]
 8010666:	e007      	b.n	8010678 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010668:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801066c:	3301      	adds	r3, #1
 801066e:	b2db      	uxtb	r3, r3
 8010670:	b25a      	sxtb	r2, r3
 8010672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010678:	2301      	movs	r3, #1
 801067a:	637b      	str	r3, [r7, #52]	; 0x34
 801067c:	e001      	b.n	8010682 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 801067e:	2300      	movs	r3, #0
 8010680:	637b      	str	r3, [r7, #52]	; 0x34
 8010682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010684:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010686:	693b      	ldr	r3, [r7, #16]
 8010688:	f383 8811 	msr	BASEPRI, r3
}
 801068c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801068e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010690:	4618      	mov	r0, r3
 8010692:	3738      	adds	r7, #56	; 0x38
 8010694:	46bd      	mov	sp, r7
 8010696:	bd80      	pop	{r7, pc}

08010698 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010698:	b480      	push	{r7}
 801069a:	b085      	sub	sp, #20
 801069c:	af00      	add	r7, sp, #0
 801069e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d006      	beq.n	80106b6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	f1c3 0307 	rsb	r3, r3, #7
 80106b2:	60fb      	str	r3, [r7, #12]
 80106b4:	e001      	b.n	80106ba <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80106b6:	2300      	movs	r3, #0
 80106b8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80106ba:	68fb      	ldr	r3, [r7, #12]
	}
 80106bc:	4618      	mov	r0, r3
 80106be:	3714      	adds	r7, #20
 80106c0:	46bd      	mov	sp, r7
 80106c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c6:	4770      	bx	lr

080106c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b086      	sub	sp, #24
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	60f8      	str	r0, [r7, #12]
 80106d0:	60b9      	str	r1, [r7, #8]
 80106d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80106d4:	2300      	movs	r3, #0
 80106d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80106dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d10d      	bne.n	8010702 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80106e6:	68fb      	ldr	r3, [r7, #12]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d14d      	bne.n	801078a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	689b      	ldr	r3, [r3, #8]
 80106f2:	4618      	mov	r0, r3
 80106f4:	f000 ff84 	bl	8011600 <xTaskPriorityDisinherit>
 80106f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	2200      	movs	r2, #0
 80106fe:	609a      	str	r2, [r3, #8]
 8010700:	e043      	b.n	801078a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	2b00      	cmp	r3, #0
 8010706:	d119      	bne.n	801073c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	6858      	ldr	r0, [r3, #4]
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010710:	461a      	mov	r2, r3
 8010712:	68b9      	ldr	r1, [r7, #8]
 8010714:	f001 fe5d 	bl	80123d2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010718:	68fb      	ldr	r3, [r7, #12]
 801071a:	685a      	ldr	r2, [r3, #4]
 801071c:	68fb      	ldr	r3, [r7, #12]
 801071e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010720:	441a      	add	r2, r3
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	685a      	ldr	r2, [r3, #4]
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	689b      	ldr	r3, [r3, #8]
 801072e:	429a      	cmp	r2, r3
 8010730:	d32b      	bcc.n	801078a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	681a      	ldr	r2, [r3, #0]
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	605a      	str	r2, [r3, #4]
 801073a:	e026      	b.n	801078a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	68d8      	ldr	r0, [r3, #12]
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010744:	461a      	mov	r2, r3
 8010746:	68b9      	ldr	r1, [r7, #8]
 8010748:	f001 fe43 	bl	80123d2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	68da      	ldr	r2, [r3, #12]
 8010750:	68fb      	ldr	r3, [r7, #12]
 8010752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010754:	425b      	negs	r3, r3
 8010756:	441a      	add	r2, r3
 8010758:	68fb      	ldr	r3, [r7, #12]
 801075a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	68da      	ldr	r2, [r3, #12]
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	429a      	cmp	r2, r3
 8010766:	d207      	bcs.n	8010778 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	689a      	ldr	r2, [r3, #8]
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010770:	425b      	negs	r3, r3
 8010772:	441a      	add	r2, r3
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010778:	687b      	ldr	r3, [r7, #4]
 801077a:	2b02      	cmp	r3, #2
 801077c:	d105      	bne.n	801078a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801077e:	693b      	ldr	r3, [r7, #16]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d002      	beq.n	801078a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010784:	693b      	ldr	r3, [r7, #16]
 8010786:	3b01      	subs	r3, #1
 8010788:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801078a:	693b      	ldr	r3, [r7, #16]
 801078c:	1c5a      	adds	r2, r3, #1
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010792:	697b      	ldr	r3, [r7, #20]
}
 8010794:	4618      	mov	r0, r3
 8010796:	3718      	adds	r7, #24
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b082      	sub	sp, #8
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d018      	beq.n	80107e0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	68da      	ldr	r2, [r3, #12]
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107b6:	441a      	add	r2, r3
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	68da      	ldr	r2, [r3, #12]
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	689b      	ldr	r3, [r3, #8]
 80107c4:	429a      	cmp	r2, r3
 80107c6:	d303      	bcc.n	80107d0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	681a      	ldr	r2, [r3, #0]
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	68d9      	ldr	r1, [r3, #12]
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107d8:	461a      	mov	r2, r3
 80107da:	6838      	ldr	r0, [r7, #0]
 80107dc:	f001 fdf9 	bl	80123d2 <memcpy>
	}
}
 80107e0:	bf00      	nop
 80107e2:	3708      	adds	r7, #8
 80107e4:	46bd      	mov	sp, r7
 80107e6:	bd80      	pop	{r7, pc}

080107e8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b084      	sub	sp, #16
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80107f0:	f001 f9c0 	bl	8011b74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80107fa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80107fc:	e011      	b.n	8010822 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010802:	2b00      	cmp	r3, #0
 8010804:	d012      	beq.n	801082c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	3324      	adds	r3, #36	; 0x24
 801080a:	4618      	mov	r0, r3
 801080c:	f000 fca4 	bl	8011158 <xTaskRemoveFromEventList>
 8010810:	4603      	mov	r3, r0
 8010812:	2b00      	cmp	r3, #0
 8010814:	d001      	beq.n	801081a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010816:	f000 fd79 	bl	801130c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801081a:	7bfb      	ldrb	r3, [r7, #15]
 801081c:	3b01      	subs	r3, #1
 801081e:	b2db      	uxtb	r3, r3
 8010820:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010826:	2b00      	cmp	r3, #0
 8010828:	dce9      	bgt.n	80107fe <prvUnlockQueue+0x16>
 801082a:	e000      	b.n	801082e <prvUnlockQueue+0x46>
					break;
 801082c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	22ff      	movs	r2, #255	; 0xff
 8010832:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010836:	f001 f9cd 	bl	8011bd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801083a:	f001 f99b 	bl	8011b74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010844:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010846:	e011      	b.n	801086c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	691b      	ldr	r3, [r3, #16]
 801084c:	2b00      	cmp	r3, #0
 801084e:	d012      	beq.n	8010876 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	3310      	adds	r3, #16
 8010854:	4618      	mov	r0, r3
 8010856:	f000 fc7f 	bl	8011158 <xTaskRemoveFromEventList>
 801085a:	4603      	mov	r3, r0
 801085c:	2b00      	cmp	r3, #0
 801085e:	d001      	beq.n	8010864 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010860:	f000 fd54 	bl	801130c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010864:	7bbb      	ldrb	r3, [r7, #14]
 8010866:	3b01      	subs	r3, #1
 8010868:	b2db      	uxtb	r3, r3
 801086a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 801086c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010870:	2b00      	cmp	r3, #0
 8010872:	dce9      	bgt.n	8010848 <prvUnlockQueue+0x60>
 8010874:	e000      	b.n	8010878 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010876:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	22ff      	movs	r2, #255	; 0xff
 801087c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010880:	f001 f9a8 	bl	8011bd4 <vPortExitCritical>
}
 8010884:	bf00      	nop
 8010886:	3710      	adds	r7, #16
 8010888:	46bd      	mov	sp, r7
 801088a:	bd80      	pop	{r7, pc}

0801088c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 801088c:	b580      	push	{r7, lr}
 801088e:	b084      	sub	sp, #16
 8010890:	af00      	add	r7, sp, #0
 8010892:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010894:	f001 f96e 	bl	8011b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801089c:	2b00      	cmp	r3, #0
 801089e:	d102      	bne.n	80108a6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80108a0:	2301      	movs	r3, #1
 80108a2:	60fb      	str	r3, [r7, #12]
 80108a4:	e001      	b.n	80108aa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80108a6:	2300      	movs	r3, #0
 80108a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80108aa:	f001 f993 	bl	8011bd4 <vPortExitCritical>

	return xReturn;
 80108ae:	68fb      	ldr	r3, [r7, #12]
}
 80108b0:	4618      	mov	r0, r3
 80108b2:	3710      	adds	r7, #16
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd80      	pop	{r7, pc}

080108b8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80108b8:	b580      	push	{r7, lr}
 80108ba:	b084      	sub	sp, #16
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80108c0:	f001 f958 	bl	8011b74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80108cc:	429a      	cmp	r2, r3
 80108ce:	d102      	bne.n	80108d6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80108d0:	2301      	movs	r3, #1
 80108d2:	60fb      	str	r3, [r7, #12]
 80108d4:	e001      	b.n	80108da <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80108d6:	2300      	movs	r3, #0
 80108d8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80108da:	f001 f97b 	bl	8011bd4 <vPortExitCritical>

	return xReturn;
 80108de:	68fb      	ldr	r3, [r7, #12]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3710      	adds	r7, #16
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}

080108e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b08e      	sub	sp, #56	; 0x38
 80108ec:	af04      	add	r7, sp, #16
 80108ee:	60f8      	str	r0, [r7, #12]
 80108f0:	60b9      	str	r1, [r7, #8]
 80108f2:	607a      	str	r2, [r7, #4]
 80108f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80108f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d10a      	bne.n	8010912 <xTaskCreateStatic+0x2a>
	__asm volatile
 80108fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010900:	f383 8811 	msr	BASEPRI, r3
 8010904:	f3bf 8f6f 	isb	sy
 8010908:	f3bf 8f4f 	dsb	sy
 801090c:	623b      	str	r3, [r7, #32]
}
 801090e:	bf00      	nop
 8010910:	e7fe      	b.n	8010910 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010914:	2b00      	cmp	r3, #0
 8010916:	d10a      	bne.n	801092e <xTaskCreateStatic+0x46>
	__asm volatile
 8010918:	f04f 0350 	mov.w	r3, #80	; 0x50
 801091c:	f383 8811 	msr	BASEPRI, r3
 8010920:	f3bf 8f6f 	isb	sy
 8010924:	f3bf 8f4f 	dsb	sy
 8010928:	61fb      	str	r3, [r7, #28]
}
 801092a:	bf00      	nop
 801092c:	e7fe      	b.n	801092c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801092e:	23c4      	movs	r3, #196	; 0xc4
 8010930:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010932:	693b      	ldr	r3, [r7, #16]
 8010934:	2bc4      	cmp	r3, #196	; 0xc4
 8010936:	d00a      	beq.n	801094e <xTaskCreateStatic+0x66>
	__asm volatile
 8010938:	f04f 0350 	mov.w	r3, #80	; 0x50
 801093c:	f383 8811 	msr	BASEPRI, r3
 8010940:	f3bf 8f6f 	isb	sy
 8010944:	f3bf 8f4f 	dsb	sy
 8010948:	61bb      	str	r3, [r7, #24]
}
 801094a:	bf00      	nop
 801094c:	e7fe      	b.n	801094c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801094e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010952:	2b00      	cmp	r3, #0
 8010954:	d01e      	beq.n	8010994 <xTaskCreateStatic+0xac>
 8010956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010958:	2b00      	cmp	r3, #0
 801095a:	d01b      	beq.n	8010994 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801095c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801095e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010962:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010964:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010968:	2202      	movs	r2, #2
 801096a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801096e:	2300      	movs	r3, #0
 8010970:	9303      	str	r3, [sp, #12]
 8010972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010974:	9302      	str	r3, [sp, #8]
 8010976:	f107 0314 	add.w	r3, r7, #20
 801097a:	9301      	str	r3, [sp, #4]
 801097c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801097e:	9300      	str	r3, [sp, #0]
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	687a      	ldr	r2, [r7, #4]
 8010984:	68b9      	ldr	r1, [r7, #8]
 8010986:	68f8      	ldr	r0, [r7, #12]
 8010988:	f000 f850 	bl	8010a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801098c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801098e:	f000 f8f3 	bl	8010b78 <prvAddNewTaskToReadyList>
 8010992:	e001      	b.n	8010998 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010994:	2300      	movs	r3, #0
 8010996:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010998:	697b      	ldr	r3, [r7, #20]
	}
 801099a:	4618      	mov	r0, r3
 801099c:	3728      	adds	r7, #40	; 0x28
 801099e:	46bd      	mov	sp, r7
 80109a0:	bd80      	pop	{r7, pc}

080109a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80109a2:	b580      	push	{r7, lr}
 80109a4:	b08c      	sub	sp, #48	; 0x30
 80109a6:	af04      	add	r7, sp, #16
 80109a8:	60f8      	str	r0, [r7, #12]
 80109aa:	60b9      	str	r1, [r7, #8]
 80109ac:	603b      	str	r3, [r7, #0]
 80109ae:	4613      	mov	r3, r2
 80109b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80109b2:	88fb      	ldrh	r3, [r7, #6]
 80109b4:	009b      	lsls	r3, r3, #2
 80109b6:	4618      	mov	r0, r3
 80109b8:	f001 f9fe 	bl	8011db8 <pvPortMalloc>
 80109bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	2b00      	cmp	r3, #0
 80109c2:	d00e      	beq.n	80109e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80109c4:	20c4      	movs	r0, #196	; 0xc4
 80109c6:	f001 f9f7 	bl	8011db8 <pvPortMalloc>
 80109ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80109cc:	69fb      	ldr	r3, [r7, #28]
 80109ce:	2b00      	cmp	r3, #0
 80109d0:	d003      	beq.n	80109da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80109d2:	69fb      	ldr	r3, [r7, #28]
 80109d4:	697a      	ldr	r2, [r7, #20]
 80109d6:	631a      	str	r2, [r3, #48]	; 0x30
 80109d8:	e005      	b.n	80109e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80109da:	6978      	ldr	r0, [r7, #20]
 80109dc:	f001 fab8 	bl	8011f50 <vPortFree>
 80109e0:	e001      	b.n	80109e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80109e2:	2300      	movs	r3, #0
 80109e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80109e6:	69fb      	ldr	r3, [r7, #28]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	d017      	beq.n	8010a1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80109ec:	69fb      	ldr	r3, [r7, #28]
 80109ee:	2200      	movs	r2, #0
 80109f0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80109f4:	88fa      	ldrh	r2, [r7, #6]
 80109f6:	2300      	movs	r3, #0
 80109f8:	9303      	str	r3, [sp, #12]
 80109fa:	69fb      	ldr	r3, [r7, #28]
 80109fc:	9302      	str	r3, [sp, #8]
 80109fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a00:	9301      	str	r3, [sp, #4]
 8010a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a04:	9300      	str	r3, [sp, #0]
 8010a06:	683b      	ldr	r3, [r7, #0]
 8010a08:	68b9      	ldr	r1, [r7, #8]
 8010a0a:	68f8      	ldr	r0, [r7, #12]
 8010a0c:	f000 f80e 	bl	8010a2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010a10:	69f8      	ldr	r0, [r7, #28]
 8010a12:	f000 f8b1 	bl	8010b78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010a16:	2301      	movs	r3, #1
 8010a18:	61bb      	str	r3, [r7, #24]
 8010a1a:	e002      	b.n	8010a22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8010a20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010a22:	69bb      	ldr	r3, [r7, #24]
	}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3720      	adds	r7, #32
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}

08010a2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b088      	sub	sp, #32
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	60f8      	str	r0, [r7, #12]
 8010a34:	60b9      	str	r1, [r7, #8]
 8010a36:	607a      	str	r2, [r7, #4]
 8010a38:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	009b      	lsls	r3, r3, #2
 8010a42:	461a      	mov	r2, r3
 8010a44:	21a5      	movs	r1, #165	; 0xa5
 8010a46:	f001 fcd2 	bl	80123ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010a54:	3b01      	subs	r3, #1
 8010a56:	009b      	lsls	r3, r3, #2
 8010a58:	4413      	add	r3, r2
 8010a5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010a5c:	69bb      	ldr	r3, [r7, #24]
 8010a5e:	f023 0307 	bic.w	r3, r3, #7
 8010a62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010a64:	69bb      	ldr	r3, [r7, #24]
 8010a66:	f003 0307 	and.w	r3, r3, #7
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d00a      	beq.n	8010a84 <prvInitialiseNewTask+0x58>
	__asm volatile
 8010a6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a72:	f383 8811 	msr	BASEPRI, r3
 8010a76:	f3bf 8f6f 	isb	sy
 8010a7a:	f3bf 8f4f 	dsb	sy
 8010a7e:	617b      	str	r3, [r7, #20]
}
 8010a80:	bf00      	nop
 8010a82:	e7fe      	b.n	8010a82 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010a84:	68bb      	ldr	r3, [r7, #8]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d01f      	beq.n	8010aca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010a8a:	2300      	movs	r3, #0
 8010a8c:	61fb      	str	r3, [r7, #28]
 8010a8e:	e012      	b.n	8010ab6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010a90:	68ba      	ldr	r2, [r7, #8]
 8010a92:	69fb      	ldr	r3, [r7, #28]
 8010a94:	4413      	add	r3, r2
 8010a96:	7819      	ldrb	r1, [r3, #0]
 8010a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010a9a:	69fb      	ldr	r3, [r7, #28]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	3334      	adds	r3, #52	; 0x34
 8010aa0:	460a      	mov	r2, r1
 8010aa2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010aa4:	68ba      	ldr	r2, [r7, #8]
 8010aa6:	69fb      	ldr	r3, [r7, #28]
 8010aa8:	4413      	add	r3, r2
 8010aaa:	781b      	ldrb	r3, [r3, #0]
 8010aac:	2b00      	cmp	r3, #0
 8010aae:	d006      	beq.n	8010abe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010ab0:	69fb      	ldr	r3, [r7, #28]
 8010ab2:	3301      	adds	r3, #1
 8010ab4:	61fb      	str	r3, [r7, #28]
 8010ab6:	69fb      	ldr	r3, [r7, #28]
 8010ab8:	2b1f      	cmp	r3, #31
 8010aba:	d9e9      	bls.n	8010a90 <prvInitialiseNewTask+0x64>
 8010abc:	e000      	b.n	8010ac0 <prvInitialiseNewTask+0x94>
			{
				break;
 8010abe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ac2:	2200      	movs	r2, #0
 8010ac4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8010ac8:	e003      	b.n	8010ad2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010acc:	2200      	movs	r2, #0
 8010ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ad4:	2b06      	cmp	r3, #6
 8010ad6:	d901      	bls.n	8010adc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010ad8:	2306      	movs	r3, #6
 8010ada:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ade:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010ae0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ae4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010ae6:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->uxMutexesHeld = 0;
 8010ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010aea:	2200      	movs	r2, #0
 8010aec:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010af0:	3304      	adds	r3, #4
 8010af2:	4618      	mov	r0, r3
 8010af4:	f7ff f89e 	bl	800fc34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010afa:	3318      	adds	r3, #24
 8010afc:	4618      	mov	r0, r3
 8010afe:	f7ff f899 	bl	800fc34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010b06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010b0a:	f1c3 0207 	rsb	r2, r3, #7
 8010b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010b16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b1a:	2200      	movs	r2, #0
 8010b1c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010b20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b22:	2200      	movs	r2, #0
 8010b24:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b2a:	335c      	adds	r3, #92	; 0x5c
 8010b2c:	2260      	movs	r2, #96	; 0x60
 8010b2e:	2100      	movs	r1, #0
 8010b30:	4618      	mov	r0, r3
 8010b32:	f001 fc5c 	bl	80123ee <memset>
 8010b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b38:	4a0c      	ldr	r2, [pc, #48]	; (8010b6c <prvInitialiseNewTask+0x140>)
 8010b3a:	661a      	str	r2, [r3, #96]	; 0x60
 8010b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b3e:	4a0c      	ldr	r2, [pc, #48]	; (8010b70 <prvInitialiseNewTask+0x144>)
 8010b40:	665a      	str	r2, [r3, #100]	; 0x64
 8010b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b44:	4a0b      	ldr	r2, [pc, #44]	; (8010b74 <prvInitialiseNewTask+0x148>)
 8010b46:	669a      	str	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010b48:	683a      	ldr	r2, [r7, #0]
 8010b4a:	68f9      	ldr	r1, [r7, #12]
 8010b4c:	69b8      	ldr	r0, [r7, #24]
 8010b4e:	f000 fee5 	bl	801191c <pxPortInitialiseStack>
 8010b52:	4602      	mov	r2, r0
 8010b54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b56:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d002      	beq.n	8010b64 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010b62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010b64:	bf00      	nop
 8010b66:	3720      	adds	r7, #32
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}
 8010b6c:	08015b24 	.word	0x08015b24
 8010b70:	08015b44 	.word	0x08015b44
 8010b74:	08015b04 	.word	0x08015b04

08010b78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010b80:	f000 fff8 	bl	8011b74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010b84:	4b2a      	ldr	r3, [pc, #168]	; (8010c30 <prvAddNewTaskToReadyList+0xb8>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	3301      	adds	r3, #1
 8010b8a:	4a29      	ldr	r2, [pc, #164]	; (8010c30 <prvAddNewTaskToReadyList+0xb8>)
 8010b8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010b8e:	4b29      	ldr	r3, [pc, #164]	; (8010c34 <prvAddNewTaskToReadyList+0xbc>)
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d109      	bne.n	8010baa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010b96:	4a27      	ldr	r2, [pc, #156]	; (8010c34 <prvAddNewTaskToReadyList+0xbc>)
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010b9c:	4b24      	ldr	r3, [pc, #144]	; (8010c30 <prvAddNewTaskToReadyList+0xb8>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	2b01      	cmp	r3, #1
 8010ba2:	d110      	bne.n	8010bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010ba4:	f000 fbd6 	bl	8011354 <prvInitialiseTaskLists>
 8010ba8:	e00d      	b.n	8010bc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010baa:	4b23      	ldr	r3, [pc, #140]	; (8010c38 <prvAddNewTaskToReadyList+0xc0>)
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d109      	bne.n	8010bc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010bb2:	4b20      	ldr	r3, [pc, #128]	; (8010c34 <prvAddNewTaskToReadyList+0xbc>)
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d802      	bhi.n	8010bc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010bc0:	4a1c      	ldr	r2, [pc, #112]	; (8010c34 <prvAddNewTaskToReadyList+0xbc>)
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010bc6:	4b1d      	ldr	r3, [pc, #116]	; (8010c3c <prvAddNewTaskToReadyList+0xc4>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	3301      	adds	r3, #1
 8010bcc:	4a1b      	ldr	r2, [pc, #108]	; (8010c3c <prvAddNewTaskToReadyList+0xc4>)
 8010bce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010bd0:	687b      	ldr	r3, [r7, #4]
 8010bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bd4:	2201      	movs	r2, #1
 8010bd6:	409a      	lsls	r2, r3
 8010bd8:	4b19      	ldr	r3, [pc, #100]	; (8010c40 <prvAddNewTaskToReadyList+0xc8>)
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	4a18      	ldr	r2, [pc, #96]	; (8010c40 <prvAddNewTaskToReadyList+0xc8>)
 8010be0:	6013      	str	r3, [r2, #0]
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010be6:	4613      	mov	r3, r2
 8010be8:	009b      	lsls	r3, r3, #2
 8010bea:	4413      	add	r3, r2
 8010bec:	009b      	lsls	r3, r3, #2
 8010bee:	4a15      	ldr	r2, [pc, #84]	; (8010c44 <prvAddNewTaskToReadyList+0xcc>)
 8010bf0:	441a      	add	r2, r3
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	3304      	adds	r3, #4
 8010bf6:	4619      	mov	r1, r3
 8010bf8:	4610      	mov	r0, r2
 8010bfa:	f7ff f828 	bl	800fc4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010bfe:	f000 ffe9 	bl	8011bd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010c02:	4b0d      	ldr	r3, [pc, #52]	; (8010c38 <prvAddNewTaskToReadyList+0xc0>)
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d00e      	beq.n	8010c28 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010c0a:	4b0a      	ldr	r3, [pc, #40]	; (8010c34 <prvAddNewTaskToReadyList+0xbc>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010c14:	429a      	cmp	r2, r3
 8010c16:	d207      	bcs.n	8010c28 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010c18:	4b0b      	ldr	r3, [pc, #44]	; (8010c48 <prvAddNewTaskToReadyList+0xd0>)
 8010c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c1e:	601a      	str	r2, [r3, #0]
 8010c20:	f3bf 8f4f 	dsb	sy
 8010c24:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010c28:	bf00      	nop
 8010c2a:	3708      	adds	r7, #8
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd80      	pop	{r7, pc}
 8010c30:	20000cd8 	.word	0x20000cd8
 8010c34:	20000bd8 	.word	0x20000bd8
 8010c38:	20000ce4 	.word	0x20000ce4
 8010c3c:	20000cf4 	.word	0x20000cf4
 8010c40:	20000ce0 	.word	0x20000ce0
 8010c44:	20000bdc 	.word	0x20000bdc
 8010c48:	e000ed04 	.word	0xe000ed04

08010c4c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010c4c:	b580      	push	{r7, lr}
 8010c4e:	b084      	sub	sp, #16
 8010c50:	af00      	add	r7, sp, #0
 8010c52:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010c54:	2300      	movs	r3, #0
 8010c56:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010c58:	687b      	ldr	r3, [r7, #4]
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d017      	beq.n	8010c8e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010c5e:	4b13      	ldr	r3, [pc, #76]	; (8010cac <vTaskDelay+0x60>)
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d00a      	beq.n	8010c7c <vTaskDelay+0x30>
	__asm volatile
 8010c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010c6a:	f383 8811 	msr	BASEPRI, r3
 8010c6e:	f3bf 8f6f 	isb	sy
 8010c72:	f3bf 8f4f 	dsb	sy
 8010c76:	60bb      	str	r3, [r7, #8]
}
 8010c78:	bf00      	nop
 8010c7a:	e7fe      	b.n	8010c7a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010c7c:	f000 f884 	bl	8010d88 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010c80:	2100      	movs	r1, #0
 8010c82:	6878      	ldr	r0, [r7, #4]
 8010c84:	f000 fde4 	bl	8011850 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010c88:	f000 f88c 	bl	8010da4 <xTaskResumeAll>
 8010c8c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d107      	bne.n	8010ca4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8010c94:	4b06      	ldr	r3, [pc, #24]	; (8010cb0 <vTaskDelay+0x64>)
 8010c96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010c9a:	601a      	str	r2, [r3, #0]
 8010c9c:	f3bf 8f4f 	dsb	sy
 8010ca0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010ca4:	bf00      	nop
 8010ca6:	3710      	adds	r7, #16
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}
 8010cac:	20000d00 	.word	0x20000d00
 8010cb0:	e000ed04 	.word	0xe000ed04

08010cb4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b08a      	sub	sp, #40	; 0x28
 8010cb8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010cc2:	463a      	mov	r2, r7
 8010cc4:	1d39      	adds	r1, r7, #4
 8010cc6:	f107 0308 	add.w	r3, r7, #8
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f7f0 f8e8 	bl	8000ea0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010cd0:	6839      	ldr	r1, [r7, #0]
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	68ba      	ldr	r2, [r7, #8]
 8010cd6:	9202      	str	r2, [sp, #8]
 8010cd8:	9301      	str	r3, [sp, #4]
 8010cda:	2300      	movs	r3, #0
 8010cdc:	9300      	str	r3, [sp, #0]
 8010cde:	2300      	movs	r3, #0
 8010ce0:	460a      	mov	r2, r1
 8010ce2:	4921      	ldr	r1, [pc, #132]	; (8010d68 <vTaskStartScheduler+0xb4>)
 8010ce4:	4821      	ldr	r0, [pc, #132]	; (8010d6c <vTaskStartScheduler+0xb8>)
 8010ce6:	f7ff fdff 	bl	80108e8 <xTaskCreateStatic>
 8010cea:	4603      	mov	r3, r0
 8010cec:	4a20      	ldr	r2, [pc, #128]	; (8010d70 <vTaskStartScheduler+0xbc>)
 8010cee:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010cf0:	4b1f      	ldr	r3, [pc, #124]	; (8010d70 <vTaskStartScheduler+0xbc>)
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d002      	beq.n	8010cfe <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	617b      	str	r3, [r7, #20]
 8010cfc:	e001      	b.n	8010d02 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010cfe:	2300      	movs	r3, #0
 8010d00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010d02:	697b      	ldr	r3, [r7, #20]
 8010d04:	2b01      	cmp	r3, #1
 8010d06:	d11b      	bne.n	8010d40 <vTaskStartScheduler+0x8c>
	__asm volatile
 8010d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d0c:	f383 8811 	msr	BASEPRI, r3
 8010d10:	f3bf 8f6f 	isb	sy
 8010d14:	f3bf 8f4f 	dsb	sy
 8010d18:	613b      	str	r3, [r7, #16]
}
 8010d1a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8010d1c:	4b15      	ldr	r3, [pc, #84]	; (8010d74 <vTaskStartScheduler+0xc0>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	335c      	adds	r3, #92	; 0x5c
 8010d22:	4a15      	ldr	r2, [pc, #84]	; (8010d78 <vTaskStartScheduler+0xc4>)
 8010d24:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010d26:	4b15      	ldr	r3, [pc, #84]	; (8010d7c <vTaskStartScheduler+0xc8>)
 8010d28:	f04f 32ff 	mov.w	r2, #4294967295
 8010d2c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010d2e:	4b14      	ldr	r3, [pc, #80]	; (8010d80 <vTaskStartScheduler+0xcc>)
 8010d30:	2201      	movs	r2, #1
 8010d32:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010d34:	4b13      	ldr	r3, [pc, #76]	; (8010d84 <vTaskStartScheduler+0xd0>)
 8010d36:	2200      	movs	r2, #0
 8010d38:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010d3a:	f000 fe79 	bl	8011a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010d3e:	e00e      	b.n	8010d5e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d46:	d10a      	bne.n	8010d5e <vTaskStartScheduler+0xaa>
	__asm volatile
 8010d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d4c:	f383 8811 	msr	BASEPRI, r3
 8010d50:	f3bf 8f6f 	isb	sy
 8010d54:	f3bf 8f4f 	dsb	sy
 8010d58:	60fb      	str	r3, [r7, #12]
}
 8010d5a:	bf00      	nop
 8010d5c:	e7fe      	b.n	8010d5c <vTaskStartScheduler+0xa8>
}
 8010d5e:	bf00      	nop
 8010d60:	3718      	adds	r7, #24
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}
 8010d66:	bf00      	nop
 8010d68:	08015ab4 	.word	0x08015ab4
 8010d6c:	08011325 	.word	0x08011325
 8010d70:	20000cfc 	.word	0x20000cfc
 8010d74:	20000bd8 	.word	0x20000bd8
 8010d78:	20000510 	.word	0x20000510
 8010d7c:	20000cf8 	.word	0x20000cf8
 8010d80:	20000ce4 	.word	0x20000ce4
 8010d84:	20000cdc 	.word	0x20000cdc

08010d88 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010d88:	b480      	push	{r7}
 8010d8a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010d8c:	4b04      	ldr	r3, [pc, #16]	; (8010da0 <vTaskSuspendAll+0x18>)
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	3301      	adds	r3, #1
 8010d92:	4a03      	ldr	r2, [pc, #12]	; (8010da0 <vTaskSuspendAll+0x18>)
 8010d94:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010d96:	bf00      	nop
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d9e:	4770      	bx	lr
 8010da0:	20000d00 	.word	0x20000d00

08010da4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b084      	sub	sp, #16
 8010da8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010daa:	2300      	movs	r3, #0
 8010dac:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010dae:	2300      	movs	r3, #0
 8010db0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010db2:	4b41      	ldr	r3, [pc, #260]	; (8010eb8 <xTaskResumeAll+0x114>)
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d10a      	bne.n	8010dd0 <xTaskResumeAll+0x2c>
	__asm volatile
 8010dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dbe:	f383 8811 	msr	BASEPRI, r3
 8010dc2:	f3bf 8f6f 	isb	sy
 8010dc6:	f3bf 8f4f 	dsb	sy
 8010dca:	603b      	str	r3, [r7, #0]
}
 8010dcc:	bf00      	nop
 8010dce:	e7fe      	b.n	8010dce <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010dd0:	f000 fed0 	bl	8011b74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010dd4:	4b38      	ldr	r3, [pc, #224]	; (8010eb8 <xTaskResumeAll+0x114>)
 8010dd6:	681b      	ldr	r3, [r3, #0]
 8010dd8:	3b01      	subs	r3, #1
 8010dda:	4a37      	ldr	r2, [pc, #220]	; (8010eb8 <xTaskResumeAll+0x114>)
 8010ddc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010dde:	4b36      	ldr	r3, [pc, #216]	; (8010eb8 <xTaskResumeAll+0x114>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d161      	bne.n	8010eaa <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010de6:	4b35      	ldr	r3, [pc, #212]	; (8010ebc <xTaskResumeAll+0x118>)
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d05d      	beq.n	8010eaa <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010dee:	e02e      	b.n	8010e4e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010df0:	4b33      	ldr	r3, [pc, #204]	; (8010ec0 <xTaskResumeAll+0x11c>)
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	68db      	ldr	r3, [r3, #12]
 8010df6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010df8:	68fb      	ldr	r3, [r7, #12]
 8010dfa:	3318      	adds	r3, #24
 8010dfc:	4618      	mov	r0, r3
 8010dfe:	f7fe ff83 	bl	800fd08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	3304      	adds	r3, #4
 8010e06:	4618      	mov	r0, r3
 8010e08:	f7fe ff7e 	bl	800fd08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e10:	2201      	movs	r2, #1
 8010e12:	409a      	lsls	r2, r3
 8010e14:	4b2b      	ldr	r3, [pc, #172]	; (8010ec4 <xTaskResumeAll+0x120>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	4313      	orrs	r3, r2
 8010e1a:	4a2a      	ldr	r2, [pc, #168]	; (8010ec4 <xTaskResumeAll+0x120>)
 8010e1c:	6013      	str	r3, [r2, #0]
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e22:	4613      	mov	r3, r2
 8010e24:	009b      	lsls	r3, r3, #2
 8010e26:	4413      	add	r3, r2
 8010e28:	009b      	lsls	r3, r3, #2
 8010e2a:	4a27      	ldr	r2, [pc, #156]	; (8010ec8 <xTaskResumeAll+0x124>)
 8010e2c:	441a      	add	r2, r3
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	3304      	adds	r3, #4
 8010e32:	4619      	mov	r1, r3
 8010e34:	4610      	mov	r0, r2
 8010e36:	f7fe ff0a 	bl	800fc4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010e3e:	4b23      	ldr	r3, [pc, #140]	; (8010ecc <xTaskResumeAll+0x128>)
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d302      	bcc.n	8010e4e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8010e48:	4b21      	ldr	r3, [pc, #132]	; (8010ed0 <xTaskResumeAll+0x12c>)
 8010e4a:	2201      	movs	r2, #1
 8010e4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010e4e:	4b1c      	ldr	r3, [pc, #112]	; (8010ec0 <xTaskResumeAll+0x11c>)
 8010e50:	681b      	ldr	r3, [r3, #0]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d1cc      	bne.n	8010df0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d001      	beq.n	8010e60 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010e5c:	f000 fb1c 	bl	8011498 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010e60:	4b1c      	ldr	r3, [pc, #112]	; (8010ed4 <xTaskResumeAll+0x130>)
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d010      	beq.n	8010e8e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010e6c:	f000 f836 	bl	8010edc <xTaskIncrementTick>
 8010e70:	4603      	mov	r3, r0
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d002      	beq.n	8010e7c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8010e76:	4b16      	ldr	r3, [pc, #88]	; (8010ed0 <xTaskResumeAll+0x12c>)
 8010e78:	2201      	movs	r2, #1
 8010e7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	3b01      	subs	r3, #1
 8010e80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d1f1      	bne.n	8010e6c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8010e88:	4b12      	ldr	r3, [pc, #72]	; (8010ed4 <xTaskResumeAll+0x130>)
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010e8e:	4b10      	ldr	r3, [pc, #64]	; (8010ed0 <xTaskResumeAll+0x12c>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d009      	beq.n	8010eaa <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010e96:	2301      	movs	r3, #1
 8010e98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010e9a:	4b0f      	ldr	r3, [pc, #60]	; (8010ed8 <xTaskResumeAll+0x134>)
 8010e9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010ea0:	601a      	str	r2, [r3, #0]
 8010ea2:	f3bf 8f4f 	dsb	sy
 8010ea6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010eaa:	f000 fe93 	bl	8011bd4 <vPortExitCritical>

	return xAlreadyYielded;
 8010eae:	68bb      	ldr	r3, [r7, #8]
}
 8010eb0:	4618      	mov	r0, r3
 8010eb2:	3710      	adds	r7, #16
 8010eb4:	46bd      	mov	sp, r7
 8010eb6:	bd80      	pop	{r7, pc}
 8010eb8:	20000d00 	.word	0x20000d00
 8010ebc:	20000cd8 	.word	0x20000cd8
 8010ec0:	20000c98 	.word	0x20000c98
 8010ec4:	20000ce0 	.word	0x20000ce0
 8010ec8:	20000bdc 	.word	0x20000bdc
 8010ecc:	20000bd8 	.word	0x20000bd8
 8010ed0:	20000cec 	.word	0x20000cec
 8010ed4:	20000ce8 	.word	0x20000ce8
 8010ed8:	e000ed04 	.word	0xe000ed04

08010edc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b086      	sub	sp, #24
 8010ee0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010ee6:	4b4e      	ldr	r3, [pc, #312]	; (8011020 <xTaskIncrementTick+0x144>)
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	f040 808e 	bne.w	801100c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010ef0:	4b4c      	ldr	r3, [pc, #304]	; (8011024 <xTaskIncrementTick+0x148>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	3301      	adds	r3, #1
 8010ef6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010ef8:	4a4a      	ldr	r2, [pc, #296]	; (8011024 <xTaskIncrementTick+0x148>)
 8010efa:	693b      	ldr	r3, [r7, #16]
 8010efc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010efe:	693b      	ldr	r3, [r7, #16]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d120      	bne.n	8010f46 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8010f04:	4b48      	ldr	r3, [pc, #288]	; (8011028 <xTaskIncrementTick+0x14c>)
 8010f06:	681b      	ldr	r3, [r3, #0]
 8010f08:	681b      	ldr	r3, [r3, #0]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d00a      	beq.n	8010f24 <xTaskIncrementTick+0x48>
	__asm volatile
 8010f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f12:	f383 8811 	msr	BASEPRI, r3
 8010f16:	f3bf 8f6f 	isb	sy
 8010f1a:	f3bf 8f4f 	dsb	sy
 8010f1e:	603b      	str	r3, [r7, #0]
}
 8010f20:	bf00      	nop
 8010f22:	e7fe      	b.n	8010f22 <xTaskIncrementTick+0x46>
 8010f24:	4b40      	ldr	r3, [pc, #256]	; (8011028 <xTaskIncrementTick+0x14c>)
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	60fb      	str	r3, [r7, #12]
 8010f2a:	4b40      	ldr	r3, [pc, #256]	; (801102c <xTaskIncrementTick+0x150>)
 8010f2c:	681b      	ldr	r3, [r3, #0]
 8010f2e:	4a3e      	ldr	r2, [pc, #248]	; (8011028 <xTaskIncrementTick+0x14c>)
 8010f30:	6013      	str	r3, [r2, #0]
 8010f32:	4a3e      	ldr	r2, [pc, #248]	; (801102c <xTaskIncrementTick+0x150>)
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	6013      	str	r3, [r2, #0]
 8010f38:	4b3d      	ldr	r3, [pc, #244]	; (8011030 <xTaskIncrementTick+0x154>)
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	3301      	adds	r3, #1
 8010f3e:	4a3c      	ldr	r2, [pc, #240]	; (8011030 <xTaskIncrementTick+0x154>)
 8010f40:	6013      	str	r3, [r2, #0]
 8010f42:	f000 faa9 	bl	8011498 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010f46:	4b3b      	ldr	r3, [pc, #236]	; (8011034 <xTaskIncrementTick+0x158>)
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	693a      	ldr	r2, [r7, #16]
 8010f4c:	429a      	cmp	r2, r3
 8010f4e:	d348      	bcc.n	8010fe2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010f50:	4b35      	ldr	r3, [pc, #212]	; (8011028 <xTaskIncrementTick+0x14c>)
 8010f52:	681b      	ldr	r3, [r3, #0]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d104      	bne.n	8010f64 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f5a:	4b36      	ldr	r3, [pc, #216]	; (8011034 <xTaskIncrementTick+0x158>)
 8010f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8010f60:	601a      	str	r2, [r3, #0]
					break;
 8010f62:	e03e      	b.n	8010fe2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f64:	4b30      	ldr	r3, [pc, #192]	; (8011028 <xTaskIncrementTick+0x14c>)
 8010f66:	681b      	ldr	r3, [r3, #0]
 8010f68:	68db      	ldr	r3, [r3, #12]
 8010f6a:	68db      	ldr	r3, [r3, #12]
 8010f6c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010f6e:	68bb      	ldr	r3, [r7, #8]
 8010f70:	685b      	ldr	r3, [r3, #4]
 8010f72:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010f74:	693a      	ldr	r2, [r7, #16]
 8010f76:	687b      	ldr	r3, [r7, #4]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d203      	bcs.n	8010f84 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010f7c:	4a2d      	ldr	r2, [pc, #180]	; (8011034 <xTaskIncrementTick+0x158>)
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010f82:	e02e      	b.n	8010fe2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f84:	68bb      	ldr	r3, [r7, #8]
 8010f86:	3304      	adds	r3, #4
 8010f88:	4618      	mov	r0, r3
 8010f8a:	f7fe febd 	bl	800fd08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010f8e:	68bb      	ldr	r3, [r7, #8]
 8010f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d004      	beq.n	8010fa0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f96:	68bb      	ldr	r3, [r7, #8]
 8010f98:	3318      	adds	r3, #24
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	f7fe feb4 	bl	800fd08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010fa0:	68bb      	ldr	r3, [r7, #8]
 8010fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fa4:	2201      	movs	r2, #1
 8010fa6:	409a      	lsls	r2, r3
 8010fa8:	4b23      	ldr	r3, [pc, #140]	; (8011038 <xTaskIncrementTick+0x15c>)
 8010faa:	681b      	ldr	r3, [r3, #0]
 8010fac:	4313      	orrs	r3, r2
 8010fae:	4a22      	ldr	r2, [pc, #136]	; (8011038 <xTaskIncrementTick+0x15c>)
 8010fb0:	6013      	str	r3, [r2, #0]
 8010fb2:	68bb      	ldr	r3, [r7, #8]
 8010fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fb6:	4613      	mov	r3, r2
 8010fb8:	009b      	lsls	r3, r3, #2
 8010fba:	4413      	add	r3, r2
 8010fbc:	009b      	lsls	r3, r3, #2
 8010fbe:	4a1f      	ldr	r2, [pc, #124]	; (801103c <xTaskIncrementTick+0x160>)
 8010fc0:	441a      	add	r2, r3
 8010fc2:	68bb      	ldr	r3, [r7, #8]
 8010fc4:	3304      	adds	r3, #4
 8010fc6:	4619      	mov	r1, r3
 8010fc8:	4610      	mov	r0, r2
 8010fca:	f7fe fe40 	bl	800fc4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010fce:	68bb      	ldr	r3, [r7, #8]
 8010fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fd2:	4b1b      	ldr	r3, [pc, #108]	; (8011040 <xTaskIncrementTick+0x164>)
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fd8:	429a      	cmp	r2, r3
 8010fda:	d3b9      	bcc.n	8010f50 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8010fdc:	2301      	movs	r3, #1
 8010fde:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010fe0:	e7b6      	b.n	8010f50 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010fe2:	4b17      	ldr	r3, [pc, #92]	; (8011040 <xTaskIncrementTick+0x164>)
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fe8:	4914      	ldr	r1, [pc, #80]	; (801103c <xTaskIncrementTick+0x160>)
 8010fea:	4613      	mov	r3, r2
 8010fec:	009b      	lsls	r3, r3, #2
 8010fee:	4413      	add	r3, r2
 8010ff0:	009b      	lsls	r3, r3, #2
 8010ff2:	440b      	add	r3, r1
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	2b01      	cmp	r3, #1
 8010ff8:	d901      	bls.n	8010ffe <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010ffe:	4b11      	ldr	r3, [pc, #68]	; (8011044 <xTaskIncrementTick+0x168>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d007      	beq.n	8011016 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8011006:	2301      	movs	r3, #1
 8011008:	617b      	str	r3, [r7, #20]
 801100a:	e004      	b.n	8011016 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801100c:	4b0e      	ldr	r3, [pc, #56]	; (8011048 <xTaskIncrementTick+0x16c>)
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	3301      	adds	r3, #1
 8011012:	4a0d      	ldr	r2, [pc, #52]	; (8011048 <xTaskIncrementTick+0x16c>)
 8011014:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011016:	697b      	ldr	r3, [r7, #20]
}
 8011018:	4618      	mov	r0, r3
 801101a:	3718      	adds	r7, #24
 801101c:	46bd      	mov	sp, r7
 801101e:	bd80      	pop	{r7, pc}
 8011020:	20000d00 	.word	0x20000d00
 8011024:	20000cdc 	.word	0x20000cdc
 8011028:	20000c90 	.word	0x20000c90
 801102c:	20000c94 	.word	0x20000c94
 8011030:	20000cf0 	.word	0x20000cf0
 8011034:	20000cf8 	.word	0x20000cf8
 8011038:	20000ce0 	.word	0x20000ce0
 801103c:	20000bdc 	.word	0x20000bdc
 8011040:	20000bd8 	.word	0x20000bd8
 8011044:	20000cec 	.word	0x20000cec
 8011048:	20000ce8 	.word	0x20000ce8

0801104c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801104c:	b480      	push	{r7}
 801104e:	b087      	sub	sp, #28
 8011050:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011052:	4b29      	ldr	r3, [pc, #164]	; (80110f8 <vTaskSwitchContext+0xac>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	d003      	beq.n	8011062 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801105a:	4b28      	ldr	r3, [pc, #160]	; (80110fc <vTaskSwitchContext+0xb0>)
 801105c:	2201      	movs	r2, #1
 801105e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011060:	e044      	b.n	80110ec <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8011062:	4b26      	ldr	r3, [pc, #152]	; (80110fc <vTaskSwitchContext+0xb0>)
 8011064:	2200      	movs	r2, #0
 8011066:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011068:	4b25      	ldr	r3, [pc, #148]	; (8011100 <vTaskSwitchContext+0xb4>)
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	fab3 f383 	clz	r3, r3
 8011074:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8011076:	7afb      	ldrb	r3, [r7, #11]
 8011078:	f1c3 031f 	rsb	r3, r3, #31
 801107c:	617b      	str	r3, [r7, #20]
 801107e:	4921      	ldr	r1, [pc, #132]	; (8011104 <vTaskSwitchContext+0xb8>)
 8011080:	697a      	ldr	r2, [r7, #20]
 8011082:	4613      	mov	r3, r2
 8011084:	009b      	lsls	r3, r3, #2
 8011086:	4413      	add	r3, r2
 8011088:	009b      	lsls	r3, r3, #2
 801108a:	440b      	add	r3, r1
 801108c:	681b      	ldr	r3, [r3, #0]
 801108e:	2b00      	cmp	r3, #0
 8011090:	d10a      	bne.n	80110a8 <vTaskSwitchContext+0x5c>
	__asm volatile
 8011092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011096:	f383 8811 	msr	BASEPRI, r3
 801109a:	f3bf 8f6f 	isb	sy
 801109e:	f3bf 8f4f 	dsb	sy
 80110a2:	607b      	str	r3, [r7, #4]
}
 80110a4:	bf00      	nop
 80110a6:	e7fe      	b.n	80110a6 <vTaskSwitchContext+0x5a>
 80110a8:	697a      	ldr	r2, [r7, #20]
 80110aa:	4613      	mov	r3, r2
 80110ac:	009b      	lsls	r3, r3, #2
 80110ae:	4413      	add	r3, r2
 80110b0:	009b      	lsls	r3, r3, #2
 80110b2:	4a14      	ldr	r2, [pc, #80]	; (8011104 <vTaskSwitchContext+0xb8>)
 80110b4:	4413      	add	r3, r2
 80110b6:	613b      	str	r3, [r7, #16]
 80110b8:	693b      	ldr	r3, [r7, #16]
 80110ba:	685b      	ldr	r3, [r3, #4]
 80110bc:	685a      	ldr	r2, [r3, #4]
 80110be:	693b      	ldr	r3, [r7, #16]
 80110c0:	605a      	str	r2, [r3, #4]
 80110c2:	693b      	ldr	r3, [r7, #16]
 80110c4:	685a      	ldr	r2, [r3, #4]
 80110c6:	693b      	ldr	r3, [r7, #16]
 80110c8:	3308      	adds	r3, #8
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d104      	bne.n	80110d8 <vTaskSwitchContext+0x8c>
 80110ce:	693b      	ldr	r3, [r7, #16]
 80110d0:	685b      	ldr	r3, [r3, #4]
 80110d2:	685a      	ldr	r2, [r3, #4]
 80110d4:	693b      	ldr	r3, [r7, #16]
 80110d6:	605a      	str	r2, [r3, #4]
 80110d8:	693b      	ldr	r3, [r7, #16]
 80110da:	685b      	ldr	r3, [r3, #4]
 80110dc:	68db      	ldr	r3, [r3, #12]
 80110de:	4a0a      	ldr	r2, [pc, #40]	; (8011108 <vTaskSwitchContext+0xbc>)
 80110e0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80110e2:	4b09      	ldr	r3, [pc, #36]	; (8011108 <vTaskSwitchContext+0xbc>)
 80110e4:	681b      	ldr	r3, [r3, #0]
 80110e6:	335c      	adds	r3, #92	; 0x5c
 80110e8:	4a08      	ldr	r2, [pc, #32]	; (801110c <vTaskSwitchContext+0xc0>)
 80110ea:	6013      	str	r3, [r2, #0]
}
 80110ec:	bf00      	nop
 80110ee:	371c      	adds	r7, #28
 80110f0:	46bd      	mov	sp, r7
 80110f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f6:	4770      	bx	lr
 80110f8:	20000d00 	.word	0x20000d00
 80110fc:	20000cec 	.word	0x20000cec
 8011100:	20000ce0 	.word	0x20000ce0
 8011104:	20000bdc 	.word	0x20000bdc
 8011108:	20000bd8 	.word	0x20000bd8
 801110c:	20000510 	.word	0x20000510

08011110 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011110:	b580      	push	{r7, lr}
 8011112:	b084      	sub	sp, #16
 8011114:	af00      	add	r7, sp, #0
 8011116:	6078      	str	r0, [r7, #4]
 8011118:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d10a      	bne.n	8011136 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011124:	f383 8811 	msr	BASEPRI, r3
 8011128:	f3bf 8f6f 	isb	sy
 801112c:	f3bf 8f4f 	dsb	sy
 8011130:	60fb      	str	r3, [r7, #12]
}
 8011132:	bf00      	nop
 8011134:	e7fe      	b.n	8011134 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011136:	4b07      	ldr	r3, [pc, #28]	; (8011154 <vTaskPlaceOnEventList+0x44>)
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	3318      	adds	r3, #24
 801113c:	4619      	mov	r1, r3
 801113e:	6878      	ldr	r0, [r7, #4]
 8011140:	f7fe fda9 	bl	800fc96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011144:	2101      	movs	r1, #1
 8011146:	6838      	ldr	r0, [r7, #0]
 8011148:	f000 fb82 	bl	8011850 <prvAddCurrentTaskToDelayedList>
}
 801114c:	bf00      	nop
 801114e:	3710      	adds	r7, #16
 8011150:	46bd      	mov	sp, r7
 8011152:	bd80      	pop	{r7, pc}
 8011154:	20000bd8 	.word	0x20000bd8

08011158 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011158:	b580      	push	{r7, lr}
 801115a:	b086      	sub	sp, #24
 801115c:	af00      	add	r7, sp, #0
 801115e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	68db      	ldr	r3, [r3, #12]
 8011164:	68db      	ldr	r3, [r3, #12]
 8011166:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011168:	693b      	ldr	r3, [r7, #16]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d10a      	bne.n	8011184 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 801116e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011172:	f383 8811 	msr	BASEPRI, r3
 8011176:	f3bf 8f6f 	isb	sy
 801117a:	f3bf 8f4f 	dsb	sy
 801117e:	60fb      	str	r3, [r7, #12]
}
 8011180:	bf00      	nop
 8011182:	e7fe      	b.n	8011182 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011184:	693b      	ldr	r3, [r7, #16]
 8011186:	3318      	adds	r3, #24
 8011188:	4618      	mov	r0, r3
 801118a:	f7fe fdbd 	bl	800fd08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801118e:	4b1d      	ldr	r3, [pc, #116]	; (8011204 <xTaskRemoveFromEventList+0xac>)
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	2b00      	cmp	r3, #0
 8011194:	d11c      	bne.n	80111d0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011196:	693b      	ldr	r3, [r7, #16]
 8011198:	3304      	adds	r3, #4
 801119a:	4618      	mov	r0, r3
 801119c:	f7fe fdb4 	bl	800fd08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80111a0:	693b      	ldr	r3, [r7, #16]
 80111a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111a4:	2201      	movs	r2, #1
 80111a6:	409a      	lsls	r2, r3
 80111a8:	4b17      	ldr	r3, [pc, #92]	; (8011208 <xTaskRemoveFromEventList+0xb0>)
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	4313      	orrs	r3, r2
 80111ae:	4a16      	ldr	r2, [pc, #88]	; (8011208 <xTaskRemoveFromEventList+0xb0>)
 80111b0:	6013      	str	r3, [r2, #0]
 80111b2:	693b      	ldr	r3, [r7, #16]
 80111b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111b6:	4613      	mov	r3, r2
 80111b8:	009b      	lsls	r3, r3, #2
 80111ba:	4413      	add	r3, r2
 80111bc:	009b      	lsls	r3, r3, #2
 80111be:	4a13      	ldr	r2, [pc, #76]	; (801120c <xTaskRemoveFromEventList+0xb4>)
 80111c0:	441a      	add	r2, r3
 80111c2:	693b      	ldr	r3, [r7, #16]
 80111c4:	3304      	adds	r3, #4
 80111c6:	4619      	mov	r1, r3
 80111c8:	4610      	mov	r0, r2
 80111ca:	f7fe fd40 	bl	800fc4e <vListInsertEnd>
 80111ce:	e005      	b.n	80111dc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80111d0:	693b      	ldr	r3, [r7, #16]
 80111d2:	3318      	adds	r3, #24
 80111d4:	4619      	mov	r1, r3
 80111d6:	480e      	ldr	r0, [pc, #56]	; (8011210 <xTaskRemoveFromEventList+0xb8>)
 80111d8:	f7fe fd39 	bl	800fc4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80111dc:	693b      	ldr	r3, [r7, #16]
 80111de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111e0:	4b0c      	ldr	r3, [pc, #48]	; (8011214 <xTaskRemoveFromEventList+0xbc>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d905      	bls.n	80111f6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80111ea:	2301      	movs	r3, #1
 80111ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80111ee:	4b0a      	ldr	r3, [pc, #40]	; (8011218 <xTaskRemoveFromEventList+0xc0>)
 80111f0:	2201      	movs	r2, #1
 80111f2:	601a      	str	r2, [r3, #0]
 80111f4:	e001      	b.n	80111fa <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80111f6:	2300      	movs	r3, #0
 80111f8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80111fa:	697b      	ldr	r3, [r7, #20]
}
 80111fc:	4618      	mov	r0, r3
 80111fe:	3718      	adds	r7, #24
 8011200:	46bd      	mov	sp, r7
 8011202:	bd80      	pop	{r7, pc}
 8011204:	20000d00 	.word	0x20000d00
 8011208:	20000ce0 	.word	0x20000ce0
 801120c:	20000bdc 	.word	0x20000bdc
 8011210:	20000c98 	.word	0x20000c98
 8011214:	20000bd8 	.word	0x20000bd8
 8011218:	20000cec 	.word	0x20000cec

0801121c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801121c:	b480      	push	{r7}
 801121e:	b083      	sub	sp, #12
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011224:	4b06      	ldr	r3, [pc, #24]	; (8011240 <vTaskInternalSetTimeOutState+0x24>)
 8011226:	681a      	ldr	r2, [r3, #0]
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801122c:	4b05      	ldr	r3, [pc, #20]	; (8011244 <vTaskInternalSetTimeOutState+0x28>)
 801122e:	681a      	ldr	r2, [r3, #0]
 8011230:	687b      	ldr	r3, [r7, #4]
 8011232:	605a      	str	r2, [r3, #4]
}
 8011234:	bf00      	nop
 8011236:	370c      	adds	r7, #12
 8011238:	46bd      	mov	sp, r7
 801123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123e:	4770      	bx	lr
 8011240:	20000cf0 	.word	0x20000cf0
 8011244:	20000cdc 	.word	0x20000cdc

08011248 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b088      	sub	sp, #32
 801124c:	af00      	add	r7, sp, #0
 801124e:	6078      	str	r0, [r7, #4]
 8011250:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011252:	687b      	ldr	r3, [r7, #4]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d10a      	bne.n	801126e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011258:	f04f 0350 	mov.w	r3, #80	; 0x50
 801125c:	f383 8811 	msr	BASEPRI, r3
 8011260:	f3bf 8f6f 	isb	sy
 8011264:	f3bf 8f4f 	dsb	sy
 8011268:	613b      	str	r3, [r7, #16]
}
 801126a:	bf00      	nop
 801126c:	e7fe      	b.n	801126c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801126e:	683b      	ldr	r3, [r7, #0]
 8011270:	2b00      	cmp	r3, #0
 8011272:	d10a      	bne.n	801128a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8011274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011278:	f383 8811 	msr	BASEPRI, r3
 801127c:	f3bf 8f6f 	isb	sy
 8011280:	f3bf 8f4f 	dsb	sy
 8011284:	60fb      	str	r3, [r7, #12]
}
 8011286:	bf00      	nop
 8011288:	e7fe      	b.n	8011288 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 801128a:	f000 fc73 	bl	8011b74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801128e:	4b1d      	ldr	r3, [pc, #116]	; (8011304 <xTaskCheckForTimeOut+0xbc>)
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	685b      	ldr	r3, [r3, #4]
 8011298:	69ba      	ldr	r2, [r7, #24]
 801129a:	1ad3      	subs	r3, r2, r3
 801129c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801129e:	683b      	ldr	r3, [r7, #0]
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112a6:	d102      	bne.n	80112ae <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80112a8:	2300      	movs	r3, #0
 80112aa:	61fb      	str	r3, [r7, #28]
 80112ac:	e023      	b.n	80112f6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	681a      	ldr	r2, [r3, #0]
 80112b2:	4b15      	ldr	r3, [pc, #84]	; (8011308 <xTaskCheckForTimeOut+0xc0>)
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	429a      	cmp	r2, r3
 80112b8:	d007      	beq.n	80112ca <xTaskCheckForTimeOut+0x82>
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	685b      	ldr	r3, [r3, #4]
 80112be:	69ba      	ldr	r2, [r7, #24]
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d302      	bcc.n	80112ca <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80112c4:	2301      	movs	r3, #1
 80112c6:	61fb      	str	r3, [r7, #28]
 80112c8:	e015      	b.n	80112f6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	681b      	ldr	r3, [r3, #0]
 80112ce:	697a      	ldr	r2, [r7, #20]
 80112d0:	429a      	cmp	r2, r3
 80112d2:	d20b      	bcs.n	80112ec <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	681a      	ldr	r2, [r3, #0]
 80112d8:	697b      	ldr	r3, [r7, #20]
 80112da:	1ad2      	subs	r2, r2, r3
 80112dc:	683b      	ldr	r3, [r7, #0]
 80112de:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80112e0:	6878      	ldr	r0, [r7, #4]
 80112e2:	f7ff ff9b 	bl	801121c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80112e6:	2300      	movs	r3, #0
 80112e8:	61fb      	str	r3, [r7, #28]
 80112ea:	e004      	b.n	80112f6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80112ec:	683b      	ldr	r3, [r7, #0]
 80112ee:	2200      	movs	r2, #0
 80112f0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80112f2:	2301      	movs	r3, #1
 80112f4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80112f6:	f000 fc6d 	bl	8011bd4 <vPortExitCritical>

	return xReturn;
 80112fa:	69fb      	ldr	r3, [r7, #28]
}
 80112fc:	4618      	mov	r0, r3
 80112fe:	3720      	adds	r7, #32
 8011300:	46bd      	mov	sp, r7
 8011302:	bd80      	pop	{r7, pc}
 8011304:	20000cdc 	.word	0x20000cdc
 8011308:	20000cf0 	.word	0x20000cf0

0801130c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801130c:	b480      	push	{r7}
 801130e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011310:	4b03      	ldr	r3, [pc, #12]	; (8011320 <vTaskMissedYield+0x14>)
 8011312:	2201      	movs	r2, #1
 8011314:	601a      	str	r2, [r3, #0]
}
 8011316:	bf00      	nop
 8011318:	46bd      	mov	sp, r7
 801131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801131e:	4770      	bx	lr
 8011320:	20000cec 	.word	0x20000cec

08011324 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011324:	b580      	push	{r7, lr}
 8011326:	b082      	sub	sp, #8
 8011328:	af00      	add	r7, sp, #0
 801132a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801132c:	f000 f852 	bl	80113d4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011330:	4b06      	ldr	r3, [pc, #24]	; (801134c <prvIdleTask+0x28>)
 8011332:	681b      	ldr	r3, [r3, #0]
 8011334:	2b01      	cmp	r3, #1
 8011336:	d9f9      	bls.n	801132c <prvIdleTask+0x8>
			{
				taskYIELD();
 8011338:	4b05      	ldr	r3, [pc, #20]	; (8011350 <prvIdleTask+0x2c>)
 801133a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801133e:	601a      	str	r2, [r3, #0]
 8011340:	f3bf 8f4f 	dsb	sy
 8011344:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011348:	e7f0      	b.n	801132c <prvIdleTask+0x8>
 801134a:	bf00      	nop
 801134c:	20000bdc 	.word	0x20000bdc
 8011350:	e000ed04 	.word	0xe000ed04

08011354 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011354:	b580      	push	{r7, lr}
 8011356:	b082      	sub	sp, #8
 8011358:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801135a:	2300      	movs	r3, #0
 801135c:	607b      	str	r3, [r7, #4]
 801135e:	e00c      	b.n	801137a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011360:	687a      	ldr	r2, [r7, #4]
 8011362:	4613      	mov	r3, r2
 8011364:	009b      	lsls	r3, r3, #2
 8011366:	4413      	add	r3, r2
 8011368:	009b      	lsls	r3, r3, #2
 801136a:	4a12      	ldr	r2, [pc, #72]	; (80113b4 <prvInitialiseTaskLists+0x60>)
 801136c:	4413      	add	r3, r2
 801136e:	4618      	mov	r0, r3
 8011370:	f7fe fc40 	bl	800fbf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011374:	687b      	ldr	r3, [r7, #4]
 8011376:	3301      	adds	r3, #1
 8011378:	607b      	str	r3, [r7, #4]
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2b06      	cmp	r3, #6
 801137e:	d9ef      	bls.n	8011360 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011380:	480d      	ldr	r0, [pc, #52]	; (80113b8 <prvInitialiseTaskLists+0x64>)
 8011382:	f7fe fc37 	bl	800fbf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011386:	480d      	ldr	r0, [pc, #52]	; (80113bc <prvInitialiseTaskLists+0x68>)
 8011388:	f7fe fc34 	bl	800fbf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 801138c:	480c      	ldr	r0, [pc, #48]	; (80113c0 <prvInitialiseTaskLists+0x6c>)
 801138e:	f7fe fc31 	bl	800fbf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011392:	480c      	ldr	r0, [pc, #48]	; (80113c4 <prvInitialiseTaskLists+0x70>)
 8011394:	f7fe fc2e 	bl	800fbf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011398:	480b      	ldr	r0, [pc, #44]	; (80113c8 <prvInitialiseTaskLists+0x74>)
 801139a:	f7fe fc2b 	bl	800fbf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801139e:	4b0b      	ldr	r3, [pc, #44]	; (80113cc <prvInitialiseTaskLists+0x78>)
 80113a0:	4a05      	ldr	r2, [pc, #20]	; (80113b8 <prvInitialiseTaskLists+0x64>)
 80113a2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80113a4:	4b0a      	ldr	r3, [pc, #40]	; (80113d0 <prvInitialiseTaskLists+0x7c>)
 80113a6:	4a05      	ldr	r2, [pc, #20]	; (80113bc <prvInitialiseTaskLists+0x68>)
 80113a8:	601a      	str	r2, [r3, #0]
}
 80113aa:	bf00      	nop
 80113ac:	3708      	adds	r7, #8
 80113ae:	46bd      	mov	sp, r7
 80113b0:	bd80      	pop	{r7, pc}
 80113b2:	bf00      	nop
 80113b4:	20000bdc 	.word	0x20000bdc
 80113b8:	20000c68 	.word	0x20000c68
 80113bc:	20000c7c 	.word	0x20000c7c
 80113c0:	20000c98 	.word	0x20000c98
 80113c4:	20000cac 	.word	0x20000cac
 80113c8:	20000cc4 	.word	0x20000cc4
 80113cc:	20000c90 	.word	0x20000c90
 80113d0:	20000c94 	.word	0x20000c94

080113d4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b082      	sub	sp, #8
 80113d8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80113da:	e019      	b.n	8011410 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80113dc:	f000 fbca 	bl	8011b74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80113e0:	4b10      	ldr	r3, [pc, #64]	; (8011424 <prvCheckTasksWaitingTermination+0x50>)
 80113e2:	68db      	ldr	r3, [r3, #12]
 80113e4:	68db      	ldr	r3, [r3, #12]
 80113e6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	3304      	adds	r3, #4
 80113ec:	4618      	mov	r0, r3
 80113ee:	f7fe fc8b 	bl	800fd08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80113f2:	4b0d      	ldr	r3, [pc, #52]	; (8011428 <prvCheckTasksWaitingTermination+0x54>)
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	3b01      	subs	r3, #1
 80113f8:	4a0b      	ldr	r2, [pc, #44]	; (8011428 <prvCheckTasksWaitingTermination+0x54>)
 80113fa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80113fc:	4b0b      	ldr	r3, [pc, #44]	; (801142c <prvCheckTasksWaitingTermination+0x58>)
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	3b01      	subs	r3, #1
 8011402:	4a0a      	ldr	r2, [pc, #40]	; (801142c <prvCheckTasksWaitingTermination+0x58>)
 8011404:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011406:	f000 fbe5 	bl	8011bd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801140a:	6878      	ldr	r0, [r7, #4]
 801140c:	f000 f810 	bl	8011430 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011410:	4b06      	ldr	r3, [pc, #24]	; (801142c <prvCheckTasksWaitingTermination+0x58>)
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	2b00      	cmp	r3, #0
 8011416:	d1e1      	bne.n	80113dc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011418:	bf00      	nop
 801141a:	bf00      	nop
 801141c:	3708      	adds	r7, #8
 801141e:	46bd      	mov	sp, r7
 8011420:	bd80      	pop	{r7, pc}
 8011422:	bf00      	nop
 8011424:	20000cac 	.word	0x20000cac
 8011428:	20000cd8 	.word	0x20000cd8
 801142c:	20000cc0 	.word	0x20000cc0

08011430 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011430:	b580      	push	{r7, lr}
 8011432:	b084      	sub	sp, #16
 8011434:	af00      	add	r7, sp, #0
 8011436:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	335c      	adds	r3, #92	; 0x5c
 801143c:	4618      	mov	r0, r3
 801143e:	f001 fd3f 	bl	8012ec0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011448:	2b00      	cmp	r3, #0
 801144a:	d108      	bne.n	801145e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011450:	4618      	mov	r0, r3
 8011452:	f000 fd7d 	bl	8011f50 <vPortFree>
				vPortFree( pxTCB );
 8011456:	6878      	ldr	r0, [r7, #4]
 8011458:	f000 fd7a 	bl	8011f50 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801145c:	e018      	b.n	8011490 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011464:	2b01      	cmp	r3, #1
 8011466:	d103      	bne.n	8011470 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011468:	6878      	ldr	r0, [r7, #4]
 801146a:	f000 fd71 	bl	8011f50 <vPortFree>
	}
 801146e:	e00f      	b.n	8011490 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8011476:	2b02      	cmp	r3, #2
 8011478:	d00a      	beq.n	8011490 <prvDeleteTCB+0x60>
	__asm volatile
 801147a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801147e:	f383 8811 	msr	BASEPRI, r3
 8011482:	f3bf 8f6f 	isb	sy
 8011486:	f3bf 8f4f 	dsb	sy
 801148a:	60fb      	str	r3, [r7, #12]
}
 801148c:	bf00      	nop
 801148e:	e7fe      	b.n	801148e <prvDeleteTCB+0x5e>
	}
 8011490:	bf00      	nop
 8011492:	3710      	adds	r7, #16
 8011494:	46bd      	mov	sp, r7
 8011496:	bd80      	pop	{r7, pc}

08011498 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011498:	b480      	push	{r7}
 801149a:	b083      	sub	sp, #12
 801149c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801149e:	4b0c      	ldr	r3, [pc, #48]	; (80114d0 <prvResetNextTaskUnblockTime+0x38>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d104      	bne.n	80114b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80114a8:	4b0a      	ldr	r3, [pc, #40]	; (80114d4 <prvResetNextTaskUnblockTime+0x3c>)
 80114aa:	f04f 32ff 	mov.w	r2, #4294967295
 80114ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80114b0:	e008      	b.n	80114c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80114b2:	4b07      	ldr	r3, [pc, #28]	; (80114d0 <prvResetNextTaskUnblockTime+0x38>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	68db      	ldr	r3, [r3, #12]
 80114b8:	68db      	ldr	r3, [r3, #12]
 80114ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	685b      	ldr	r3, [r3, #4]
 80114c0:	4a04      	ldr	r2, [pc, #16]	; (80114d4 <prvResetNextTaskUnblockTime+0x3c>)
 80114c2:	6013      	str	r3, [r2, #0]
}
 80114c4:	bf00      	nop
 80114c6:	370c      	adds	r7, #12
 80114c8:	46bd      	mov	sp, r7
 80114ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ce:	4770      	bx	lr
 80114d0:	20000c90 	.word	0x20000c90
 80114d4:	20000cf8 	.word	0x20000cf8

080114d8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80114d8:	b480      	push	{r7}
 80114da:	b083      	sub	sp, #12
 80114dc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80114de:	4b0b      	ldr	r3, [pc, #44]	; (801150c <xTaskGetSchedulerState+0x34>)
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d102      	bne.n	80114ec <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80114e6:	2301      	movs	r3, #1
 80114e8:	607b      	str	r3, [r7, #4]
 80114ea:	e008      	b.n	80114fe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80114ec:	4b08      	ldr	r3, [pc, #32]	; (8011510 <xTaskGetSchedulerState+0x38>)
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d102      	bne.n	80114fa <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80114f4:	2302      	movs	r3, #2
 80114f6:	607b      	str	r3, [r7, #4]
 80114f8:	e001      	b.n	80114fe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80114fa:	2300      	movs	r3, #0
 80114fc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80114fe:	687b      	ldr	r3, [r7, #4]
	}
 8011500:	4618      	mov	r0, r3
 8011502:	370c      	adds	r7, #12
 8011504:	46bd      	mov	sp, r7
 8011506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801150a:	4770      	bx	lr
 801150c:	20000ce4 	.word	0x20000ce4
 8011510:	20000d00 	.word	0x20000d00

08011514 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011514:	b580      	push	{r7, lr}
 8011516:	b084      	sub	sp, #16
 8011518:	af00      	add	r7, sp, #0
 801151a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011520:	2300      	movs	r3, #0
 8011522:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	2b00      	cmp	r3, #0
 8011528:	d05e      	beq.n	80115e8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801152a:	68bb      	ldr	r3, [r7, #8]
 801152c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801152e:	4b31      	ldr	r3, [pc, #196]	; (80115f4 <xTaskPriorityInherit+0xe0>)
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011534:	429a      	cmp	r2, r3
 8011536:	d24e      	bcs.n	80115d6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011538:	68bb      	ldr	r3, [r7, #8]
 801153a:	699b      	ldr	r3, [r3, #24]
 801153c:	2b00      	cmp	r3, #0
 801153e:	db06      	blt.n	801154e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011540:	4b2c      	ldr	r3, [pc, #176]	; (80115f4 <xTaskPriorityInherit+0xe0>)
 8011542:	681b      	ldr	r3, [r3, #0]
 8011544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011546:	f1c3 0207 	rsb	r2, r3, #7
 801154a:	68bb      	ldr	r3, [r7, #8]
 801154c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	6959      	ldr	r1, [r3, #20]
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011556:	4613      	mov	r3, r2
 8011558:	009b      	lsls	r3, r3, #2
 801155a:	4413      	add	r3, r2
 801155c:	009b      	lsls	r3, r3, #2
 801155e:	4a26      	ldr	r2, [pc, #152]	; (80115f8 <xTaskPriorityInherit+0xe4>)
 8011560:	4413      	add	r3, r2
 8011562:	4299      	cmp	r1, r3
 8011564:	d12f      	bne.n	80115c6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011566:	68bb      	ldr	r3, [r7, #8]
 8011568:	3304      	adds	r3, #4
 801156a:	4618      	mov	r0, r3
 801156c:	f7fe fbcc 	bl	800fd08 <uxListRemove>
 8011570:	4603      	mov	r3, r0
 8011572:	2b00      	cmp	r3, #0
 8011574:	d10a      	bne.n	801158c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8011576:	68bb      	ldr	r3, [r7, #8]
 8011578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801157a:	2201      	movs	r2, #1
 801157c:	fa02 f303 	lsl.w	r3, r2, r3
 8011580:	43da      	mvns	r2, r3
 8011582:	4b1e      	ldr	r3, [pc, #120]	; (80115fc <xTaskPriorityInherit+0xe8>)
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	4013      	ands	r3, r2
 8011588:	4a1c      	ldr	r2, [pc, #112]	; (80115fc <xTaskPriorityInherit+0xe8>)
 801158a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801158c:	4b19      	ldr	r3, [pc, #100]	; (80115f4 <xTaskPriorityInherit+0xe0>)
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011592:	68bb      	ldr	r3, [r7, #8]
 8011594:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011596:	68bb      	ldr	r3, [r7, #8]
 8011598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801159a:	2201      	movs	r2, #1
 801159c:	409a      	lsls	r2, r3
 801159e:	4b17      	ldr	r3, [pc, #92]	; (80115fc <xTaskPriorityInherit+0xe8>)
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	4313      	orrs	r3, r2
 80115a4:	4a15      	ldr	r2, [pc, #84]	; (80115fc <xTaskPriorityInherit+0xe8>)
 80115a6:	6013      	str	r3, [r2, #0]
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115ac:	4613      	mov	r3, r2
 80115ae:	009b      	lsls	r3, r3, #2
 80115b0:	4413      	add	r3, r2
 80115b2:	009b      	lsls	r3, r3, #2
 80115b4:	4a10      	ldr	r2, [pc, #64]	; (80115f8 <xTaskPriorityInherit+0xe4>)
 80115b6:	441a      	add	r2, r3
 80115b8:	68bb      	ldr	r3, [r7, #8]
 80115ba:	3304      	adds	r3, #4
 80115bc:	4619      	mov	r1, r3
 80115be:	4610      	mov	r0, r2
 80115c0:	f7fe fb45 	bl	800fc4e <vListInsertEnd>
 80115c4:	e004      	b.n	80115d0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80115c6:	4b0b      	ldr	r3, [pc, #44]	; (80115f4 <xTaskPriorityInherit+0xe0>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115cc:	68bb      	ldr	r3, [r7, #8]
 80115ce:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80115d0:	2301      	movs	r3, #1
 80115d2:	60fb      	str	r3, [r7, #12]
 80115d4:	e008      	b.n	80115e8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80115da:	4b06      	ldr	r3, [pc, #24]	; (80115f4 <xTaskPriorityInherit+0xe0>)
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d201      	bcs.n	80115e8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80115e4:	2301      	movs	r3, #1
 80115e6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80115e8:	68fb      	ldr	r3, [r7, #12]
	}
 80115ea:	4618      	mov	r0, r3
 80115ec:	3710      	adds	r7, #16
 80115ee:	46bd      	mov	sp, r7
 80115f0:	bd80      	pop	{r7, pc}
 80115f2:	bf00      	nop
 80115f4:	20000bd8 	.word	0x20000bd8
 80115f8:	20000bdc 	.word	0x20000bdc
 80115fc:	20000ce0 	.word	0x20000ce0

08011600 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011600:	b580      	push	{r7, lr}
 8011602:	b086      	sub	sp, #24
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801160c:	2300      	movs	r3, #0
 801160e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d06e      	beq.n	80116f4 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011616:	4b3a      	ldr	r3, [pc, #232]	; (8011700 <xTaskPriorityDisinherit+0x100>)
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	693a      	ldr	r2, [r7, #16]
 801161c:	429a      	cmp	r2, r3
 801161e:	d00a      	beq.n	8011636 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011624:	f383 8811 	msr	BASEPRI, r3
 8011628:	f3bf 8f6f 	isb	sy
 801162c:	f3bf 8f4f 	dsb	sy
 8011630:	60fb      	str	r3, [r7, #12]
}
 8011632:	bf00      	nop
 8011634:	e7fe      	b.n	8011634 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011636:	693b      	ldr	r3, [r7, #16]
 8011638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801163a:	2b00      	cmp	r3, #0
 801163c:	d10a      	bne.n	8011654 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 801163e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011642:	f383 8811 	msr	BASEPRI, r3
 8011646:	f3bf 8f6f 	isb	sy
 801164a:	f3bf 8f4f 	dsb	sy
 801164e:	60bb      	str	r3, [r7, #8]
}
 8011650:	bf00      	nop
 8011652:	e7fe      	b.n	8011652 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011654:	693b      	ldr	r3, [r7, #16]
 8011656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011658:	1e5a      	subs	r2, r3, #1
 801165a:	693b      	ldr	r3, [r7, #16]
 801165c:	659a      	str	r2, [r3, #88]	; 0x58

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801165e:	693b      	ldr	r3, [r7, #16]
 8011660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011662:	693b      	ldr	r3, [r7, #16]
 8011664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011666:	429a      	cmp	r2, r3
 8011668:	d044      	beq.n	80116f4 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801166a:	693b      	ldr	r3, [r7, #16]
 801166c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801166e:	2b00      	cmp	r3, #0
 8011670:	d140      	bne.n	80116f4 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011672:	693b      	ldr	r3, [r7, #16]
 8011674:	3304      	adds	r3, #4
 8011676:	4618      	mov	r0, r3
 8011678:	f7fe fb46 	bl	800fd08 <uxListRemove>
 801167c:	4603      	mov	r3, r0
 801167e:	2b00      	cmp	r3, #0
 8011680:	d115      	bne.n	80116ae <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011682:	693b      	ldr	r3, [r7, #16]
 8011684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011686:	491f      	ldr	r1, [pc, #124]	; (8011704 <xTaskPriorityDisinherit+0x104>)
 8011688:	4613      	mov	r3, r2
 801168a:	009b      	lsls	r3, r3, #2
 801168c:	4413      	add	r3, r2
 801168e:	009b      	lsls	r3, r3, #2
 8011690:	440b      	add	r3, r1
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d10a      	bne.n	80116ae <xTaskPriorityDisinherit+0xae>
 8011698:	693b      	ldr	r3, [r7, #16]
 801169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801169c:	2201      	movs	r2, #1
 801169e:	fa02 f303 	lsl.w	r3, r2, r3
 80116a2:	43da      	mvns	r2, r3
 80116a4:	4b18      	ldr	r3, [pc, #96]	; (8011708 <xTaskPriorityDisinherit+0x108>)
 80116a6:	681b      	ldr	r3, [r3, #0]
 80116a8:	4013      	ands	r3, r2
 80116aa:	4a17      	ldr	r2, [pc, #92]	; (8011708 <xTaskPriorityDisinherit+0x108>)
 80116ac:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80116ae:	693b      	ldr	r3, [r7, #16]
 80116b0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80116b2:	693b      	ldr	r3, [r7, #16]
 80116b4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80116b6:	693b      	ldr	r3, [r7, #16]
 80116b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116ba:	f1c3 0207 	rsb	r2, r3, #7
 80116be:	693b      	ldr	r3, [r7, #16]
 80116c0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80116c2:	693b      	ldr	r3, [r7, #16]
 80116c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116c6:	2201      	movs	r2, #1
 80116c8:	409a      	lsls	r2, r3
 80116ca:	4b0f      	ldr	r3, [pc, #60]	; (8011708 <xTaskPriorityDisinherit+0x108>)
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	4313      	orrs	r3, r2
 80116d0:	4a0d      	ldr	r2, [pc, #52]	; (8011708 <xTaskPriorityDisinherit+0x108>)
 80116d2:	6013      	str	r3, [r2, #0]
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116d8:	4613      	mov	r3, r2
 80116da:	009b      	lsls	r3, r3, #2
 80116dc:	4413      	add	r3, r2
 80116de:	009b      	lsls	r3, r3, #2
 80116e0:	4a08      	ldr	r2, [pc, #32]	; (8011704 <xTaskPriorityDisinherit+0x104>)
 80116e2:	441a      	add	r2, r3
 80116e4:	693b      	ldr	r3, [r7, #16]
 80116e6:	3304      	adds	r3, #4
 80116e8:	4619      	mov	r1, r3
 80116ea:	4610      	mov	r0, r2
 80116ec:	f7fe faaf 	bl	800fc4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80116f0:	2301      	movs	r3, #1
 80116f2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80116f4:	697b      	ldr	r3, [r7, #20]
	}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3718      	adds	r7, #24
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
 80116fe:	bf00      	nop
 8011700:	20000bd8 	.word	0x20000bd8
 8011704:	20000bdc 	.word	0x20000bdc
 8011708:	20000ce0 	.word	0x20000ce0

0801170c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801170c:	b580      	push	{r7, lr}
 801170e:	b088      	sub	sp, #32
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
 8011714:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801171a:	2301      	movs	r3, #1
 801171c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	2b00      	cmp	r3, #0
 8011722:	d077      	beq.n	8011814 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011724:	69bb      	ldr	r3, [r7, #24]
 8011726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011728:	2b00      	cmp	r3, #0
 801172a:	d10a      	bne.n	8011742 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801172c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011730:	f383 8811 	msr	BASEPRI, r3
 8011734:	f3bf 8f6f 	isb	sy
 8011738:	f3bf 8f4f 	dsb	sy
 801173c:	60fb      	str	r3, [r7, #12]
}
 801173e:	bf00      	nop
 8011740:	e7fe      	b.n	8011740 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011742:	69bb      	ldr	r3, [r7, #24]
 8011744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011746:	683a      	ldr	r2, [r7, #0]
 8011748:	429a      	cmp	r2, r3
 801174a:	d902      	bls.n	8011752 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	61fb      	str	r3, [r7, #28]
 8011750:	e002      	b.n	8011758 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011752:	69bb      	ldr	r3, [r7, #24]
 8011754:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011756:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011758:	69bb      	ldr	r3, [r7, #24]
 801175a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801175c:	69fa      	ldr	r2, [r7, #28]
 801175e:	429a      	cmp	r2, r3
 8011760:	d058      	beq.n	8011814 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011766:	697a      	ldr	r2, [r7, #20]
 8011768:	429a      	cmp	r2, r3
 801176a:	d153      	bne.n	8011814 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801176c:	4b2b      	ldr	r3, [pc, #172]	; (801181c <vTaskPriorityDisinheritAfterTimeout+0x110>)
 801176e:	681b      	ldr	r3, [r3, #0]
 8011770:	69ba      	ldr	r2, [r7, #24]
 8011772:	429a      	cmp	r2, r3
 8011774:	d10a      	bne.n	801178c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8011776:	f04f 0350 	mov.w	r3, #80	; 0x50
 801177a:	f383 8811 	msr	BASEPRI, r3
 801177e:	f3bf 8f6f 	isb	sy
 8011782:	f3bf 8f4f 	dsb	sy
 8011786:	60bb      	str	r3, [r7, #8]
}
 8011788:	bf00      	nop
 801178a:	e7fe      	b.n	801178a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 801178c:	69bb      	ldr	r3, [r7, #24]
 801178e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011790:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011792:	69bb      	ldr	r3, [r7, #24]
 8011794:	69fa      	ldr	r2, [r7, #28]
 8011796:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011798:	69bb      	ldr	r3, [r7, #24]
 801179a:	699b      	ldr	r3, [r3, #24]
 801179c:	2b00      	cmp	r3, #0
 801179e:	db04      	blt.n	80117aa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80117a0:	69fb      	ldr	r3, [r7, #28]
 80117a2:	f1c3 0207 	rsb	r2, r3, #7
 80117a6:	69bb      	ldr	r3, [r7, #24]
 80117a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80117aa:	69bb      	ldr	r3, [r7, #24]
 80117ac:	6959      	ldr	r1, [r3, #20]
 80117ae:	693a      	ldr	r2, [r7, #16]
 80117b0:	4613      	mov	r3, r2
 80117b2:	009b      	lsls	r3, r3, #2
 80117b4:	4413      	add	r3, r2
 80117b6:	009b      	lsls	r3, r3, #2
 80117b8:	4a19      	ldr	r2, [pc, #100]	; (8011820 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80117ba:	4413      	add	r3, r2
 80117bc:	4299      	cmp	r1, r3
 80117be:	d129      	bne.n	8011814 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80117c0:	69bb      	ldr	r3, [r7, #24]
 80117c2:	3304      	adds	r3, #4
 80117c4:	4618      	mov	r0, r3
 80117c6:	f7fe fa9f 	bl	800fd08 <uxListRemove>
 80117ca:	4603      	mov	r3, r0
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d10a      	bne.n	80117e6 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80117d0:	69bb      	ldr	r3, [r7, #24]
 80117d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117d4:	2201      	movs	r2, #1
 80117d6:	fa02 f303 	lsl.w	r3, r2, r3
 80117da:	43da      	mvns	r2, r3
 80117dc:	4b11      	ldr	r3, [pc, #68]	; (8011824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	4013      	ands	r3, r2
 80117e2:	4a10      	ldr	r2, [pc, #64]	; (8011824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80117e4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80117e6:	69bb      	ldr	r3, [r7, #24]
 80117e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80117ea:	2201      	movs	r2, #1
 80117ec:	409a      	lsls	r2, r3
 80117ee:	4b0d      	ldr	r3, [pc, #52]	; (8011824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80117f0:	681b      	ldr	r3, [r3, #0]
 80117f2:	4313      	orrs	r3, r2
 80117f4:	4a0b      	ldr	r2, [pc, #44]	; (8011824 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80117f6:	6013      	str	r3, [r2, #0]
 80117f8:	69bb      	ldr	r3, [r7, #24]
 80117fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80117fc:	4613      	mov	r3, r2
 80117fe:	009b      	lsls	r3, r3, #2
 8011800:	4413      	add	r3, r2
 8011802:	009b      	lsls	r3, r3, #2
 8011804:	4a06      	ldr	r2, [pc, #24]	; (8011820 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8011806:	441a      	add	r2, r3
 8011808:	69bb      	ldr	r3, [r7, #24]
 801180a:	3304      	adds	r3, #4
 801180c:	4619      	mov	r1, r3
 801180e:	4610      	mov	r0, r2
 8011810:	f7fe fa1d 	bl	800fc4e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011814:	bf00      	nop
 8011816:	3720      	adds	r7, #32
 8011818:	46bd      	mov	sp, r7
 801181a:	bd80      	pop	{r7, pc}
 801181c:	20000bd8 	.word	0x20000bd8
 8011820:	20000bdc 	.word	0x20000bdc
 8011824:	20000ce0 	.word	0x20000ce0

08011828 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011828:	b480      	push	{r7}
 801182a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801182c:	4b07      	ldr	r3, [pc, #28]	; (801184c <pvTaskIncrementMutexHeldCount+0x24>)
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d004      	beq.n	801183e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011834:	4b05      	ldr	r3, [pc, #20]	; (801184c <pvTaskIncrementMutexHeldCount+0x24>)
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 801183a:	3201      	adds	r2, #1
 801183c:	659a      	str	r2, [r3, #88]	; 0x58
		}

		return pxCurrentTCB;
 801183e:	4b03      	ldr	r3, [pc, #12]	; (801184c <pvTaskIncrementMutexHeldCount+0x24>)
 8011840:	681b      	ldr	r3, [r3, #0]
	}
 8011842:	4618      	mov	r0, r3
 8011844:	46bd      	mov	sp, r7
 8011846:	f85d 7b04 	ldr.w	r7, [sp], #4
 801184a:	4770      	bx	lr
 801184c:	20000bd8 	.word	0x20000bd8

08011850 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011850:	b580      	push	{r7, lr}
 8011852:	b084      	sub	sp, #16
 8011854:	af00      	add	r7, sp, #0
 8011856:	6078      	str	r0, [r7, #4]
 8011858:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801185a:	4b29      	ldr	r3, [pc, #164]	; (8011900 <prvAddCurrentTaskToDelayedList+0xb0>)
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011860:	4b28      	ldr	r3, [pc, #160]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	3304      	adds	r3, #4
 8011866:	4618      	mov	r0, r3
 8011868:	f7fe fa4e 	bl	800fd08 <uxListRemove>
 801186c:	4603      	mov	r3, r0
 801186e:	2b00      	cmp	r3, #0
 8011870:	d10b      	bne.n	801188a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011872:	4b24      	ldr	r3, [pc, #144]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011874:	681b      	ldr	r3, [r3, #0]
 8011876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011878:	2201      	movs	r2, #1
 801187a:	fa02 f303 	lsl.w	r3, r2, r3
 801187e:	43da      	mvns	r2, r3
 8011880:	4b21      	ldr	r3, [pc, #132]	; (8011908 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011882:	681b      	ldr	r3, [r3, #0]
 8011884:	4013      	ands	r3, r2
 8011886:	4a20      	ldr	r2, [pc, #128]	; (8011908 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011888:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011890:	d10a      	bne.n	80118a8 <prvAddCurrentTaskToDelayedList+0x58>
 8011892:	683b      	ldr	r3, [r7, #0]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d007      	beq.n	80118a8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011898:	4b1a      	ldr	r3, [pc, #104]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	3304      	adds	r3, #4
 801189e:	4619      	mov	r1, r3
 80118a0:	481a      	ldr	r0, [pc, #104]	; (801190c <prvAddCurrentTaskToDelayedList+0xbc>)
 80118a2:	f7fe f9d4 	bl	800fc4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80118a6:	e026      	b.n	80118f6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80118a8:	68fa      	ldr	r2, [r7, #12]
 80118aa:	687b      	ldr	r3, [r7, #4]
 80118ac:	4413      	add	r3, r2
 80118ae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80118b0:	4b14      	ldr	r3, [pc, #80]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80118b2:	681b      	ldr	r3, [r3, #0]
 80118b4:	68ba      	ldr	r2, [r7, #8]
 80118b6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80118b8:	68ba      	ldr	r2, [r7, #8]
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d209      	bcs.n	80118d4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80118c0:	4b13      	ldr	r3, [pc, #76]	; (8011910 <prvAddCurrentTaskToDelayedList+0xc0>)
 80118c2:	681a      	ldr	r2, [r3, #0]
 80118c4:	4b0f      	ldr	r3, [pc, #60]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	3304      	adds	r3, #4
 80118ca:	4619      	mov	r1, r3
 80118cc:	4610      	mov	r0, r2
 80118ce:	f7fe f9e2 	bl	800fc96 <vListInsert>
}
 80118d2:	e010      	b.n	80118f6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80118d4:	4b0f      	ldr	r3, [pc, #60]	; (8011914 <prvAddCurrentTaskToDelayedList+0xc4>)
 80118d6:	681a      	ldr	r2, [r3, #0]
 80118d8:	4b0a      	ldr	r3, [pc, #40]	; (8011904 <prvAddCurrentTaskToDelayedList+0xb4>)
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	3304      	adds	r3, #4
 80118de:	4619      	mov	r1, r3
 80118e0:	4610      	mov	r0, r2
 80118e2:	f7fe f9d8 	bl	800fc96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80118e6:	4b0c      	ldr	r3, [pc, #48]	; (8011918 <prvAddCurrentTaskToDelayedList+0xc8>)
 80118e8:	681b      	ldr	r3, [r3, #0]
 80118ea:	68ba      	ldr	r2, [r7, #8]
 80118ec:	429a      	cmp	r2, r3
 80118ee:	d202      	bcs.n	80118f6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80118f0:	4a09      	ldr	r2, [pc, #36]	; (8011918 <prvAddCurrentTaskToDelayedList+0xc8>)
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	6013      	str	r3, [r2, #0]
}
 80118f6:	bf00      	nop
 80118f8:	3710      	adds	r7, #16
 80118fa:	46bd      	mov	sp, r7
 80118fc:	bd80      	pop	{r7, pc}
 80118fe:	bf00      	nop
 8011900:	20000cdc 	.word	0x20000cdc
 8011904:	20000bd8 	.word	0x20000bd8
 8011908:	20000ce0 	.word	0x20000ce0
 801190c:	20000cc4 	.word	0x20000cc4
 8011910:	20000c94 	.word	0x20000c94
 8011914:	20000c90 	.word	0x20000c90
 8011918:	20000cf8 	.word	0x20000cf8

0801191c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801191c:	b480      	push	{r7}
 801191e:	b085      	sub	sp, #20
 8011920:	af00      	add	r7, sp, #0
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	60b9      	str	r1, [r7, #8]
 8011926:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	3b04      	subs	r3, #4
 801192c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011934:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	3b04      	subs	r3, #4
 801193a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801193c:	68bb      	ldr	r3, [r7, #8]
 801193e:	f023 0201 	bic.w	r2, r3, #1
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	3b04      	subs	r3, #4
 801194a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801194c:	4a0c      	ldr	r2, [pc, #48]	; (8011980 <pxPortInitialiseStack+0x64>)
 801194e:	68fb      	ldr	r3, [r7, #12]
 8011950:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011952:	68fb      	ldr	r3, [r7, #12]
 8011954:	3b14      	subs	r3, #20
 8011956:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011958:	687a      	ldr	r2, [r7, #4]
 801195a:	68fb      	ldr	r3, [r7, #12]
 801195c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	3b04      	subs	r3, #4
 8011962:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	f06f 0202 	mvn.w	r2, #2
 801196a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	3b20      	subs	r3, #32
 8011970:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011972:	68fb      	ldr	r3, [r7, #12]
}
 8011974:	4618      	mov	r0, r3
 8011976:	3714      	adds	r7, #20
 8011978:	46bd      	mov	sp, r7
 801197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197e:	4770      	bx	lr
 8011980:	08011985 	.word	0x08011985

08011984 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011984:	b480      	push	{r7}
 8011986:	b085      	sub	sp, #20
 8011988:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801198a:	2300      	movs	r3, #0
 801198c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801198e:	4b12      	ldr	r3, [pc, #72]	; (80119d8 <prvTaskExitError+0x54>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011996:	d00a      	beq.n	80119ae <prvTaskExitError+0x2a>
	__asm volatile
 8011998:	f04f 0350 	mov.w	r3, #80	; 0x50
 801199c:	f383 8811 	msr	BASEPRI, r3
 80119a0:	f3bf 8f6f 	isb	sy
 80119a4:	f3bf 8f4f 	dsb	sy
 80119a8:	60fb      	str	r3, [r7, #12]
}
 80119aa:	bf00      	nop
 80119ac:	e7fe      	b.n	80119ac <prvTaskExitError+0x28>
	__asm volatile
 80119ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119b2:	f383 8811 	msr	BASEPRI, r3
 80119b6:	f3bf 8f6f 	isb	sy
 80119ba:	f3bf 8f4f 	dsb	sy
 80119be:	60bb      	str	r3, [r7, #8]
}
 80119c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80119c2:	bf00      	nop
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d0fc      	beq.n	80119c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80119ca:	bf00      	nop
 80119cc:	bf00      	nop
 80119ce:	3714      	adds	r7, #20
 80119d0:	46bd      	mov	sp, r7
 80119d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d6:	4770      	bx	lr
 80119d8:	2000050c 	.word	0x2000050c
 80119dc:	00000000 	.word	0x00000000

080119e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80119e0:	4b07      	ldr	r3, [pc, #28]	; (8011a00 <pxCurrentTCBConst2>)
 80119e2:	6819      	ldr	r1, [r3, #0]
 80119e4:	6808      	ldr	r0, [r1, #0]
 80119e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ea:	f380 8809 	msr	PSP, r0
 80119ee:	f3bf 8f6f 	isb	sy
 80119f2:	f04f 0000 	mov.w	r0, #0
 80119f6:	f380 8811 	msr	BASEPRI, r0
 80119fa:	4770      	bx	lr
 80119fc:	f3af 8000 	nop.w

08011a00 <pxCurrentTCBConst2>:
 8011a00:	20000bd8 	.word	0x20000bd8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011a04:	bf00      	nop
 8011a06:	bf00      	nop

08011a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011a08:	4808      	ldr	r0, [pc, #32]	; (8011a2c <prvPortStartFirstTask+0x24>)
 8011a0a:	6800      	ldr	r0, [r0, #0]
 8011a0c:	6800      	ldr	r0, [r0, #0]
 8011a0e:	f380 8808 	msr	MSP, r0
 8011a12:	f04f 0000 	mov.w	r0, #0
 8011a16:	f380 8814 	msr	CONTROL, r0
 8011a1a:	b662      	cpsie	i
 8011a1c:	b661      	cpsie	f
 8011a1e:	f3bf 8f4f 	dsb	sy
 8011a22:	f3bf 8f6f 	isb	sy
 8011a26:	df00      	svc	0
 8011a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011a2a:	bf00      	nop
 8011a2c:	e000ed08 	.word	0xe000ed08

08011a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011a30:	b580      	push	{r7, lr}
 8011a32:	b086      	sub	sp, #24
 8011a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011a36:	4b46      	ldr	r3, [pc, #280]	; (8011b50 <xPortStartScheduler+0x120>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	4a46      	ldr	r2, [pc, #280]	; (8011b54 <xPortStartScheduler+0x124>)
 8011a3c:	4293      	cmp	r3, r2
 8011a3e:	d10a      	bne.n	8011a56 <xPortStartScheduler+0x26>
	__asm volatile
 8011a40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a44:	f383 8811 	msr	BASEPRI, r3
 8011a48:	f3bf 8f6f 	isb	sy
 8011a4c:	f3bf 8f4f 	dsb	sy
 8011a50:	613b      	str	r3, [r7, #16]
}
 8011a52:	bf00      	nop
 8011a54:	e7fe      	b.n	8011a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011a56:	4b3e      	ldr	r3, [pc, #248]	; (8011b50 <xPortStartScheduler+0x120>)
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	4a3f      	ldr	r2, [pc, #252]	; (8011b58 <xPortStartScheduler+0x128>)
 8011a5c:	4293      	cmp	r3, r2
 8011a5e:	d10a      	bne.n	8011a76 <xPortStartScheduler+0x46>
	__asm volatile
 8011a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a64:	f383 8811 	msr	BASEPRI, r3
 8011a68:	f3bf 8f6f 	isb	sy
 8011a6c:	f3bf 8f4f 	dsb	sy
 8011a70:	60fb      	str	r3, [r7, #12]
}
 8011a72:	bf00      	nop
 8011a74:	e7fe      	b.n	8011a74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011a76:	4b39      	ldr	r3, [pc, #228]	; (8011b5c <xPortStartScheduler+0x12c>)
 8011a78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011a7a:	697b      	ldr	r3, [r7, #20]
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	b2db      	uxtb	r3, r3
 8011a80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011a82:	697b      	ldr	r3, [r7, #20]
 8011a84:	22ff      	movs	r2, #255	; 0xff
 8011a86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011a88:	697b      	ldr	r3, [r7, #20]
 8011a8a:	781b      	ldrb	r3, [r3, #0]
 8011a8c:	b2db      	uxtb	r3, r3
 8011a8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011a90:	78fb      	ldrb	r3, [r7, #3]
 8011a92:	b2db      	uxtb	r3, r3
 8011a94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011a98:	b2da      	uxtb	r2, r3
 8011a9a:	4b31      	ldr	r3, [pc, #196]	; (8011b60 <xPortStartScheduler+0x130>)
 8011a9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011a9e:	4b31      	ldr	r3, [pc, #196]	; (8011b64 <xPortStartScheduler+0x134>)
 8011aa0:	2207      	movs	r2, #7
 8011aa2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011aa4:	e009      	b.n	8011aba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8011aa6:	4b2f      	ldr	r3, [pc, #188]	; (8011b64 <xPortStartScheduler+0x134>)
 8011aa8:	681b      	ldr	r3, [r3, #0]
 8011aaa:	3b01      	subs	r3, #1
 8011aac:	4a2d      	ldr	r2, [pc, #180]	; (8011b64 <xPortStartScheduler+0x134>)
 8011aae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011ab0:	78fb      	ldrb	r3, [r7, #3]
 8011ab2:	b2db      	uxtb	r3, r3
 8011ab4:	005b      	lsls	r3, r3, #1
 8011ab6:	b2db      	uxtb	r3, r3
 8011ab8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011aba:	78fb      	ldrb	r3, [r7, #3]
 8011abc:	b2db      	uxtb	r3, r3
 8011abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011ac2:	2b80      	cmp	r3, #128	; 0x80
 8011ac4:	d0ef      	beq.n	8011aa6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011ac6:	4b27      	ldr	r3, [pc, #156]	; (8011b64 <xPortStartScheduler+0x134>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	f1c3 0307 	rsb	r3, r3, #7
 8011ace:	2b04      	cmp	r3, #4
 8011ad0:	d00a      	beq.n	8011ae8 <xPortStartScheduler+0xb8>
	__asm volatile
 8011ad2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ad6:	f383 8811 	msr	BASEPRI, r3
 8011ada:	f3bf 8f6f 	isb	sy
 8011ade:	f3bf 8f4f 	dsb	sy
 8011ae2:	60bb      	str	r3, [r7, #8]
}
 8011ae4:	bf00      	nop
 8011ae6:	e7fe      	b.n	8011ae6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011ae8:	4b1e      	ldr	r3, [pc, #120]	; (8011b64 <xPortStartScheduler+0x134>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	021b      	lsls	r3, r3, #8
 8011aee:	4a1d      	ldr	r2, [pc, #116]	; (8011b64 <xPortStartScheduler+0x134>)
 8011af0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011af2:	4b1c      	ldr	r3, [pc, #112]	; (8011b64 <xPortStartScheduler+0x134>)
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011afa:	4a1a      	ldr	r2, [pc, #104]	; (8011b64 <xPortStartScheduler+0x134>)
 8011afc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011afe:	687b      	ldr	r3, [r7, #4]
 8011b00:	b2da      	uxtb	r2, r3
 8011b02:	697b      	ldr	r3, [r7, #20]
 8011b04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011b06:	4b18      	ldr	r3, [pc, #96]	; (8011b68 <xPortStartScheduler+0x138>)
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	4a17      	ldr	r2, [pc, #92]	; (8011b68 <xPortStartScheduler+0x138>)
 8011b0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011b10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011b12:	4b15      	ldr	r3, [pc, #84]	; (8011b68 <xPortStartScheduler+0x138>)
 8011b14:	681b      	ldr	r3, [r3, #0]
 8011b16:	4a14      	ldr	r2, [pc, #80]	; (8011b68 <xPortStartScheduler+0x138>)
 8011b18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011b1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011b1e:	f000 f8dd 	bl	8011cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011b22:	4b12      	ldr	r3, [pc, #72]	; (8011b6c <xPortStartScheduler+0x13c>)
 8011b24:	2200      	movs	r2, #0
 8011b26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011b28:	f000 f8fc 	bl	8011d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011b2c:	4b10      	ldr	r3, [pc, #64]	; (8011b70 <xPortStartScheduler+0x140>)
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	4a0f      	ldr	r2, [pc, #60]	; (8011b70 <xPortStartScheduler+0x140>)
 8011b32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011b36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011b38:	f7ff ff66 	bl	8011a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011b3c:	f7ff fa86 	bl	801104c <vTaskSwitchContext>
	prvTaskExitError();
 8011b40:	f7ff ff20 	bl	8011984 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011b44:	2300      	movs	r3, #0
}
 8011b46:	4618      	mov	r0, r3
 8011b48:	3718      	adds	r7, #24
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	bd80      	pop	{r7, pc}
 8011b4e:	bf00      	nop
 8011b50:	e000ed00 	.word	0xe000ed00
 8011b54:	410fc271 	.word	0x410fc271
 8011b58:	410fc270 	.word	0x410fc270
 8011b5c:	e000e400 	.word	0xe000e400
 8011b60:	20000d04 	.word	0x20000d04
 8011b64:	20000d08 	.word	0x20000d08
 8011b68:	e000ed20 	.word	0xe000ed20
 8011b6c:	2000050c 	.word	0x2000050c
 8011b70:	e000ef34 	.word	0xe000ef34

08011b74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011b74:	b480      	push	{r7}
 8011b76:	b083      	sub	sp, #12
 8011b78:	af00      	add	r7, sp, #0
	__asm volatile
 8011b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b7e:	f383 8811 	msr	BASEPRI, r3
 8011b82:	f3bf 8f6f 	isb	sy
 8011b86:	f3bf 8f4f 	dsb	sy
 8011b8a:	607b      	str	r3, [r7, #4]
}
 8011b8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011b8e:	4b0f      	ldr	r3, [pc, #60]	; (8011bcc <vPortEnterCritical+0x58>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	3301      	adds	r3, #1
 8011b94:	4a0d      	ldr	r2, [pc, #52]	; (8011bcc <vPortEnterCritical+0x58>)
 8011b96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011b98:	4b0c      	ldr	r3, [pc, #48]	; (8011bcc <vPortEnterCritical+0x58>)
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	2b01      	cmp	r3, #1
 8011b9e:	d10f      	bne.n	8011bc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011ba0:	4b0b      	ldr	r3, [pc, #44]	; (8011bd0 <vPortEnterCritical+0x5c>)
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	b2db      	uxtb	r3, r3
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d00a      	beq.n	8011bc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8011baa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bae:	f383 8811 	msr	BASEPRI, r3
 8011bb2:	f3bf 8f6f 	isb	sy
 8011bb6:	f3bf 8f4f 	dsb	sy
 8011bba:	603b      	str	r3, [r7, #0]
}
 8011bbc:	bf00      	nop
 8011bbe:	e7fe      	b.n	8011bbe <vPortEnterCritical+0x4a>
	}
}
 8011bc0:	bf00      	nop
 8011bc2:	370c      	adds	r7, #12
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bca:	4770      	bx	lr
 8011bcc:	2000050c 	.word	0x2000050c
 8011bd0:	e000ed04 	.word	0xe000ed04

08011bd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011bd4:	b480      	push	{r7}
 8011bd6:	b083      	sub	sp, #12
 8011bd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011bda:	4b12      	ldr	r3, [pc, #72]	; (8011c24 <vPortExitCritical+0x50>)
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d10a      	bne.n	8011bf8 <vPortExitCritical+0x24>
	__asm volatile
 8011be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011be6:	f383 8811 	msr	BASEPRI, r3
 8011bea:	f3bf 8f6f 	isb	sy
 8011bee:	f3bf 8f4f 	dsb	sy
 8011bf2:	607b      	str	r3, [r7, #4]
}
 8011bf4:	bf00      	nop
 8011bf6:	e7fe      	b.n	8011bf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011bf8:	4b0a      	ldr	r3, [pc, #40]	; (8011c24 <vPortExitCritical+0x50>)
 8011bfa:	681b      	ldr	r3, [r3, #0]
 8011bfc:	3b01      	subs	r3, #1
 8011bfe:	4a09      	ldr	r2, [pc, #36]	; (8011c24 <vPortExitCritical+0x50>)
 8011c00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011c02:	4b08      	ldr	r3, [pc, #32]	; (8011c24 <vPortExitCritical+0x50>)
 8011c04:	681b      	ldr	r3, [r3, #0]
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	d105      	bne.n	8011c16 <vPortExitCritical+0x42>
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011c0e:	683b      	ldr	r3, [r7, #0]
 8011c10:	f383 8811 	msr	BASEPRI, r3
}
 8011c14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011c16:	bf00      	nop
 8011c18:	370c      	adds	r7, #12
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c20:	4770      	bx	lr
 8011c22:	bf00      	nop
 8011c24:	2000050c 	.word	0x2000050c
	...

08011c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011c30:	f3ef 8009 	mrs	r0, PSP
 8011c34:	f3bf 8f6f 	isb	sy
 8011c38:	4b15      	ldr	r3, [pc, #84]	; (8011c90 <pxCurrentTCBConst>)
 8011c3a:	681a      	ldr	r2, [r3, #0]
 8011c3c:	f01e 0f10 	tst.w	lr, #16
 8011c40:	bf08      	it	eq
 8011c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c4a:	6010      	str	r0, [r2, #0]
 8011c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011c50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8011c54:	f380 8811 	msr	BASEPRI, r0
 8011c58:	f3bf 8f4f 	dsb	sy
 8011c5c:	f3bf 8f6f 	isb	sy
 8011c60:	f7ff f9f4 	bl	801104c <vTaskSwitchContext>
 8011c64:	f04f 0000 	mov.w	r0, #0
 8011c68:	f380 8811 	msr	BASEPRI, r0
 8011c6c:	bc09      	pop	{r0, r3}
 8011c6e:	6819      	ldr	r1, [r3, #0]
 8011c70:	6808      	ldr	r0, [r1, #0]
 8011c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c76:	f01e 0f10 	tst.w	lr, #16
 8011c7a:	bf08      	it	eq
 8011c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011c80:	f380 8809 	msr	PSP, r0
 8011c84:	f3bf 8f6f 	isb	sy
 8011c88:	4770      	bx	lr
 8011c8a:	bf00      	nop
 8011c8c:	f3af 8000 	nop.w

08011c90 <pxCurrentTCBConst>:
 8011c90:	20000bd8 	.word	0x20000bd8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011c94:	bf00      	nop
 8011c96:	bf00      	nop

08011c98 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011c98:	b580      	push	{r7, lr}
 8011c9a:	b082      	sub	sp, #8
 8011c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8011c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ca2:	f383 8811 	msr	BASEPRI, r3
 8011ca6:	f3bf 8f6f 	isb	sy
 8011caa:	f3bf 8f4f 	dsb	sy
 8011cae:	607b      	str	r3, [r7, #4]
}
 8011cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011cb2:	f7ff f913 	bl	8010edc <xTaskIncrementTick>
 8011cb6:	4603      	mov	r3, r0
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d003      	beq.n	8011cc4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011cbc:	4b06      	ldr	r3, [pc, #24]	; (8011cd8 <SysTick_Handler+0x40>)
 8011cbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011cc2:	601a      	str	r2, [r3, #0]
 8011cc4:	2300      	movs	r3, #0
 8011cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011cc8:	683b      	ldr	r3, [r7, #0]
 8011cca:	f383 8811 	msr	BASEPRI, r3
}
 8011cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011cd0:	bf00      	nop
 8011cd2:	3708      	adds	r7, #8
 8011cd4:	46bd      	mov	sp, r7
 8011cd6:	bd80      	pop	{r7, pc}
 8011cd8:	e000ed04 	.word	0xe000ed04

08011cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011cdc:	b480      	push	{r7}
 8011cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011ce0:	4b0b      	ldr	r3, [pc, #44]	; (8011d10 <vPortSetupTimerInterrupt+0x34>)
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011ce6:	4b0b      	ldr	r3, [pc, #44]	; (8011d14 <vPortSetupTimerInterrupt+0x38>)
 8011ce8:	2200      	movs	r2, #0
 8011cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011cec:	4b0a      	ldr	r3, [pc, #40]	; (8011d18 <vPortSetupTimerInterrupt+0x3c>)
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	4a0a      	ldr	r2, [pc, #40]	; (8011d1c <vPortSetupTimerInterrupt+0x40>)
 8011cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8011cf6:	099b      	lsrs	r3, r3, #6
 8011cf8:	4a09      	ldr	r2, [pc, #36]	; (8011d20 <vPortSetupTimerInterrupt+0x44>)
 8011cfa:	3b01      	subs	r3, #1
 8011cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011cfe:	4b04      	ldr	r3, [pc, #16]	; (8011d10 <vPortSetupTimerInterrupt+0x34>)
 8011d00:	2207      	movs	r2, #7
 8011d02:	601a      	str	r2, [r3, #0]
}
 8011d04:	bf00      	nop
 8011d06:	46bd      	mov	sp, r7
 8011d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d0c:	4770      	bx	lr
 8011d0e:	bf00      	nop
 8011d10:	e000e010 	.word	0xe000e010
 8011d14:	e000e018 	.word	0xe000e018
 8011d18:	20000000 	.word	0x20000000
 8011d1c:	10624dd3 	.word	0x10624dd3
 8011d20:	e000e014 	.word	0xe000e014

08011d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011d24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011d34 <vPortEnableVFP+0x10>
 8011d28:	6801      	ldr	r1, [r0, #0]
 8011d2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8011d2e:	6001      	str	r1, [r0, #0]
 8011d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011d32:	bf00      	nop
 8011d34:	e000ed88 	.word	0xe000ed88

08011d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011d38:	b480      	push	{r7}
 8011d3a:	b085      	sub	sp, #20
 8011d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011d3e:	f3ef 8305 	mrs	r3, IPSR
 8011d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	2b0f      	cmp	r3, #15
 8011d48:	d914      	bls.n	8011d74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011d4a:	4a17      	ldr	r2, [pc, #92]	; (8011da8 <vPortValidateInterruptPriority+0x70>)
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	4413      	add	r3, r2
 8011d50:	781b      	ldrb	r3, [r3, #0]
 8011d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011d54:	4b15      	ldr	r3, [pc, #84]	; (8011dac <vPortValidateInterruptPriority+0x74>)
 8011d56:	781b      	ldrb	r3, [r3, #0]
 8011d58:	7afa      	ldrb	r2, [r7, #11]
 8011d5a:	429a      	cmp	r2, r3
 8011d5c:	d20a      	bcs.n	8011d74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8011d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d62:	f383 8811 	msr	BASEPRI, r3
 8011d66:	f3bf 8f6f 	isb	sy
 8011d6a:	f3bf 8f4f 	dsb	sy
 8011d6e:	607b      	str	r3, [r7, #4]
}
 8011d70:	bf00      	nop
 8011d72:	e7fe      	b.n	8011d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011d74:	4b0e      	ldr	r3, [pc, #56]	; (8011db0 <vPortValidateInterruptPriority+0x78>)
 8011d76:	681b      	ldr	r3, [r3, #0]
 8011d78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8011d7c:	4b0d      	ldr	r3, [pc, #52]	; (8011db4 <vPortValidateInterruptPriority+0x7c>)
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	429a      	cmp	r2, r3
 8011d82:	d90a      	bls.n	8011d9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8011d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d88:	f383 8811 	msr	BASEPRI, r3
 8011d8c:	f3bf 8f6f 	isb	sy
 8011d90:	f3bf 8f4f 	dsb	sy
 8011d94:	603b      	str	r3, [r7, #0]
}
 8011d96:	bf00      	nop
 8011d98:	e7fe      	b.n	8011d98 <vPortValidateInterruptPriority+0x60>
	}
 8011d9a:	bf00      	nop
 8011d9c:	3714      	adds	r7, #20
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da4:	4770      	bx	lr
 8011da6:	bf00      	nop
 8011da8:	e000e3f0 	.word	0xe000e3f0
 8011dac:	20000d04 	.word	0x20000d04
 8011db0:	e000ed0c 	.word	0xe000ed0c
 8011db4:	20000d08 	.word	0x20000d08

08011db8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b08a      	sub	sp, #40	; 0x28
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011dc4:	f7fe ffe0 	bl	8010d88 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011dc8:	4b5b      	ldr	r3, [pc, #364]	; (8011f38 <pvPortMalloc+0x180>)
 8011dca:	681b      	ldr	r3, [r3, #0]
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d101      	bne.n	8011dd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011dd0:	f000 f920 	bl	8012014 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011dd4:	4b59      	ldr	r3, [pc, #356]	; (8011f3c <pvPortMalloc+0x184>)
 8011dd6:	681a      	ldr	r2, [r3, #0]
 8011dd8:	687b      	ldr	r3, [r7, #4]
 8011dda:	4013      	ands	r3, r2
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	f040 8093 	bne.w	8011f08 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011de2:	687b      	ldr	r3, [r7, #4]
 8011de4:	2b00      	cmp	r3, #0
 8011de6:	d01d      	beq.n	8011e24 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8011de8:	2208      	movs	r2, #8
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	4413      	add	r3, r2
 8011dee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	f003 0307 	and.w	r3, r3, #7
 8011df6:	2b00      	cmp	r3, #0
 8011df8:	d014      	beq.n	8011e24 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011dfa:	687b      	ldr	r3, [r7, #4]
 8011dfc:	f023 0307 	bic.w	r3, r3, #7
 8011e00:	3308      	adds	r3, #8
 8011e02:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e04:	687b      	ldr	r3, [r7, #4]
 8011e06:	f003 0307 	and.w	r3, r3, #7
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d00a      	beq.n	8011e24 <pvPortMalloc+0x6c>
	__asm volatile
 8011e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e12:	f383 8811 	msr	BASEPRI, r3
 8011e16:	f3bf 8f6f 	isb	sy
 8011e1a:	f3bf 8f4f 	dsb	sy
 8011e1e:	617b      	str	r3, [r7, #20]
}
 8011e20:	bf00      	nop
 8011e22:	e7fe      	b.n	8011e22 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011e24:	687b      	ldr	r3, [r7, #4]
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	d06e      	beq.n	8011f08 <pvPortMalloc+0x150>
 8011e2a:	4b45      	ldr	r3, [pc, #276]	; (8011f40 <pvPortMalloc+0x188>)
 8011e2c:	681b      	ldr	r3, [r3, #0]
 8011e2e:	687a      	ldr	r2, [r7, #4]
 8011e30:	429a      	cmp	r2, r3
 8011e32:	d869      	bhi.n	8011f08 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011e34:	4b43      	ldr	r3, [pc, #268]	; (8011f44 <pvPortMalloc+0x18c>)
 8011e36:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011e38:	4b42      	ldr	r3, [pc, #264]	; (8011f44 <pvPortMalloc+0x18c>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011e3e:	e004      	b.n	8011e4a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8011e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e42:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e4c:	685b      	ldr	r3, [r3, #4]
 8011e4e:	687a      	ldr	r2, [r7, #4]
 8011e50:	429a      	cmp	r2, r3
 8011e52:	d903      	bls.n	8011e5c <pvPortMalloc+0xa4>
 8011e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d1f1      	bne.n	8011e40 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011e5c:	4b36      	ldr	r3, [pc, #216]	; (8011f38 <pvPortMalloc+0x180>)
 8011e5e:	681b      	ldr	r3, [r3, #0]
 8011e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e62:	429a      	cmp	r2, r3
 8011e64:	d050      	beq.n	8011f08 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011e66:	6a3b      	ldr	r3, [r7, #32]
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	2208      	movs	r2, #8
 8011e6c:	4413      	add	r3, r2
 8011e6e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011e70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e72:	681a      	ldr	r2, [r3, #0]
 8011e74:	6a3b      	ldr	r3, [r7, #32]
 8011e76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e7a:	685a      	ldr	r2, [r3, #4]
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	1ad2      	subs	r2, r2, r3
 8011e80:	2308      	movs	r3, #8
 8011e82:	005b      	lsls	r3, r3, #1
 8011e84:	429a      	cmp	r2, r3
 8011e86:	d91f      	bls.n	8011ec8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e8a:	687b      	ldr	r3, [r7, #4]
 8011e8c:	4413      	add	r3, r2
 8011e8e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011e90:	69bb      	ldr	r3, [r7, #24]
 8011e92:	f003 0307 	and.w	r3, r3, #7
 8011e96:	2b00      	cmp	r3, #0
 8011e98:	d00a      	beq.n	8011eb0 <pvPortMalloc+0xf8>
	__asm volatile
 8011e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e9e:	f383 8811 	msr	BASEPRI, r3
 8011ea2:	f3bf 8f6f 	isb	sy
 8011ea6:	f3bf 8f4f 	dsb	sy
 8011eaa:	613b      	str	r3, [r7, #16]
}
 8011eac:	bf00      	nop
 8011eae:	e7fe      	b.n	8011eae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eb2:	685a      	ldr	r2, [r3, #4]
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	1ad2      	subs	r2, r2, r3
 8011eb8:	69bb      	ldr	r3, [r7, #24]
 8011eba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ebe:	687a      	ldr	r2, [r7, #4]
 8011ec0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011ec2:	69b8      	ldr	r0, [r7, #24]
 8011ec4:	f000 f908 	bl	80120d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011ec8:	4b1d      	ldr	r3, [pc, #116]	; (8011f40 <pvPortMalloc+0x188>)
 8011eca:	681a      	ldr	r2, [r3, #0]
 8011ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ece:	685b      	ldr	r3, [r3, #4]
 8011ed0:	1ad3      	subs	r3, r2, r3
 8011ed2:	4a1b      	ldr	r2, [pc, #108]	; (8011f40 <pvPortMalloc+0x188>)
 8011ed4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011ed6:	4b1a      	ldr	r3, [pc, #104]	; (8011f40 <pvPortMalloc+0x188>)
 8011ed8:	681a      	ldr	r2, [r3, #0]
 8011eda:	4b1b      	ldr	r3, [pc, #108]	; (8011f48 <pvPortMalloc+0x190>)
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	429a      	cmp	r2, r3
 8011ee0:	d203      	bcs.n	8011eea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011ee2:	4b17      	ldr	r3, [pc, #92]	; (8011f40 <pvPortMalloc+0x188>)
 8011ee4:	681b      	ldr	r3, [r3, #0]
 8011ee6:	4a18      	ldr	r2, [pc, #96]	; (8011f48 <pvPortMalloc+0x190>)
 8011ee8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011eec:	685a      	ldr	r2, [r3, #4]
 8011eee:	4b13      	ldr	r3, [pc, #76]	; (8011f3c <pvPortMalloc+0x184>)
 8011ef0:	681b      	ldr	r3, [r3, #0]
 8011ef2:	431a      	orrs	r2, r3
 8011ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ef6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011efa:	2200      	movs	r2, #0
 8011efc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011efe:	4b13      	ldr	r3, [pc, #76]	; (8011f4c <pvPortMalloc+0x194>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	3301      	adds	r3, #1
 8011f04:	4a11      	ldr	r2, [pc, #68]	; (8011f4c <pvPortMalloc+0x194>)
 8011f06:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011f08:	f7fe ff4c 	bl	8010da4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011f0c:	69fb      	ldr	r3, [r7, #28]
 8011f0e:	f003 0307 	and.w	r3, r3, #7
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d00a      	beq.n	8011f2c <pvPortMalloc+0x174>
	__asm volatile
 8011f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f1a:	f383 8811 	msr	BASEPRI, r3
 8011f1e:	f3bf 8f6f 	isb	sy
 8011f22:	f3bf 8f4f 	dsb	sy
 8011f26:	60fb      	str	r3, [r7, #12]
}
 8011f28:	bf00      	nop
 8011f2a:	e7fe      	b.n	8011f2a <pvPortMalloc+0x172>
	return pvReturn;
 8011f2c:	69fb      	ldr	r3, [r7, #28]
}
 8011f2e:	4618      	mov	r0, r3
 8011f30:	3728      	adds	r7, #40	; 0x28
 8011f32:	46bd      	mov	sp, r7
 8011f34:	bd80      	pop	{r7, pc}
 8011f36:	bf00      	nop
 8011f38:	20010714 	.word	0x20010714
 8011f3c:	20010728 	.word	0x20010728
 8011f40:	20010718 	.word	0x20010718
 8011f44:	2001070c 	.word	0x2001070c
 8011f48:	2001071c 	.word	0x2001071c
 8011f4c:	20010720 	.word	0x20010720

08011f50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011f50:	b580      	push	{r7, lr}
 8011f52:	b086      	sub	sp, #24
 8011f54:	af00      	add	r7, sp, #0
 8011f56:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d04d      	beq.n	8011ffe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011f62:	2308      	movs	r3, #8
 8011f64:	425b      	negs	r3, r3
 8011f66:	697a      	ldr	r2, [r7, #20]
 8011f68:	4413      	add	r3, r2
 8011f6a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011f6c:	697b      	ldr	r3, [r7, #20]
 8011f6e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011f70:	693b      	ldr	r3, [r7, #16]
 8011f72:	685a      	ldr	r2, [r3, #4]
 8011f74:	4b24      	ldr	r3, [pc, #144]	; (8012008 <vPortFree+0xb8>)
 8011f76:	681b      	ldr	r3, [r3, #0]
 8011f78:	4013      	ands	r3, r2
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d10a      	bne.n	8011f94 <vPortFree+0x44>
	__asm volatile
 8011f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f82:	f383 8811 	msr	BASEPRI, r3
 8011f86:	f3bf 8f6f 	isb	sy
 8011f8a:	f3bf 8f4f 	dsb	sy
 8011f8e:	60fb      	str	r3, [r7, #12]
}
 8011f90:	bf00      	nop
 8011f92:	e7fe      	b.n	8011f92 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	681b      	ldr	r3, [r3, #0]
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d00a      	beq.n	8011fb2 <vPortFree+0x62>
	__asm volatile
 8011f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fa0:	f383 8811 	msr	BASEPRI, r3
 8011fa4:	f3bf 8f6f 	isb	sy
 8011fa8:	f3bf 8f4f 	dsb	sy
 8011fac:	60bb      	str	r3, [r7, #8]
}
 8011fae:	bf00      	nop
 8011fb0:	e7fe      	b.n	8011fb0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011fb2:	693b      	ldr	r3, [r7, #16]
 8011fb4:	685a      	ldr	r2, [r3, #4]
 8011fb6:	4b14      	ldr	r3, [pc, #80]	; (8012008 <vPortFree+0xb8>)
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	4013      	ands	r3, r2
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d01e      	beq.n	8011ffe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011fc0:	693b      	ldr	r3, [r7, #16]
 8011fc2:	681b      	ldr	r3, [r3, #0]
 8011fc4:	2b00      	cmp	r3, #0
 8011fc6:	d11a      	bne.n	8011ffe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011fc8:	693b      	ldr	r3, [r7, #16]
 8011fca:	685a      	ldr	r2, [r3, #4]
 8011fcc:	4b0e      	ldr	r3, [pc, #56]	; (8012008 <vPortFree+0xb8>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	43db      	mvns	r3, r3
 8011fd2:	401a      	ands	r2, r3
 8011fd4:	693b      	ldr	r3, [r7, #16]
 8011fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011fd8:	f7fe fed6 	bl	8010d88 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011fdc:	693b      	ldr	r3, [r7, #16]
 8011fde:	685a      	ldr	r2, [r3, #4]
 8011fe0:	4b0a      	ldr	r3, [pc, #40]	; (801200c <vPortFree+0xbc>)
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	4413      	add	r3, r2
 8011fe6:	4a09      	ldr	r2, [pc, #36]	; (801200c <vPortFree+0xbc>)
 8011fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011fea:	6938      	ldr	r0, [r7, #16]
 8011fec:	f000 f874 	bl	80120d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011ff0:	4b07      	ldr	r3, [pc, #28]	; (8012010 <vPortFree+0xc0>)
 8011ff2:	681b      	ldr	r3, [r3, #0]
 8011ff4:	3301      	adds	r3, #1
 8011ff6:	4a06      	ldr	r2, [pc, #24]	; (8012010 <vPortFree+0xc0>)
 8011ff8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011ffa:	f7fe fed3 	bl	8010da4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011ffe:	bf00      	nop
 8012000:	3718      	adds	r7, #24
 8012002:	46bd      	mov	sp, r7
 8012004:	bd80      	pop	{r7, pc}
 8012006:	bf00      	nop
 8012008:	20010728 	.word	0x20010728
 801200c:	20010718 	.word	0x20010718
 8012010:	20010724 	.word	0x20010724

08012014 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012014:	b480      	push	{r7}
 8012016:	b085      	sub	sp, #20
 8012018:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801201a:	f44f 437a 	mov.w	r3, #64000	; 0xfa00
 801201e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012020:	4b27      	ldr	r3, [pc, #156]	; (80120c0 <prvHeapInit+0xac>)
 8012022:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	f003 0307 	and.w	r3, r3, #7
 801202a:	2b00      	cmp	r3, #0
 801202c:	d00c      	beq.n	8012048 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801202e:	68fb      	ldr	r3, [r7, #12]
 8012030:	3307      	adds	r3, #7
 8012032:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012034:	68fb      	ldr	r3, [r7, #12]
 8012036:	f023 0307 	bic.w	r3, r3, #7
 801203a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801203c:	68ba      	ldr	r2, [r7, #8]
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	1ad3      	subs	r3, r2, r3
 8012042:	4a1f      	ldr	r2, [pc, #124]	; (80120c0 <prvHeapInit+0xac>)
 8012044:	4413      	add	r3, r2
 8012046:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801204c:	4a1d      	ldr	r2, [pc, #116]	; (80120c4 <prvHeapInit+0xb0>)
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012052:	4b1c      	ldr	r3, [pc, #112]	; (80120c4 <prvHeapInit+0xb0>)
 8012054:	2200      	movs	r2, #0
 8012056:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	68ba      	ldr	r2, [r7, #8]
 801205c:	4413      	add	r3, r2
 801205e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012060:	2208      	movs	r2, #8
 8012062:	68fb      	ldr	r3, [r7, #12]
 8012064:	1a9b      	subs	r3, r3, r2
 8012066:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	f023 0307 	bic.w	r3, r3, #7
 801206e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012070:	68fb      	ldr	r3, [r7, #12]
 8012072:	4a15      	ldr	r2, [pc, #84]	; (80120c8 <prvHeapInit+0xb4>)
 8012074:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012076:	4b14      	ldr	r3, [pc, #80]	; (80120c8 <prvHeapInit+0xb4>)
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	2200      	movs	r2, #0
 801207c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801207e:	4b12      	ldr	r3, [pc, #72]	; (80120c8 <prvHeapInit+0xb4>)
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	2200      	movs	r2, #0
 8012084:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801208a:	683b      	ldr	r3, [r7, #0]
 801208c:	68fa      	ldr	r2, [r7, #12]
 801208e:	1ad2      	subs	r2, r2, r3
 8012090:	683b      	ldr	r3, [r7, #0]
 8012092:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012094:	4b0c      	ldr	r3, [pc, #48]	; (80120c8 <prvHeapInit+0xb4>)
 8012096:	681a      	ldr	r2, [r3, #0]
 8012098:	683b      	ldr	r3, [r7, #0]
 801209a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801209c:	683b      	ldr	r3, [r7, #0]
 801209e:	685b      	ldr	r3, [r3, #4]
 80120a0:	4a0a      	ldr	r2, [pc, #40]	; (80120cc <prvHeapInit+0xb8>)
 80120a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80120a4:	683b      	ldr	r3, [r7, #0]
 80120a6:	685b      	ldr	r3, [r3, #4]
 80120a8:	4a09      	ldr	r2, [pc, #36]	; (80120d0 <prvHeapInit+0xbc>)
 80120aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80120ac:	4b09      	ldr	r3, [pc, #36]	; (80120d4 <prvHeapInit+0xc0>)
 80120ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80120b2:	601a      	str	r2, [r3, #0]
}
 80120b4:	bf00      	nop
 80120b6:	3714      	adds	r7, #20
 80120b8:	46bd      	mov	sp, r7
 80120ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120be:	4770      	bx	lr
 80120c0:	20000d0c 	.word	0x20000d0c
 80120c4:	2001070c 	.word	0x2001070c
 80120c8:	20010714 	.word	0x20010714
 80120cc:	2001071c 	.word	0x2001071c
 80120d0:	20010718 	.word	0x20010718
 80120d4:	20010728 	.word	0x20010728

080120d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80120d8:	b480      	push	{r7}
 80120da:	b085      	sub	sp, #20
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80120e0:	4b28      	ldr	r3, [pc, #160]	; (8012184 <prvInsertBlockIntoFreeList+0xac>)
 80120e2:	60fb      	str	r3, [r7, #12]
 80120e4:	e002      	b.n	80120ec <prvInsertBlockIntoFreeList+0x14>
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	60fb      	str	r3, [r7, #12]
 80120ec:	68fb      	ldr	r3, [r7, #12]
 80120ee:	681b      	ldr	r3, [r3, #0]
 80120f0:	687a      	ldr	r2, [r7, #4]
 80120f2:	429a      	cmp	r2, r3
 80120f4:	d8f7      	bhi.n	80120e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80120fa:	68fb      	ldr	r3, [r7, #12]
 80120fc:	685b      	ldr	r3, [r3, #4]
 80120fe:	68ba      	ldr	r2, [r7, #8]
 8012100:	4413      	add	r3, r2
 8012102:	687a      	ldr	r2, [r7, #4]
 8012104:	429a      	cmp	r2, r3
 8012106:	d108      	bne.n	801211a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	685a      	ldr	r2, [r3, #4]
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	685b      	ldr	r3, [r3, #4]
 8012110:	441a      	add	r2, r3
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012116:	68fb      	ldr	r3, [r7, #12]
 8012118:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	685b      	ldr	r3, [r3, #4]
 8012122:	68ba      	ldr	r2, [r7, #8]
 8012124:	441a      	add	r2, r3
 8012126:	68fb      	ldr	r3, [r7, #12]
 8012128:	681b      	ldr	r3, [r3, #0]
 801212a:	429a      	cmp	r2, r3
 801212c:	d118      	bne.n	8012160 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801212e:	68fb      	ldr	r3, [r7, #12]
 8012130:	681a      	ldr	r2, [r3, #0]
 8012132:	4b15      	ldr	r3, [pc, #84]	; (8012188 <prvInsertBlockIntoFreeList+0xb0>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	429a      	cmp	r2, r3
 8012138:	d00d      	beq.n	8012156 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	685a      	ldr	r2, [r3, #4]
 801213e:	68fb      	ldr	r3, [r7, #12]
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	685b      	ldr	r3, [r3, #4]
 8012144:	441a      	add	r2, r3
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801214a:	68fb      	ldr	r3, [r7, #12]
 801214c:	681b      	ldr	r3, [r3, #0]
 801214e:	681a      	ldr	r2, [r3, #0]
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	601a      	str	r2, [r3, #0]
 8012154:	e008      	b.n	8012168 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012156:	4b0c      	ldr	r3, [pc, #48]	; (8012188 <prvInsertBlockIntoFreeList+0xb0>)
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	687b      	ldr	r3, [r7, #4]
 801215c:	601a      	str	r2, [r3, #0]
 801215e:	e003      	b.n	8012168 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	681a      	ldr	r2, [r3, #0]
 8012164:	687b      	ldr	r3, [r7, #4]
 8012166:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012168:	68fa      	ldr	r2, [r7, #12]
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	429a      	cmp	r2, r3
 801216e:	d002      	beq.n	8012176 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	687a      	ldr	r2, [r7, #4]
 8012174:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012176:	bf00      	nop
 8012178:	3714      	adds	r7, #20
 801217a:	46bd      	mov	sp, r7
 801217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012180:	4770      	bx	lr
 8012182:	bf00      	nop
 8012184:	2001070c 	.word	0x2001070c
 8012188:	20010714 	.word	0x20010714

0801218c <__errno>:
 801218c:	4b01      	ldr	r3, [pc, #4]	; (8012194 <__errno+0x8>)
 801218e:	6818      	ldr	r0, [r3, #0]
 8012190:	4770      	bx	lr
 8012192:	bf00      	nop
 8012194:	20000510 	.word	0x20000510

08012198 <std>:
 8012198:	2300      	movs	r3, #0
 801219a:	b510      	push	{r4, lr}
 801219c:	4604      	mov	r4, r0
 801219e:	e9c0 3300 	strd	r3, r3, [r0]
 80121a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80121a6:	6083      	str	r3, [r0, #8]
 80121a8:	8181      	strh	r1, [r0, #12]
 80121aa:	6643      	str	r3, [r0, #100]	; 0x64
 80121ac:	81c2      	strh	r2, [r0, #14]
 80121ae:	6183      	str	r3, [r0, #24]
 80121b0:	4619      	mov	r1, r3
 80121b2:	2208      	movs	r2, #8
 80121b4:	305c      	adds	r0, #92	; 0x5c
 80121b6:	f000 f91a 	bl	80123ee <memset>
 80121ba:	4b05      	ldr	r3, [pc, #20]	; (80121d0 <std+0x38>)
 80121bc:	6263      	str	r3, [r4, #36]	; 0x24
 80121be:	4b05      	ldr	r3, [pc, #20]	; (80121d4 <std+0x3c>)
 80121c0:	62a3      	str	r3, [r4, #40]	; 0x28
 80121c2:	4b05      	ldr	r3, [pc, #20]	; (80121d8 <std+0x40>)
 80121c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80121c6:	4b05      	ldr	r3, [pc, #20]	; (80121dc <std+0x44>)
 80121c8:	6224      	str	r4, [r4, #32]
 80121ca:	6323      	str	r3, [r4, #48]	; 0x30
 80121cc:	bd10      	pop	{r4, pc}
 80121ce:	bf00      	nop
 80121d0:	08013001 	.word	0x08013001
 80121d4:	08013023 	.word	0x08013023
 80121d8:	0801305b 	.word	0x0801305b
 80121dc:	0801307f 	.word	0x0801307f

080121e0 <_cleanup_r>:
 80121e0:	4901      	ldr	r1, [pc, #4]	; (80121e8 <_cleanup_r+0x8>)
 80121e2:	f000 b8af 	b.w	8012344 <_fwalk_reent>
 80121e6:	bf00      	nop
 80121e8:	0801405d 	.word	0x0801405d

080121ec <__sfmoreglue>:
 80121ec:	b570      	push	{r4, r5, r6, lr}
 80121ee:	1e4a      	subs	r2, r1, #1
 80121f0:	2568      	movs	r5, #104	; 0x68
 80121f2:	4355      	muls	r5, r2
 80121f4:	460e      	mov	r6, r1
 80121f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80121fa:	f000 f901 	bl	8012400 <_malloc_r>
 80121fe:	4604      	mov	r4, r0
 8012200:	b140      	cbz	r0, 8012214 <__sfmoreglue+0x28>
 8012202:	2100      	movs	r1, #0
 8012204:	e9c0 1600 	strd	r1, r6, [r0]
 8012208:	300c      	adds	r0, #12
 801220a:	60a0      	str	r0, [r4, #8]
 801220c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012210:	f000 f8ed 	bl	80123ee <memset>
 8012214:	4620      	mov	r0, r4
 8012216:	bd70      	pop	{r4, r5, r6, pc}

08012218 <__sfp_lock_acquire>:
 8012218:	4801      	ldr	r0, [pc, #4]	; (8012220 <__sfp_lock_acquire+0x8>)
 801221a:	f000 b8d8 	b.w	80123ce <__retarget_lock_acquire_recursive>
 801221e:	bf00      	nop
 8012220:	20010a90 	.word	0x20010a90

08012224 <__sfp_lock_release>:
 8012224:	4801      	ldr	r0, [pc, #4]	; (801222c <__sfp_lock_release+0x8>)
 8012226:	f000 b8d3 	b.w	80123d0 <__retarget_lock_release_recursive>
 801222a:	bf00      	nop
 801222c:	20010a90 	.word	0x20010a90

08012230 <__sinit_lock_acquire>:
 8012230:	4801      	ldr	r0, [pc, #4]	; (8012238 <__sinit_lock_acquire+0x8>)
 8012232:	f000 b8cc 	b.w	80123ce <__retarget_lock_acquire_recursive>
 8012236:	bf00      	nop
 8012238:	20010a8b 	.word	0x20010a8b

0801223c <__sinit_lock_release>:
 801223c:	4801      	ldr	r0, [pc, #4]	; (8012244 <__sinit_lock_release+0x8>)
 801223e:	f000 b8c7 	b.w	80123d0 <__retarget_lock_release_recursive>
 8012242:	bf00      	nop
 8012244:	20010a8b 	.word	0x20010a8b

08012248 <__sinit>:
 8012248:	b510      	push	{r4, lr}
 801224a:	4604      	mov	r4, r0
 801224c:	f7ff fff0 	bl	8012230 <__sinit_lock_acquire>
 8012250:	69a3      	ldr	r3, [r4, #24]
 8012252:	b11b      	cbz	r3, 801225c <__sinit+0x14>
 8012254:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012258:	f7ff bff0 	b.w	801223c <__sinit_lock_release>
 801225c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012260:	6523      	str	r3, [r4, #80]	; 0x50
 8012262:	4b13      	ldr	r3, [pc, #76]	; (80122b0 <__sinit+0x68>)
 8012264:	4a13      	ldr	r2, [pc, #76]	; (80122b4 <__sinit+0x6c>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	62a2      	str	r2, [r4, #40]	; 0x28
 801226a:	42a3      	cmp	r3, r4
 801226c:	bf04      	itt	eq
 801226e:	2301      	moveq	r3, #1
 8012270:	61a3      	streq	r3, [r4, #24]
 8012272:	4620      	mov	r0, r4
 8012274:	f000 f820 	bl	80122b8 <__sfp>
 8012278:	6060      	str	r0, [r4, #4]
 801227a:	4620      	mov	r0, r4
 801227c:	f000 f81c 	bl	80122b8 <__sfp>
 8012280:	60a0      	str	r0, [r4, #8]
 8012282:	4620      	mov	r0, r4
 8012284:	f000 f818 	bl	80122b8 <__sfp>
 8012288:	2200      	movs	r2, #0
 801228a:	60e0      	str	r0, [r4, #12]
 801228c:	2104      	movs	r1, #4
 801228e:	6860      	ldr	r0, [r4, #4]
 8012290:	f7ff ff82 	bl	8012198 <std>
 8012294:	68a0      	ldr	r0, [r4, #8]
 8012296:	2201      	movs	r2, #1
 8012298:	2109      	movs	r1, #9
 801229a:	f7ff ff7d 	bl	8012198 <std>
 801229e:	68e0      	ldr	r0, [r4, #12]
 80122a0:	2202      	movs	r2, #2
 80122a2:	2112      	movs	r1, #18
 80122a4:	f7ff ff78 	bl	8012198 <std>
 80122a8:	2301      	movs	r3, #1
 80122aa:	61a3      	str	r3, [r4, #24]
 80122ac:	e7d2      	b.n	8012254 <__sinit+0xc>
 80122ae:	bf00      	nop
 80122b0:	08015b64 	.word	0x08015b64
 80122b4:	080121e1 	.word	0x080121e1

080122b8 <__sfp>:
 80122b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80122ba:	4607      	mov	r7, r0
 80122bc:	f7ff ffac 	bl	8012218 <__sfp_lock_acquire>
 80122c0:	4b1e      	ldr	r3, [pc, #120]	; (801233c <__sfp+0x84>)
 80122c2:	681e      	ldr	r6, [r3, #0]
 80122c4:	69b3      	ldr	r3, [r6, #24]
 80122c6:	b913      	cbnz	r3, 80122ce <__sfp+0x16>
 80122c8:	4630      	mov	r0, r6
 80122ca:	f7ff ffbd 	bl	8012248 <__sinit>
 80122ce:	3648      	adds	r6, #72	; 0x48
 80122d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80122d4:	3b01      	subs	r3, #1
 80122d6:	d503      	bpl.n	80122e0 <__sfp+0x28>
 80122d8:	6833      	ldr	r3, [r6, #0]
 80122da:	b30b      	cbz	r3, 8012320 <__sfp+0x68>
 80122dc:	6836      	ldr	r6, [r6, #0]
 80122de:	e7f7      	b.n	80122d0 <__sfp+0x18>
 80122e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80122e4:	b9d5      	cbnz	r5, 801231c <__sfp+0x64>
 80122e6:	4b16      	ldr	r3, [pc, #88]	; (8012340 <__sfp+0x88>)
 80122e8:	60e3      	str	r3, [r4, #12]
 80122ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80122ee:	6665      	str	r5, [r4, #100]	; 0x64
 80122f0:	f000 f86c 	bl	80123cc <__retarget_lock_init_recursive>
 80122f4:	f7ff ff96 	bl	8012224 <__sfp_lock_release>
 80122f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80122fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012300:	6025      	str	r5, [r4, #0]
 8012302:	61a5      	str	r5, [r4, #24]
 8012304:	2208      	movs	r2, #8
 8012306:	4629      	mov	r1, r5
 8012308:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801230c:	f000 f86f 	bl	80123ee <memset>
 8012310:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012314:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012318:	4620      	mov	r0, r4
 801231a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801231c:	3468      	adds	r4, #104	; 0x68
 801231e:	e7d9      	b.n	80122d4 <__sfp+0x1c>
 8012320:	2104      	movs	r1, #4
 8012322:	4638      	mov	r0, r7
 8012324:	f7ff ff62 	bl	80121ec <__sfmoreglue>
 8012328:	4604      	mov	r4, r0
 801232a:	6030      	str	r0, [r6, #0]
 801232c:	2800      	cmp	r0, #0
 801232e:	d1d5      	bne.n	80122dc <__sfp+0x24>
 8012330:	f7ff ff78 	bl	8012224 <__sfp_lock_release>
 8012334:	230c      	movs	r3, #12
 8012336:	603b      	str	r3, [r7, #0]
 8012338:	e7ee      	b.n	8012318 <__sfp+0x60>
 801233a:	bf00      	nop
 801233c:	08015b64 	.word	0x08015b64
 8012340:	ffff0001 	.word	0xffff0001

08012344 <_fwalk_reent>:
 8012344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012348:	4606      	mov	r6, r0
 801234a:	4688      	mov	r8, r1
 801234c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012350:	2700      	movs	r7, #0
 8012352:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012356:	f1b9 0901 	subs.w	r9, r9, #1
 801235a:	d505      	bpl.n	8012368 <_fwalk_reent+0x24>
 801235c:	6824      	ldr	r4, [r4, #0]
 801235e:	2c00      	cmp	r4, #0
 8012360:	d1f7      	bne.n	8012352 <_fwalk_reent+0xe>
 8012362:	4638      	mov	r0, r7
 8012364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012368:	89ab      	ldrh	r3, [r5, #12]
 801236a:	2b01      	cmp	r3, #1
 801236c:	d907      	bls.n	801237e <_fwalk_reent+0x3a>
 801236e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012372:	3301      	adds	r3, #1
 8012374:	d003      	beq.n	801237e <_fwalk_reent+0x3a>
 8012376:	4629      	mov	r1, r5
 8012378:	4630      	mov	r0, r6
 801237a:	47c0      	blx	r8
 801237c:	4307      	orrs	r7, r0
 801237e:	3568      	adds	r5, #104	; 0x68
 8012380:	e7e9      	b.n	8012356 <_fwalk_reent+0x12>
	...

08012384 <__libc_init_array>:
 8012384:	b570      	push	{r4, r5, r6, lr}
 8012386:	4d0d      	ldr	r5, [pc, #52]	; (80123bc <__libc_init_array+0x38>)
 8012388:	4c0d      	ldr	r4, [pc, #52]	; (80123c0 <__libc_init_array+0x3c>)
 801238a:	1b64      	subs	r4, r4, r5
 801238c:	10a4      	asrs	r4, r4, #2
 801238e:	2600      	movs	r6, #0
 8012390:	42a6      	cmp	r6, r4
 8012392:	d109      	bne.n	80123a8 <__libc_init_array+0x24>
 8012394:	4d0b      	ldr	r5, [pc, #44]	; (80123c4 <__libc_init_array+0x40>)
 8012396:	4c0c      	ldr	r4, [pc, #48]	; (80123c8 <__libc_init_array+0x44>)
 8012398:	f002 ff06 	bl	80151a8 <_init>
 801239c:	1b64      	subs	r4, r4, r5
 801239e:	10a4      	asrs	r4, r4, #2
 80123a0:	2600      	movs	r6, #0
 80123a2:	42a6      	cmp	r6, r4
 80123a4:	d105      	bne.n	80123b2 <__libc_init_array+0x2e>
 80123a6:	bd70      	pop	{r4, r5, r6, pc}
 80123a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80123ac:	4798      	blx	r3
 80123ae:	3601      	adds	r6, #1
 80123b0:	e7ee      	b.n	8012390 <__libc_init_array+0xc>
 80123b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80123b6:	4798      	blx	r3
 80123b8:	3601      	adds	r6, #1
 80123ba:	e7f2      	b.n	80123a2 <__libc_init_array+0x1e>
 80123bc:	08015eec 	.word	0x08015eec
 80123c0:	08015eec 	.word	0x08015eec
 80123c4:	08015eec 	.word	0x08015eec
 80123c8:	08015ef0 	.word	0x08015ef0

080123cc <__retarget_lock_init_recursive>:
 80123cc:	4770      	bx	lr

080123ce <__retarget_lock_acquire_recursive>:
 80123ce:	4770      	bx	lr

080123d0 <__retarget_lock_release_recursive>:
 80123d0:	4770      	bx	lr

080123d2 <memcpy>:
 80123d2:	440a      	add	r2, r1
 80123d4:	4291      	cmp	r1, r2
 80123d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80123da:	d100      	bne.n	80123de <memcpy+0xc>
 80123dc:	4770      	bx	lr
 80123de:	b510      	push	{r4, lr}
 80123e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80123e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80123e8:	4291      	cmp	r1, r2
 80123ea:	d1f9      	bne.n	80123e0 <memcpy+0xe>
 80123ec:	bd10      	pop	{r4, pc}

080123ee <memset>:
 80123ee:	4402      	add	r2, r0
 80123f0:	4603      	mov	r3, r0
 80123f2:	4293      	cmp	r3, r2
 80123f4:	d100      	bne.n	80123f8 <memset+0xa>
 80123f6:	4770      	bx	lr
 80123f8:	f803 1b01 	strb.w	r1, [r3], #1
 80123fc:	e7f9      	b.n	80123f2 <memset+0x4>
	...

08012400 <_malloc_r>:
 8012400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012402:	1ccd      	adds	r5, r1, #3
 8012404:	f025 0503 	bic.w	r5, r5, #3
 8012408:	3508      	adds	r5, #8
 801240a:	2d0c      	cmp	r5, #12
 801240c:	bf38      	it	cc
 801240e:	250c      	movcc	r5, #12
 8012410:	2d00      	cmp	r5, #0
 8012412:	4606      	mov	r6, r0
 8012414:	db01      	blt.n	801241a <_malloc_r+0x1a>
 8012416:	42a9      	cmp	r1, r5
 8012418:	d903      	bls.n	8012422 <_malloc_r+0x22>
 801241a:	230c      	movs	r3, #12
 801241c:	6033      	str	r3, [r6, #0]
 801241e:	2000      	movs	r0, #0
 8012420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012422:	f001 fed9 	bl	80141d8 <__malloc_lock>
 8012426:	4921      	ldr	r1, [pc, #132]	; (80124ac <_malloc_r+0xac>)
 8012428:	680a      	ldr	r2, [r1, #0]
 801242a:	4614      	mov	r4, r2
 801242c:	b99c      	cbnz	r4, 8012456 <_malloc_r+0x56>
 801242e:	4f20      	ldr	r7, [pc, #128]	; (80124b0 <_malloc_r+0xb0>)
 8012430:	683b      	ldr	r3, [r7, #0]
 8012432:	b923      	cbnz	r3, 801243e <_malloc_r+0x3e>
 8012434:	4621      	mov	r1, r4
 8012436:	4630      	mov	r0, r6
 8012438:	f000 fd9e 	bl	8012f78 <_sbrk_r>
 801243c:	6038      	str	r0, [r7, #0]
 801243e:	4629      	mov	r1, r5
 8012440:	4630      	mov	r0, r6
 8012442:	f000 fd99 	bl	8012f78 <_sbrk_r>
 8012446:	1c43      	adds	r3, r0, #1
 8012448:	d123      	bne.n	8012492 <_malloc_r+0x92>
 801244a:	230c      	movs	r3, #12
 801244c:	6033      	str	r3, [r6, #0]
 801244e:	4630      	mov	r0, r6
 8012450:	f001 fec8 	bl	80141e4 <__malloc_unlock>
 8012454:	e7e3      	b.n	801241e <_malloc_r+0x1e>
 8012456:	6823      	ldr	r3, [r4, #0]
 8012458:	1b5b      	subs	r3, r3, r5
 801245a:	d417      	bmi.n	801248c <_malloc_r+0x8c>
 801245c:	2b0b      	cmp	r3, #11
 801245e:	d903      	bls.n	8012468 <_malloc_r+0x68>
 8012460:	6023      	str	r3, [r4, #0]
 8012462:	441c      	add	r4, r3
 8012464:	6025      	str	r5, [r4, #0]
 8012466:	e004      	b.n	8012472 <_malloc_r+0x72>
 8012468:	6863      	ldr	r3, [r4, #4]
 801246a:	42a2      	cmp	r2, r4
 801246c:	bf0c      	ite	eq
 801246e:	600b      	streq	r3, [r1, #0]
 8012470:	6053      	strne	r3, [r2, #4]
 8012472:	4630      	mov	r0, r6
 8012474:	f001 feb6 	bl	80141e4 <__malloc_unlock>
 8012478:	f104 000b 	add.w	r0, r4, #11
 801247c:	1d23      	adds	r3, r4, #4
 801247e:	f020 0007 	bic.w	r0, r0, #7
 8012482:	1ac2      	subs	r2, r0, r3
 8012484:	d0cc      	beq.n	8012420 <_malloc_r+0x20>
 8012486:	1a1b      	subs	r3, r3, r0
 8012488:	50a3      	str	r3, [r4, r2]
 801248a:	e7c9      	b.n	8012420 <_malloc_r+0x20>
 801248c:	4622      	mov	r2, r4
 801248e:	6864      	ldr	r4, [r4, #4]
 8012490:	e7cc      	b.n	801242c <_malloc_r+0x2c>
 8012492:	1cc4      	adds	r4, r0, #3
 8012494:	f024 0403 	bic.w	r4, r4, #3
 8012498:	42a0      	cmp	r0, r4
 801249a:	d0e3      	beq.n	8012464 <_malloc_r+0x64>
 801249c:	1a21      	subs	r1, r4, r0
 801249e:	4630      	mov	r0, r6
 80124a0:	f000 fd6a 	bl	8012f78 <_sbrk_r>
 80124a4:	3001      	adds	r0, #1
 80124a6:	d1dd      	bne.n	8012464 <_malloc_r+0x64>
 80124a8:	e7cf      	b.n	801244a <_malloc_r+0x4a>
 80124aa:	bf00      	nop
 80124ac:	2001072c 	.word	0x2001072c
 80124b0:	20010730 	.word	0x20010730

080124b4 <__cvt>:
 80124b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80124b8:	ec55 4b10 	vmov	r4, r5, d0
 80124bc:	2d00      	cmp	r5, #0
 80124be:	460e      	mov	r6, r1
 80124c0:	4619      	mov	r1, r3
 80124c2:	462b      	mov	r3, r5
 80124c4:	bfbb      	ittet	lt
 80124c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80124ca:	461d      	movlt	r5, r3
 80124cc:	2300      	movge	r3, #0
 80124ce:	232d      	movlt	r3, #45	; 0x2d
 80124d0:	700b      	strb	r3, [r1, #0]
 80124d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80124d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80124d8:	4691      	mov	r9, r2
 80124da:	f023 0820 	bic.w	r8, r3, #32
 80124de:	bfbc      	itt	lt
 80124e0:	4622      	movlt	r2, r4
 80124e2:	4614      	movlt	r4, r2
 80124e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80124e8:	d005      	beq.n	80124f6 <__cvt+0x42>
 80124ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80124ee:	d100      	bne.n	80124f2 <__cvt+0x3e>
 80124f0:	3601      	adds	r6, #1
 80124f2:	2102      	movs	r1, #2
 80124f4:	e000      	b.n	80124f8 <__cvt+0x44>
 80124f6:	2103      	movs	r1, #3
 80124f8:	ab03      	add	r3, sp, #12
 80124fa:	9301      	str	r3, [sp, #4]
 80124fc:	ab02      	add	r3, sp, #8
 80124fe:	9300      	str	r3, [sp, #0]
 8012500:	ec45 4b10 	vmov	d0, r4, r5
 8012504:	4653      	mov	r3, sl
 8012506:	4632      	mov	r2, r6
 8012508:	f000 ff36 	bl	8013378 <_dtoa_r>
 801250c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8012510:	4607      	mov	r7, r0
 8012512:	d102      	bne.n	801251a <__cvt+0x66>
 8012514:	f019 0f01 	tst.w	r9, #1
 8012518:	d022      	beq.n	8012560 <__cvt+0xac>
 801251a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801251e:	eb07 0906 	add.w	r9, r7, r6
 8012522:	d110      	bne.n	8012546 <__cvt+0x92>
 8012524:	783b      	ldrb	r3, [r7, #0]
 8012526:	2b30      	cmp	r3, #48	; 0x30
 8012528:	d10a      	bne.n	8012540 <__cvt+0x8c>
 801252a:	2200      	movs	r2, #0
 801252c:	2300      	movs	r3, #0
 801252e:	4620      	mov	r0, r4
 8012530:	4629      	mov	r1, r5
 8012532:	f7ee fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 8012536:	b918      	cbnz	r0, 8012540 <__cvt+0x8c>
 8012538:	f1c6 0601 	rsb	r6, r6, #1
 801253c:	f8ca 6000 	str.w	r6, [sl]
 8012540:	f8da 3000 	ldr.w	r3, [sl]
 8012544:	4499      	add	r9, r3
 8012546:	2200      	movs	r2, #0
 8012548:	2300      	movs	r3, #0
 801254a:	4620      	mov	r0, r4
 801254c:	4629      	mov	r1, r5
 801254e:	f7ee fabb 	bl	8000ac8 <__aeabi_dcmpeq>
 8012552:	b108      	cbz	r0, 8012558 <__cvt+0xa4>
 8012554:	f8cd 900c 	str.w	r9, [sp, #12]
 8012558:	2230      	movs	r2, #48	; 0x30
 801255a:	9b03      	ldr	r3, [sp, #12]
 801255c:	454b      	cmp	r3, r9
 801255e:	d307      	bcc.n	8012570 <__cvt+0xbc>
 8012560:	9b03      	ldr	r3, [sp, #12]
 8012562:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012564:	1bdb      	subs	r3, r3, r7
 8012566:	4638      	mov	r0, r7
 8012568:	6013      	str	r3, [r2, #0]
 801256a:	b004      	add	sp, #16
 801256c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012570:	1c59      	adds	r1, r3, #1
 8012572:	9103      	str	r1, [sp, #12]
 8012574:	701a      	strb	r2, [r3, #0]
 8012576:	e7f0      	b.n	801255a <__cvt+0xa6>

08012578 <__exponent>:
 8012578:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801257a:	4603      	mov	r3, r0
 801257c:	2900      	cmp	r1, #0
 801257e:	bfb8      	it	lt
 8012580:	4249      	neglt	r1, r1
 8012582:	f803 2b02 	strb.w	r2, [r3], #2
 8012586:	bfb4      	ite	lt
 8012588:	222d      	movlt	r2, #45	; 0x2d
 801258a:	222b      	movge	r2, #43	; 0x2b
 801258c:	2909      	cmp	r1, #9
 801258e:	7042      	strb	r2, [r0, #1]
 8012590:	dd2a      	ble.n	80125e8 <__exponent+0x70>
 8012592:	f10d 0407 	add.w	r4, sp, #7
 8012596:	46a4      	mov	ip, r4
 8012598:	270a      	movs	r7, #10
 801259a:	46a6      	mov	lr, r4
 801259c:	460a      	mov	r2, r1
 801259e:	fb91 f6f7 	sdiv	r6, r1, r7
 80125a2:	fb07 1516 	mls	r5, r7, r6, r1
 80125a6:	3530      	adds	r5, #48	; 0x30
 80125a8:	2a63      	cmp	r2, #99	; 0x63
 80125aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80125ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80125b2:	4631      	mov	r1, r6
 80125b4:	dcf1      	bgt.n	801259a <__exponent+0x22>
 80125b6:	3130      	adds	r1, #48	; 0x30
 80125b8:	f1ae 0502 	sub.w	r5, lr, #2
 80125bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80125c0:	1c44      	adds	r4, r0, #1
 80125c2:	4629      	mov	r1, r5
 80125c4:	4561      	cmp	r1, ip
 80125c6:	d30a      	bcc.n	80125de <__exponent+0x66>
 80125c8:	f10d 0209 	add.w	r2, sp, #9
 80125cc:	eba2 020e 	sub.w	r2, r2, lr
 80125d0:	4565      	cmp	r5, ip
 80125d2:	bf88      	it	hi
 80125d4:	2200      	movhi	r2, #0
 80125d6:	4413      	add	r3, r2
 80125d8:	1a18      	subs	r0, r3, r0
 80125da:	b003      	add	sp, #12
 80125dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80125de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80125e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80125e6:	e7ed      	b.n	80125c4 <__exponent+0x4c>
 80125e8:	2330      	movs	r3, #48	; 0x30
 80125ea:	3130      	adds	r1, #48	; 0x30
 80125ec:	7083      	strb	r3, [r0, #2]
 80125ee:	70c1      	strb	r1, [r0, #3]
 80125f0:	1d03      	adds	r3, r0, #4
 80125f2:	e7f1      	b.n	80125d8 <__exponent+0x60>

080125f4 <_printf_float>:
 80125f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125f8:	ed2d 8b02 	vpush	{d8}
 80125fc:	b08d      	sub	sp, #52	; 0x34
 80125fe:	460c      	mov	r4, r1
 8012600:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8012604:	4616      	mov	r6, r2
 8012606:	461f      	mov	r7, r3
 8012608:	4605      	mov	r5, r0
 801260a:	f001 fd63 	bl	80140d4 <_localeconv_r>
 801260e:	f8d0 a000 	ldr.w	sl, [r0]
 8012612:	4650      	mov	r0, sl
 8012614:	f7ed fddc 	bl	80001d0 <strlen>
 8012618:	2300      	movs	r3, #0
 801261a:	930a      	str	r3, [sp, #40]	; 0x28
 801261c:	6823      	ldr	r3, [r4, #0]
 801261e:	9305      	str	r3, [sp, #20]
 8012620:	f8d8 3000 	ldr.w	r3, [r8]
 8012624:	f894 b018 	ldrb.w	fp, [r4, #24]
 8012628:	3307      	adds	r3, #7
 801262a:	f023 0307 	bic.w	r3, r3, #7
 801262e:	f103 0208 	add.w	r2, r3, #8
 8012632:	f8c8 2000 	str.w	r2, [r8]
 8012636:	e9d3 2300 	ldrd	r2, r3, [r3]
 801263a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801263e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8012642:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8012646:	9307      	str	r3, [sp, #28]
 8012648:	f8cd 8018 	str.w	r8, [sp, #24]
 801264c:	ee08 0a10 	vmov	s16, r0
 8012650:	4b9f      	ldr	r3, [pc, #636]	; (80128d0 <_printf_float+0x2dc>)
 8012652:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012656:	f04f 32ff 	mov.w	r2, #4294967295
 801265a:	f7ee fa67 	bl	8000b2c <__aeabi_dcmpun>
 801265e:	bb88      	cbnz	r0, 80126c4 <_printf_float+0xd0>
 8012660:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012664:	4b9a      	ldr	r3, [pc, #616]	; (80128d0 <_printf_float+0x2dc>)
 8012666:	f04f 32ff 	mov.w	r2, #4294967295
 801266a:	f7ee fa41 	bl	8000af0 <__aeabi_dcmple>
 801266e:	bb48      	cbnz	r0, 80126c4 <_printf_float+0xd0>
 8012670:	2200      	movs	r2, #0
 8012672:	2300      	movs	r3, #0
 8012674:	4640      	mov	r0, r8
 8012676:	4649      	mov	r1, r9
 8012678:	f7ee fa30 	bl	8000adc <__aeabi_dcmplt>
 801267c:	b110      	cbz	r0, 8012684 <_printf_float+0x90>
 801267e:	232d      	movs	r3, #45	; 0x2d
 8012680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012684:	4b93      	ldr	r3, [pc, #588]	; (80128d4 <_printf_float+0x2e0>)
 8012686:	4894      	ldr	r0, [pc, #592]	; (80128d8 <_printf_float+0x2e4>)
 8012688:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801268c:	bf94      	ite	ls
 801268e:	4698      	movls	r8, r3
 8012690:	4680      	movhi	r8, r0
 8012692:	2303      	movs	r3, #3
 8012694:	6123      	str	r3, [r4, #16]
 8012696:	9b05      	ldr	r3, [sp, #20]
 8012698:	f023 0204 	bic.w	r2, r3, #4
 801269c:	6022      	str	r2, [r4, #0]
 801269e:	f04f 0900 	mov.w	r9, #0
 80126a2:	9700      	str	r7, [sp, #0]
 80126a4:	4633      	mov	r3, r6
 80126a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80126a8:	4621      	mov	r1, r4
 80126aa:	4628      	mov	r0, r5
 80126ac:	f000 f9d8 	bl	8012a60 <_printf_common>
 80126b0:	3001      	adds	r0, #1
 80126b2:	f040 8090 	bne.w	80127d6 <_printf_float+0x1e2>
 80126b6:	f04f 30ff 	mov.w	r0, #4294967295
 80126ba:	b00d      	add	sp, #52	; 0x34
 80126bc:	ecbd 8b02 	vpop	{d8}
 80126c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126c4:	4642      	mov	r2, r8
 80126c6:	464b      	mov	r3, r9
 80126c8:	4640      	mov	r0, r8
 80126ca:	4649      	mov	r1, r9
 80126cc:	f7ee fa2e 	bl	8000b2c <__aeabi_dcmpun>
 80126d0:	b140      	cbz	r0, 80126e4 <_printf_float+0xf0>
 80126d2:	464b      	mov	r3, r9
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	bfbc      	itt	lt
 80126d8:	232d      	movlt	r3, #45	; 0x2d
 80126da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80126de:	487f      	ldr	r0, [pc, #508]	; (80128dc <_printf_float+0x2e8>)
 80126e0:	4b7f      	ldr	r3, [pc, #508]	; (80128e0 <_printf_float+0x2ec>)
 80126e2:	e7d1      	b.n	8012688 <_printf_float+0x94>
 80126e4:	6863      	ldr	r3, [r4, #4]
 80126e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80126ea:	9206      	str	r2, [sp, #24]
 80126ec:	1c5a      	adds	r2, r3, #1
 80126ee:	d13f      	bne.n	8012770 <_printf_float+0x17c>
 80126f0:	2306      	movs	r3, #6
 80126f2:	6063      	str	r3, [r4, #4]
 80126f4:	9b05      	ldr	r3, [sp, #20]
 80126f6:	6861      	ldr	r1, [r4, #4]
 80126f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80126fc:	2300      	movs	r3, #0
 80126fe:	9303      	str	r3, [sp, #12]
 8012700:	ab0a      	add	r3, sp, #40	; 0x28
 8012702:	e9cd b301 	strd	fp, r3, [sp, #4]
 8012706:	ab09      	add	r3, sp, #36	; 0x24
 8012708:	ec49 8b10 	vmov	d0, r8, r9
 801270c:	9300      	str	r3, [sp, #0]
 801270e:	6022      	str	r2, [r4, #0]
 8012710:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8012714:	4628      	mov	r0, r5
 8012716:	f7ff fecd 	bl	80124b4 <__cvt>
 801271a:	9b06      	ldr	r3, [sp, #24]
 801271c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801271e:	2b47      	cmp	r3, #71	; 0x47
 8012720:	4680      	mov	r8, r0
 8012722:	d108      	bne.n	8012736 <_printf_float+0x142>
 8012724:	1cc8      	adds	r0, r1, #3
 8012726:	db02      	blt.n	801272e <_printf_float+0x13a>
 8012728:	6863      	ldr	r3, [r4, #4]
 801272a:	4299      	cmp	r1, r3
 801272c:	dd41      	ble.n	80127b2 <_printf_float+0x1be>
 801272e:	f1ab 0b02 	sub.w	fp, fp, #2
 8012732:	fa5f fb8b 	uxtb.w	fp, fp
 8012736:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801273a:	d820      	bhi.n	801277e <_printf_float+0x18a>
 801273c:	3901      	subs	r1, #1
 801273e:	465a      	mov	r2, fp
 8012740:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8012744:	9109      	str	r1, [sp, #36]	; 0x24
 8012746:	f7ff ff17 	bl	8012578 <__exponent>
 801274a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801274c:	1813      	adds	r3, r2, r0
 801274e:	2a01      	cmp	r2, #1
 8012750:	4681      	mov	r9, r0
 8012752:	6123      	str	r3, [r4, #16]
 8012754:	dc02      	bgt.n	801275c <_printf_float+0x168>
 8012756:	6822      	ldr	r2, [r4, #0]
 8012758:	07d2      	lsls	r2, r2, #31
 801275a:	d501      	bpl.n	8012760 <_printf_float+0x16c>
 801275c:	3301      	adds	r3, #1
 801275e:	6123      	str	r3, [r4, #16]
 8012760:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8012764:	2b00      	cmp	r3, #0
 8012766:	d09c      	beq.n	80126a2 <_printf_float+0xae>
 8012768:	232d      	movs	r3, #45	; 0x2d
 801276a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801276e:	e798      	b.n	80126a2 <_printf_float+0xae>
 8012770:	9a06      	ldr	r2, [sp, #24]
 8012772:	2a47      	cmp	r2, #71	; 0x47
 8012774:	d1be      	bne.n	80126f4 <_printf_float+0x100>
 8012776:	2b00      	cmp	r3, #0
 8012778:	d1bc      	bne.n	80126f4 <_printf_float+0x100>
 801277a:	2301      	movs	r3, #1
 801277c:	e7b9      	b.n	80126f2 <_printf_float+0xfe>
 801277e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8012782:	d118      	bne.n	80127b6 <_printf_float+0x1c2>
 8012784:	2900      	cmp	r1, #0
 8012786:	6863      	ldr	r3, [r4, #4]
 8012788:	dd0b      	ble.n	80127a2 <_printf_float+0x1ae>
 801278a:	6121      	str	r1, [r4, #16]
 801278c:	b913      	cbnz	r3, 8012794 <_printf_float+0x1a0>
 801278e:	6822      	ldr	r2, [r4, #0]
 8012790:	07d0      	lsls	r0, r2, #31
 8012792:	d502      	bpl.n	801279a <_printf_float+0x1a6>
 8012794:	3301      	adds	r3, #1
 8012796:	440b      	add	r3, r1
 8012798:	6123      	str	r3, [r4, #16]
 801279a:	65a1      	str	r1, [r4, #88]	; 0x58
 801279c:	f04f 0900 	mov.w	r9, #0
 80127a0:	e7de      	b.n	8012760 <_printf_float+0x16c>
 80127a2:	b913      	cbnz	r3, 80127aa <_printf_float+0x1b6>
 80127a4:	6822      	ldr	r2, [r4, #0]
 80127a6:	07d2      	lsls	r2, r2, #31
 80127a8:	d501      	bpl.n	80127ae <_printf_float+0x1ba>
 80127aa:	3302      	adds	r3, #2
 80127ac:	e7f4      	b.n	8012798 <_printf_float+0x1a4>
 80127ae:	2301      	movs	r3, #1
 80127b0:	e7f2      	b.n	8012798 <_printf_float+0x1a4>
 80127b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80127b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127b8:	4299      	cmp	r1, r3
 80127ba:	db05      	blt.n	80127c8 <_printf_float+0x1d4>
 80127bc:	6823      	ldr	r3, [r4, #0]
 80127be:	6121      	str	r1, [r4, #16]
 80127c0:	07d8      	lsls	r0, r3, #31
 80127c2:	d5ea      	bpl.n	801279a <_printf_float+0x1a6>
 80127c4:	1c4b      	adds	r3, r1, #1
 80127c6:	e7e7      	b.n	8012798 <_printf_float+0x1a4>
 80127c8:	2900      	cmp	r1, #0
 80127ca:	bfd4      	ite	le
 80127cc:	f1c1 0202 	rsble	r2, r1, #2
 80127d0:	2201      	movgt	r2, #1
 80127d2:	4413      	add	r3, r2
 80127d4:	e7e0      	b.n	8012798 <_printf_float+0x1a4>
 80127d6:	6823      	ldr	r3, [r4, #0]
 80127d8:	055a      	lsls	r2, r3, #21
 80127da:	d407      	bmi.n	80127ec <_printf_float+0x1f8>
 80127dc:	6923      	ldr	r3, [r4, #16]
 80127de:	4642      	mov	r2, r8
 80127e0:	4631      	mov	r1, r6
 80127e2:	4628      	mov	r0, r5
 80127e4:	47b8      	blx	r7
 80127e6:	3001      	adds	r0, #1
 80127e8:	d12c      	bne.n	8012844 <_printf_float+0x250>
 80127ea:	e764      	b.n	80126b6 <_printf_float+0xc2>
 80127ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80127f0:	f240 80e0 	bls.w	80129b4 <_printf_float+0x3c0>
 80127f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80127f8:	2200      	movs	r2, #0
 80127fa:	2300      	movs	r3, #0
 80127fc:	f7ee f964 	bl	8000ac8 <__aeabi_dcmpeq>
 8012800:	2800      	cmp	r0, #0
 8012802:	d034      	beq.n	801286e <_printf_float+0x27a>
 8012804:	4a37      	ldr	r2, [pc, #220]	; (80128e4 <_printf_float+0x2f0>)
 8012806:	2301      	movs	r3, #1
 8012808:	4631      	mov	r1, r6
 801280a:	4628      	mov	r0, r5
 801280c:	47b8      	blx	r7
 801280e:	3001      	adds	r0, #1
 8012810:	f43f af51 	beq.w	80126b6 <_printf_float+0xc2>
 8012814:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012818:	429a      	cmp	r2, r3
 801281a:	db02      	blt.n	8012822 <_printf_float+0x22e>
 801281c:	6823      	ldr	r3, [r4, #0]
 801281e:	07d8      	lsls	r0, r3, #31
 8012820:	d510      	bpl.n	8012844 <_printf_float+0x250>
 8012822:	ee18 3a10 	vmov	r3, s16
 8012826:	4652      	mov	r2, sl
 8012828:	4631      	mov	r1, r6
 801282a:	4628      	mov	r0, r5
 801282c:	47b8      	blx	r7
 801282e:	3001      	adds	r0, #1
 8012830:	f43f af41 	beq.w	80126b6 <_printf_float+0xc2>
 8012834:	f04f 0800 	mov.w	r8, #0
 8012838:	f104 091a 	add.w	r9, r4, #26
 801283c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801283e:	3b01      	subs	r3, #1
 8012840:	4543      	cmp	r3, r8
 8012842:	dc09      	bgt.n	8012858 <_printf_float+0x264>
 8012844:	6823      	ldr	r3, [r4, #0]
 8012846:	079b      	lsls	r3, r3, #30
 8012848:	f100 8105 	bmi.w	8012a56 <_printf_float+0x462>
 801284c:	68e0      	ldr	r0, [r4, #12]
 801284e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012850:	4298      	cmp	r0, r3
 8012852:	bfb8      	it	lt
 8012854:	4618      	movlt	r0, r3
 8012856:	e730      	b.n	80126ba <_printf_float+0xc6>
 8012858:	2301      	movs	r3, #1
 801285a:	464a      	mov	r2, r9
 801285c:	4631      	mov	r1, r6
 801285e:	4628      	mov	r0, r5
 8012860:	47b8      	blx	r7
 8012862:	3001      	adds	r0, #1
 8012864:	f43f af27 	beq.w	80126b6 <_printf_float+0xc2>
 8012868:	f108 0801 	add.w	r8, r8, #1
 801286c:	e7e6      	b.n	801283c <_printf_float+0x248>
 801286e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012870:	2b00      	cmp	r3, #0
 8012872:	dc39      	bgt.n	80128e8 <_printf_float+0x2f4>
 8012874:	4a1b      	ldr	r2, [pc, #108]	; (80128e4 <_printf_float+0x2f0>)
 8012876:	2301      	movs	r3, #1
 8012878:	4631      	mov	r1, r6
 801287a:	4628      	mov	r0, r5
 801287c:	47b8      	blx	r7
 801287e:	3001      	adds	r0, #1
 8012880:	f43f af19 	beq.w	80126b6 <_printf_float+0xc2>
 8012884:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012888:	4313      	orrs	r3, r2
 801288a:	d102      	bne.n	8012892 <_printf_float+0x29e>
 801288c:	6823      	ldr	r3, [r4, #0]
 801288e:	07d9      	lsls	r1, r3, #31
 8012890:	d5d8      	bpl.n	8012844 <_printf_float+0x250>
 8012892:	ee18 3a10 	vmov	r3, s16
 8012896:	4652      	mov	r2, sl
 8012898:	4631      	mov	r1, r6
 801289a:	4628      	mov	r0, r5
 801289c:	47b8      	blx	r7
 801289e:	3001      	adds	r0, #1
 80128a0:	f43f af09 	beq.w	80126b6 <_printf_float+0xc2>
 80128a4:	f04f 0900 	mov.w	r9, #0
 80128a8:	f104 0a1a 	add.w	sl, r4, #26
 80128ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80128ae:	425b      	negs	r3, r3
 80128b0:	454b      	cmp	r3, r9
 80128b2:	dc01      	bgt.n	80128b8 <_printf_float+0x2c4>
 80128b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80128b6:	e792      	b.n	80127de <_printf_float+0x1ea>
 80128b8:	2301      	movs	r3, #1
 80128ba:	4652      	mov	r2, sl
 80128bc:	4631      	mov	r1, r6
 80128be:	4628      	mov	r0, r5
 80128c0:	47b8      	blx	r7
 80128c2:	3001      	adds	r0, #1
 80128c4:	f43f aef7 	beq.w	80126b6 <_printf_float+0xc2>
 80128c8:	f109 0901 	add.w	r9, r9, #1
 80128cc:	e7ee      	b.n	80128ac <_printf_float+0x2b8>
 80128ce:	bf00      	nop
 80128d0:	7fefffff 	.word	0x7fefffff
 80128d4:	08015b68 	.word	0x08015b68
 80128d8:	08015b6c 	.word	0x08015b6c
 80128dc:	08015b74 	.word	0x08015b74
 80128e0:	08015b70 	.word	0x08015b70
 80128e4:	08015b78 	.word	0x08015b78
 80128e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80128ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80128ec:	429a      	cmp	r2, r3
 80128ee:	bfa8      	it	ge
 80128f0:	461a      	movge	r2, r3
 80128f2:	2a00      	cmp	r2, #0
 80128f4:	4691      	mov	r9, r2
 80128f6:	dc37      	bgt.n	8012968 <_printf_float+0x374>
 80128f8:	f04f 0b00 	mov.w	fp, #0
 80128fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012900:	f104 021a 	add.w	r2, r4, #26
 8012904:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8012906:	9305      	str	r3, [sp, #20]
 8012908:	eba3 0309 	sub.w	r3, r3, r9
 801290c:	455b      	cmp	r3, fp
 801290e:	dc33      	bgt.n	8012978 <_printf_float+0x384>
 8012910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012914:	429a      	cmp	r2, r3
 8012916:	db3b      	blt.n	8012990 <_printf_float+0x39c>
 8012918:	6823      	ldr	r3, [r4, #0]
 801291a:	07da      	lsls	r2, r3, #31
 801291c:	d438      	bmi.n	8012990 <_printf_float+0x39c>
 801291e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012920:	9b05      	ldr	r3, [sp, #20]
 8012922:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012924:	1ad3      	subs	r3, r2, r3
 8012926:	eba2 0901 	sub.w	r9, r2, r1
 801292a:	4599      	cmp	r9, r3
 801292c:	bfa8      	it	ge
 801292e:	4699      	movge	r9, r3
 8012930:	f1b9 0f00 	cmp.w	r9, #0
 8012934:	dc35      	bgt.n	80129a2 <_printf_float+0x3ae>
 8012936:	f04f 0800 	mov.w	r8, #0
 801293a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801293e:	f104 0a1a 	add.w	sl, r4, #26
 8012942:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012946:	1a9b      	subs	r3, r3, r2
 8012948:	eba3 0309 	sub.w	r3, r3, r9
 801294c:	4543      	cmp	r3, r8
 801294e:	f77f af79 	ble.w	8012844 <_printf_float+0x250>
 8012952:	2301      	movs	r3, #1
 8012954:	4652      	mov	r2, sl
 8012956:	4631      	mov	r1, r6
 8012958:	4628      	mov	r0, r5
 801295a:	47b8      	blx	r7
 801295c:	3001      	adds	r0, #1
 801295e:	f43f aeaa 	beq.w	80126b6 <_printf_float+0xc2>
 8012962:	f108 0801 	add.w	r8, r8, #1
 8012966:	e7ec      	b.n	8012942 <_printf_float+0x34e>
 8012968:	4613      	mov	r3, r2
 801296a:	4631      	mov	r1, r6
 801296c:	4642      	mov	r2, r8
 801296e:	4628      	mov	r0, r5
 8012970:	47b8      	blx	r7
 8012972:	3001      	adds	r0, #1
 8012974:	d1c0      	bne.n	80128f8 <_printf_float+0x304>
 8012976:	e69e      	b.n	80126b6 <_printf_float+0xc2>
 8012978:	2301      	movs	r3, #1
 801297a:	4631      	mov	r1, r6
 801297c:	4628      	mov	r0, r5
 801297e:	9205      	str	r2, [sp, #20]
 8012980:	47b8      	blx	r7
 8012982:	3001      	adds	r0, #1
 8012984:	f43f ae97 	beq.w	80126b6 <_printf_float+0xc2>
 8012988:	9a05      	ldr	r2, [sp, #20]
 801298a:	f10b 0b01 	add.w	fp, fp, #1
 801298e:	e7b9      	b.n	8012904 <_printf_float+0x310>
 8012990:	ee18 3a10 	vmov	r3, s16
 8012994:	4652      	mov	r2, sl
 8012996:	4631      	mov	r1, r6
 8012998:	4628      	mov	r0, r5
 801299a:	47b8      	blx	r7
 801299c:	3001      	adds	r0, #1
 801299e:	d1be      	bne.n	801291e <_printf_float+0x32a>
 80129a0:	e689      	b.n	80126b6 <_printf_float+0xc2>
 80129a2:	9a05      	ldr	r2, [sp, #20]
 80129a4:	464b      	mov	r3, r9
 80129a6:	4442      	add	r2, r8
 80129a8:	4631      	mov	r1, r6
 80129aa:	4628      	mov	r0, r5
 80129ac:	47b8      	blx	r7
 80129ae:	3001      	adds	r0, #1
 80129b0:	d1c1      	bne.n	8012936 <_printf_float+0x342>
 80129b2:	e680      	b.n	80126b6 <_printf_float+0xc2>
 80129b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80129b6:	2a01      	cmp	r2, #1
 80129b8:	dc01      	bgt.n	80129be <_printf_float+0x3ca>
 80129ba:	07db      	lsls	r3, r3, #31
 80129bc:	d538      	bpl.n	8012a30 <_printf_float+0x43c>
 80129be:	2301      	movs	r3, #1
 80129c0:	4642      	mov	r2, r8
 80129c2:	4631      	mov	r1, r6
 80129c4:	4628      	mov	r0, r5
 80129c6:	47b8      	blx	r7
 80129c8:	3001      	adds	r0, #1
 80129ca:	f43f ae74 	beq.w	80126b6 <_printf_float+0xc2>
 80129ce:	ee18 3a10 	vmov	r3, s16
 80129d2:	4652      	mov	r2, sl
 80129d4:	4631      	mov	r1, r6
 80129d6:	4628      	mov	r0, r5
 80129d8:	47b8      	blx	r7
 80129da:	3001      	adds	r0, #1
 80129dc:	f43f ae6b 	beq.w	80126b6 <_printf_float+0xc2>
 80129e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80129e4:	2200      	movs	r2, #0
 80129e6:	2300      	movs	r3, #0
 80129e8:	f7ee f86e 	bl	8000ac8 <__aeabi_dcmpeq>
 80129ec:	b9d8      	cbnz	r0, 8012a26 <_printf_float+0x432>
 80129ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80129f0:	f108 0201 	add.w	r2, r8, #1
 80129f4:	3b01      	subs	r3, #1
 80129f6:	4631      	mov	r1, r6
 80129f8:	4628      	mov	r0, r5
 80129fa:	47b8      	blx	r7
 80129fc:	3001      	adds	r0, #1
 80129fe:	d10e      	bne.n	8012a1e <_printf_float+0x42a>
 8012a00:	e659      	b.n	80126b6 <_printf_float+0xc2>
 8012a02:	2301      	movs	r3, #1
 8012a04:	4652      	mov	r2, sl
 8012a06:	4631      	mov	r1, r6
 8012a08:	4628      	mov	r0, r5
 8012a0a:	47b8      	blx	r7
 8012a0c:	3001      	adds	r0, #1
 8012a0e:	f43f ae52 	beq.w	80126b6 <_printf_float+0xc2>
 8012a12:	f108 0801 	add.w	r8, r8, #1
 8012a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012a18:	3b01      	subs	r3, #1
 8012a1a:	4543      	cmp	r3, r8
 8012a1c:	dcf1      	bgt.n	8012a02 <_printf_float+0x40e>
 8012a1e:	464b      	mov	r3, r9
 8012a20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8012a24:	e6dc      	b.n	80127e0 <_printf_float+0x1ec>
 8012a26:	f04f 0800 	mov.w	r8, #0
 8012a2a:	f104 0a1a 	add.w	sl, r4, #26
 8012a2e:	e7f2      	b.n	8012a16 <_printf_float+0x422>
 8012a30:	2301      	movs	r3, #1
 8012a32:	4642      	mov	r2, r8
 8012a34:	e7df      	b.n	80129f6 <_printf_float+0x402>
 8012a36:	2301      	movs	r3, #1
 8012a38:	464a      	mov	r2, r9
 8012a3a:	4631      	mov	r1, r6
 8012a3c:	4628      	mov	r0, r5
 8012a3e:	47b8      	blx	r7
 8012a40:	3001      	adds	r0, #1
 8012a42:	f43f ae38 	beq.w	80126b6 <_printf_float+0xc2>
 8012a46:	f108 0801 	add.w	r8, r8, #1
 8012a4a:	68e3      	ldr	r3, [r4, #12]
 8012a4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012a4e:	1a5b      	subs	r3, r3, r1
 8012a50:	4543      	cmp	r3, r8
 8012a52:	dcf0      	bgt.n	8012a36 <_printf_float+0x442>
 8012a54:	e6fa      	b.n	801284c <_printf_float+0x258>
 8012a56:	f04f 0800 	mov.w	r8, #0
 8012a5a:	f104 0919 	add.w	r9, r4, #25
 8012a5e:	e7f4      	b.n	8012a4a <_printf_float+0x456>

08012a60 <_printf_common>:
 8012a60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a64:	4616      	mov	r6, r2
 8012a66:	4699      	mov	r9, r3
 8012a68:	688a      	ldr	r2, [r1, #8]
 8012a6a:	690b      	ldr	r3, [r1, #16]
 8012a6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012a70:	4293      	cmp	r3, r2
 8012a72:	bfb8      	it	lt
 8012a74:	4613      	movlt	r3, r2
 8012a76:	6033      	str	r3, [r6, #0]
 8012a78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012a7c:	4607      	mov	r7, r0
 8012a7e:	460c      	mov	r4, r1
 8012a80:	b10a      	cbz	r2, 8012a86 <_printf_common+0x26>
 8012a82:	3301      	adds	r3, #1
 8012a84:	6033      	str	r3, [r6, #0]
 8012a86:	6823      	ldr	r3, [r4, #0]
 8012a88:	0699      	lsls	r1, r3, #26
 8012a8a:	bf42      	ittt	mi
 8012a8c:	6833      	ldrmi	r3, [r6, #0]
 8012a8e:	3302      	addmi	r3, #2
 8012a90:	6033      	strmi	r3, [r6, #0]
 8012a92:	6825      	ldr	r5, [r4, #0]
 8012a94:	f015 0506 	ands.w	r5, r5, #6
 8012a98:	d106      	bne.n	8012aa8 <_printf_common+0x48>
 8012a9a:	f104 0a19 	add.w	sl, r4, #25
 8012a9e:	68e3      	ldr	r3, [r4, #12]
 8012aa0:	6832      	ldr	r2, [r6, #0]
 8012aa2:	1a9b      	subs	r3, r3, r2
 8012aa4:	42ab      	cmp	r3, r5
 8012aa6:	dc26      	bgt.n	8012af6 <_printf_common+0x96>
 8012aa8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012aac:	1e13      	subs	r3, r2, #0
 8012aae:	6822      	ldr	r2, [r4, #0]
 8012ab0:	bf18      	it	ne
 8012ab2:	2301      	movne	r3, #1
 8012ab4:	0692      	lsls	r2, r2, #26
 8012ab6:	d42b      	bmi.n	8012b10 <_printf_common+0xb0>
 8012ab8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012abc:	4649      	mov	r1, r9
 8012abe:	4638      	mov	r0, r7
 8012ac0:	47c0      	blx	r8
 8012ac2:	3001      	adds	r0, #1
 8012ac4:	d01e      	beq.n	8012b04 <_printf_common+0xa4>
 8012ac6:	6823      	ldr	r3, [r4, #0]
 8012ac8:	68e5      	ldr	r5, [r4, #12]
 8012aca:	6832      	ldr	r2, [r6, #0]
 8012acc:	f003 0306 	and.w	r3, r3, #6
 8012ad0:	2b04      	cmp	r3, #4
 8012ad2:	bf08      	it	eq
 8012ad4:	1aad      	subeq	r5, r5, r2
 8012ad6:	68a3      	ldr	r3, [r4, #8]
 8012ad8:	6922      	ldr	r2, [r4, #16]
 8012ada:	bf0c      	ite	eq
 8012adc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012ae0:	2500      	movne	r5, #0
 8012ae2:	4293      	cmp	r3, r2
 8012ae4:	bfc4      	itt	gt
 8012ae6:	1a9b      	subgt	r3, r3, r2
 8012ae8:	18ed      	addgt	r5, r5, r3
 8012aea:	2600      	movs	r6, #0
 8012aec:	341a      	adds	r4, #26
 8012aee:	42b5      	cmp	r5, r6
 8012af0:	d11a      	bne.n	8012b28 <_printf_common+0xc8>
 8012af2:	2000      	movs	r0, #0
 8012af4:	e008      	b.n	8012b08 <_printf_common+0xa8>
 8012af6:	2301      	movs	r3, #1
 8012af8:	4652      	mov	r2, sl
 8012afa:	4649      	mov	r1, r9
 8012afc:	4638      	mov	r0, r7
 8012afe:	47c0      	blx	r8
 8012b00:	3001      	adds	r0, #1
 8012b02:	d103      	bne.n	8012b0c <_printf_common+0xac>
 8012b04:	f04f 30ff 	mov.w	r0, #4294967295
 8012b08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b0c:	3501      	adds	r5, #1
 8012b0e:	e7c6      	b.n	8012a9e <_printf_common+0x3e>
 8012b10:	18e1      	adds	r1, r4, r3
 8012b12:	1c5a      	adds	r2, r3, #1
 8012b14:	2030      	movs	r0, #48	; 0x30
 8012b16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012b1a:	4422      	add	r2, r4
 8012b1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8012b20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8012b24:	3302      	adds	r3, #2
 8012b26:	e7c7      	b.n	8012ab8 <_printf_common+0x58>
 8012b28:	2301      	movs	r3, #1
 8012b2a:	4622      	mov	r2, r4
 8012b2c:	4649      	mov	r1, r9
 8012b2e:	4638      	mov	r0, r7
 8012b30:	47c0      	blx	r8
 8012b32:	3001      	adds	r0, #1
 8012b34:	d0e6      	beq.n	8012b04 <_printf_common+0xa4>
 8012b36:	3601      	adds	r6, #1
 8012b38:	e7d9      	b.n	8012aee <_printf_common+0x8e>
	...

08012b3c <_printf_i>:
 8012b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012b40:	460c      	mov	r4, r1
 8012b42:	4691      	mov	r9, r2
 8012b44:	7e27      	ldrb	r7, [r4, #24]
 8012b46:	990c      	ldr	r1, [sp, #48]	; 0x30
 8012b48:	2f78      	cmp	r7, #120	; 0x78
 8012b4a:	4680      	mov	r8, r0
 8012b4c:	469a      	mov	sl, r3
 8012b4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012b52:	d807      	bhi.n	8012b64 <_printf_i+0x28>
 8012b54:	2f62      	cmp	r7, #98	; 0x62
 8012b56:	d80a      	bhi.n	8012b6e <_printf_i+0x32>
 8012b58:	2f00      	cmp	r7, #0
 8012b5a:	f000 80d8 	beq.w	8012d0e <_printf_i+0x1d2>
 8012b5e:	2f58      	cmp	r7, #88	; 0x58
 8012b60:	f000 80a3 	beq.w	8012caa <_printf_i+0x16e>
 8012b64:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012b68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012b6c:	e03a      	b.n	8012be4 <_printf_i+0xa8>
 8012b6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012b72:	2b15      	cmp	r3, #21
 8012b74:	d8f6      	bhi.n	8012b64 <_printf_i+0x28>
 8012b76:	a001      	add	r0, pc, #4	; (adr r0, 8012b7c <_printf_i+0x40>)
 8012b78:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8012b7c:	08012bd5 	.word	0x08012bd5
 8012b80:	08012be9 	.word	0x08012be9
 8012b84:	08012b65 	.word	0x08012b65
 8012b88:	08012b65 	.word	0x08012b65
 8012b8c:	08012b65 	.word	0x08012b65
 8012b90:	08012b65 	.word	0x08012b65
 8012b94:	08012be9 	.word	0x08012be9
 8012b98:	08012b65 	.word	0x08012b65
 8012b9c:	08012b65 	.word	0x08012b65
 8012ba0:	08012b65 	.word	0x08012b65
 8012ba4:	08012b65 	.word	0x08012b65
 8012ba8:	08012cf5 	.word	0x08012cf5
 8012bac:	08012c19 	.word	0x08012c19
 8012bb0:	08012cd7 	.word	0x08012cd7
 8012bb4:	08012b65 	.word	0x08012b65
 8012bb8:	08012b65 	.word	0x08012b65
 8012bbc:	08012d17 	.word	0x08012d17
 8012bc0:	08012b65 	.word	0x08012b65
 8012bc4:	08012c19 	.word	0x08012c19
 8012bc8:	08012b65 	.word	0x08012b65
 8012bcc:	08012b65 	.word	0x08012b65
 8012bd0:	08012cdf 	.word	0x08012cdf
 8012bd4:	680b      	ldr	r3, [r1, #0]
 8012bd6:	1d1a      	adds	r2, r3, #4
 8012bd8:	681b      	ldr	r3, [r3, #0]
 8012bda:	600a      	str	r2, [r1, #0]
 8012bdc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012be0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012be4:	2301      	movs	r3, #1
 8012be6:	e0a3      	b.n	8012d30 <_printf_i+0x1f4>
 8012be8:	6825      	ldr	r5, [r4, #0]
 8012bea:	6808      	ldr	r0, [r1, #0]
 8012bec:	062e      	lsls	r6, r5, #24
 8012bee:	f100 0304 	add.w	r3, r0, #4
 8012bf2:	d50a      	bpl.n	8012c0a <_printf_i+0xce>
 8012bf4:	6805      	ldr	r5, [r0, #0]
 8012bf6:	600b      	str	r3, [r1, #0]
 8012bf8:	2d00      	cmp	r5, #0
 8012bfa:	da03      	bge.n	8012c04 <_printf_i+0xc8>
 8012bfc:	232d      	movs	r3, #45	; 0x2d
 8012bfe:	426d      	negs	r5, r5
 8012c00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012c04:	485e      	ldr	r0, [pc, #376]	; (8012d80 <_printf_i+0x244>)
 8012c06:	230a      	movs	r3, #10
 8012c08:	e019      	b.n	8012c3e <_printf_i+0x102>
 8012c0a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8012c0e:	6805      	ldr	r5, [r0, #0]
 8012c10:	600b      	str	r3, [r1, #0]
 8012c12:	bf18      	it	ne
 8012c14:	b22d      	sxthne	r5, r5
 8012c16:	e7ef      	b.n	8012bf8 <_printf_i+0xbc>
 8012c18:	680b      	ldr	r3, [r1, #0]
 8012c1a:	6825      	ldr	r5, [r4, #0]
 8012c1c:	1d18      	adds	r0, r3, #4
 8012c1e:	6008      	str	r0, [r1, #0]
 8012c20:	0628      	lsls	r0, r5, #24
 8012c22:	d501      	bpl.n	8012c28 <_printf_i+0xec>
 8012c24:	681d      	ldr	r5, [r3, #0]
 8012c26:	e002      	b.n	8012c2e <_printf_i+0xf2>
 8012c28:	0669      	lsls	r1, r5, #25
 8012c2a:	d5fb      	bpl.n	8012c24 <_printf_i+0xe8>
 8012c2c:	881d      	ldrh	r5, [r3, #0]
 8012c2e:	4854      	ldr	r0, [pc, #336]	; (8012d80 <_printf_i+0x244>)
 8012c30:	2f6f      	cmp	r7, #111	; 0x6f
 8012c32:	bf0c      	ite	eq
 8012c34:	2308      	moveq	r3, #8
 8012c36:	230a      	movne	r3, #10
 8012c38:	2100      	movs	r1, #0
 8012c3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012c3e:	6866      	ldr	r6, [r4, #4]
 8012c40:	60a6      	str	r6, [r4, #8]
 8012c42:	2e00      	cmp	r6, #0
 8012c44:	bfa2      	ittt	ge
 8012c46:	6821      	ldrge	r1, [r4, #0]
 8012c48:	f021 0104 	bicge.w	r1, r1, #4
 8012c4c:	6021      	strge	r1, [r4, #0]
 8012c4e:	b90d      	cbnz	r5, 8012c54 <_printf_i+0x118>
 8012c50:	2e00      	cmp	r6, #0
 8012c52:	d04d      	beq.n	8012cf0 <_printf_i+0x1b4>
 8012c54:	4616      	mov	r6, r2
 8012c56:	fbb5 f1f3 	udiv	r1, r5, r3
 8012c5a:	fb03 5711 	mls	r7, r3, r1, r5
 8012c5e:	5dc7      	ldrb	r7, [r0, r7]
 8012c60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012c64:	462f      	mov	r7, r5
 8012c66:	42bb      	cmp	r3, r7
 8012c68:	460d      	mov	r5, r1
 8012c6a:	d9f4      	bls.n	8012c56 <_printf_i+0x11a>
 8012c6c:	2b08      	cmp	r3, #8
 8012c6e:	d10b      	bne.n	8012c88 <_printf_i+0x14c>
 8012c70:	6823      	ldr	r3, [r4, #0]
 8012c72:	07df      	lsls	r7, r3, #31
 8012c74:	d508      	bpl.n	8012c88 <_printf_i+0x14c>
 8012c76:	6923      	ldr	r3, [r4, #16]
 8012c78:	6861      	ldr	r1, [r4, #4]
 8012c7a:	4299      	cmp	r1, r3
 8012c7c:	bfde      	ittt	le
 8012c7e:	2330      	movle	r3, #48	; 0x30
 8012c80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012c84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012c88:	1b92      	subs	r2, r2, r6
 8012c8a:	6122      	str	r2, [r4, #16]
 8012c8c:	f8cd a000 	str.w	sl, [sp]
 8012c90:	464b      	mov	r3, r9
 8012c92:	aa03      	add	r2, sp, #12
 8012c94:	4621      	mov	r1, r4
 8012c96:	4640      	mov	r0, r8
 8012c98:	f7ff fee2 	bl	8012a60 <_printf_common>
 8012c9c:	3001      	adds	r0, #1
 8012c9e:	d14c      	bne.n	8012d3a <_printf_i+0x1fe>
 8012ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ca4:	b004      	add	sp, #16
 8012ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012caa:	4835      	ldr	r0, [pc, #212]	; (8012d80 <_printf_i+0x244>)
 8012cac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012cb0:	6823      	ldr	r3, [r4, #0]
 8012cb2:	680e      	ldr	r6, [r1, #0]
 8012cb4:	061f      	lsls	r7, r3, #24
 8012cb6:	f856 5b04 	ldr.w	r5, [r6], #4
 8012cba:	600e      	str	r6, [r1, #0]
 8012cbc:	d514      	bpl.n	8012ce8 <_printf_i+0x1ac>
 8012cbe:	07d9      	lsls	r1, r3, #31
 8012cc0:	bf44      	itt	mi
 8012cc2:	f043 0320 	orrmi.w	r3, r3, #32
 8012cc6:	6023      	strmi	r3, [r4, #0]
 8012cc8:	b91d      	cbnz	r5, 8012cd2 <_printf_i+0x196>
 8012cca:	6823      	ldr	r3, [r4, #0]
 8012ccc:	f023 0320 	bic.w	r3, r3, #32
 8012cd0:	6023      	str	r3, [r4, #0]
 8012cd2:	2310      	movs	r3, #16
 8012cd4:	e7b0      	b.n	8012c38 <_printf_i+0xfc>
 8012cd6:	6823      	ldr	r3, [r4, #0]
 8012cd8:	f043 0320 	orr.w	r3, r3, #32
 8012cdc:	6023      	str	r3, [r4, #0]
 8012cde:	2378      	movs	r3, #120	; 0x78
 8012ce0:	4828      	ldr	r0, [pc, #160]	; (8012d84 <_printf_i+0x248>)
 8012ce2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012ce6:	e7e3      	b.n	8012cb0 <_printf_i+0x174>
 8012ce8:	065e      	lsls	r6, r3, #25
 8012cea:	bf48      	it	mi
 8012cec:	b2ad      	uxthmi	r5, r5
 8012cee:	e7e6      	b.n	8012cbe <_printf_i+0x182>
 8012cf0:	4616      	mov	r6, r2
 8012cf2:	e7bb      	b.n	8012c6c <_printf_i+0x130>
 8012cf4:	680b      	ldr	r3, [r1, #0]
 8012cf6:	6826      	ldr	r6, [r4, #0]
 8012cf8:	6960      	ldr	r0, [r4, #20]
 8012cfa:	1d1d      	adds	r5, r3, #4
 8012cfc:	600d      	str	r5, [r1, #0]
 8012cfe:	0635      	lsls	r5, r6, #24
 8012d00:	681b      	ldr	r3, [r3, #0]
 8012d02:	d501      	bpl.n	8012d08 <_printf_i+0x1cc>
 8012d04:	6018      	str	r0, [r3, #0]
 8012d06:	e002      	b.n	8012d0e <_printf_i+0x1d2>
 8012d08:	0671      	lsls	r1, r6, #25
 8012d0a:	d5fb      	bpl.n	8012d04 <_printf_i+0x1c8>
 8012d0c:	8018      	strh	r0, [r3, #0]
 8012d0e:	2300      	movs	r3, #0
 8012d10:	6123      	str	r3, [r4, #16]
 8012d12:	4616      	mov	r6, r2
 8012d14:	e7ba      	b.n	8012c8c <_printf_i+0x150>
 8012d16:	680b      	ldr	r3, [r1, #0]
 8012d18:	1d1a      	adds	r2, r3, #4
 8012d1a:	600a      	str	r2, [r1, #0]
 8012d1c:	681e      	ldr	r6, [r3, #0]
 8012d1e:	6862      	ldr	r2, [r4, #4]
 8012d20:	2100      	movs	r1, #0
 8012d22:	4630      	mov	r0, r6
 8012d24:	f7ed fa5c 	bl	80001e0 <memchr>
 8012d28:	b108      	cbz	r0, 8012d2e <_printf_i+0x1f2>
 8012d2a:	1b80      	subs	r0, r0, r6
 8012d2c:	6060      	str	r0, [r4, #4]
 8012d2e:	6863      	ldr	r3, [r4, #4]
 8012d30:	6123      	str	r3, [r4, #16]
 8012d32:	2300      	movs	r3, #0
 8012d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012d38:	e7a8      	b.n	8012c8c <_printf_i+0x150>
 8012d3a:	6923      	ldr	r3, [r4, #16]
 8012d3c:	4632      	mov	r2, r6
 8012d3e:	4649      	mov	r1, r9
 8012d40:	4640      	mov	r0, r8
 8012d42:	47d0      	blx	sl
 8012d44:	3001      	adds	r0, #1
 8012d46:	d0ab      	beq.n	8012ca0 <_printf_i+0x164>
 8012d48:	6823      	ldr	r3, [r4, #0]
 8012d4a:	079b      	lsls	r3, r3, #30
 8012d4c:	d413      	bmi.n	8012d76 <_printf_i+0x23a>
 8012d4e:	68e0      	ldr	r0, [r4, #12]
 8012d50:	9b03      	ldr	r3, [sp, #12]
 8012d52:	4298      	cmp	r0, r3
 8012d54:	bfb8      	it	lt
 8012d56:	4618      	movlt	r0, r3
 8012d58:	e7a4      	b.n	8012ca4 <_printf_i+0x168>
 8012d5a:	2301      	movs	r3, #1
 8012d5c:	4632      	mov	r2, r6
 8012d5e:	4649      	mov	r1, r9
 8012d60:	4640      	mov	r0, r8
 8012d62:	47d0      	blx	sl
 8012d64:	3001      	adds	r0, #1
 8012d66:	d09b      	beq.n	8012ca0 <_printf_i+0x164>
 8012d68:	3501      	adds	r5, #1
 8012d6a:	68e3      	ldr	r3, [r4, #12]
 8012d6c:	9903      	ldr	r1, [sp, #12]
 8012d6e:	1a5b      	subs	r3, r3, r1
 8012d70:	42ab      	cmp	r3, r5
 8012d72:	dcf2      	bgt.n	8012d5a <_printf_i+0x21e>
 8012d74:	e7eb      	b.n	8012d4e <_printf_i+0x212>
 8012d76:	2500      	movs	r5, #0
 8012d78:	f104 0619 	add.w	r6, r4, #25
 8012d7c:	e7f5      	b.n	8012d6a <_printf_i+0x22e>
 8012d7e:	bf00      	nop
 8012d80:	08015b7a 	.word	0x08015b7a
 8012d84:	08015b8b 	.word	0x08015b8b

08012d88 <iprintf>:
 8012d88:	b40f      	push	{r0, r1, r2, r3}
 8012d8a:	4b0a      	ldr	r3, [pc, #40]	; (8012db4 <iprintf+0x2c>)
 8012d8c:	b513      	push	{r0, r1, r4, lr}
 8012d8e:	681c      	ldr	r4, [r3, #0]
 8012d90:	b124      	cbz	r4, 8012d9c <iprintf+0x14>
 8012d92:	69a3      	ldr	r3, [r4, #24]
 8012d94:	b913      	cbnz	r3, 8012d9c <iprintf+0x14>
 8012d96:	4620      	mov	r0, r4
 8012d98:	f7ff fa56 	bl	8012248 <__sinit>
 8012d9c:	ab05      	add	r3, sp, #20
 8012d9e:	9a04      	ldr	r2, [sp, #16]
 8012da0:	68a1      	ldr	r1, [r4, #8]
 8012da2:	9301      	str	r3, [sp, #4]
 8012da4:	4620      	mov	r0, r4
 8012da6:	f001 ff87 	bl	8014cb8 <_vfiprintf_r>
 8012daa:	b002      	add	sp, #8
 8012dac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012db0:	b004      	add	sp, #16
 8012db2:	4770      	bx	lr
 8012db4:	20000510 	.word	0x20000510

08012db8 <_puts_r>:
 8012db8:	b570      	push	{r4, r5, r6, lr}
 8012dba:	460e      	mov	r6, r1
 8012dbc:	4605      	mov	r5, r0
 8012dbe:	b118      	cbz	r0, 8012dc8 <_puts_r+0x10>
 8012dc0:	6983      	ldr	r3, [r0, #24]
 8012dc2:	b90b      	cbnz	r3, 8012dc8 <_puts_r+0x10>
 8012dc4:	f7ff fa40 	bl	8012248 <__sinit>
 8012dc8:	69ab      	ldr	r3, [r5, #24]
 8012dca:	68ac      	ldr	r4, [r5, #8]
 8012dcc:	b913      	cbnz	r3, 8012dd4 <_puts_r+0x1c>
 8012dce:	4628      	mov	r0, r5
 8012dd0:	f7ff fa3a 	bl	8012248 <__sinit>
 8012dd4:	4b2c      	ldr	r3, [pc, #176]	; (8012e88 <_puts_r+0xd0>)
 8012dd6:	429c      	cmp	r4, r3
 8012dd8:	d120      	bne.n	8012e1c <_puts_r+0x64>
 8012dda:	686c      	ldr	r4, [r5, #4]
 8012ddc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012dde:	07db      	lsls	r3, r3, #31
 8012de0:	d405      	bmi.n	8012dee <_puts_r+0x36>
 8012de2:	89a3      	ldrh	r3, [r4, #12]
 8012de4:	0598      	lsls	r0, r3, #22
 8012de6:	d402      	bmi.n	8012dee <_puts_r+0x36>
 8012de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012dea:	f7ff faf0 	bl	80123ce <__retarget_lock_acquire_recursive>
 8012dee:	89a3      	ldrh	r3, [r4, #12]
 8012df0:	0719      	lsls	r1, r3, #28
 8012df2:	d51d      	bpl.n	8012e30 <_puts_r+0x78>
 8012df4:	6923      	ldr	r3, [r4, #16]
 8012df6:	b1db      	cbz	r3, 8012e30 <_puts_r+0x78>
 8012df8:	3e01      	subs	r6, #1
 8012dfa:	68a3      	ldr	r3, [r4, #8]
 8012dfc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012e00:	3b01      	subs	r3, #1
 8012e02:	60a3      	str	r3, [r4, #8]
 8012e04:	bb39      	cbnz	r1, 8012e56 <_puts_r+0x9e>
 8012e06:	2b00      	cmp	r3, #0
 8012e08:	da38      	bge.n	8012e7c <_puts_r+0xc4>
 8012e0a:	4622      	mov	r2, r4
 8012e0c:	210a      	movs	r1, #10
 8012e0e:	4628      	mov	r0, r5
 8012e10:	f000 f942 	bl	8013098 <__swbuf_r>
 8012e14:	3001      	adds	r0, #1
 8012e16:	d011      	beq.n	8012e3c <_puts_r+0x84>
 8012e18:	250a      	movs	r5, #10
 8012e1a:	e011      	b.n	8012e40 <_puts_r+0x88>
 8012e1c:	4b1b      	ldr	r3, [pc, #108]	; (8012e8c <_puts_r+0xd4>)
 8012e1e:	429c      	cmp	r4, r3
 8012e20:	d101      	bne.n	8012e26 <_puts_r+0x6e>
 8012e22:	68ac      	ldr	r4, [r5, #8]
 8012e24:	e7da      	b.n	8012ddc <_puts_r+0x24>
 8012e26:	4b1a      	ldr	r3, [pc, #104]	; (8012e90 <_puts_r+0xd8>)
 8012e28:	429c      	cmp	r4, r3
 8012e2a:	bf08      	it	eq
 8012e2c:	68ec      	ldreq	r4, [r5, #12]
 8012e2e:	e7d5      	b.n	8012ddc <_puts_r+0x24>
 8012e30:	4621      	mov	r1, r4
 8012e32:	4628      	mov	r0, r5
 8012e34:	f000 f994 	bl	8013160 <__swsetup_r>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	d0dd      	beq.n	8012df8 <_puts_r+0x40>
 8012e3c:	f04f 35ff 	mov.w	r5, #4294967295
 8012e40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012e42:	07da      	lsls	r2, r3, #31
 8012e44:	d405      	bmi.n	8012e52 <_puts_r+0x9a>
 8012e46:	89a3      	ldrh	r3, [r4, #12]
 8012e48:	059b      	lsls	r3, r3, #22
 8012e4a:	d402      	bmi.n	8012e52 <_puts_r+0x9a>
 8012e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012e4e:	f7ff fabf 	bl	80123d0 <__retarget_lock_release_recursive>
 8012e52:	4628      	mov	r0, r5
 8012e54:	bd70      	pop	{r4, r5, r6, pc}
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	da04      	bge.n	8012e64 <_puts_r+0xac>
 8012e5a:	69a2      	ldr	r2, [r4, #24]
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	dc06      	bgt.n	8012e6e <_puts_r+0xb6>
 8012e60:	290a      	cmp	r1, #10
 8012e62:	d004      	beq.n	8012e6e <_puts_r+0xb6>
 8012e64:	6823      	ldr	r3, [r4, #0]
 8012e66:	1c5a      	adds	r2, r3, #1
 8012e68:	6022      	str	r2, [r4, #0]
 8012e6a:	7019      	strb	r1, [r3, #0]
 8012e6c:	e7c5      	b.n	8012dfa <_puts_r+0x42>
 8012e6e:	4622      	mov	r2, r4
 8012e70:	4628      	mov	r0, r5
 8012e72:	f000 f911 	bl	8013098 <__swbuf_r>
 8012e76:	3001      	adds	r0, #1
 8012e78:	d1bf      	bne.n	8012dfa <_puts_r+0x42>
 8012e7a:	e7df      	b.n	8012e3c <_puts_r+0x84>
 8012e7c:	6823      	ldr	r3, [r4, #0]
 8012e7e:	250a      	movs	r5, #10
 8012e80:	1c5a      	adds	r2, r3, #1
 8012e82:	6022      	str	r2, [r4, #0]
 8012e84:	701d      	strb	r5, [r3, #0]
 8012e86:	e7db      	b.n	8012e40 <_puts_r+0x88>
 8012e88:	08015b24 	.word	0x08015b24
 8012e8c:	08015b44 	.word	0x08015b44
 8012e90:	08015b04 	.word	0x08015b04

08012e94 <puts>:
 8012e94:	4b02      	ldr	r3, [pc, #8]	; (8012ea0 <puts+0xc>)
 8012e96:	4601      	mov	r1, r0
 8012e98:	6818      	ldr	r0, [r3, #0]
 8012e9a:	f7ff bf8d 	b.w	8012db8 <_puts_r>
 8012e9e:	bf00      	nop
 8012ea0:	20000510 	.word	0x20000510

08012ea4 <cleanup_glue>:
 8012ea4:	b538      	push	{r3, r4, r5, lr}
 8012ea6:	460c      	mov	r4, r1
 8012ea8:	6809      	ldr	r1, [r1, #0]
 8012eaa:	4605      	mov	r5, r0
 8012eac:	b109      	cbz	r1, 8012eb2 <cleanup_glue+0xe>
 8012eae:	f7ff fff9 	bl	8012ea4 <cleanup_glue>
 8012eb2:	4621      	mov	r1, r4
 8012eb4:	4628      	mov	r0, r5
 8012eb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012eba:	f001 bd27 	b.w	801490c <_free_r>
	...

08012ec0 <_reclaim_reent>:
 8012ec0:	4b2c      	ldr	r3, [pc, #176]	; (8012f74 <_reclaim_reent+0xb4>)
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	4283      	cmp	r3, r0
 8012ec6:	b570      	push	{r4, r5, r6, lr}
 8012ec8:	4604      	mov	r4, r0
 8012eca:	d051      	beq.n	8012f70 <_reclaim_reent+0xb0>
 8012ecc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8012ece:	b143      	cbz	r3, 8012ee2 <_reclaim_reent+0x22>
 8012ed0:	68db      	ldr	r3, [r3, #12]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d14a      	bne.n	8012f6c <_reclaim_reent+0xac>
 8012ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012ed8:	6819      	ldr	r1, [r3, #0]
 8012eda:	b111      	cbz	r1, 8012ee2 <_reclaim_reent+0x22>
 8012edc:	4620      	mov	r0, r4
 8012ede:	f001 fd15 	bl	801490c <_free_r>
 8012ee2:	6961      	ldr	r1, [r4, #20]
 8012ee4:	b111      	cbz	r1, 8012eec <_reclaim_reent+0x2c>
 8012ee6:	4620      	mov	r0, r4
 8012ee8:	f001 fd10 	bl	801490c <_free_r>
 8012eec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8012eee:	b111      	cbz	r1, 8012ef6 <_reclaim_reent+0x36>
 8012ef0:	4620      	mov	r0, r4
 8012ef2:	f001 fd0b 	bl	801490c <_free_r>
 8012ef6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012ef8:	b111      	cbz	r1, 8012f00 <_reclaim_reent+0x40>
 8012efa:	4620      	mov	r0, r4
 8012efc:	f001 fd06 	bl	801490c <_free_r>
 8012f00:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8012f02:	b111      	cbz	r1, 8012f0a <_reclaim_reent+0x4a>
 8012f04:	4620      	mov	r0, r4
 8012f06:	f001 fd01 	bl	801490c <_free_r>
 8012f0a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8012f0c:	b111      	cbz	r1, 8012f14 <_reclaim_reent+0x54>
 8012f0e:	4620      	mov	r0, r4
 8012f10:	f001 fcfc 	bl	801490c <_free_r>
 8012f14:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8012f16:	b111      	cbz	r1, 8012f1e <_reclaim_reent+0x5e>
 8012f18:	4620      	mov	r0, r4
 8012f1a:	f001 fcf7 	bl	801490c <_free_r>
 8012f1e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8012f20:	b111      	cbz	r1, 8012f28 <_reclaim_reent+0x68>
 8012f22:	4620      	mov	r0, r4
 8012f24:	f001 fcf2 	bl	801490c <_free_r>
 8012f28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012f2a:	b111      	cbz	r1, 8012f32 <_reclaim_reent+0x72>
 8012f2c:	4620      	mov	r0, r4
 8012f2e:	f001 fced 	bl	801490c <_free_r>
 8012f32:	69a3      	ldr	r3, [r4, #24]
 8012f34:	b1e3      	cbz	r3, 8012f70 <_reclaim_reent+0xb0>
 8012f36:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8012f38:	4620      	mov	r0, r4
 8012f3a:	4798      	blx	r3
 8012f3c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8012f3e:	b1b9      	cbz	r1, 8012f70 <_reclaim_reent+0xb0>
 8012f40:	4620      	mov	r0, r4
 8012f42:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012f46:	f7ff bfad 	b.w	8012ea4 <cleanup_glue>
 8012f4a:	5949      	ldr	r1, [r1, r5]
 8012f4c:	b941      	cbnz	r1, 8012f60 <_reclaim_reent+0xa0>
 8012f4e:	3504      	adds	r5, #4
 8012f50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012f52:	2d80      	cmp	r5, #128	; 0x80
 8012f54:	68d9      	ldr	r1, [r3, #12]
 8012f56:	d1f8      	bne.n	8012f4a <_reclaim_reent+0x8a>
 8012f58:	4620      	mov	r0, r4
 8012f5a:	f001 fcd7 	bl	801490c <_free_r>
 8012f5e:	e7ba      	b.n	8012ed6 <_reclaim_reent+0x16>
 8012f60:	680e      	ldr	r6, [r1, #0]
 8012f62:	4620      	mov	r0, r4
 8012f64:	f001 fcd2 	bl	801490c <_free_r>
 8012f68:	4631      	mov	r1, r6
 8012f6a:	e7ef      	b.n	8012f4c <_reclaim_reent+0x8c>
 8012f6c:	2500      	movs	r5, #0
 8012f6e:	e7ef      	b.n	8012f50 <_reclaim_reent+0x90>
 8012f70:	bd70      	pop	{r4, r5, r6, pc}
 8012f72:	bf00      	nop
 8012f74:	20000510 	.word	0x20000510

08012f78 <_sbrk_r>:
 8012f78:	b538      	push	{r3, r4, r5, lr}
 8012f7a:	4d06      	ldr	r5, [pc, #24]	; (8012f94 <_sbrk_r+0x1c>)
 8012f7c:	2300      	movs	r3, #0
 8012f7e:	4604      	mov	r4, r0
 8012f80:	4608      	mov	r0, r1
 8012f82:	602b      	str	r3, [r5, #0]
 8012f84:	f7ee ffe8 	bl	8001f58 <_sbrk>
 8012f88:	1c43      	adds	r3, r0, #1
 8012f8a:	d102      	bne.n	8012f92 <_sbrk_r+0x1a>
 8012f8c:	682b      	ldr	r3, [r5, #0]
 8012f8e:	b103      	cbz	r3, 8012f92 <_sbrk_r+0x1a>
 8012f90:	6023      	str	r3, [r4, #0]
 8012f92:	bd38      	pop	{r3, r4, r5, pc}
 8012f94:	20010a94 	.word	0x20010a94

08012f98 <sniprintf>:
 8012f98:	b40c      	push	{r2, r3}
 8012f9a:	b530      	push	{r4, r5, lr}
 8012f9c:	4b17      	ldr	r3, [pc, #92]	; (8012ffc <sniprintf+0x64>)
 8012f9e:	1e0c      	subs	r4, r1, #0
 8012fa0:	681d      	ldr	r5, [r3, #0]
 8012fa2:	b09d      	sub	sp, #116	; 0x74
 8012fa4:	da08      	bge.n	8012fb8 <sniprintf+0x20>
 8012fa6:	238b      	movs	r3, #139	; 0x8b
 8012fa8:	602b      	str	r3, [r5, #0]
 8012faa:	f04f 30ff 	mov.w	r0, #4294967295
 8012fae:	b01d      	add	sp, #116	; 0x74
 8012fb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012fb4:	b002      	add	sp, #8
 8012fb6:	4770      	bx	lr
 8012fb8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012fbc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012fc0:	bf14      	ite	ne
 8012fc2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012fc6:	4623      	moveq	r3, r4
 8012fc8:	9304      	str	r3, [sp, #16]
 8012fca:	9307      	str	r3, [sp, #28]
 8012fcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012fd0:	9002      	str	r0, [sp, #8]
 8012fd2:	9006      	str	r0, [sp, #24]
 8012fd4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012fd8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8012fda:	ab21      	add	r3, sp, #132	; 0x84
 8012fdc:	a902      	add	r1, sp, #8
 8012fde:	4628      	mov	r0, r5
 8012fe0:	9301      	str	r3, [sp, #4]
 8012fe2:	f001 fd3f 	bl	8014a64 <_svfiprintf_r>
 8012fe6:	1c43      	adds	r3, r0, #1
 8012fe8:	bfbc      	itt	lt
 8012fea:	238b      	movlt	r3, #139	; 0x8b
 8012fec:	602b      	strlt	r3, [r5, #0]
 8012fee:	2c00      	cmp	r4, #0
 8012ff0:	d0dd      	beq.n	8012fae <sniprintf+0x16>
 8012ff2:	9b02      	ldr	r3, [sp, #8]
 8012ff4:	2200      	movs	r2, #0
 8012ff6:	701a      	strb	r2, [r3, #0]
 8012ff8:	e7d9      	b.n	8012fae <sniprintf+0x16>
 8012ffa:	bf00      	nop
 8012ffc:	20000510 	.word	0x20000510

08013000 <__sread>:
 8013000:	b510      	push	{r4, lr}
 8013002:	460c      	mov	r4, r1
 8013004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013008:	f001 ff86 	bl	8014f18 <_read_r>
 801300c:	2800      	cmp	r0, #0
 801300e:	bfab      	itete	ge
 8013010:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013012:	89a3      	ldrhlt	r3, [r4, #12]
 8013014:	181b      	addge	r3, r3, r0
 8013016:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801301a:	bfac      	ite	ge
 801301c:	6563      	strge	r3, [r4, #84]	; 0x54
 801301e:	81a3      	strhlt	r3, [r4, #12]
 8013020:	bd10      	pop	{r4, pc}

08013022 <__swrite>:
 8013022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013026:	461f      	mov	r7, r3
 8013028:	898b      	ldrh	r3, [r1, #12]
 801302a:	05db      	lsls	r3, r3, #23
 801302c:	4605      	mov	r5, r0
 801302e:	460c      	mov	r4, r1
 8013030:	4616      	mov	r6, r2
 8013032:	d505      	bpl.n	8013040 <__swrite+0x1e>
 8013034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013038:	2302      	movs	r3, #2
 801303a:	2200      	movs	r2, #0
 801303c:	f001 f84e 	bl	80140dc <_lseek_r>
 8013040:	89a3      	ldrh	r3, [r4, #12]
 8013042:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013046:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801304a:	81a3      	strh	r3, [r4, #12]
 801304c:	4632      	mov	r2, r6
 801304e:	463b      	mov	r3, r7
 8013050:	4628      	mov	r0, r5
 8013052:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013056:	f000 b871 	b.w	801313c <_write_r>

0801305a <__sseek>:
 801305a:	b510      	push	{r4, lr}
 801305c:	460c      	mov	r4, r1
 801305e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013062:	f001 f83b 	bl	80140dc <_lseek_r>
 8013066:	1c43      	adds	r3, r0, #1
 8013068:	89a3      	ldrh	r3, [r4, #12]
 801306a:	bf15      	itete	ne
 801306c:	6560      	strne	r0, [r4, #84]	; 0x54
 801306e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013072:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013076:	81a3      	strheq	r3, [r4, #12]
 8013078:	bf18      	it	ne
 801307a:	81a3      	strhne	r3, [r4, #12]
 801307c:	bd10      	pop	{r4, pc}

0801307e <__sclose>:
 801307e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013082:	f000 b8db 	b.w	801323c <_close_r>

08013086 <strcpy>:
 8013086:	4603      	mov	r3, r0
 8013088:	f811 2b01 	ldrb.w	r2, [r1], #1
 801308c:	f803 2b01 	strb.w	r2, [r3], #1
 8013090:	2a00      	cmp	r2, #0
 8013092:	d1f9      	bne.n	8013088 <strcpy+0x2>
 8013094:	4770      	bx	lr
	...

08013098 <__swbuf_r>:
 8013098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801309a:	460e      	mov	r6, r1
 801309c:	4614      	mov	r4, r2
 801309e:	4605      	mov	r5, r0
 80130a0:	b118      	cbz	r0, 80130aa <__swbuf_r+0x12>
 80130a2:	6983      	ldr	r3, [r0, #24]
 80130a4:	b90b      	cbnz	r3, 80130aa <__swbuf_r+0x12>
 80130a6:	f7ff f8cf 	bl	8012248 <__sinit>
 80130aa:	4b21      	ldr	r3, [pc, #132]	; (8013130 <__swbuf_r+0x98>)
 80130ac:	429c      	cmp	r4, r3
 80130ae:	d12b      	bne.n	8013108 <__swbuf_r+0x70>
 80130b0:	686c      	ldr	r4, [r5, #4]
 80130b2:	69a3      	ldr	r3, [r4, #24]
 80130b4:	60a3      	str	r3, [r4, #8]
 80130b6:	89a3      	ldrh	r3, [r4, #12]
 80130b8:	071a      	lsls	r2, r3, #28
 80130ba:	d52f      	bpl.n	801311c <__swbuf_r+0x84>
 80130bc:	6923      	ldr	r3, [r4, #16]
 80130be:	b36b      	cbz	r3, 801311c <__swbuf_r+0x84>
 80130c0:	6923      	ldr	r3, [r4, #16]
 80130c2:	6820      	ldr	r0, [r4, #0]
 80130c4:	1ac0      	subs	r0, r0, r3
 80130c6:	6963      	ldr	r3, [r4, #20]
 80130c8:	b2f6      	uxtb	r6, r6
 80130ca:	4283      	cmp	r3, r0
 80130cc:	4637      	mov	r7, r6
 80130ce:	dc04      	bgt.n	80130da <__swbuf_r+0x42>
 80130d0:	4621      	mov	r1, r4
 80130d2:	4628      	mov	r0, r5
 80130d4:	f000 ffc2 	bl	801405c <_fflush_r>
 80130d8:	bb30      	cbnz	r0, 8013128 <__swbuf_r+0x90>
 80130da:	68a3      	ldr	r3, [r4, #8]
 80130dc:	3b01      	subs	r3, #1
 80130de:	60a3      	str	r3, [r4, #8]
 80130e0:	6823      	ldr	r3, [r4, #0]
 80130e2:	1c5a      	adds	r2, r3, #1
 80130e4:	6022      	str	r2, [r4, #0]
 80130e6:	701e      	strb	r6, [r3, #0]
 80130e8:	6963      	ldr	r3, [r4, #20]
 80130ea:	3001      	adds	r0, #1
 80130ec:	4283      	cmp	r3, r0
 80130ee:	d004      	beq.n	80130fa <__swbuf_r+0x62>
 80130f0:	89a3      	ldrh	r3, [r4, #12]
 80130f2:	07db      	lsls	r3, r3, #31
 80130f4:	d506      	bpl.n	8013104 <__swbuf_r+0x6c>
 80130f6:	2e0a      	cmp	r6, #10
 80130f8:	d104      	bne.n	8013104 <__swbuf_r+0x6c>
 80130fa:	4621      	mov	r1, r4
 80130fc:	4628      	mov	r0, r5
 80130fe:	f000 ffad 	bl	801405c <_fflush_r>
 8013102:	b988      	cbnz	r0, 8013128 <__swbuf_r+0x90>
 8013104:	4638      	mov	r0, r7
 8013106:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013108:	4b0a      	ldr	r3, [pc, #40]	; (8013134 <__swbuf_r+0x9c>)
 801310a:	429c      	cmp	r4, r3
 801310c:	d101      	bne.n	8013112 <__swbuf_r+0x7a>
 801310e:	68ac      	ldr	r4, [r5, #8]
 8013110:	e7cf      	b.n	80130b2 <__swbuf_r+0x1a>
 8013112:	4b09      	ldr	r3, [pc, #36]	; (8013138 <__swbuf_r+0xa0>)
 8013114:	429c      	cmp	r4, r3
 8013116:	bf08      	it	eq
 8013118:	68ec      	ldreq	r4, [r5, #12]
 801311a:	e7ca      	b.n	80130b2 <__swbuf_r+0x1a>
 801311c:	4621      	mov	r1, r4
 801311e:	4628      	mov	r0, r5
 8013120:	f000 f81e 	bl	8013160 <__swsetup_r>
 8013124:	2800      	cmp	r0, #0
 8013126:	d0cb      	beq.n	80130c0 <__swbuf_r+0x28>
 8013128:	f04f 37ff 	mov.w	r7, #4294967295
 801312c:	e7ea      	b.n	8013104 <__swbuf_r+0x6c>
 801312e:	bf00      	nop
 8013130:	08015b24 	.word	0x08015b24
 8013134:	08015b44 	.word	0x08015b44
 8013138:	08015b04 	.word	0x08015b04

0801313c <_write_r>:
 801313c:	b538      	push	{r3, r4, r5, lr}
 801313e:	4d07      	ldr	r5, [pc, #28]	; (801315c <_write_r+0x20>)
 8013140:	4604      	mov	r4, r0
 8013142:	4608      	mov	r0, r1
 8013144:	4611      	mov	r1, r2
 8013146:	2200      	movs	r2, #0
 8013148:	602a      	str	r2, [r5, #0]
 801314a:	461a      	mov	r2, r3
 801314c:	f7ed fec2 	bl	8000ed4 <_write>
 8013150:	1c43      	adds	r3, r0, #1
 8013152:	d102      	bne.n	801315a <_write_r+0x1e>
 8013154:	682b      	ldr	r3, [r5, #0]
 8013156:	b103      	cbz	r3, 801315a <_write_r+0x1e>
 8013158:	6023      	str	r3, [r4, #0]
 801315a:	bd38      	pop	{r3, r4, r5, pc}
 801315c:	20010a94 	.word	0x20010a94

08013160 <__swsetup_r>:
 8013160:	4b32      	ldr	r3, [pc, #200]	; (801322c <__swsetup_r+0xcc>)
 8013162:	b570      	push	{r4, r5, r6, lr}
 8013164:	681d      	ldr	r5, [r3, #0]
 8013166:	4606      	mov	r6, r0
 8013168:	460c      	mov	r4, r1
 801316a:	b125      	cbz	r5, 8013176 <__swsetup_r+0x16>
 801316c:	69ab      	ldr	r3, [r5, #24]
 801316e:	b913      	cbnz	r3, 8013176 <__swsetup_r+0x16>
 8013170:	4628      	mov	r0, r5
 8013172:	f7ff f869 	bl	8012248 <__sinit>
 8013176:	4b2e      	ldr	r3, [pc, #184]	; (8013230 <__swsetup_r+0xd0>)
 8013178:	429c      	cmp	r4, r3
 801317a:	d10f      	bne.n	801319c <__swsetup_r+0x3c>
 801317c:	686c      	ldr	r4, [r5, #4]
 801317e:	89a3      	ldrh	r3, [r4, #12]
 8013180:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013184:	0719      	lsls	r1, r3, #28
 8013186:	d42c      	bmi.n	80131e2 <__swsetup_r+0x82>
 8013188:	06dd      	lsls	r5, r3, #27
 801318a:	d411      	bmi.n	80131b0 <__swsetup_r+0x50>
 801318c:	2309      	movs	r3, #9
 801318e:	6033      	str	r3, [r6, #0]
 8013190:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013194:	81a3      	strh	r3, [r4, #12]
 8013196:	f04f 30ff 	mov.w	r0, #4294967295
 801319a:	e03e      	b.n	801321a <__swsetup_r+0xba>
 801319c:	4b25      	ldr	r3, [pc, #148]	; (8013234 <__swsetup_r+0xd4>)
 801319e:	429c      	cmp	r4, r3
 80131a0:	d101      	bne.n	80131a6 <__swsetup_r+0x46>
 80131a2:	68ac      	ldr	r4, [r5, #8]
 80131a4:	e7eb      	b.n	801317e <__swsetup_r+0x1e>
 80131a6:	4b24      	ldr	r3, [pc, #144]	; (8013238 <__swsetup_r+0xd8>)
 80131a8:	429c      	cmp	r4, r3
 80131aa:	bf08      	it	eq
 80131ac:	68ec      	ldreq	r4, [r5, #12]
 80131ae:	e7e6      	b.n	801317e <__swsetup_r+0x1e>
 80131b0:	0758      	lsls	r0, r3, #29
 80131b2:	d512      	bpl.n	80131da <__swsetup_r+0x7a>
 80131b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80131b6:	b141      	cbz	r1, 80131ca <__swsetup_r+0x6a>
 80131b8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80131bc:	4299      	cmp	r1, r3
 80131be:	d002      	beq.n	80131c6 <__swsetup_r+0x66>
 80131c0:	4630      	mov	r0, r6
 80131c2:	f001 fba3 	bl	801490c <_free_r>
 80131c6:	2300      	movs	r3, #0
 80131c8:	6363      	str	r3, [r4, #52]	; 0x34
 80131ca:	89a3      	ldrh	r3, [r4, #12]
 80131cc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80131d0:	81a3      	strh	r3, [r4, #12]
 80131d2:	2300      	movs	r3, #0
 80131d4:	6063      	str	r3, [r4, #4]
 80131d6:	6923      	ldr	r3, [r4, #16]
 80131d8:	6023      	str	r3, [r4, #0]
 80131da:	89a3      	ldrh	r3, [r4, #12]
 80131dc:	f043 0308 	orr.w	r3, r3, #8
 80131e0:	81a3      	strh	r3, [r4, #12]
 80131e2:	6923      	ldr	r3, [r4, #16]
 80131e4:	b94b      	cbnz	r3, 80131fa <__swsetup_r+0x9a>
 80131e6:	89a3      	ldrh	r3, [r4, #12]
 80131e8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80131ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80131f0:	d003      	beq.n	80131fa <__swsetup_r+0x9a>
 80131f2:	4621      	mov	r1, r4
 80131f4:	4630      	mov	r0, r6
 80131f6:	f000 ffa7 	bl	8014148 <__smakebuf_r>
 80131fa:	89a0      	ldrh	r0, [r4, #12]
 80131fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013200:	f010 0301 	ands.w	r3, r0, #1
 8013204:	d00a      	beq.n	801321c <__swsetup_r+0xbc>
 8013206:	2300      	movs	r3, #0
 8013208:	60a3      	str	r3, [r4, #8]
 801320a:	6963      	ldr	r3, [r4, #20]
 801320c:	425b      	negs	r3, r3
 801320e:	61a3      	str	r3, [r4, #24]
 8013210:	6923      	ldr	r3, [r4, #16]
 8013212:	b943      	cbnz	r3, 8013226 <__swsetup_r+0xc6>
 8013214:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013218:	d1ba      	bne.n	8013190 <__swsetup_r+0x30>
 801321a:	bd70      	pop	{r4, r5, r6, pc}
 801321c:	0781      	lsls	r1, r0, #30
 801321e:	bf58      	it	pl
 8013220:	6963      	ldrpl	r3, [r4, #20]
 8013222:	60a3      	str	r3, [r4, #8]
 8013224:	e7f4      	b.n	8013210 <__swsetup_r+0xb0>
 8013226:	2000      	movs	r0, #0
 8013228:	e7f7      	b.n	801321a <__swsetup_r+0xba>
 801322a:	bf00      	nop
 801322c:	20000510 	.word	0x20000510
 8013230:	08015b24 	.word	0x08015b24
 8013234:	08015b44 	.word	0x08015b44
 8013238:	08015b04 	.word	0x08015b04

0801323c <_close_r>:
 801323c:	b538      	push	{r3, r4, r5, lr}
 801323e:	4d06      	ldr	r5, [pc, #24]	; (8013258 <_close_r+0x1c>)
 8013240:	2300      	movs	r3, #0
 8013242:	4604      	mov	r4, r0
 8013244:	4608      	mov	r0, r1
 8013246:	602b      	str	r3, [r5, #0]
 8013248:	f7ee fe51 	bl	8001eee <_close>
 801324c:	1c43      	adds	r3, r0, #1
 801324e:	d102      	bne.n	8013256 <_close_r+0x1a>
 8013250:	682b      	ldr	r3, [r5, #0]
 8013252:	b103      	cbz	r3, 8013256 <_close_r+0x1a>
 8013254:	6023      	str	r3, [r4, #0]
 8013256:	bd38      	pop	{r3, r4, r5, pc}
 8013258:	20010a94 	.word	0x20010a94

0801325c <quorem>:
 801325c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013260:	6903      	ldr	r3, [r0, #16]
 8013262:	690c      	ldr	r4, [r1, #16]
 8013264:	42a3      	cmp	r3, r4
 8013266:	4607      	mov	r7, r0
 8013268:	f2c0 8081 	blt.w	801336e <quorem+0x112>
 801326c:	3c01      	subs	r4, #1
 801326e:	f101 0814 	add.w	r8, r1, #20
 8013272:	f100 0514 	add.w	r5, r0, #20
 8013276:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801327a:	9301      	str	r3, [sp, #4]
 801327c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013280:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013284:	3301      	adds	r3, #1
 8013286:	429a      	cmp	r2, r3
 8013288:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801328c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013290:	fbb2 f6f3 	udiv	r6, r2, r3
 8013294:	d331      	bcc.n	80132fa <quorem+0x9e>
 8013296:	f04f 0e00 	mov.w	lr, #0
 801329a:	4640      	mov	r0, r8
 801329c:	46ac      	mov	ip, r5
 801329e:	46f2      	mov	sl, lr
 80132a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80132a4:	b293      	uxth	r3, r2
 80132a6:	fb06 e303 	mla	r3, r6, r3, lr
 80132aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80132ae:	b29b      	uxth	r3, r3
 80132b0:	ebaa 0303 	sub.w	r3, sl, r3
 80132b4:	0c12      	lsrs	r2, r2, #16
 80132b6:	f8dc a000 	ldr.w	sl, [ip]
 80132ba:	fb06 e202 	mla	r2, r6, r2, lr
 80132be:	fa13 f38a 	uxtah	r3, r3, sl
 80132c2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80132c6:	fa1f fa82 	uxth.w	sl, r2
 80132ca:	f8dc 2000 	ldr.w	r2, [ip]
 80132ce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80132d2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80132d6:	b29b      	uxth	r3, r3
 80132d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80132dc:	4581      	cmp	r9, r0
 80132de:	f84c 3b04 	str.w	r3, [ip], #4
 80132e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80132e6:	d2db      	bcs.n	80132a0 <quorem+0x44>
 80132e8:	f855 300b 	ldr.w	r3, [r5, fp]
 80132ec:	b92b      	cbnz	r3, 80132fa <quorem+0x9e>
 80132ee:	9b01      	ldr	r3, [sp, #4]
 80132f0:	3b04      	subs	r3, #4
 80132f2:	429d      	cmp	r5, r3
 80132f4:	461a      	mov	r2, r3
 80132f6:	d32e      	bcc.n	8013356 <quorem+0xfa>
 80132f8:	613c      	str	r4, [r7, #16]
 80132fa:	4638      	mov	r0, r7
 80132fc:	f001 f9f6 	bl	80146ec <__mcmp>
 8013300:	2800      	cmp	r0, #0
 8013302:	db24      	blt.n	801334e <quorem+0xf2>
 8013304:	3601      	adds	r6, #1
 8013306:	4628      	mov	r0, r5
 8013308:	f04f 0c00 	mov.w	ip, #0
 801330c:	f858 2b04 	ldr.w	r2, [r8], #4
 8013310:	f8d0 e000 	ldr.w	lr, [r0]
 8013314:	b293      	uxth	r3, r2
 8013316:	ebac 0303 	sub.w	r3, ip, r3
 801331a:	0c12      	lsrs	r2, r2, #16
 801331c:	fa13 f38e 	uxtah	r3, r3, lr
 8013320:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013324:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013328:	b29b      	uxth	r3, r3
 801332a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801332e:	45c1      	cmp	r9, r8
 8013330:	f840 3b04 	str.w	r3, [r0], #4
 8013334:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013338:	d2e8      	bcs.n	801330c <quorem+0xb0>
 801333a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801333e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013342:	b922      	cbnz	r2, 801334e <quorem+0xf2>
 8013344:	3b04      	subs	r3, #4
 8013346:	429d      	cmp	r5, r3
 8013348:	461a      	mov	r2, r3
 801334a:	d30a      	bcc.n	8013362 <quorem+0x106>
 801334c:	613c      	str	r4, [r7, #16]
 801334e:	4630      	mov	r0, r6
 8013350:	b003      	add	sp, #12
 8013352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013356:	6812      	ldr	r2, [r2, #0]
 8013358:	3b04      	subs	r3, #4
 801335a:	2a00      	cmp	r2, #0
 801335c:	d1cc      	bne.n	80132f8 <quorem+0x9c>
 801335e:	3c01      	subs	r4, #1
 8013360:	e7c7      	b.n	80132f2 <quorem+0x96>
 8013362:	6812      	ldr	r2, [r2, #0]
 8013364:	3b04      	subs	r3, #4
 8013366:	2a00      	cmp	r2, #0
 8013368:	d1f0      	bne.n	801334c <quorem+0xf0>
 801336a:	3c01      	subs	r4, #1
 801336c:	e7eb      	b.n	8013346 <quorem+0xea>
 801336e:	2000      	movs	r0, #0
 8013370:	e7ee      	b.n	8013350 <quorem+0xf4>
 8013372:	0000      	movs	r0, r0
 8013374:	0000      	movs	r0, r0
	...

08013378 <_dtoa_r>:
 8013378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801337c:	ed2d 8b02 	vpush	{d8}
 8013380:	ec57 6b10 	vmov	r6, r7, d0
 8013384:	b095      	sub	sp, #84	; 0x54
 8013386:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013388:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801338c:	9105      	str	r1, [sp, #20]
 801338e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013392:	4604      	mov	r4, r0
 8013394:	9209      	str	r2, [sp, #36]	; 0x24
 8013396:	930f      	str	r3, [sp, #60]	; 0x3c
 8013398:	b975      	cbnz	r5, 80133b8 <_dtoa_r+0x40>
 801339a:	2010      	movs	r0, #16
 801339c:	f000 ff14 	bl	80141c8 <malloc>
 80133a0:	4602      	mov	r2, r0
 80133a2:	6260      	str	r0, [r4, #36]	; 0x24
 80133a4:	b920      	cbnz	r0, 80133b0 <_dtoa_r+0x38>
 80133a6:	4bb2      	ldr	r3, [pc, #712]	; (8013670 <_dtoa_r+0x2f8>)
 80133a8:	21ea      	movs	r1, #234	; 0xea
 80133aa:	48b2      	ldr	r0, [pc, #712]	; (8013674 <_dtoa_r+0x2fc>)
 80133ac:	f001 fdc6 	bl	8014f3c <__assert_func>
 80133b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80133b4:	6005      	str	r5, [r0, #0]
 80133b6:	60c5      	str	r5, [r0, #12]
 80133b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80133ba:	6819      	ldr	r1, [r3, #0]
 80133bc:	b151      	cbz	r1, 80133d4 <_dtoa_r+0x5c>
 80133be:	685a      	ldr	r2, [r3, #4]
 80133c0:	604a      	str	r2, [r1, #4]
 80133c2:	2301      	movs	r3, #1
 80133c4:	4093      	lsls	r3, r2
 80133c6:	608b      	str	r3, [r1, #8]
 80133c8:	4620      	mov	r0, r4
 80133ca:	f000 ff51 	bl	8014270 <_Bfree>
 80133ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80133d0:	2200      	movs	r2, #0
 80133d2:	601a      	str	r2, [r3, #0]
 80133d4:	1e3b      	subs	r3, r7, #0
 80133d6:	bfb9      	ittee	lt
 80133d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80133dc:	9303      	strlt	r3, [sp, #12]
 80133de:	2300      	movge	r3, #0
 80133e0:	f8c8 3000 	strge.w	r3, [r8]
 80133e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80133e8:	4ba3      	ldr	r3, [pc, #652]	; (8013678 <_dtoa_r+0x300>)
 80133ea:	bfbc      	itt	lt
 80133ec:	2201      	movlt	r2, #1
 80133ee:	f8c8 2000 	strlt.w	r2, [r8]
 80133f2:	ea33 0309 	bics.w	r3, r3, r9
 80133f6:	d11b      	bne.n	8013430 <_dtoa_r+0xb8>
 80133f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80133fa:	f242 730f 	movw	r3, #9999	; 0x270f
 80133fe:	6013      	str	r3, [r2, #0]
 8013400:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013404:	4333      	orrs	r3, r6
 8013406:	f000 857a 	beq.w	8013efe <_dtoa_r+0xb86>
 801340a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801340c:	b963      	cbnz	r3, 8013428 <_dtoa_r+0xb0>
 801340e:	4b9b      	ldr	r3, [pc, #620]	; (801367c <_dtoa_r+0x304>)
 8013410:	e024      	b.n	801345c <_dtoa_r+0xe4>
 8013412:	4b9b      	ldr	r3, [pc, #620]	; (8013680 <_dtoa_r+0x308>)
 8013414:	9300      	str	r3, [sp, #0]
 8013416:	3308      	adds	r3, #8
 8013418:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801341a:	6013      	str	r3, [r2, #0]
 801341c:	9800      	ldr	r0, [sp, #0]
 801341e:	b015      	add	sp, #84	; 0x54
 8013420:	ecbd 8b02 	vpop	{d8}
 8013424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013428:	4b94      	ldr	r3, [pc, #592]	; (801367c <_dtoa_r+0x304>)
 801342a:	9300      	str	r3, [sp, #0]
 801342c:	3303      	adds	r3, #3
 801342e:	e7f3      	b.n	8013418 <_dtoa_r+0xa0>
 8013430:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013434:	2200      	movs	r2, #0
 8013436:	ec51 0b17 	vmov	r0, r1, d7
 801343a:	2300      	movs	r3, #0
 801343c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013440:	f7ed fb42 	bl	8000ac8 <__aeabi_dcmpeq>
 8013444:	4680      	mov	r8, r0
 8013446:	b158      	cbz	r0, 8013460 <_dtoa_r+0xe8>
 8013448:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801344a:	2301      	movs	r3, #1
 801344c:	6013      	str	r3, [r2, #0]
 801344e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013450:	2b00      	cmp	r3, #0
 8013452:	f000 8551 	beq.w	8013ef8 <_dtoa_r+0xb80>
 8013456:	488b      	ldr	r0, [pc, #556]	; (8013684 <_dtoa_r+0x30c>)
 8013458:	6018      	str	r0, [r3, #0]
 801345a:	1e43      	subs	r3, r0, #1
 801345c:	9300      	str	r3, [sp, #0]
 801345e:	e7dd      	b.n	801341c <_dtoa_r+0xa4>
 8013460:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013464:	aa12      	add	r2, sp, #72	; 0x48
 8013466:	a913      	add	r1, sp, #76	; 0x4c
 8013468:	4620      	mov	r0, r4
 801346a:	f001 f9e3 	bl	8014834 <__d2b>
 801346e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013472:	4683      	mov	fp, r0
 8013474:	2d00      	cmp	r5, #0
 8013476:	d07c      	beq.n	8013572 <_dtoa_r+0x1fa>
 8013478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801347a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801347e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013482:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013486:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801348a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801348e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013492:	4b7d      	ldr	r3, [pc, #500]	; (8013688 <_dtoa_r+0x310>)
 8013494:	2200      	movs	r2, #0
 8013496:	4630      	mov	r0, r6
 8013498:	4639      	mov	r1, r7
 801349a:	f7ec fef5 	bl	8000288 <__aeabi_dsub>
 801349e:	a36e      	add	r3, pc, #440	; (adr r3, 8013658 <_dtoa_r+0x2e0>)
 80134a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134a4:	f7ed f8a8 	bl	80005f8 <__aeabi_dmul>
 80134a8:	a36d      	add	r3, pc, #436	; (adr r3, 8013660 <_dtoa_r+0x2e8>)
 80134aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134ae:	f7ec feed 	bl	800028c <__adddf3>
 80134b2:	4606      	mov	r6, r0
 80134b4:	4628      	mov	r0, r5
 80134b6:	460f      	mov	r7, r1
 80134b8:	f7ed f834 	bl	8000524 <__aeabi_i2d>
 80134bc:	a36a      	add	r3, pc, #424	; (adr r3, 8013668 <_dtoa_r+0x2f0>)
 80134be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80134c2:	f7ed f899 	bl	80005f8 <__aeabi_dmul>
 80134c6:	4602      	mov	r2, r0
 80134c8:	460b      	mov	r3, r1
 80134ca:	4630      	mov	r0, r6
 80134cc:	4639      	mov	r1, r7
 80134ce:	f7ec fedd 	bl	800028c <__adddf3>
 80134d2:	4606      	mov	r6, r0
 80134d4:	460f      	mov	r7, r1
 80134d6:	f7ed fb3f 	bl	8000b58 <__aeabi_d2iz>
 80134da:	2200      	movs	r2, #0
 80134dc:	4682      	mov	sl, r0
 80134de:	2300      	movs	r3, #0
 80134e0:	4630      	mov	r0, r6
 80134e2:	4639      	mov	r1, r7
 80134e4:	f7ed fafa 	bl	8000adc <__aeabi_dcmplt>
 80134e8:	b148      	cbz	r0, 80134fe <_dtoa_r+0x186>
 80134ea:	4650      	mov	r0, sl
 80134ec:	f7ed f81a 	bl	8000524 <__aeabi_i2d>
 80134f0:	4632      	mov	r2, r6
 80134f2:	463b      	mov	r3, r7
 80134f4:	f7ed fae8 	bl	8000ac8 <__aeabi_dcmpeq>
 80134f8:	b908      	cbnz	r0, 80134fe <_dtoa_r+0x186>
 80134fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80134fe:	f1ba 0f16 	cmp.w	sl, #22
 8013502:	d854      	bhi.n	80135ae <_dtoa_r+0x236>
 8013504:	4b61      	ldr	r3, [pc, #388]	; (801368c <_dtoa_r+0x314>)
 8013506:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801350a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801350e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013512:	f7ed fae3 	bl	8000adc <__aeabi_dcmplt>
 8013516:	2800      	cmp	r0, #0
 8013518:	d04b      	beq.n	80135b2 <_dtoa_r+0x23a>
 801351a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801351e:	2300      	movs	r3, #0
 8013520:	930e      	str	r3, [sp, #56]	; 0x38
 8013522:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013524:	1b5d      	subs	r5, r3, r5
 8013526:	1e6b      	subs	r3, r5, #1
 8013528:	9304      	str	r3, [sp, #16]
 801352a:	bf43      	ittte	mi
 801352c:	2300      	movmi	r3, #0
 801352e:	f1c5 0801 	rsbmi	r8, r5, #1
 8013532:	9304      	strmi	r3, [sp, #16]
 8013534:	f04f 0800 	movpl.w	r8, #0
 8013538:	f1ba 0f00 	cmp.w	sl, #0
 801353c:	db3b      	blt.n	80135b6 <_dtoa_r+0x23e>
 801353e:	9b04      	ldr	r3, [sp, #16]
 8013540:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013544:	4453      	add	r3, sl
 8013546:	9304      	str	r3, [sp, #16]
 8013548:	2300      	movs	r3, #0
 801354a:	9306      	str	r3, [sp, #24]
 801354c:	9b05      	ldr	r3, [sp, #20]
 801354e:	2b09      	cmp	r3, #9
 8013550:	d869      	bhi.n	8013626 <_dtoa_r+0x2ae>
 8013552:	2b05      	cmp	r3, #5
 8013554:	bfc4      	itt	gt
 8013556:	3b04      	subgt	r3, #4
 8013558:	9305      	strgt	r3, [sp, #20]
 801355a:	9b05      	ldr	r3, [sp, #20]
 801355c:	f1a3 0302 	sub.w	r3, r3, #2
 8013560:	bfcc      	ite	gt
 8013562:	2500      	movgt	r5, #0
 8013564:	2501      	movle	r5, #1
 8013566:	2b03      	cmp	r3, #3
 8013568:	d869      	bhi.n	801363e <_dtoa_r+0x2c6>
 801356a:	e8df f003 	tbb	[pc, r3]
 801356e:	4e2c      	.short	0x4e2c
 8013570:	5a4c      	.short	0x5a4c
 8013572:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013576:	441d      	add	r5, r3
 8013578:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801357c:	2b20      	cmp	r3, #32
 801357e:	bfc1      	itttt	gt
 8013580:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013584:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013588:	fa09 f303 	lslgt.w	r3, r9, r3
 801358c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013590:	bfda      	itte	le
 8013592:	f1c3 0320 	rsble	r3, r3, #32
 8013596:	fa06 f003 	lslle.w	r0, r6, r3
 801359a:	4318      	orrgt	r0, r3
 801359c:	f7ec ffb2 	bl	8000504 <__aeabi_ui2d>
 80135a0:	2301      	movs	r3, #1
 80135a2:	4606      	mov	r6, r0
 80135a4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80135a8:	3d01      	subs	r5, #1
 80135aa:	9310      	str	r3, [sp, #64]	; 0x40
 80135ac:	e771      	b.n	8013492 <_dtoa_r+0x11a>
 80135ae:	2301      	movs	r3, #1
 80135b0:	e7b6      	b.n	8013520 <_dtoa_r+0x1a8>
 80135b2:	900e      	str	r0, [sp, #56]	; 0x38
 80135b4:	e7b5      	b.n	8013522 <_dtoa_r+0x1aa>
 80135b6:	f1ca 0300 	rsb	r3, sl, #0
 80135ba:	9306      	str	r3, [sp, #24]
 80135bc:	2300      	movs	r3, #0
 80135be:	eba8 080a 	sub.w	r8, r8, sl
 80135c2:	930d      	str	r3, [sp, #52]	; 0x34
 80135c4:	e7c2      	b.n	801354c <_dtoa_r+0x1d4>
 80135c6:	2300      	movs	r3, #0
 80135c8:	9308      	str	r3, [sp, #32]
 80135ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	dc39      	bgt.n	8013644 <_dtoa_r+0x2cc>
 80135d0:	f04f 0901 	mov.w	r9, #1
 80135d4:	f8cd 9004 	str.w	r9, [sp, #4]
 80135d8:	464b      	mov	r3, r9
 80135da:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80135de:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80135e0:	2200      	movs	r2, #0
 80135e2:	6042      	str	r2, [r0, #4]
 80135e4:	2204      	movs	r2, #4
 80135e6:	f102 0614 	add.w	r6, r2, #20
 80135ea:	429e      	cmp	r6, r3
 80135ec:	6841      	ldr	r1, [r0, #4]
 80135ee:	d92f      	bls.n	8013650 <_dtoa_r+0x2d8>
 80135f0:	4620      	mov	r0, r4
 80135f2:	f000 fdfd 	bl	80141f0 <_Balloc>
 80135f6:	9000      	str	r0, [sp, #0]
 80135f8:	2800      	cmp	r0, #0
 80135fa:	d14b      	bne.n	8013694 <_dtoa_r+0x31c>
 80135fc:	4b24      	ldr	r3, [pc, #144]	; (8013690 <_dtoa_r+0x318>)
 80135fe:	4602      	mov	r2, r0
 8013600:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013604:	e6d1      	b.n	80133aa <_dtoa_r+0x32>
 8013606:	2301      	movs	r3, #1
 8013608:	e7de      	b.n	80135c8 <_dtoa_r+0x250>
 801360a:	2300      	movs	r3, #0
 801360c:	9308      	str	r3, [sp, #32]
 801360e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013610:	eb0a 0903 	add.w	r9, sl, r3
 8013614:	f109 0301 	add.w	r3, r9, #1
 8013618:	2b01      	cmp	r3, #1
 801361a:	9301      	str	r3, [sp, #4]
 801361c:	bfb8      	it	lt
 801361e:	2301      	movlt	r3, #1
 8013620:	e7dd      	b.n	80135de <_dtoa_r+0x266>
 8013622:	2301      	movs	r3, #1
 8013624:	e7f2      	b.n	801360c <_dtoa_r+0x294>
 8013626:	2501      	movs	r5, #1
 8013628:	2300      	movs	r3, #0
 801362a:	9305      	str	r3, [sp, #20]
 801362c:	9508      	str	r5, [sp, #32]
 801362e:	f04f 39ff 	mov.w	r9, #4294967295
 8013632:	2200      	movs	r2, #0
 8013634:	f8cd 9004 	str.w	r9, [sp, #4]
 8013638:	2312      	movs	r3, #18
 801363a:	9209      	str	r2, [sp, #36]	; 0x24
 801363c:	e7cf      	b.n	80135de <_dtoa_r+0x266>
 801363e:	2301      	movs	r3, #1
 8013640:	9308      	str	r3, [sp, #32]
 8013642:	e7f4      	b.n	801362e <_dtoa_r+0x2b6>
 8013644:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013648:	f8cd 9004 	str.w	r9, [sp, #4]
 801364c:	464b      	mov	r3, r9
 801364e:	e7c6      	b.n	80135de <_dtoa_r+0x266>
 8013650:	3101      	adds	r1, #1
 8013652:	6041      	str	r1, [r0, #4]
 8013654:	0052      	lsls	r2, r2, #1
 8013656:	e7c6      	b.n	80135e6 <_dtoa_r+0x26e>
 8013658:	636f4361 	.word	0x636f4361
 801365c:	3fd287a7 	.word	0x3fd287a7
 8013660:	8b60c8b3 	.word	0x8b60c8b3
 8013664:	3fc68a28 	.word	0x3fc68a28
 8013668:	509f79fb 	.word	0x509f79fb
 801366c:	3fd34413 	.word	0x3fd34413
 8013670:	08015ba9 	.word	0x08015ba9
 8013674:	08015bc0 	.word	0x08015bc0
 8013678:	7ff00000 	.word	0x7ff00000
 801367c:	08015ba5 	.word	0x08015ba5
 8013680:	08015b9c 	.word	0x08015b9c
 8013684:	08015b79 	.word	0x08015b79
 8013688:	3ff80000 	.word	0x3ff80000
 801368c:	08015cb8 	.word	0x08015cb8
 8013690:	08015c1f 	.word	0x08015c1f
 8013694:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013696:	9a00      	ldr	r2, [sp, #0]
 8013698:	601a      	str	r2, [r3, #0]
 801369a:	9b01      	ldr	r3, [sp, #4]
 801369c:	2b0e      	cmp	r3, #14
 801369e:	f200 80ad 	bhi.w	80137fc <_dtoa_r+0x484>
 80136a2:	2d00      	cmp	r5, #0
 80136a4:	f000 80aa 	beq.w	80137fc <_dtoa_r+0x484>
 80136a8:	f1ba 0f00 	cmp.w	sl, #0
 80136ac:	dd36      	ble.n	801371c <_dtoa_r+0x3a4>
 80136ae:	4ac3      	ldr	r2, [pc, #780]	; (80139bc <_dtoa_r+0x644>)
 80136b0:	f00a 030f 	and.w	r3, sl, #15
 80136b4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80136b8:	ed93 7b00 	vldr	d7, [r3]
 80136bc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80136c0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80136c4:	eeb0 8a47 	vmov.f32	s16, s14
 80136c8:	eef0 8a67 	vmov.f32	s17, s15
 80136cc:	d016      	beq.n	80136fc <_dtoa_r+0x384>
 80136ce:	4bbc      	ldr	r3, [pc, #752]	; (80139c0 <_dtoa_r+0x648>)
 80136d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80136d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80136d8:	f7ed f8b8 	bl	800084c <__aeabi_ddiv>
 80136dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80136e0:	f007 070f 	and.w	r7, r7, #15
 80136e4:	2503      	movs	r5, #3
 80136e6:	4eb6      	ldr	r6, [pc, #728]	; (80139c0 <_dtoa_r+0x648>)
 80136e8:	b957      	cbnz	r7, 8013700 <_dtoa_r+0x388>
 80136ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80136ee:	ec53 2b18 	vmov	r2, r3, d8
 80136f2:	f7ed f8ab 	bl	800084c <__aeabi_ddiv>
 80136f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80136fa:	e029      	b.n	8013750 <_dtoa_r+0x3d8>
 80136fc:	2502      	movs	r5, #2
 80136fe:	e7f2      	b.n	80136e6 <_dtoa_r+0x36e>
 8013700:	07f9      	lsls	r1, r7, #31
 8013702:	d508      	bpl.n	8013716 <_dtoa_r+0x39e>
 8013704:	ec51 0b18 	vmov	r0, r1, d8
 8013708:	e9d6 2300 	ldrd	r2, r3, [r6]
 801370c:	f7ec ff74 	bl	80005f8 <__aeabi_dmul>
 8013710:	ec41 0b18 	vmov	d8, r0, r1
 8013714:	3501      	adds	r5, #1
 8013716:	107f      	asrs	r7, r7, #1
 8013718:	3608      	adds	r6, #8
 801371a:	e7e5      	b.n	80136e8 <_dtoa_r+0x370>
 801371c:	f000 80a6 	beq.w	801386c <_dtoa_r+0x4f4>
 8013720:	f1ca 0600 	rsb	r6, sl, #0
 8013724:	4ba5      	ldr	r3, [pc, #660]	; (80139bc <_dtoa_r+0x644>)
 8013726:	4fa6      	ldr	r7, [pc, #664]	; (80139c0 <_dtoa_r+0x648>)
 8013728:	f006 020f 	and.w	r2, r6, #15
 801372c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013734:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013738:	f7ec ff5e 	bl	80005f8 <__aeabi_dmul>
 801373c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013740:	1136      	asrs	r6, r6, #4
 8013742:	2300      	movs	r3, #0
 8013744:	2502      	movs	r5, #2
 8013746:	2e00      	cmp	r6, #0
 8013748:	f040 8085 	bne.w	8013856 <_dtoa_r+0x4de>
 801374c:	2b00      	cmp	r3, #0
 801374e:	d1d2      	bne.n	80136f6 <_dtoa_r+0x37e>
 8013750:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013752:	2b00      	cmp	r3, #0
 8013754:	f000 808c 	beq.w	8013870 <_dtoa_r+0x4f8>
 8013758:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801375c:	4b99      	ldr	r3, [pc, #612]	; (80139c4 <_dtoa_r+0x64c>)
 801375e:	2200      	movs	r2, #0
 8013760:	4630      	mov	r0, r6
 8013762:	4639      	mov	r1, r7
 8013764:	f7ed f9ba 	bl	8000adc <__aeabi_dcmplt>
 8013768:	2800      	cmp	r0, #0
 801376a:	f000 8081 	beq.w	8013870 <_dtoa_r+0x4f8>
 801376e:	9b01      	ldr	r3, [sp, #4]
 8013770:	2b00      	cmp	r3, #0
 8013772:	d07d      	beq.n	8013870 <_dtoa_r+0x4f8>
 8013774:	f1b9 0f00 	cmp.w	r9, #0
 8013778:	dd3c      	ble.n	80137f4 <_dtoa_r+0x47c>
 801377a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801377e:	9307      	str	r3, [sp, #28]
 8013780:	2200      	movs	r2, #0
 8013782:	4b91      	ldr	r3, [pc, #580]	; (80139c8 <_dtoa_r+0x650>)
 8013784:	4630      	mov	r0, r6
 8013786:	4639      	mov	r1, r7
 8013788:	f7ec ff36 	bl	80005f8 <__aeabi_dmul>
 801378c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013790:	3501      	adds	r5, #1
 8013792:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8013796:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801379a:	4628      	mov	r0, r5
 801379c:	f7ec fec2 	bl	8000524 <__aeabi_i2d>
 80137a0:	4632      	mov	r2, r6
 80137a2:	463b      	mov	r3, r7
 80137a4:	f7ec ff28 	bl	80005f8 <__aeabi_dmul>
 80137a8:	4b88      	ldr	r3, [pc, #544]	; (80139cc <_dtoa_r+0x654>)
 80137aa:	2200      	movs	r2, #0
 80137ac:	f7ec fd6e 	bl	800028c <__adddf3>
 80137b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80137b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80137b8:	9303      	str	r3, [sp, #12]
 80137ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80137bc:	2b00      	cmp	r3, #0
 80137be:	d15c      	bne.n	801387a <_dtoa_r+0x502>
 80137c0:	4b83      	ldr	r3, [pc, #524]	; (80139d0 <_dtoa_r+0x658>)
 80137c2:	2200      	movs	r2, #0
 80137c4:	4630      	mov	r0, r6
 80137c6:	4639      	mov	r1, r7
 80137c8:	f7ec fd5e 	bl	8000288 <__aeabi_dsub>
 80137cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80137d0:	4606      	mov	r6, r0
 80137d2:	460f      	mov	r7, r1
 80137d4:	f7ed f9a0 	bl	8000b18 <__aeabi_dcmpgt>
 80137d8:	2800      	cmp	r0, #0
 80137da:	f040 8296 	bne.w	8013d0a <_dtoa_r+0x992>
 80137de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80137e2:	4630      	mov	r0, r6
 80137e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80137e8:	4639      	mov	r1, r7
 80137ea:	f7ed f977 	bl	8000adc <__aeabi_dcmplt>
 80137ee:	2800      	cmp	r0, #0
 80137f0:	f040 8288 	bne.w	8013d04 <_dtoa_r+0x98c>
 80137f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80137f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80137fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80137fe:	2b00      	cmp	r3, #0
 8013800:	f2c0 8158 	blt.w	8013ab4 <_dtoa_r+0x73c>
 8013804:	f1ba 0f0e 	cmp.w	sl, #14
 8013808:	f300 8154 	bgt.w	8013ab4 <_dtoa_r+0x73c>
 801380c:	4b6b      	ldr	r3, [pc, #428]	; (80139bc <_dtoa_r+0x644>)
 801380e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013812:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013818:	2b00      	cmp	r3, #0
 801381a:	f280 80e3 	bge.w	80139e4 <_dtoa_r+0x66c>
 801381e:	9b01      	ldr	r3, [sp, #4]
 8013820:	2b00      	cmp	r3, #0
 8013822:	f300 80df 	bgt.w	80139e4 <_dtoa_r+0x66c>
 8013826:	f040 826d 	bne.w	8013d04 <_dtoa_r+0x98c>
 801382a:	4b69      	ldr	r3, [pc, #420]	; (80139d0 <_dtoa_r+0x658>)
 801382c:	2200      	movs	r2, #0
 801382e:	4640      	mov	r0, r8
 8013830:	4649      	mov	r1, r9
 8013832:	f7ec fee1 	bl	80005f8 <__aeabi_dmul>
 8013836:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801383a:	f7ed f963 	bl	8000b04 <__aeabi_dcmpge>
 801383e:	9e01      	ldr	r6, [sp, #4]
 8013840:	4637      	mov	r7, r6
 8013842:	2800      	cmp	r0, #0
 8013844:	f040 8243 	bne.w	8013cce <_dtoa_r+0x956>
 8013848:	9d00      	ldr	r5, [sp, #0]
 801384a:	2331      	movs	r3, #49	; 0x31
 801384c:	f805 3b01 	strb.w	r3, [r5], #1
 8013850:	f10a 0a01 	add.w	sl, sl, #1
 8013854:	e23f      	b.n	8013cd6 <_dtoa_r+0x95e>
 8013856:	07f2      	lsls	r2, r6, #31
 8013858:	d505      	bpl.n	8013866 <_dtoa_r+0x4ee>
 801385a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801385e:	f7ec fecb 	bl	80005f8 <__aeabi_dmul>
 8013862:	3501      	adds	r5, #1
 8013864:	2301      	movs	r3, #1
 8013866:	1076      	asrs	r6, r6, #1
 8013868:	3708      	adds	r7, #8
 801386a:	e76c      	b.n	8013746 <_dtoa_r+0x3ce>
 801386c:	2502      	movs	r5, #2
 801386e:	e76f      	b.n	8013750 <_dtoa_r+0x3d8>
 8013870:	9b01      	ldr	r3, [sp, #4]
 8013872:	f8cd a01c 	str.w	sl, [sp, #28]
 8013876:	930c      	str	r3, [sp, #48]	; 0x30
 8013878:	e78d      	b.n	8013796 <_dtoa_r+0x41e>
 801387a:	9900      	ldr	r1, [sp, #0]
 801387c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801387e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013880:	4b4e      	ldr	r3, [pc, #312]	; (80139bc <_dtoa_r+0x644>)
 8013882:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013886:	4401      	add	r1, r0
 8013888:	9102      	str	r1, [sp, #8]
 801388a:	9908      	ldr	r1, [sp, #32]
 801388c:	eeb0 8a47 	vmov.f32	s16, s14
 8013890:	eef0 8a67 	vmov.f32	s17, s15
 8013894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013898:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801389c:	2900      	cmp	r1, #0
 801389e:	d045      	beq.n	801392c <_dtoa_r+0x5b4>
 80138a0:	494c      	ldr	r1, [pc, #304]	; (80139d4 <_dtoa_r+0x65c>)
 80138a2:	2000      	movs	r0, #0
 80138a4:	f7ec ffd2 	bl	800084c <__aeabi_ddiv>
 80138a8:	ec53 2b18 	vmov	r2, r3, d8
 80138ac:	f7ec fcec 	bl	8000288 <__aeabi_dsub>
 80138b0:	9d00      	ldr	r5, [sp, #0]
 80138b2:	ec41 0b18 	vmov	d8, r0, r1
 80138b6:	4639      	mov	r1, r7
 80138b8:	4630      	mov	r0, r6
 80138ba:	f7ed f94d 	bl	8000b58 <__aeabi_d2iz>
 80138be:	900c      	str	r0, [sp, #48]	; 0x30
 80138c0:	f7ec fe30 	bl	8000524 <__aeabi_i2d>
 80138c4:	4602      	mov	r2, r0
 80138c6:	460b      	mov	r3, r1
 80138c8:	4630      	mov	r0, r6
 80138ca:	4639      	mov	r1, r7
 80138cc:	f7ec fcdc 	bl	8000288 <__aeabi_dsub>
 80138d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80138d2:	3330      	adds	r3, #48	; 0x30
 80138d4:	f805 3b01 	strb.w	r3, [r5], #1
 80138d8:	ec53 2b18 	vmov	r2, r3, d8
 80138dc:	4606      	mov	r6, r0
 80138de:	460f      	mov	r7, r1
 80138e0:	f7ed f8fc 	bl	8000adc <__aeabi_dcmplt>
 80138e4:	2800      	cmp	r0, #0
 80138e6:	d165      	bne.n	80139b4 <_dtoa_r+0x63c>
 80138e8:	4632      	mov	r2, r6
 80138ea:	463b      	mov	r3, r7
 80138ec:	4935      	ldr	r1, [pc, #212]	; (80139c4 <_dtoa_r+0x64c>)
 80138ee:	2000      	movs	r0, #0
 80138f0:	f7ec fcca 	bl	8000288 <__aeabi_dsub>
 80138f4:	ec53 2b18 	vmov	r2, r3, d8
 80138f8:	f7ed f8f0 	bl	8000adc <__aeabi_dcmplt>
 80138fc:	2800      	cmp	r0, #0
 80138fe:	f040 80b9 	bne.w	8013a74 <_dtoa_r+0x6fc>
 8013902:	9b02      	ldr	r3, [sp, #8]
 8013904:	429d      	cmp	r5, r3
 8013906:	f43f af75 	beq.w	80137f4 <_dtoa_r+0x47c>
 801390a:	4b2f      	ldr	r3, [pc, #188]	; (80139c8 <_dtoa_r+0x650>)
 801390c:	ec51 0b18 	vmov	r0, r1, d8
 8013910:	2200      	movs	r2, #0
 8013912:	f7ec fe71 	bl	80005f8 <__aeabi_dmul>
 8013916:	4b2c      	ldr	r3, [pc, #176]	; (80139c8 <_dtoa_r+0x650>)
 8013918:	ec41 0b18 	vmov	d8, r0, r1
 801391c:	2200      	movs	r2, #0
 801391e:	4630      	mov	r0, r6
 8013920:	4639      	mov	r1, r7
 8013922:	f7ec fe69 	bl	80005f8 <__aeabi_dmul>
 8013926:	4606      	mov	r6, r0
 8013928:	460f      	mov	r7, r1
 801392a:	e7c4      	b.n	80138b6 <_dtoa_r+0x53e>
 801392c:	ec51 0b17 	vmov	r0, r1, d7
 8013930:	f7ec fe62 	bl	80005f8 <__aeabi_dmul>
 8013934:	9b02      	ldr	r3, [sp, #8]
 8013936:	9d00      	ldr	r5, [sp, #0]
 8013938:	930c      	str	r3, [sp, #48]	; 0x30
 801393a:	ec41 0b18 	vmov	d8, r0, r1
 801393e:	4639      	mov	r1, r7
 8013940:	4630      	mov	r0, r6
 8013942:	f7ed f909 	bl	8000b58 <__aeabi_d2iz>
 8013946:	9011      	str	r0, [sp, #68]	; 0x44
 8013948:	f7ec fdec 	bl	8000524 <__aeabi_i2d>
 801394c:	4602      	mov	r2, r0
 801394e:	460b      	mov	r3, r1
 8013950:	4630      	mov	r0, r6
 8013952:	4639      	mov	r1, r7
 8013954:	f7ec fc98 	bl	8000288 <__aeabi_dsub>
 8013958:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801395a:	3330      	adds	r3, #48	; 0x30
 801395c:	f805 3b01 	strb.w	r3, [r5], #1
 8013960:	9b02      	ldr	r3, [sp, #8]
 8013962:	429d      	cmp	r5, r3
 8013964:	4606      	mov	r6, r0
 8013966:	460f      	mov	r7, r1
 8013968:	f04f 0200 	mov.w	r2, #0
 801396c:	d134      	bne.n	80139d8 <_dtoa_r+0x660>
 801396e:	4b19      	ldr	r3, [pc, #100]	; (80139d4 <_dtoa_r+0x65c>)
 8013970:	ec51 0b18 	vmov	r0, r1, d8
 8013974:	f7ec fc8a 	bl	800028c <__adddf3>
 8013978:	4602      	mov	r2, r0
 801397a:	460b      	mov	r3, r1
 801397c:	4630      	mov	r0, r6
 801397e:	4639      	mov	r1, r7
 8013980:	f7ed f8ca 	bl	8000b18 <__aeabi_dcmpgt>
 8013984:	2800      	cmp	r0, #0
 8013986:	d175      	bne.n	8013a74 <_dtoa_r+0x6fc>
 8013988:	ec53 2b18 	vmov	r2, r3, d8
 801398c:	4911      	ldr	r1, [pc, #68]	; (80139d4 <_dtoa_r+0x65c>)
 801398e:	2000      	movs	r0, #0
 8013990:	f7ec fc7a 	bl	8000288 <__aeabi_dsub>
 8013994:	4602      	mov	r2, r0
 8013996:	460b      	mov	r3, r1
 8013998:	4630      	mov	r0, r6
 801399a:	4639      	mov	r1, r7
 801399c:	f7ed f89e 	bl	8000adc <__aeabi_dcmplt>
 80139a0:	2800      	cmp	r0, #0
 80139a2:	f43f af27 	beq.w	80137f4 <_dtoa_r+0x47c>
 80139a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80139a8:	1e6b      	subs	r3, r5, #1
 80139aa:	930c      	str	r3, [sp, #48]	; 0x30
 80139ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80139b0:	2b30      	cmp	r3, #48	; 0x30
 80139b2:	d0f8      	beq.n	80139a6 <_dtoa_r+0x62e>
 80139b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80139b8:	e04a      	b.n	8013a50 <_dtoa_r+0x6d8>
 80139ba:	bf00      	nop
 80139bc:	08015cb8 	.word	0x08015cb8
 80139c0:	08015c90 	.word	0x08015c90
 80139c4:	3ff00000 	.word	0x3ff00000
 80139c8:	40240000 	.word	0x40240000
 80139cc:	401c0000 	.word	0x401c0000
 80139d0:	40140000 	.word	0x40140000
 80139d4:	3fe00000 	.word	0x3fe00000
 80139d8:	4baf      	ldr	r3, [pc, #700]	; (8013c98 <_dtoa_r+0x920>)
 80139da:	f7ec fe0d 	bl	80005f8 <__aeabi_dmul>
 80139de:	4606      	mov	r6, r0
 80139e0:	460f      	mov	r7, r1
 80139e2:	e7ac      	b.n	801393e <_dtoa_r+0x5c6>
 80139e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80139e8:	9d00      	ldr	r5, [sp, #0]
 80139ea:	4642      	mov	r2, r8
 80139ec:	464b      	mov	r3, r9
 80139ee:	4630      	mov	r0, r6
 80139f0:	4639      	mov	r1, r7
 80139f2:	f7ec ff2b 	bl	800084c <__aeabi_ddiv>
 80139f6:	f7ed f8af 	bl	8000b58 <__aeabi_d2iz>
 80139fa:	9002      	str	r0, [sp, #8]
 80139fc:	f7ec fd92 	bl	8000524 <__aeabi_i2d>
 8013a00:	4642      	mov	r2, r8
 8013a02:	464b      	mov	r3, r9
 8013a04:	f7ec fdf8 	bl	80005f8 <__aeabi_dmul>
 8013a08:	4602      	mov	r2, r0
 8013a0a:	460b      	mov	r3, r1
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	4639      	mov	r1, r7
 8013a10:	f7ec fc3a 	bl	8000288 <__aeabi_dsub>
 8013a14:	9e02      	ldr	r6, [sp, #8]
 8013a16:	9f01      	ldr	r7, [sp, #4]
 8013a18:	3630      	adds	r6, #48	; 0x30
 8013a1a:	f805 6b01 	strb.w	r6, [r5], #1
 8013a1e:	9e00      	ldr	r6, [sp, #0]
 8013a20:	1bae      	subs	r6, r5, r6
 8013a22:	42b7      	cmp	r7, r6
 8013a24:	4602      	mov	r2, r0
 8013a26:	460b      	mov	r3, r1
 8013a28:	d137      	bne.n	8013a9a <_dtoa_r+0x722>
 8013a2a:	f7ec fc2f 	bl	800028c <__adddf3>
 8013a2e:	4642      	mov	r2, r8
 8013a30:	464b      	mov	r3, r9
 8013a32:	4606      	mov	r6, r0
 8013a34:	460f      	mov	r7, r1
 8013a36:	f7ed f86f 	bl	8000b18 <__aeabi_dcmpgt>
 8013a3a:	b9c8      	cbnz	r0, 8013a70 <_dtoa_r+0x6f8>
 8013a3c:	4642      	mov	r2, r8
 8013a3e:	464b      	mov	r3, r9
 8013a40:	4630      	mov	r0, r6
 8013a42:	4639      	mov	r1, r7
 8013a44:	f7ed f840 	bl	8000ac8 <__aeabi_dcmpeq>
 8013a48:	b110      	cbz	r0, 8013a50 <_dtoa_r+0x6d8>
 8013a4a:	9b02      	ldr	r3, [sp, #8]
 8013a4c:	07d9      	lsls	r1, r3, #31
 8013a4e:	d40f      	bmi.n	8013a70 <_dtoa_r+0x6f8>
 8013a50:	4620      	mov	r0, r4
 8013a52:	4659      	mov	r1, fp
 8013a54:	f000 fc0c 	bl	8014270 <_Bfree>
 8013a58:	2300      	movs	r3, #0
 8013a5a:	702b      	strb	r3, [r5, #0]
 8013a5c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013a5e:	f10a 0001 	add.w	r0, sl, #1
 8013a62:	6018      	str	r0, [r3, #0]
 8013a64:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	f43f acd8 	beq.w	801341c <_dtoa_r+0xa4>
 8013a6c:	601d      	str	r5, [r3, #0]
 8013a6e:	e4d5      	b.n	801341c <_dtoa_r+0xa4>
 8013a70:	f8cd a01c 	str.w	sl, [sp, #28]
 8013a74:	462b      	mov	r3, r5
 8013a76:	461d      	mov	r5, r3
 8013a78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013a7c:	2a39      	cmp	r2, #57	; 0x39
 8013a7e:	d108      	bne.n	8013a92 <_dtoa_r+0x71a>
 8013a80:	9a00      	ldr	r2, [sp, #0]
 8013a82:	429a      	cmp	r2, r3
 8013a84:	d1f7      	bne.n	8013a76 <_dtoa_r+0x6fe>
 8013a86:	9a07      	ldr	r2, [sp, #28]
 8013a88:	9900      	ldr	r1, [sp, #0]
 8013a8a:	3201      	adds	r2, #1
 8013a8c:	9207      	str	r2, [sp, #28]
 8013a8e:	2230      	movs	r2, #48	; 0x30
 8013a90:	700a      	strb	r2, [r1, #0]
 8013a92:	781a      	ldrb	r2, [r3, #0]
 8013a94:	3201      	adds	r2, #1
 8013a96:	701a      	strb	r2, [r3, #0]
 8013a98:	e78c      	b.n	80139b4 <_dtoa_r+0x63c>
 8013a9a:	4b7f      	ldr	r3, [pc, #508]	; (8013c98 <_dtoa_r+0x920>)
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	f7ec fdab 	bl	80005f8 <__aeabi_dmul>
 8013aa2:	2200      	movs	r2, #0
 8013aa4:	2300      	movs	r3, #0
 8013aa6:	4606      	mov	r6, r0
 8013aa8:	460f      	mov	r7, r1
 8013aaa:	f7ed f80d 	bl	8000ac8 <__aeabi_dcmpeq>
 8013aae:	2800      	cmp	r0, #0
 8013ab0:	d09b      	beq.n	80139ea <_dtoa_r+0x672>
 8013ab2:	e7cd      	b.n	8013a50 <_dtoa_r+0x6d8>
 8013ab4:	9a08      	ldr	r2, [sp, #32]
 8013ab6:	2a00      	cmp	r2, #0
 8013ab8:	f000 80c4 	beq.w	8013c44 <_dtoa_r+0x8cc>
 8013abc:	9a05      	ldr	r2, [sp, #20]
 8013abe:	2a01      	cmp	r2, #1
 8013ac0:	f300 80a8 	bgt.w	8013c14 <_dtoa_r+0x89c>
 8013ac4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8013ac6:	2a00      	cmp	r2, #0
 8013ac8:	f000 80a0 	beq.w	8013c0c <_dtoa_r+0x894>
 8013acc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013ad0:	9e06      	ldr	r6, [sp, #24]
 8013ad2:	4645      	mov	r5, r8
 8013ad4:	9a04      	ldr	r2, [sp, #16]
 8013ad6:	2101      	movs	r1, #1
 8013ad8:	441a      	add	r2, r3
 8013ada:	4620      	mov	r0, r4
 8013adc:	4498      	add	r8, r3
 8013ade:	9204      	str	r2, [sp, #16]
 8013ae0:	f000 fc82 	bl	80143e8 <__i2b>
 8013ae4:	4607      	mov	r7, r0
 8013ae6:	2d00      	cmp	r5, #0
 8013ae8:	dd0b      	ble.n	8013b02 <_dtoa_r+0x78a>
 8013aea:	9b04      	ldr	r3, [sp, #16]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	dd08      	ble.n	8013b02 <_dtoa_r+0x78a>
 8013af0:	42ab      	cmp	r3, r5
 8013af2:	9a04      	ldr	r2, [sp, #16]
 8013af4:	bfa8      	it	ge
 8013af6:	462b      	movge	r3, r5
 8013af8:	eba8 0803 	sub.w	r8, r8, r3
 8013afc:	1aed      	subs	r5, r5, r3
 8013afe:	1ad3      	subs	r3, r2, r3
 8013b00:	9304      	str	r3, [sp, #16]
 8013b02:	9b06      	ldr	r3, [sp, #24]
 8013b04:	b1fb      	cbz	r3, 8013b46 <_dtoa_r+0x7ce>
 8013b06:	9b08      	ldr	r3, [sp, #32]
 8013b08:	2b00      	cmp	r3, #0
 8013b0a:	f000 809f 	beq.w	8013c4c <_dtoa_r+0x8d4>
 8013b0e:	2e00      	cmp	r6, #0
 8013b10:	dd11      	ble.n	8013b36 <_dtoa_r+0x7be>
 8013b12:	4639      	mov	r1, r7
 8013b14:	4632      	mov	r2, r6
 8013b16:	4620      	mov	r0, r4
 8013b18:	f000 fd22 	bl	8014560 <__pow5mult>
 8013b1c:	465a      	mov	r2, fp
 8013b1e:	4601      	mov	r1, r0
 8013b20:	4607      	mov	r7, r0
 8013b22:	4620      	mov	r0, r4
 8013b24:	f000 fc76 	bl	8014414 <__multiply>
 8013b28:	4659      	mov	r1, fp
 8013b2a:	9007      	str	r0, [sp, #28]
 8013b2c:	4620      	mov	r0, r4
 8013b2e:	f000 fb9f 	bl	8014270 <_Bfree>
 8013b32:	9b07      	ldr	r3, [sp, #28]
 8013b34:	469b      	mov	fp, r3
 8013b36:	9b06      	ldr	r3, [sp, #24]
 8013b38:	1b9a      	subs	r2, r3, r6
 8013b3a:	d004      	beq.n	8013b46 <_dtoa_r+0x7ce>
 8013b3c:	4659      	mov	r1, fp
 8013b3e:	4620      	mov	r0, r4
 8013b40:	f000 fd0e 	bl	8014560 <__pow5mult>
 8013b44:	4683      	mov	fp, r0
 8013b46:	2101      	movs	r1, #1
 8013b48:	4620      	mov	r0, r4
 8013b4a:	f000 fc4d 	bl	80143e8 <__i2b>
 8013b4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	4606      	mov	r6, r0
 8013b54:	dd7c      	ble.n	8013c50 <_dtoa_r+0x8d8>
 8013b56:	461a      	mov	r2, r3
 8013b58:	4601      	mov	r1, r0
 8013b5a:	4620      	mov	r0, r4
 8013b5c:	f000 fd00 	bl	8014560 <__pow5mult>
 8013b60:	9b05      	ldr	r3, [sp, #20]
 8013b62:	2b01      	cmp	r3, #1
 8013b64:	4606      	mov	r6, r0
 8013b66:	dd76      	ble.n	8013c56 <_dtoa_r+0x8de>
 8013b68:	2300      	movs	r3, #0
 8013b6a:	9306      	str	r3, [sp, #24]
 8013b6c:	6933      	ldr	r3, [r6, #16]
 8013b6e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013b72:	6918      	ldr	r0, [r3, #16]
 8013b74:	f000 fbe8 	bl	8014348 <__hi0bits>
 8013b78:	f1c0 0020 	rsb	r0, r0, #32
 8013b7c:	9b04      	ldr	r3, [sp, #16]
 8013b7e:	4418      	add	r0, r3
 8013b80:	f010 001f 	ands.w	r0, r0, #31
 8013b84:	f000 8086 	beq.w	8013c94 <_dtoa_r+0x91c>
 8013b88:	f1c0 0320 	rsb	r3, r0, #32
 8013b8c:	2b04      	cmp	r3, #4
 8013b8e:	dd7f      	ble.n	8013c90 <_dtoa_r+0x918>
 8013b90:	f1c0 001c 	rsb	r0, r0, #28
 8013b94:	9b04      	ldr	r3, [sp, #16]
 8013b96:	4403      	add	r3, r0
 8013b98:	4480      	add	r8, r0
 8013b9a:	4405      	add	r5, r0
 8013b9c:	9304      	str	r3, [sp, #16]
 8013b9e:	f1b8 0f00 	cmp.w	r8, #0
 8013ba2:	dd05      	ble.n	8013bb0 <_dtoa_r+0x838>
 8013ba4:	4659      	mov	r1, fp
 8013ba6:	4642      	mov	r2, r8
 8013ba8:	4620      	mov	r0, r4
 8013baa:	f000 fd33 	bl	8014614 <__lshift>
 8013bae:	4683      	mov	fp, r0
 8013bb0:	9b04      	ldr	r3, [sp, #16]
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	dd05      	ble.n	8013bc2 <_dtoa_r+0x84a>
 8013bb6:	4631      	mov	r1, r6
 8013bb8:	461a      	mov	r2, r3
 8013bba:	4620      	mov	r0, r4
 8013bbc:	f000 fd2a 	bl	8014614 <__lshift>
 8013bc0:	4606      	mov	r6, r0
 8013bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	d069      	beq.n	8013c9c <_dtoa_r+0x924>
 8013bc8:	4631      	mov	r1, r6
 8013bca:	4658      	mov	r0, fp
 8013bcc:	f000 fd8e 	bl	80146ec <__mcmp>
 8013bd0:	2800      	cmp	r0, #0
 8013bd2:	da63      	bge.n	8013c9c <_dtoa_r+0x924>
 8013bd4:	2300      	movs	r3, #0
 8013bd6:	4659      	mov	r1, fp
 8013bd8:	220a      	movs	r2, #10
 8013bda:	4620      	mov	r0, r4
 8013bdc:	f000 fb6a 	bl	80142b4 <__multadd>
 8013be0:	9b08      	ldr	r3, [sp, #32]
 8013be2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013be6:	4683      	mov	fp, r0
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	f000 818f 	beq.w	8013f0c <_dtoa_r+0xb94>
 8013bee:	4639      	mov	r1, r7
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	220a      	movs	r2, #10
 8013bf4:	4620      	mov	r0, r4
 8013bf6:	f000 fb5d 	bl	80142b4 <__multadd>
 8013bfa:	f1b9 0f00 	cmp.w	r9, #0
 8013bfe:	4607      	mov	r7, r0
 8013c00:	f300 808e 	bgt.w	8013d20 <_dtoa_r+0x9a8>
 8013c04:	9b05      	ldr	r3, [sp, #20]
 8013c06:	2b02      	cmp	r3, #2
 8013c08:	dc50      	bgt.n	8013cac <_dtoa_r+0x934>
 8013c0a:	e089      	b.n	8013d20 <_dtoa_r+0x9a8>
 8013c0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013c0e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013c12:	e75d      	b.n	8013ad0 <_dtoa_r+0x758>
 8013c14:	9b01      	ldr	r3, [sp, #4]
 8013c16:	1e5e      	subs	r6, r3, #1
 8013c18:	9b06      	ldr	r3, [sp, #24]
 8013c1a:	42b3      	cmp	r3, r6
 8013c1c:	bfbf      	itttt	lt
 8013c1e:	9b06      	ldrlt	r3, [sp, #24]
 8013c20:	9606      	strlt	r6, [sp, #24]
 8013c22:	1af2      	sublt	r2, r6, r3
 8013c24:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8013c26:	bfb6      	itet	lt
 8013c28:	189b      	addlt	r3, r3, r2
 8013c2a:	1b9e      	subge	r6, r3, r6
 8013c2c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8013c2e:	9b01      	ldr	r3, [sp, #4]
 8013c30:	bfb8      	it	lt
 8013c32:	2600      	movlt	r6, #0
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	bfb5      	itete	lt
 8013c38:	eba8 0503 	sublt.w	r5, r8, r3
 8013c3c:	9b01      	ldrge	r3, [sp, #4]
 8013c3e:	2300      	movlt	r3, #0
 8013c40:	4645      	movge	r5, r8
 8013c42:	e747      	b.n	8013ad4 <_dtoa_r+0x75c>
 8013c44:	9e06      	ldr	r6, [sp, #24]
 8013c46:	9f08      	ldr	r7, [sp, #32]
 8013c48:	4645      	mov	r5, r8
 8013c4a:	e74c      	b.n	8013ae6 <_dtoa_r+0x76e>
 8013c4c:	9a06      	ldr	r2, [sp, #24]
 8013c4e:	e775      	b.n	8013b3c <_dtoa_r+0x7c4>
 8013c50:	9b05      	ldr	r3, [sp, #20]
 8013c52:	2b01      	cmp	r3, #1
 8013c54:	dc18      	bgt.n	8013c88 <_dtoa_r+0x910>
 8013c56:	9b02      	ldr	r3, [sp, #8]
 8013c58:	b9b3      	cbnz	r3, 8013c88 <_dtoa_r+0x910>
 8013c5a:	9b03      	ldr	r3, [sp, #12]
 8013c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013c60:	b9a3      	cbnz	r3, 8013c8c <_dtoa_r+0x914>
 8013c62:	9b03      	ldr	r3, [sp, #12]
 8013c64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013c68:	0d1b      	lsrs	r3, r3, #20
 8013c6a:	051b      	lsls	r3, r3, #20
 8013c6c:	b12b      	cbz	r3, 8013c7a <_dtoa_r+0x902>
 8013c6e:	9b04      	ldr	r3, [sp, #16]
 8013c70:	3301      	adds	r3, #1
 8013c72:	9304      	str	r3, [sp, #16]
 8013c74:	f108 0801 	add.w	r8, r8, #1
 8013c78:	2301      	movs	r3, #1
 8013c7a:	9306      	str	r3, [sp, #24]
 8013c7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	f47f af74 	bne.w	8013b6c <_dtoa_r+0x7f4>
 8013c84:	2001      	movs	r0, #1
 8013c86:	e779      	b.n	8013b7c <_dtoa_r+0x804>
 8013c88:	2300      	movs	r3, #0
 8013c8a:	e7f6      	b.n	8013c7a <_dtoa_r+0x902>
 8013c8c:	9b02      	ldr	r3, [sp, #8]
 8013c8e:	e7f4      	b.n	8013c7a <_dtoa_r+0x902>
 8013c90:	d085      	beq.n	8013b9e <_dtoa_r+0x826>
 8013c92:	4618      	mov	r0, r3
 8013c94:	301c      	adds	r0, #28
 8013c96:	e77d      	b.n	8013b94 <_dtoa_r+0x81c>
 8013c98:	40240000 	.word	0x40240000
 8013c9c:	9b01      	ldr	r3, [sp, #4]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	dc38      	bgt.n	8013d14 <_dtoa_r+0x99c>
 8013ca2:	9b05      	ldr	r3, [sp, #20]
 8013ca4:	2b02      	cmp	r3, #2
 8013ca6:	dd35      	ble.n	8013d14 <_dtoa_r+0x99c>
 8013ca8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013cac:	f1b9 0f00 	cmp.w	r9, #0
 8013cb0:	d10d      	bne.n	8013cce <_dtoa_r+0x956>
 8013cb2:	4631      	mov	r1, r6
 8013cb4:	464b      	mov	r3, r9
 8013cb6:	2205      	movs	r2, #5
 8013cb8:	4620      	mov	r0, r4
 8013cba:	f000 fafb 	bl	80142b4 <__multadd>
 8013cbe:	4601      	mov	r1, r0
 8013cc0:	4606      	mov	r6, r0
 8013cc2:	4658      	mov	r0, fp
 8013cc4:	f000 fd12 	bl	80146ec <__mcmp>
 8013cc8:	2800      	cmp	r0, #0
 8013cca:	f73f adbd 	bgt.w	8013848 <_dtoa_r+0x4d0>
 8013cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cd0:	9d00      	ldr	r5, [sp, #0]
 8013cd2:	ea6f 0a03 	mvn.w	sl, r3
 8013cd6:	f04f 0800 	mov.w	r8, #0
 8013cda:	4631      	mov	r1, r6
 8013cdc:	4620      	mov	r0, r4
 8013cde:	f000 fac7 	bl	8014270 <_Bfree>
 8013ce2:	2f00      	cmp	r7, #0
 8013ce4:	f43f aeb4 	beq.w	8013a50 <_dtoa_r+0x6d8>
 8013ce8:	f1b8 0f00 	cmp.w	r8, #0
 8013cec:	d005      	beq.n	8013cfa <_dtoa_r+0x982>
 8013cee:	45b8      	cmp	r8, r7
 8013cf0:	d003      	beq.n	8013cfa <_dtoa_r+0x982>
 8013cf2:	4641      	mov	r1, r8
 8013cf4:	4620      	mov	r0, r4
 8013cf6:	f000 fabb 	bl	8014270 <_Bfree>
 8013cfa:	4639      	mov	r1, r7
 8013cfc:	4620      	mov	r0, r4
 8013cfe:	f000 fab7 	bl	8014270 <_Bfree>
 8013d02:	e6a5      	b.n	8013a50 <_dtoa_r+0x6d8>
 8013d04:	2600      	movs	r6, #0
 8013d06:	4637      	mov	r7, r6
 8013d08:	e7e1      	b.n	8013cce <_dtoa_r+0x956>
 8013d0a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8013d0c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8013d10:	4637      	mov	r7, r6
 8013d12:	e599      	b.n	8013848 <_dtoa_r+0x4d0>
 8013d14:	9b08      	ldr	r3, [sp, #32]
 8013d16:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013d1a:	2b00      	cmp	r3, #0
 8013d1c:	f000 80fd 	beq.w	8013f1a <_dtoa_r+0xba2>
 8013d20:	2d00      	cmp	r5, #0
 8013d22:	dd05      	ble.n	8013d30 <_dtoa_r+0x9b8>
 8013d24:	4639      	mov	r1, r7
 8013d26:	462a      	mov	r2, r5
 8013d28:	4620      	mov	r0, r4
 8013d2a:	f000 fc73 	bl	8014614 <__lshift>
 8013d2e:	4607      	mov	r7, r0
 8013d30:	9b06      	ldr	r3, [sp, #24]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d05c      	beq.n	8013df0 <_dtoa_r+0xa78>
 8013d36:	6879      	ldr	r1, [r7, #4]
 8013d38:	4620      	mov	r0, r4
 8013d3a:	f000 fa59 	bl	80141f0 <_Balloc>
 8013d3e:	4605      	mov	r5, r0
 8013d40:	b928      	cbnz	r0, 8013d4e <_dtoa_r+0x9d6>
 8013d42:	4b80      	ldr	r3, [pc, #512]	; (8013f44 <_dtoa_r+0xbcc>)
 8013d44:	4602      	mov	r2, r0
 8013d46:	f240 21ea 	movw	r1, #746	; 0x2ea
 8013d4a:	f7ff bb2e 	b.w	80133aa <_dtoa_r+0x32>
 8013d4e:	693a      	ldr	r2, [r7, #16]
 8013d50:	3202      	adds	r2, #2
 8013d52:	0092      	lsls	r2, r2, #2
 8013d54:	f107 010c 	add.w	r1, r7, #12
 8013d58:	300c      	adds	r0, #12
 8013d5a:	f7fe fb3a 	bl	80123d2 <memcpy>
 8013d5e:	2201      	movs	r2, #1
 8013d60:	4629      	mov	r1, r5
 8013d62:	4620      	mov	r0, r4
 8013d64:	f000 fc56 	bl	8014614 <__lshift>
 8013d68:	9b00      	ldr	r3, [sp, #0]
 8013d6a:	3301      	adds	r3, #1
 8013d6c:	9301      	str	r3, [sp, #4]
 8013d6e:	9b00      	ldr	r3, [sp, #0]
 8013d70:	444b      	add	r3, r9
 8013d72:	9307      	str	r3, [sp, #28]
 8013d74:	9b02      	ldr	r3, [sp, #8]
 8013d76:	f003 0301 	and.w	r3, r3, #1
 8013d7a:	46b8      	mov	r8, r7
 8013d7c:	9306      	str	r3, [sp, #24]
 8013d7e:	4607      	mov	r7, r0
 8013d80:	9b01      	ldr	r3, [sp, #4]
 8013d82:	4631      	mov	r1, r6
 8013d84:	3b01      	subs	r3, #1
 8013d86:	4658      	mov	r0, fp
 8013d88:	9302      	str	r3, [sp, #8]
 8013d8a:	f7ff fa67 	bl	801325c <quorem>
 8013d8e:	4603      	mov	r3, r0
 8013d90:	3330      	adds	r3, #48	; 0x30
 8013d92:	9004      	str	r0, [sp, #16]
 8013d94:	4641      	mov	r1, r8
 8013d96:	4658      	mov	r0, fp
 8013d98:	9308      	str	r3, [sp, #32]
 8013d9a:	f000 fca7 	bl	80146ec <__mcmp>
 8013d9e:	463a      	mov	r2, r7
 8013da0:	4681      	mov	r9, r0
 8013da2:	4631      	mov	r1, r6
 8013da4:	4620      	mov	r0, r4
 8013da6:	f000 fcbd 	bl	8014724 <__mdiff>
 8013daa:	68c2      	ldr	r2, [r0, #12]
 8013dac:	9b08      	ldr	r3, [sp, #32]
 8013dae:	4605      	mov	r5, r0
 8013db0:	bb02      	cbnz	r2, 8013df4 <_dtoa_r+0xa7c>
 8013db2:	4601      	mov	r1, r0
 8013db4:	4658      	mov	r0, fp
 8013db6:	f000 fc99 	bl	80146ec <__mcmp>
 8013dba:	9b08      	ldr	r3, [sp, #32]
 8013dbc:	4602      	mov	r2, r0
 8013dbe:	4629      	mov	r1, r5
 8013dc0:	4620      	mov	r0, r4
 8013dc2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8013dc6:	f000 fa53 	bl	8014270 <_Bfree>
 8013dca:	9b05      	ldr	r3, [sp, #20]
 8013dcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013dce:	9d01      	ldr	r5, [sp, #4]
 8013dd0:	ea43 0102 	orr.w	r1, r3, r2
 8013dd4:	9b06      	ldr	r3, [sp, #24]
 8013dd6:	430b      	orrs	r3, r1
 8013dd8:	9b08      	ldr	r3, [sp, #32]
 8013dda:	d10d      	bne.n	8013df8 <_dtoa_r+0xa80>
 8013ddc:	2b39      	cmp	r3, #57	; 0x39
 8013dde:	d029      	beq.n	8013e34 <_dtoa_r+0xabc>
 8013de0:	f1b9 0f00 	cmp.w	r9, #0
 8013de4:	dd01      	ble.n	8013dea <_dtoa_r+0xa72>
 8013de6:	9b04      	ldr	r3, [sp, #16]
 8013de8:	3331      	adds	r3, #49	; 0x31
 8013dea:	9a02      	ldr	r2, [sp, #8]
 8013dec:	7013      	strb	r3, [r2, #0]
 8013dee:	e774      	b.n	8013cda <_dtoa_r+0x962>
 8013df0:	4638      	mov	r0, r7
 8013df2:	e7b9      	b.n	8013d68 <_dtoa_r+0x9f0>
 8013df4:	2201      	movs	r2, #1
 8013df6:	e7e2      	b.n	8013dbe <_dtoa_r+0xa46>
 8013df8:	f1b9 0f00 	cmp.w	r9, #0
 8013dfc:	db06      	blt.n	8013e0c <_dtoa_r+0xa94>
 8013dfe:	9905      	ldr	r1, [sp, #20]
 8013e00:	ea41 0909 	orr.w	r9, r1, r9
 8013e04:	9906      	ldr	r1, [sp, #24]
 8013e06:	ea59 0101 	orrs.w	r1, r9, r1
 8013e0a:	d120      	bne.n	8013e4e <_dtoa_r+0xad6>
 8013e0c:	2a00      	cmp	r2, #0
 8013e0e:	ddec      	ble.n	8013dea <_dtoa_r+0xa72>
 8013e10:	4659      	mov	r1, fp
 8013e12:	2201      	movs	r2, #1
 8013e14:	4620      	mov	r0, r4
 8013e16:	9301      	str	r3, [sp, #4]
 8013e18:	f000 fbfc 	bl	8014614 <__lshift>
 8013e1c:	4631      	mov	r1, r6
 8013e1e:	4683      	mov	fp, r0
 8013e20:	f000 fc64 	bl	80146ec <__mcmp>
 8013e24:	2800      	cmp	r0, #0
 8013e26:	9b01      	ldr	r3, [sp, #4]
 8013e28:	dc02      	bgt.n	8013e30 <_dtoa_r+0xab8>
 8013e2a:	d1de      	bne.n	8013dea <_dtoa_r+0xa72>
 8013e2c:	07da      	lsls	r2, r3, #31
 8013e2e:	d5dc      	bpl.n	8013dea <_dtoa_r+0xa72>
 8013e30:	2b39      	cmp	r3, #57	; 0x39
 8013e32:	d1d8      	bne.n	8013de6 <_dtoa_r+0xa6e>
 8013e34:	9a02      	ldr	r2, [sp, #8]
 8013e36:	2339      	movs	r3, #57	; 0x39
 8013e38:	7013      	strb	r3, [r2, #0]
 8013e3a:	462b      	mov	r3, r5
 8013e3c:	461d      	mov	r5, r3
 8013e3e:	3b01      	subs	r3, #1
 8013e40:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013e44:	2a39      	cmp	r2, #57	; 0x39
 8013e46:	d050      	beq.n	8013eea <_dtoa_r+0xb72>
 8013e48:	3201      	adds	r2, #1
 8013e4a:	701a      	strb	r2, [r3, #0]
 8013e4c:	e745      	b.n	8013cda <_dtoa_r+0x962>
 8013e4e:	2a00      	cmp	r2, #0
 8013e50:	dd03      	ble.n	8013e5a <_dtoa_r+0xae2>
 8013e52:	2b39      	cmp	r3, #57	; 0x39
 8013e54:	d0ee      	beq.n	8013e34 <_dtoa_r+0xabc>
 8013e56:	3301      	adds	r3, #1
 8013e58:	e7c7      	b.n	8013dea <_dtoa_r+0xa72>
 8013e5a:	9a01      	ldr	r2, [sp, #4]
 8013e5c:	9907      	ldr	r1, [sp, #28]
 8013e5e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013e62:	428a      	cmp	r2, r1
 8013e64:	d02a      	beq.n	8013ebc <_dtoa_r+0xb44>
 8013e66:	4659      	mov	r1, fp
 8013e68:	2300      	movs	r3, #0
 8013e6a:	220a      	movs	r2, #10
 8013e6c:	4620      	mov	r0, r4
 8013e6e:	f000 fa21 	bl	80142b4 <__multadd>
 8013e72:	45b8      	cmp	r8, r7
 8013e74:	4683      	mov	fp, r0
 8013e76:	f04f 0300 	mov.w	r3, #0
 8013e7a:	f04f 020a 	mov.w	r2, #10
 8013e7e:	4641      	mov	r1, r8
 8013e80:	4620      	mov	r0, r4
 8013e82:	d107      	bne.n	8013e94 <_dtoa_r+0xb1c>
 8013e84:	f000 fa16 	bl	80142b4 <__multadd>
 8013e88:	4680      	mov	r8, r0
 8013e8a:	4607      	mov	r7, r0
 8013e8c:	9b01      	ldr	r3, [sp, #4]
 8013e8e:	3301      	adds	r3, #1
 8013e90:	9301      	str	r3, [sp, #4]
 8013e92:	e775      	b.n	8013d80 <_dtoa_r+0xa08>
 8013e94:	f000 fa0e 	bl	80142b4 <__multadd>
 8013e98:	4639      	mov	r1, r7
 8013e9a:	4680      	mov	r8, r0
 8013e9c:	2300      	movs	r3, #0
 8013e9e:	220a      	movs	r2, #10
 8013ea0:	4620      	mov	r0, r4
 8013ea2:	f000 fa07 	bl	80142b4 <__multadd>
 8013ea6:	4607      	mov	r7, r0
 8013ea8:	e7f0      	b.n	8013e8c <_dtoa_r+0xb14>
 8013eaa:	f1b9 0f00 	cmp.w	r9, #0
 8013eae:	9a00      	ldr	r2, [sp, #0]
 8013eb0:	bfcc      	ite	gt
 8013eb2:	464d      	movgt	r5, r9
 8013eb4:	2501      	movle	r5, #1
 8013eb6:	4415      	add	r5, r2
 8013eb8:	f04f 0800 	mov.w	r8, #0
 8013ebc:	4659      	mov	r1, fp
 8013ebe:	2201      	movs	r2, #1
 8013ec0:	4620      	mov	r0, r4
 8013ec2:	9301      	str	r3, [sp, #4]
 8013ec4:	f000 fba6 	bl	8014614 <__lshift>
 8013ec8:	4631      	mov	r1, r6
 8013eca:	4683      	mov	fp, r0
 8013ecc:	f000 fc0e 	bl	80146ec <__mcmp>
 8013ed0:	2800      	cmp	r0, #0
 8013ed2:	dcb2      	bgt.n	8013e3a <_dtoa_r+0xac2>
 8013ed4:	d102      	bne.n	8013edc <_dtoa_r+0xb64>
 8013ed6:	9b01      	ldr	r3, [sp, #4]
 8013ed8:	07db      	lsls	r3, r3, #31
 8013eda:	d4ae      	bmi.n	8013e3a <_dtoa_r+0xac2>
 8013edc:	462b      	mov	r3, r5
 8013ede:	461d      	mov	r5, r3
 8013ee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013ee4:	2a30      	cmp	r2, #48	; 0x30
 8013ee6:	d0fa      	beq.n	8013ede <_dtoa_r+0xb66>
 8013ee8:	e6f7      	b.n	8013cda <_dtoa_r+0x962>
 8013eea:	9a00      	ldr	r2, [sp, #0]
 8013eec:	429a      	cmp	r2, r3
 8013eee:	d1a5      	bne.n	8013e3c <_dtoa_r+0xac4>
 8013ef0:	f10a 0a01 	add.w	sl, sl, #1
 8013ef4:	2331      	movs	r3, #49	; 0x31
 8013ef6:	e779      	b.n	8013dec <_dtoa_r+0xa74>
 8013ef8:	4b13      	ldr	r3, [pc, #76]	; (8013f48 <_dtoa_r+0xbd0>)
 8013efa:	f7ff baaf 	b.w	801345c <_dtoa_r+0xe4>
 8013efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	f47f aa86 	bne.w	8013412 <_dtoa_r+0x9a>
 8013f06:	4b11      	ldr	r3, [pc, #68]	; (8013f4c <_dtoa_r+0xbd4>)
 8013f08:	f7ff baa8 	b.w	801345c <_dtoa_r+0xe4>
 8013f0c:	f1b9 0f00 	cmp.w	r9, #0
 8013f10:	dc03      	bgt.n	8013f1a <_dtoa_r+0xba2>
 8013f12:	9b05      	ldr	r3, [sp, #20]
 8013f14:	2b02      	cmp	r3, #2
 8013f16:	f73f aec9 	bgt.w	8013cac <_dtoa_r+0x934>
 8013f1a:	9d00      	ldr	r5, [sp, #0]
 8013f1c:	4631      	mov	r1, r6
 8013f1e:	4658      	mov	r0, fp
 8013f20:	f7ff f99c 	bl	801325c <quorem>
 8013f24:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013f28:	f805 3b01 	strb.w	r3, [r5], #1
 8013f2c:	9a00      	ldr	r2, [sp, #0]
 8013f2e:	1aaa      	subs	r2, r5, r2
 8013f30:	4591      	cmp	r9, r2
 8013f32:	ddba      	ble.n	8013eaa <_dtoa_r+0xb32>
 8013f34:	4659      	mov	r1, fp
 8013f36:	2300      	movs	r3, #0
 8013f38:	220a      	movs	r2, #10
 8013f3a:	4620      	mov	r0, r4
 8013f3c:	f000 f9ba 	bl	80142b4 <__multadd>
 8013f40:	4683      	mov	fp, r0
 8013f42:	e7eb      	b.n	8013f1c <_dtoa_r+0xba4>
 8013f44:	08015c1f 	.word	0x08015c1f
 8013f48:	08015b78 	.word	0x08015b78
 8013f4c:	08015b9c 	.word	0x08015b9c

08013f50 <__sflush_r>:
 8013f50:	898a      	ldrh	r2, [r1, #12]
 8013f52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013f56:	4605      	mov	r5, r0
 8013f58:	0710      	lsls	r0, r2, #28
 8013f5a:	460c      	mov	r4, r1
 8013f5c:	d458      	bmi.n	8014010 <__sflush_r+0xc0>
 8013f5e:	684b      	ldr	r3, [r1, #4]
 8013f60:	2b00      	cmp	r3, #0
 8013f62:	dc05      	bgt.n	8013f70 <__sflush_r+0x20>
 8013f64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	dc02      	bgt.n	8013f70 <__sflush_r+0x20>
 8013f6a:	2000      	movs	r0, #0
 8013f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f72:	2e00      	cmp	r6, #0
 8013f74:	d0f9      	beq.n	8013f6a <__sflush_r+0x1a>
 8013f76:	2300      	movs	r3, #0
 8013f78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013f7c:	682f      	ldr	r7, [r5, #0]
 8013f7e:	602b      	str	r3, [r5, #0]
 8013f80:	d032      	beq.n	8013fe8 <__sflush_r+0x98>
 8013f82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013f84:	89a3      	ldrh	r3, [r4, #12]
 8013f86:	075a      	lsls	r2, r3, #29
 8013f88:	d505      	bpl.n	8013f96 <__sflush_r+0x46>
 8013f8a:	6863      	ldr	r3, [r4, #4]
 8013f8c:	1ac0      	subs	r0, r0, r3
 8013f8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013f90:	b10b      	cbz	r3, 8013f96 <__sflush_r+0x46>
 8013f92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013f94:	1ac0      	subs	r0, r0, r3
 8013f96:	2300      	movs	r3, #0
 8013f98:	4602      	mov	r2, r0
 8013f9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f9c:	6a21      	ldr	r1, [r4, #32]
 8013f9e:	4628      	mov	r0, r5
 8013fa0:	47b0      	blx	r6
 8013fa2:	1c43      	adds	r3, r0, #1
 8013fa4:	89a3      	ldrh	r3, [r4, #12]
 8013fa6:	d106      	bne.n	8013fb6 <__sflush_r+0x66>
 8013fa8:	6829      	ldr	r1, [r5, #0]
 8013faa:	291d      	cmp	r1, #29
 8013fac:	d82c      	bhi.n	8014008 <__sflush_r+0xb8>
 8013fae:	4a2a      	ldr	r2, [pc, #168]	; (8014058 <__sflush_r+0x108>)
 8013fb0:	40ca      	lsrs	r2, r1
 8013fb2:	07d6      	lsls	r6, r2, #31
 8013fb4:	d528      	bpl.n	8014008 <__sflush_r+0xb8>
 8013fb6:	2200      	movs	r2, #0
 8013fb8:	6062      	str	r2, [r4, #4]
 8013fba:	04d9      	lsls	r1, r3, #19
 8013fbc:	6922      	ldr	r2, [r4, #16]
 8013fbe:	6022      	str	r2, [r4, #0]
 8013fc0:	d504      	bpl.n	8013fcc <__sflush_r+0x7c>
 8013fc2:	1c42      	adds	r2, r0, #1
 8013fc4:	d101      	bne.n	8013fca <__sflush_r+0x7a>
 8013fc6:	682b      	ldr	r3, [r5, #0]
 8013fc8:	b903      	cbnz	r3, 8013fcc <__sflush_r+0x7c>
 8013fca:	6560      	str	r0, [r4, #84]	; 0x54
 8013fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013fce:	602f      	str	r7, [r5, #0]
 8013fd0:	2900      	cmp	r1, #0
 8013fd2:	d0ca      	beq.n	8013f6a <__sflush_r+0x1a>
 8013fd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013fd8:	4299      	cmp	r1, r3
 8013fda:	d002      	beq.n	8013fe2 <__sflush_r+0x92>
 8013fdc:	4628      	mov	r0, r5
 8013fde:	f000 fc95 	bl	801490c <_free_r>
 8013fe2:	2000      	movs	r0, #0
 8013fe4:	6360      	str	r0, [r4, #52]	; 0x34
 8013fe6:	e7c1      	b.n	8013f6c <__sflush_r+0x1c>
 8013fe8:	6a21      	ldr	r1, [r4, #32]
 8013fea:	2301      	movs	r3, #1
 8013fec:	4628      	mov	r0, r5
 8013fee:	47b0      	blx	r6
 8013ff0:	1c41      	adds	r1, r0, #1
 8013ff2:	d1c7      	bne.n	8013f84 <__sflush_r+0x34>
 8013ff4:	682b      	ldr	r3, [r5, #0]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d0c4      	beq.n	8013f84 <__sflush_r+0x34>
 8013ffa:	2b1d      	cmp	r3, #29
 8013ffc:	d001      	beq.n	8014002 <__sflush_r+0xb2>
 8013ffe:	2b16      	cmp	r3, #22
 8014000:	d101      	bne.n	8014006 <__sflush_r+0xb6>
 8014002:	602f      	str	r7, [r5, #0]
 8014004:	e7b1      	b.n	8013f6a <__sflush_r+0x1a>
 8014006:	89a3      	ldrh	r3, [r4, #12]
 8014008:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801400c:	81a3      	strh	r3, [r4, #12]
 801400e:	e7ad      	b.n	8013f6c <__sflush_r+0x1c>
 8014010:	690f      	ldr	r7, [r1, #16]
 8014012:	2f00      	cmp	r7, #0
 8014014:	d0a9      	beq.n	8013f6a <__sflush_r+0x1a>
 8014016:	0793      	lsls	r3, r2, #30
 8014018:	680e      	ldr	r6, [r1, #0]
 801401a:	bf08      	it	eq
 801401c:	694b      	ldreq	r3, [r1, #20]
 801401e:	600f      	str	r7, [r1, #0]
 8014020:	bf18      	it	ne
 8014022:	2300      	movne	r3, #0
 8014024:	eba6 0807 	sub.w	r8, r6, r7
 8014028:	608b      	str	r3, [r1, #8]
 801402a:	f1b8 0f00 	cmp.w	r8, #0
 801402e:	dd9c      	ble.n	8013f6a <__sflush_r+0x1a>
 8014030:	6a21      	ldr	r1, [r4, #32]
 8014032:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014034:	4643      	mov	r3, r8
 8014036:	463a      	mov	r2, r7
 8014038:	4628      	mov	r0, r5
 801403a:	47b0      	blx	r6
 801403c:	2800      	cmp	r0, #0
 801403e:	dc06      	bgt.n	801404e <__sflush_r+0xfe>
 8014040:	89a3      	ldrh	r3, [r4, #12]
 8014042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014046:	81a3      	strh	r3, [r4, #12]
 8014048:	f04f 30ff 	mov.w	r0, #4294967295
 801404c:	e78e      	b.n	8013f6c <__sflush_r+0x1c>
 801404e:	4407      	add	r7, r0
 8014050:	eba8 0800 	sub.w	r8, r8, r0
 8014054:	e7e9      	b.n	801402a <__sflush_r+0xda>
 8014056:	bf00      	nop
 8014058:	20400001 	.word	0x20400001

0801405c <_fflush_r>:
 801405c:	b538      	push	{r3, r4, r5, lr}
 801405e:	690b      	ldr	r3, [r1, #16]
 8014060:	4605      	mov	r5, r0
 8014062:	460c      	mov	r4, r1
 8014064:	b913      	cbnz	r3, 801406c <_fflush_r+0x10>
 8014066:	2500      	movs	r5, #0
 8014068:	4628      	mov	r0, r5
 801406a:	bd38      	pop	{r3, r4, r5, pc}
 801406c:	b118      	cbz	r0, 8014076 <_fflush_r+0x1a>
 801406e:	6983      	ldr	r3, [r0, #24]
 8014070:	b90b      	cbnz	r3, 8014076 <_fflush_r+0x1a>
 8014072:	f7fe f8e9 	bl	8012248 <__sinit>
 8014076:	4b14      	ldr	r3, [pc, #80]	; (80140c8 <_fflush_r+0x6c>)
 8014078:	429c      	cmp	r4, r3
 801407a:	d11b      	bne.n	80140b4 <_fflush_r+0x58>
 801407c:	686c      	ldr	r4, [r5, #4]
 801407e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014082:	2b00      	cmp	r3, #0
 8014084:	d0ef      	beq.n	8014066 <_fflush_r+0xa>
 8014086:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014088:	07d0      	lsls	r0, r2, #31
 801408a:	d404      	bmi.n	8014096 <_fflush_r+0x3a>
 801408c:	0599      	lsls	r1, r3, #22
 801408e:	d402      	bmi.n	8014096 <_fflush_r+0x3a>
 8014090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014092:	f7fe f99c 	bl	80123ce <__retarget_lock_acquire_recursive>
 8014096:	4628      	mov	r0, r5
 8014098:	4621      	mov	r1, r4
 801409a:	f7ff ff59 	bl	8013f50 <__sflush_r>
 801409e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80140a0:	07da      	lsls	r2, r3, #31
 80140a2:	4605      	mov	r5, r0
 80140a4:	d4e0      	bmi.n	8014068 <_fflush_r+0xc>
 80140a6:	89a3      	ldrh	r3, [r4, #12]
 80140a8:	059b      	lsls	r3, r3, #22
 80140aa:	d4dd      	bmi.n	8014068 <_fflush_r+0xc>
 80140ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80140ae:	f7fe f98f 	bl	80123d0 <__retarget_lock_release_recursive>
 80140b2:	e7d9      	b.n	8014068 <_fflush_r+0xc>
 80140b4:	4b05      	ldr	r3, [pc, #20]	; (80140cc <_fflush_r+0x70>)
 80140b6:	429c      	cmp	r4, r3
 80140b8:	d101      	bne.n	80140be <_fflush_r+0x62>
 80140ba:	68ac      	ldr	r4, [r5, #8]
 80140bc:	e7df      	b.n	801407e <_fflush_r+0x22>
 80140be:	4b04      	ldr	r3, [pc, #16]	; (80140d0 <_fflush_r+0x74>)
 80140c0:	429c      	cmp	r4, r3
 80140c2:	bf08      	it	eq
 80140c4:	68ec      	ldreq	r4, [r5, #12]
 80140c6:	e7da      	b.n	801407e <_fflush_r+0x22>
 80140c8:	08015b24 	.word	0x08015b24
 80140cc:	08015b44 	.word	0x08015b44
 80140d0:	08015b04 	.word	0x08015b04

080140d4 <_localeconv_r>:
 80140d4:	4800      	ldr	r0, [pc, #0]	; (80140d8 <_localeconv_r+0x4>)
 80140d6:	4770      	bx	lr
 80140d8:	20000664 	.word	0x20000664

080140dc <_lseek_r>:
 80140dc:	b538      	push	{r3, r4, r5, lr}
 80140de:	4d07      	ldr	r5, [pc, #28]	; (80140fc <_lseek_r+0x20>)
 80140e0:	4604      	mov	r4, r0
 80140e2:	4608      	mov	r0, r1
 80140e4:	4611      	mov	r1, r2
 80140e6:	2200      	movs	r2, #0
 80140e8:	602a      	str	r2, [r5, #0]
 80140ea:	461a      	mov	r2, r3
 80140ec:	f7ed ff26 	bl	8001f3c <_lseek>
 80140f0:	1c43      	adds	r3, r0, #1
 80140f2:	d102      	bne.n	80140fa <_lseek_r+0x1e>
 80140f4:	682b      	ldr	r3, [r5, #0]
 80140f6:	b103      	cbz	r3, 80140fa <_lseek_r+0x1e>
 80140f8:	6023      	str	r3, [r4, #0]
 80140fa:	bd38      	pop	{r3, r4, r5, pc}
 80140fc:	20010a94 	.word	0x20010a94

08014100 <__swhatbuf_r>:
 8014100:	b570      	push	{r4, r5, r6, lr}
 8014102:	460e      	mov	r6, r1
 8014104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014108:	2900      	cmp	r1, #0
 801410a:	b096      	sub	sp, #88	; 0x58
 801410c:	4614      	mov	r4, r2
 801410e:	461d      	mov	r5, r3
 8014110:	da07      	bge.n	8014122 <__swhatbuf_r+0x22>
 8014112:	2300      	movs	r3, #0
 8014114:	602b      	str	r3, [r5, #0]
 8014116:	89b3      	ldrh	r3, [r6, #12]
 8014118:	061a      	lsls	r2, r3, #24
 801411a:	d410      	bmi.n	801413e <__swhatbuf_r+0x3e>
 801411c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014120:	e00e      	b.n	8014140 <__swhatbuf_r+0x40>
 8014122:	466a      	mov	r2, sp
 8014124:	f000 ff3a 	bl	8014f9c <_fstat_r>
 8014128:	2800      	cmp	r0, #0
 801412a:	dbf2      	blt.n	8014112 <__swhatbuf_r+0x12>
 801412c:	9a01      	ldr	r2, [sp, #4]
 801412e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014132:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8014136:	425a      	negs	r2, r3
 8014138:	415a      	adcs	r2, r3
 801413a:	602a      	str	r2, [r5, #0]
 801413c:	e7ee      	b.n	801411c <__swhatbuf_r+0x1c>
 801413e:	2340      	movs	r3, #64	; 0x40
 8014140:	2000      	movs	r0, #0
 8014142:	6023      	str	r3, [r4, #0]
 8014144:	b016      	add	sp, #88	; 0x58
 8014146:	bd70      	pop	{r4, r5, r6, pc}

08014148 <__smakebuf_r>:
 8014148:	898b      	ldrh	r3, [r1, #12]
 801414a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801414c:	079d      	lsls	r5, r3, #30
 801414e:	4606      	mov	r6, r0
 8014150:	460c      	mov	r4, r1
 8014152:	d507      	bpl.n	8014164 <__smakebuf_r+0x1c>
 8014154:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014158:	6023      	str	r3, [r4, #0]
 801415a:	6123      	str	r3, [r4, #16]
 801415c:	2301      	movs	r3, #1
 801415e:	6163      	str	r3, [r4, #20]
 8014160:	b002      	add	sp, #8
 8014162:	bd70      	pop	{r4, r5, r6, pc}
 8014164:	ab01      	add	r3, sp, #4
 8014166:	466a      	mov	r2, sp
 8014168:	f7ff ffca 	bl	8014100 <__swhatbuf_r>
 801416c:	9900      	ldr	r1, [sp, #0]
 801416e:	4605      	mov	r5, r0
 8014170:	4630      	mov	r0, r6
 8014172:	f7fe f945 	bl	8012400 <_malloc_r>
 8014176:	b948      	cbnz	r0, 801418c <__smakebuf_r+0x44>
 8014178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801417c:	059a      	lsls	r2, r3, #22
 801417e:	d4ef      	bmi.n	8014160 <__smakebuf_r+0x18>
 8014180:	f023 0303 	bic.w	r3, r3, #3
 8014184:	f043 0302 	orr.w	r3, r3, #2
 8014188:	81a3      	strh	r3, [r4, #12]
 801418a:	e7e3      	b.n	8014154 <__smakebuf_r+0xc>
 801418c:	4b0d      	ldr	r3, [pc, #52]	; (80141c4 <__smakebuf_r+0x7c>)
 801418e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014190:	89a3      	ldrh	r3, [r4, #12]
 8014192:	6020      	str	r0, [r4, #0]
 8014194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014198:	81a3      	strh	r3, [r4, #12]
 801419a:	9b00      	ldr	r3, [sp, #0]
 801419c:	6163      	str	r3, [r4, #20]
 801419e:	9b01      	ldr	r3, [sp, #4]
 80141a0:	6120      	str	r0, [r4, #16]
 80141a2:	b15b      	cbz	r3, 80141bc <__smakebuf_r+0x74>
 80141a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80141a8:	4630      	mov	r0, r6
 80141aa:	f000 ff09 	bl	8014fc0 <_isatty_r>
 80141ae:	b128      	cbz	r0, 80141bc <__smakebuf_r+0x74>
 80141b0:	89a3      	ldrh	r3, [r4, #12]
 80141b2:	f023 0303 	bic.w	r3, r3, #3
 80141b6:	f043 0301 	orr.w	r3, r3, #1
 80141ba:	81a3      	strh	r3, [r4, #12]
 80141bc:	89a0      	ldrh	r0, [r4, #12]
 80141be:	4305      	orrs	r5, r0
 80141c0:	81a5      	strh	r5, [r4, #12]
 80141c2:	e7cd      	b.n	8014160 <__smakebuf_r+0x18>
 80141c4:	080121e1 	.word	0x080121e1

080141c8 <malloc>:
 80141c8:	4b02      	ldr	r3, [pc, #8]	; (80141d4 <malloc+0xc>)
 80141ca:	4601      	mov	r1, r0
 80141cc:	6818      	ldr	r0, [r3, #0]
 80141ce:	f7fe b917 	b.w	8012400 <_malloc_r>
 80141d2:	bf00      	nop
 80141d4:	20000510 	.word	0x20000510

080141d8 <__malloc_lock>:
 80141d8:	4801      	ldr	r0, [pc, #4]	; (80141e0 <__malloc_lock+0x8>)
 80141da:	f7fe b8f8 	b.w	80123ce <__retarget_lock_acquire_recursive>
 80141de:	bf00      	nop
 80141e0:	20010a8c 	.word	0x20010a8c

080141e4 <__malloc_unlock>:
 80141e4:	4801      	ldr	r0, [pc, #4]	; (80141ec <__malloc_unlock+0x8>)
 80141e6:	f7fe b8f3 	b.w	80123d0 <__retarget_lock_release_recursive>
 80141ea:	bf00      	nop
 80141ec:	20010a8c 	.word	0x20010a8c

080141f0 <_Balloc>:
 80141f0:	b570      	push	{r4, r5, r6, lr}
 80141f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80141f4:	4604      	mov	r4, r0
 80141f6:	460d      	mov	r5, r1
 80141f8:	b976      	cbnz	r6, 8014218 <_Balloc+0x28>
 80141fa:	2010      	movs	r0, #16
 80141fc:	f7ff ffe4 	bl	80141c8 <malloc>
 8014200:	4602      	mov	r2, r0
 8014202:	6260      	str	r0, [r4, #36]	; 0x24
 8014204:	b920      	cbnz	r0, 8014210 <_Balloc+0x20>
 8014206:	4b18      	ldr	r3, [pc, #96]	; (8014268 <_Balloc+0x78>)
 8014208:	4818      	ldr	r0, [pc, #96]	; (801426c <_Balloc+0x7c>)
 801420a:	2166      	movs	r1, #102	; 0x66
 801420c:	f000 fe96 	bl	8014f3c <__assert_func>
 8014210:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014214:	6006      	str	r6, [r0, #0]
 8014216:	60c6      	str	r6, [r0, #12]
 8014218:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801421a:	68f3      	ldr	r3, [r6, #12]
 801421c:	b183      	cbz	r3, 8014240 <_Balloc+0x50>
 801421e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014220:	68db      	ldr	r3, [r3, #12]
 8014222:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014226:	b9b8      	cbnz	r0, 8014258 <_Balloc+0x68>
 8014228:	2101      	movs	r1, #1
 801422a:	fa01 f605 	lsl.w	r6, r1, r5
 801422e:	1d72      	adds	r2, r6, #5
 8014230:	0092      	lsls	r2, r2, #2
 8014232:	4620      	mov	r0, r4
 8014234:	f000 fb5a 	bl	80148ec <_calloc_r>
 8014238:	b160      	cbz	r0, 8014254 <_Balloc+0x64>
 801423a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801423e:	e00e      	b.n	801425e <_Balloc+0x6e>
 8014240:	2221      	movs	r2, #33	; 0x21
 8014242:	2104      	movs	r1, #4
 8014244:	4620      	mov	r0, r4
 8014246:	f000 fb51 	bl	80148ec <_calloc_r>
 801424a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801424c:	60f0      	str	r0, [r6, #12]
 801424e:	68db      	ldr	r3, [r3, #12]
 8014250:	2b00      	cmp	r3, #0
 8014252:	d1e4      	bne.n	801421e <_Balloc+0x2e>
 8014254:	2000      	movs	r0, #0
 8014256:	bd70      	pop	{r4, r5, r6, pc}
 8014258:	6802      	ldr	r2, [r0, #0]
 801425a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801425e:	2300      	movs	r3, #0
 8014260:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014264:	e7f7      	b.n	8014256 <_Balloc+0x66>
 8014266:	bf00      	nop
 8014268:	08015ba9 	.word	0x08015ba9
 801426c:	08015c30 	.word	0x08015c30

08014270 <_Bfree>:
 8014270:	b570      	push	{r4, r5, r6, lr}
 8014272:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014274:	4605      	mov	r5, r0
 8014276:	460c      	mov	r4, r1
 8014278:	b976      	cbnz	r6, 8014298 <_Bfree+0x28>
 801427a:	2010      	movs	r0, #16
 801427c:	f7ff ffa4 	bl	80141c8 <malloc>
 8014280:	4602      	mov	r2, r0
 8014282:	6268      	str	r0, [r5, #36]	; 0x24
 8014284:	b920      	cbnz	r0, 8014290 <_Bfree+0x20>
 8014286:	4b09      	ldr	r3, [pc, #36]	; (80142ac <_Bfree+0x3c>)
 8014288:	4809      	ldr	r0, [pc, #36]	; (80142b0 <_Bfree+0x40>)
 801428a:	218a      	movs	r1, #138	; 0x8a
 801428c:	f000 fe56 	bl	8014f3c <__assert_func>
 8014290:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014294:	6006      	str	r6, [r0, #0]
 8014296:	60c6      	str	r6, [r0, #12]
 8014298:	b13c      	cbz	r4, 80142aa <_Bfree+0x3a>
 801429a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801429c:	6862      	ldr	r2, [r4, #4]
 801429e:	68db      	ldr	r3, [r3, #12]
 80142a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80142a4:	6021      	str	r1, [r4, #0]
 80142a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80142aa:	bd70      	pop	{r4, r5, r6, pc}
 80142ac:	08015ba9 	.word	0x08015ba9
 80142b0:	08015c30 	.word	0x08015c30

080142b4 <__multadd>:
 80142b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142b8:	690e      	ldr	r6, [r1, #16]
 80142ba:	4607      	mov	r7, r0
 80142bc:	4698      	mov	r8, r3
 80142be:	460c      	mov	r4, r1
 80142c0:	f101 0014 	add.w	r0, r1, #20
 80142c4:	2300      	movs	r3, #0
 80142c6:	6805      	ldr	r5, [r0, #0]
 80142c8:	b2a9      	uxth	r1, r5
 80142ca:	fb02 8101 	mla	r1, r2, r1, r8
 80142ce:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80142d2:	0c2d      	lsrs	r5, r5, #16
 80142d4:	fb02 c505 	mla	r5, r2, r5, ip
 80142d8:	b289      	uxth	r1, r1
 80142da:	3301      	adds	r3, #1
 80142dc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80142e0:	429e      	cmp	r6, r3
 80142e2:	f840 1b04 	str.w	r1, [r0], #4
 80142e6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80142ea:	dcec      	bgt.n	80142c6 <__multadd+0x12>
 80142ec:	f1b8 0f00 	cmp.w	r8, #0
 80142f0:	d022      	beq.n	8014338 <__multadd+0x84>
 80142f2:	68a3      	ldr	r3, [r4, #8]
 80142f4:	42b3      	cmp	r3, r6
 80142f6:	dc19      	bgt.n	801432c <__multadd+0x78>
 80142f8:	6861      	ldr	r1, [r4, #4]
 80142fa:	4638      	mov	r0, r7
 80142fc:	3101      	adds	r1, #1
 80142fe:	f7ff ff77 	bl	80141f0 <_Balloc>
 8014302:	4605      	mov	r5, r0
 8014304:	b928      	cbnz	r0, 8014312 <__multadd+0x5e>
 8014306:	4602      	mov	r2, r0
 8014308:	4b0d      	ldr	r3, [pc, #52]	; (8014340 <__multadd+0x8c>)
 801430a:	480e      	ldr	r0, [pc, #56]	; (8014344 <__multadd+0x90>)
 801430c:	21b5      	movs	r1, #181	; 0xb5
 801430e:	f000 fe15 	bl	8014f3c <__assert_func>
 8014312:	6922      	ldr	r2, [r4, #16]
 8014314:	3202      	adds	r2, #2
 8014316:	f104 010c 	add.w	r1, r4, #12
 801431a:	0092      	lsls	r2, r2, #2
 801431c:	300c      	adds	r0, #12
 801431e:	f7fe f858 	bl	80123d2 <memcpy>
 8014322:	4621      	mov	r1, r4
 8014324:	4638      	mov	r0, r7
 8014326:	f7ff ffa3 	bl	8014270 <_Bfree>
 801432a:	462c      	mov	r4, r5
 801432c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8014330:	3601      	adds	r6, #1
 8014332:	f8c3 8014 	str.w	r8, [r3, #20]
 8014336:	6126      	str	r6, [r4, #16]
 8014338:	4620      	mov	r0, r4
 801433a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801433e:	bf00      	nop
 8014340:	08015c1f 	.word	0x08015c1f
 8014344:	08015c30 	.word	0x08015c30

08014348 <__hi0bits>:
 8014348:	0c03      	lsrs	r3, r0, #16
 801434a:	041b      	lsls	r3, r3, #16
 801434c:	b9d3      	cbnz	r3, 8014384 <__hi0bits+0x3c>
 801434e:	0400      	lsls	r0, r0, #16
 8014350:	2310      	movs	r3, #16
 8014352:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8014356:	bf04      	itt	eq
 8014358:	0200      	lsleq	r0, r0, #8
 801435a:	3308      	addeq	r3, #8
 801435c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014360:	bf04      	itt	eq
 8014362:	0100      	lsleq	r0, r0, #4
 8014364:	3304      	addeq	r3, #4
 8014366:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801436a:	bf04      	itt	eq
 801436c:	0080      	lsleq	r0, r0, #2
 801436e:	3302      	addeq	r3, #2
 8014370:	2800      	cmp	r0, #0
 8014372:	db05      	blt.n	8014380 <__hi0bits+0x38>
 8014374:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8014378:	f103 0301 	add.w	r3, r3, #1
 801437c:	bf08      	it	eq
 801437e:	2320      	moveq	r3, #32
 8014380:	4618      	mov	r0, r3
 8014382:	4770      	bx	lr
 8014384:	2300      	movs	r3, #0
 8014386:	e7e4      	b.n	8014352 <__hi0bits+0xa>

08014388 <__lo0bits>:
 8014388:	6803      	ldr	r3, [r0, #0]
 801438a:	f013 0207 	ands.w	r2, r3, #7
 801438e:	4601      	mov	r1, r0
 8014390:	d00b      	beq.n	80143aa <__lo0bits+0x22>
 8014392:	07da      	lsls	r2, r3, #31
 8014394:	d424      	bmi.n	80143e0 <__lo0bits+0x58>
 8014396:	0798      	lsls	r0, r3, #30
 8014398:	bf49      	itett	mi
 801439a:	085b      	lsrmi	r3, r3, #1
 801439c:	089b      	lsrpl	r3, r3, #2
 801439e:	2001      	movmi	r0, #1
 80143a0:	600b      	strmi	r3, [r1, #0]
 80143a2:	bf5c      	itt	pl
 80143a4:	600b      	strpl	r3, [r1, #0]
 80143a6:	2002      	movpl	r0, #2
 80143a8:	4770      	bx	lr
 80143aa:	b298      	uxth	r0, r3
 80143ac:	b9b0      	cbnz	r0, 80143dc <__lo0bits+0x54>
 80143ae:	0c1b      	lsrs	r3, r3, #16
 80143b0:	2010      	movs	r0, #16
 80143b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80143b6:	bf04      	itt	eq
 80143b8:	0a1b      	lsreq	r3, r3, #8
 80143ba:	3008      	addeq	r0, #8
 80143bc:	071a      	lsls	r2, r3, #28
 80143be:	bf04      	itt	eq
 80143c0:	091b      	lsreq	r3, r3, #4
 80143c2:	3004      	addeq	r0, #4
 80143c4:	079a      	lsls	r2, r3, #30
 80143c6:	bf04      	itt	eq
 80143c8:	089b      	lsreq	r3, r3, #2
 80143ca:	3002      	addeq	r0, #2
 80143cc:	07da      	lsls	r2, r3, #31
 80143ce:	d403      	bmi.n	80143d8 <__lo0bits+0x50>
 80143d0:	085b      	lsrs	r3, r3, #1
 80143d2:	f100 0001 	add.w	r0, r0, #1
 80143d6:	d005      	beq.n	80143e4 <__lo0bits+0x5c>
 80143d8:	600b      	str	r3, [r1, #0]
 80143da:	4770      	bx	lr
 80143dc:	4610      	mov	r0, r2
 80143de:	e7e8      	b.n	80143b2 <__lo0bits+0x2a>
 80143e0:	2000      	movs	r0, #0
 80143e2:	4770      	bx	lr
 80143e4:	2020      	movs	r0, #32
 80143e6:	4770      	bx	lr

080143e8 <__i2b>:
 80143e8:	b510      	push	{r4, lr}
 80143ea:	460c      	mov	r4, r1
 80143ec:	2101      	movs	r1, #1
 80143ee:	f7ff feff 	bl	80141f0 <_Balloc>
 80143f2:	4602      	mov	r2, r0
 80143f4:	b928      	cbnz	r0, 8014402 <__i2b+0x1a>
 80143f6:	4b05      	ldr	r3, [pc, #20]	; (801440c <__i2b+0x24>)
 80143f8:	4805      	ldr	r0, [pc, #20]	; (8014410 <__i2b+0x28>)
 80143fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80143fe:	f000 fd9d 	bl	8014f3c <__assert_func>
 8014402:	2301      	movs	r3, #1
 8014404:	6144      	str	r4, [r0, #20]
 8014406:	6103      	str	r3, [r0, #16]
 8014408:	bd10      	pop	{r4, pc}
 801440a:	bf00      	nop
 801440c:	08015c1f 	.word	0x08015c1f
 8014410:	08015c30 	.word	0x08015c30

08014414 <__multiply>:
 8014414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014418:	4614      	mov	r4, r2
 801441a:	690a      	ldr	r2, [r1, #16]
 801441c:	6923      	ldr	r3, [r4, #16]
 801441e:	429a      	cmp	r2, r3
 8014420:	bfb8      	it	lt
 8014422:	460b      	movlt	r3, r1
 8014424:	460d      	mov	r5, r1
 8014426:	bfbc      	itt	lt
 8014428:	4625      	movlt	r5, r4
 801442a:	461c      	movlt	r4, r3
 801442c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8014430:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8014434:	68ab      	ldr	r3, [r5, #8]
 8014436:	6869      	ldr	r1, [r5, #4]
 8014438:	eb0a 0709 	add.w	r7, sl, r9
 801443c:	42bb      	cmp	r3, r7
 801443e:	b085      	sub	sp, #20
 8014440:	bfb8      	it	lt
 8014442:	3101      	addlt	r1, #1
 8014444:	f7ff fed4 	bl	80141f0 <_Balloc>
 8014448:	b930      	cbnz	r0, 8014458 <__multiply+0x44>
 801444a:	4602      	mov	r2, r0
 801444c:	4b42      	ldr	r3, [pc, #264]	; (8014558 <__multiply+0x144>)
 801444e:	4843      	ldr	r0, [pc, #268]	; (801455c <__multiply+0x148>)
 8014450:	f240 115d 	movw	r1, #349	; 0x15d
 8014454:	f000 fd72 	bl	8014f3c <__assert_func>
 8014458:	f100 0614 	add.w	r6, r0, #20
 801445c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8014460:	4633      	mov	r3, r6
 8014462:	2200      	movs	r2, #0
 8014464:	4543      	cmp	r3, r8
 8014466:	d31e      	bcc.n	80144a6 <__multiply+0x92>
 8014468:	f105 0c14 	add.w	ip, r5, #20
 801446c:	f104 0314 	add.w	r3, r4, #20
 8014470:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8014474:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8014478:	9202      	str	r2, [sp, #8]
 801447a:	ebac 0205 	sub.w	r2, ip, r5
 801447e:	3a15      	subs	r2, #21
 8014480:	f022 0203 	bic.w	r2, r2, #3
 8014484:	3204      	adds	r2, #4
 8014486:	f105 0115 	add.w	r1, r5, #21
 801448a:	458c      	cmp	ip, r1
 801448c:	bf38      	it	cc
 801448e:	2204      	movcc	r2, #4
 8014490:	9201      	str	r2, [sp, #4]
 8014492:	9a02      	ldr	r2, [sp, #8]
 8014494:	9303      	str	r3, [sp, #12]
 8014496:	429a      	cmp	r2, r3
 8014498:	d808      	bhi.n	80144ac <__multiply+0x98>
 801449a:	2f00      	cmp	r7, #0
 801449c:	dc55      	bgt.n	801454a <__multiply+0x136>
 801449e:	6107      	str	r7, [r0, #16]
 80144a0:	b005      	add	sp, #20
 80144a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144a6:	f843 2b04 	str.w	r2, [r3], #4
 80144aa:	e7db      	b.n	8014464 <__multiply+0x50>
 80144ac:	f8b3 a000 	ldrh.w	sl, [r3]
 80144b0:	f1ba 0f00 	cmp.w	sl, #0
 80144b4:	d020      	beq.n	80144f8 <__multiply+0xe4>
 80144b6:	f105 0e14 	add.w	lr, r5, #20
 80144ba:	46b1      	mov	r9, r6
 80144bc:	2200      	movs	r2, #0
 80144be:	f85e 4b04 	ldr.w	r4, [lr], #4
 80144c2:	f8d9 b000 	ldr.w	fp, [r9]
 80144c6:	b2a1      	uxth	r1, r4
 80144c8:	fa1f fb8b 	uxth.w	fp, fp
 80144cc:	fb0a b101 	mla	r1, sl, r1, fp
 80144d0:	4411      	add	r1, r2
 80144d2:	f8d9 2000 	ldr.w	r2, [r9]
 80144d6:	0c24      	lsrs	r4, r4, #16
 80144d8:	0c12      	lsrs	r2, r2, #16
 80144da:	fb0a 2404 	mla	r4, sl, r4, r2
 80144de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80144e2:	b289      	uxth	r1, r1
 80144e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80144e8:	45f4      	cmp	ip, lr
 80144ea:	f849 1b04 	str.w	r1, [r9], #4
 80144ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80144f2:	d8e4      	bhi.n	80144be <__multiply+0xaa>
 80144f4:	9901      	ldr	r1, [sp, #4]
 80144f6:	5072      	str	r2, [r6, r1]
 80144f8:	9a03      	ldr	r2, [sp, #12]
 80144fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80144fe:	3304      	adds	r3, #4
 8014500:	f1b9 0f00 	cmp.w	r9, #0
 8014504:	d01f      	beq.n	8014546 <__multiply+0x132>
 8014506:	6834      	ldr	r4, [r6, #0]
 8014508:	f105 0114 	add.w	r1, r5, #20
 801450c:	46b6      	mov	lr, r6
 801450e:	f04f 0a00 	mov.w	sl, #0
 8014512:	880a      	ldrh	r2, [r1, #0]
 8014514:	f8be b002 	ldrh.w	fp, [lr, #2]
 8014518:	fb09 b202 	mla	r2, r9, r2, fp
 801451c:	4492      	add	sl, r2
 801451e:	b2a4      	uxth	r4, r4
 8014520:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8014524:	f84e 4b04 	str.w	r4, [lr], #4
 8014528:	f851 4b04 	ldr.w	r4, [r1], #4
 801452c:	f8be 2000 	ldrh.w	r2, [lr]
 8014530:	0c24      	lsrs	r4, r4, #16
 8014532:	fb09 2404 	mla	r4, r9, r4, r2
 8014536:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801453a:	458c      	cmp	ip, r1
 801453c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8014540:	d8e7      	bhi.n	8014512 <__multiply+0xfe>
 8014542:	9a01      	ldr	r2, [sp, #4]
 8014544:	50b4      	str	r4, [r6, r2]
 8014546:	3604      	adds	r6, #4
 8014548:	e7a3      	b.n	8014492 <__multiply+0x7e>
 801454a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801454e:	2b00      	cmp	r3, #0
 8014550:	d1a5      	bne.n	801449e <__multiply+0x8a>
 8014552:	3f01      	subs	r7, #1
 8014554:	e7a1      	b.n	801449a <__multiply+0x86>
 8014556:	bf00      	nop
 8014558:	08015c1f 	.word	0x08015c1f
 801455c:	08015c30 	.word	0x08015c30

08014560 <__pow5mult>:
 8014560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014564:	4615      	mov	r5, r2
 8014566:	f012 0203 	ands.w	r2, r2, #3
 801456a:	4606      	mov	r6, r0
 801456c:	460f      	mov	r7, r1
 801456e:	d007      	beq.n	8014580 <__pow5mult+0x20>
 8014570:	4c25      	ldr	r4, [pc, #148]	; (8014608 <__pow5mult+0xa8>)
 8014572:	3a01      	subs	r2, #1
 8014574:	2300      	movs	r3, #0
 8014576:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801457a:	f7ff fe9b 	bl	80142b4 <__multadd>
 801457e:	4607      	mov	r7, r0
 8014580:	10ad      	asrs	r5, r5, #2
 8014582:	d03d      	beq.n	8014600 <__pow5mult+0xa0>
 8014584:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8014586:	b97c      	cbnz	r4, 80145a8 <__pow5mult+0x48>
 8014588:	2010      	movs	r0, #16
 801458a:	f7ff fe1d 	bl	80141c8 <malloc>
 801458e:	4602      	mov	r2, r0
 8014590:	6270      	str	r0, [r6, #36]	; 0x24
 8014592:	b928      	cbnz	r0, 80145a0 <__pow5mult+0x40>
 8014594:	4b1d      	ldr	r3, [pc, #116]	; (801460c <__pow5mult+0xac>)
 8014596:	481e      	ldr	r0, [pc, #120]	; (8014610 <__pow5mult+0xb0>)
 8014598:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801459c:	f000 fcce 	bl	8014f3c <__assert_func>
 80145a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80145a4:	6004      	str	r4, [r0, #0]
 80145a6:	60c4      	str	r4, [r0, #12]
 80145a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80145ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80145b0:	b94c      	cbnz	r4, 80145c6 <__pow5mult+0x66>
 80145b2:	f240 2171 	movw	r1, #625	; 0x271
 80145b6:	4630      	mov	r0, r6
 80145b8:	f7ff ff16 	bl	80143e8 <__i2b>
 80145bc:	2300      	movs	r3, #0
 80145be:	f8c8 0008 	str.w	r0, [r8, #8]
 80145c2:	4604      	mov	r4, r0
 80145c4:	6003      	str	r3, [r0, #0]
 80145c6:	f04f 0900 	mov.w	r9, #0
 80145ca:	07eb      	lsls	r3, r5, #31
 80145cc:	d50a      	bpl.n	80145e4 <__pow5mult+0x84>
 80145ce:	4639      	mov	r1, r7
 80145d0:	4622      	mov	r2, r4
 80145d2:	4630      	mov	r0, r6
 80145d4:	f7ff ff1e 	bl	8014414 <__multiply>
 80145d8:	4639      	mov	r1, r7
 80145da:	4680      	mov	r8, r0
 80145dc:	4630      	mov	r0, r6
 80145de:	f7ff fe47 	bl	8014270 <_Bfree>
 80145e2:	4647      	mov	r7, r8
 80145e4:	106d      	asrs	r5, r5, #1
 80145e6:	d00b      	beq.n	8014600 <__pow5mult+0xa0>
 80145e8:	6820      	ldr	r0, [r4, #0]
 80145ea:	b938      	cbnz	r0, 80145fc <__pow5mult+0x9c>
 80145ec:	4622      	mov	r2, r4
 80145ee:	4621      	mov	r1, r4
 80145f0:	4630      	mov	r0, r6
 80145f2:	f7ff ff0f 	bl	8014414 <__multiply>
 80145f6:	6020      	str	r0, [r4, #0]
 80145f8:	f8c0 9000 	str.w	r9, [r0]
 80145fc:	4604      	mov	r4, r0
 80145fe:	e7e4      	b.n	80145ca <__pow5mult+0x6a>
 8014600:	4638      	mov	r0, r7
 8014602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014606:	bf00      	nop
 8014608:	08015d80 	.word	0x08015d80
 801460c:	08015ba9 	.word	0x08015ba9
 8014610:	08015c30 	.word	0x08015c30

08014614 <__lshift>:
 8014614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014618:	460c      	mov	r4, r1
 801461a:	6849      	ldr	r1, [r1, #4]
 801461c:	6923      	ldr	r3, [r4, #16]
 801461e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014622:	68a3      	ldr	r3, [r4, #8]
 8014624:	4607      	mov	r7, r0
 8014626:	4691      	mov	r9, r2
 8014628:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801462c:	f108 0601 	add.w	r6, r8, #1
 8014630:	42b3      	cmp	r3, r6
 8014632:	db0b      	blt.n	801464c <__lshift+0x38>
 8014634:	4638      	mov	r0, r7
 8014636:	f7ff fddb 	bl	80141f0 <_Balloc>
 801463a:	4605      	mov	r5, r0
 801463c:	b948      	cbnz	r0, 8014652 <__lshift+0x3e>
 801463e:	4602      	mov	r2, r0
 8014640:	4b28      	ldr	r3, [pc, #160]	; (80146e4 <__lshift+0xd0>)
 8014642:	4829      	ldr	r0, [pc, #164]	; (80146e8 <__lshift+0xd4>)
 8014644:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014648:	f000 fc78 	bl	8014f3c <__assert_func>
 801464c:	3101      	adds	r1, #1
 801464e:	005b      	lsls	r3, r3, #1
 8014650:	e7ee      	b.n	8014630 <__lshift+0x1c>
 8014652:	2300      	movs	r3, #0
 8014654:	f100 0114 	add.w	r1, r0, #20
 8014658:	f100 0210 	add.w	r2, r0, #16
 801465c:	4618      	mov	r0, r3
 801465e:	4553      	cmp	r3, sl
 8014660:	db33      	blt.n	80146ca <__lshift+0xb6>
 8014662:	6920      	ldr	r0, [r4, #16]
 8014664:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014668:	f104 0314 	add.w	r3, r4, #20
 801466c:	f019 091f 	ands.w	r9, r9, #31
 8014670:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014674:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014678:	d02b      	beq.n	80146d2 <__lshift+0xbe>
 801467a:	f1c9 0e20 	rsb	lr, r9, #32
 801467e:	468a      	mov	sl, r1
 8014680:	2200      	movs	r2, #0
 8014682:	6818      	ldr	r0, [r3, #0]
 8014684:	fa00 f009 	lsl.w	r0, r0, r9
 8014688:	4302      	orrs	r2, r0
 801468a:	f84a 2b04 	str.w	r2, [sl], #4
 801468e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014692:	459c      	cmp	ip, r3
 8014694:	fa22 f20e 	lsr.w	r2, r2, lr
 8014698:	d8f3      	bhi.n	8014682 <__lshift+0x6e>
 801469a:	ebac 0304 	sub.w	r3, ip, r4
 801469e:	3b15      	subs	r3, #21
 80146a0:	f023 0303 	bic.w	r3, r3, #3
 80146a4:	3304      	adds	r3, #4
 80146a6:	f104 0015 	add.w	r0, r4, #21
 80146aa:	4584      	cmp	ip, r0
 80146ac:	bf38      	it	cc
 80146ae:	2304      	movcc	r3, #4
 80146b0:	50ca      	str	r2, [r1, r3]
 80146b2:	b10a      	cbz	r2, 80146b8 <__lshift+0xa4>
 80146b4:	f108 0602 	add.w	r6, r8, #2
 80146b8:	3e01      	subs	r6, #1
 80146ba:	4638      	mov	r0, r7
 80146bc:	612e      	str	r6, [r5, #16]
 80146be:	4621      	mov	r1, r4
 80146c0:	f7ff fdd6 	bl	8014270 <_Bfree>
 80146c4:	4628      	mov	r0, r5
 80146c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80146ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80146ce:	3301      	adds	r3, #1
 80146d0:	e7c5      	b.n	801465e <__lshift+0x4a>
 80146d2:	3904      	subs	r1, #4
 80146d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80146d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80146dc:	459c      	cmp	ip, r3
 80146de:	d8f9      	bhi.n	80146d4 <__lshift+0xc0>
 80146e0:	e7ea      	b.n	80146b8 <__lshift+0xa4>
 80146e2:	bf00      	nop
 80146e4:	08015c1f 	.word	0x08015c1f
 80146e8:	08015c30 	.word	0x08015c30

080146ec <__mcmp>:
 80146ec:	b530      	push	{r4, r5, lr}
 80146ee:	6902      	ldr	r2, [r0, #16]
 80146f0:	690c      	ldr	r4, [r1, #16]
 80146f2:	1b12      	subs	r2, r2, r4
 80146f4:	d10e      	bne.n	8014714 <__mcmp+0x28>
 80146f6:	f100 0314 	add.w	r3, r0, #20
 80146fa:	3114      	adds	r1, #20
 80146fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014700:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014704:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8014708:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801470c:	42a5      	cmp	r5, r4
 801470e:	d003      	beq.n	8014718 <__mcmp+0x2c>
 8014710:	d305      	bcc.n	801471e <__mcmp+0x32>
 8014712:	2201      	movs	r2, #1
 8014714:	4610      	mov	r0, r2
 8014716:	bd30      	pop	{r4, r5, pc}
 8014718:	4283      	cmp	r3, r0
 801471a:	d3f3      	bcc.n	8014704 <__mcmp+0x18>
 801471c:	e7fa      	b.n	8014714 <__mcmp+0x28>
 801471e:	f04f 32ff 	mov.w	r2, #4294967295
 8014722:	e7f7      	b.n	8014714 <__mcmp+0x28>

08014724 <__mdiff>:
 8014724:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014728:	460c      	mov	r4, r1
 801472a:	4606      	mov	r6, r0
 801472c:	4611      	mov	r1, r2
 801472e:	4620      	mov	r0, r4
 8014730:	4617      	mov	r7, r2
 8014732:	f7ff ffdb 	bl	80146ec <__mcmp>
 8014736:	1e05      	subs	r5, r0, #0
 8014738:	d110      	bne.n	801475c <__mdiff+0x38>
 801473a:	4629      	mov	r1, r5
 801473c:	4630      	mov	r0, r6
 801473e:	f7ff fd57 	bl	80141f0 <_Balloc>
 8014742:	b930      	cbnz	r0, 8014752 <__mdiff+0x2e>
 8014744:	4b39      	ldr	r3, [pc, #228]	; (801482c <__mdiff+0x108>)
 8014746:	4602      	mov	r2, r0
 8014748:	f240 2132 	movw	r1, #562	; 0x232
 801474c:	4838      	ldr	r0, [pc, #224]	; (8014830 <__mdiff+0x10c>)
 801474e:	f000 fbf5 	bl	8014f3c <__assert_func>
 8014752:	2301      	movs	r3, #1
 8014754:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014758:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801475c:	bfa4      	itt	ge
 801475e:	463b      	movge	r3, r7
 8014760:	4627      	movge	r7, r4
 8014762:	4630      	mov	r0, r6
 8014764:	6879      	ldr	r1, [r7, #4]
 8014766:	bfa6      	itte	ge
 8014768:	461c      	movge	r4, r3
 801476a:	2500      	movge	r5, #0
 801476c:	2501      	movlt	r5, #1
 801476e:	f7ff fd3f 	bl	80141f0 <_Balloc>
 8014772:	b920      	cbnz	r0, 801477e <__mdiff+0x5a>
 8014774:	4b2d      	ldr	r3, [pc, #180]	; (801482c <__mdiff+0x108>)
 8014776:	4602      	mov	r2, r0
 8014778:	f44f 7110 	mov.w	r1, #576	; 0x240
 801477c:	e7e6      	b.n	801474c <__mdiff+0x28>
 801477e:	693e      	ldr	r6, [r7, #16]
 8014780:	60c5      	str	r5, [r0, #12]
 8014782:	6925      	ldr	r5, [r4, #16]
 8014784:	f107 0114 	add.w	r1, r7, #20
 8014788:	f104 0914 	add.w	r9, r4, #20
 801478c:	f100 0e14 	add.w	lr, r0, #20
 8014790:	f107 0210 	add.w	r2, r7, #16
 8014794:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8014798:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801479c:	46f2      	mov	sl, lr
 801479e:	2700      	movs	r7, #0
 80147a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80147a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80147a8:	fa1f f883 	uxth.w	r8, r3
 80147ac:	fa17 f78b 	uxtah	r7, r7, fp
 80147b0:	0c1b      	lsrs	r3, r3, #16
 80147b2:	eba7 0808 	sub.w	r8, r7, r8
 80147b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80147ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80147be:	fa1f f888 	uxth.w	r8, r8
 80147c2:	141f      	asrs	r7, r3, #16
 80147c4:	454d      	cmp	r5, r9
 80147c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80147ca:	f84a 3b04 	str.w	r3, [sl], #4
 80147ce:	d8e7      	bhi.n	80147a0 <__mdiff+0x7c>
 80147d0:	1b2b      	subs	r3, r5, r4
 80147d2:	3b15      	subs	r3, #21
 80147d4:	f023 0303 	bic.w	r3, r3, #3
 80147d8:	3304      	adds	r3, #4
 80147da:	3415      	adds	r4, #21
 80147dc:	42a5      	cmp	r5, r4
 80147de:	bf38      	it	cc
 80147e0:	2304      	movcc	r3, #4
 80147e2:	4419      	add	r1, r3
 80147e4:	4473      	add	r3, lr
 80147e6:	469e      	mov	lr, r3
 80147e8:	460d      	mov	r5, r1
 80147ea:	4565      	cmp	r5, ip
 80147ec:	d30e      	bcc.n	801480c <__mdiff+0xe8>
 80147ee:	f10c 0203 	add.w	r2, ip, #3
 80147f2:	1a52      	subs	r2, r2, r1
 80147f4:	f022 0203 	bic.w	r2, r2, #3
 80147f8:	3903      	subs	r1, #3
 80147fa:	458c      	cmp	ip, r1
 80147fc:	bf38      	it	cc
 80147fe:	2200      	movcc	r2, #0
 8014800:	441a      	add	r2, r3
 8014802:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014806:	b17b      	cbz	r3, 8014828 <__mdiff+0x104>
 8014808:	6106      	str	r6, [r0, #16]
 801480a:	e7a5      	b.n	8014758 <__mdiff+0x34>
 801480c:	f855 8b04 	ldr.w	r8, [r5], #4
 8014810:	fa17 f488 	uxtah	r4, r7, r8
 8014814:	1422      	asrs	r2, r4, #16
 8014816:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801481a:	b2a4      	uxth	r4, r4
 801481c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8014820:	f84e 4b04 	str.w	r4, [lr], #4
 8014824:	1417      	asrs	r7, r2, #16
 8014826:	e7e0      	b.n	80147ea <__mdiff+0xc6>
 8014828:	3e01      	subs	r6, #1
 801482a:	e7ea      	b.n	8014802 <__mdiff+0xde>
 801482c:	08015c1f 	.word	0x08015c1f
 8014830:	08015c30 	.word	0x08015c30

08014834 <__d2b>:
 8014834:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014838:	4689      	mov	r9, r1
 801483a:	2101      	movs	r1, #1
 801483c:	ec57 6b10 	vmov	r6, r7, d0
 8014840:	4690      	mov	r8, r2
 8014842:	f7ff fcd5 	bl	80141f0 <_Balloc>
 8014846:	4604      	mov	r4, r0
 8014848:	b930      	cbnz	r0, 8014858 <__d2b+0x24>
 801484a:	4602      	mov	r2, r0
 801484c:	4b25      	ldr	r3, [pc, #148]	; (80148e4 <__d2b+0xb0>)
 801484e:	4826      	ldr	r0, [pc, #152]	; (80148e8 <__d2b+0xb4>)
 8014850:	f240 310a 	movw	r1, #778	; 0x30a
 8014854:	f000 fb72 	bl	8014f3c <__assert_func>
 8014858:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801485c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014860:	bb35      	cbnz	r5, 80148b0 <__d2b+0x7c>
 8014862:	2e00      	cmp	r6, #0
 8014864:	9301      	str	r3, [sp, #4]
 8014866:	d028      	beq.n	80148ba <__d2b+0x86>
 8014868:	4668      	mov	r0, sp
 801486a:	9600      	str	r6, [sp, #0]
 801486c:	f7ff fd8c 	bl	8014388 <__lo0bits>
 8014870:	9900      	ldr	r1, [sp, #0]
 8014872:	b300      	cbz	r0, 80148b6 <__d2b+0x82>
 8014874:	9a01      	ldr	r2, [sp, #4]
 8014876:	f1c0 0320 	rsb	r3, r0, #32
 801487a:	fa02 f303 	lsl.w	r3, r2, r3
 801487e:	430b      	orrs	r3, r1
 8014880:	40c2      	lsrs	r2, r0
 8014882:	6163      	str	r3, [r4, #20]
 8014884:	9201      	str	r2, [sp, #4]
 8014886:	9b01      	ldr	r3, [sp, #4]
 8014888:	61a3      	str	r3, [r4, #24]
 801488a:	2b00      	cmp	r3, #0
 801488c:	bf14      	ite	ne
 801488e:	2202      	movne	r2, #2
 8014890:	2201      	moveq	r2, #1
 8014892:	6122      	str	r2, [r4, #16]
 8014894:	b1d5      	cbz	r5, 80148cc <__d2b+0x98>
 8014896:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801489a:	4405      	add	r5, r0
 801489c:	f8c9 5000 	str.w	r5, [r9]
 80148a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80148a4:	f8c8 0000 	str.w	r0, [r8]
 80148a8:	4620      	mov	r0, r4
 80148aa:	b003      	add	sp, #12
 80148ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80148b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80148b4:	e7d5      	b.n	8014862 <__d2b+0x2e>
 80148b6:	6161      	str	r1, [r4, #20]
 80148b8:	e7e5      	b.n	8014886 <__d2b+0x52>
 80148ba:	a801      	add	r0, sp, #4
 80148bc:	f7ff fd64 	bl	8014388 <__lo0bits>
 80148c0:	9b01      	ldr	r3, [sp, #4]
 80148c2:	6163      	str	r3, [r4, #20]
 80148c4:	2201      	movs	r2, #1
 80148c6:	6122      	str	r2, [r4, #16]
 80148c8:	3020      	adds	r0, #32
 80148ca:	e7e3      	b.n	8014894 <__d2b+0x60>
 80148cc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80148d0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80148d4:	f8c9 0000 	str.w	r0, [r9]
 80148d8:	6918      	ldr	r0, [r3, #16]
 80148da:	f7ff fd35 	bl	8014348 <__hi0bits>
 80148de:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80148e2:	e7df      	b.n	80148a4 <__d2b+0x70>
 80148e4:	08015c1f 	.word	0x08015c1f
 80148e8:	08015c30 	.word	0x08015c30

080148ec <_calloc_r>:
 80148ec:	b513      	push	{r0, r1, r4, lr}
 80148ee:	434a      	muls	r2, r1
 80148f0:	4611      	mov	r1, r2
 80148f2:	9201      	str	r2, [sp, #4]
 80148f4:	f7fd fd84 	bl	8012400 <_malloc_r>
 80148f8:	4604      	mov	r4, r0
 80148fa:	b118      	cbz	r0, 8014904 <_calloc_r+0x18>
 80148fc:	9a01      	ldr	r2, [sp, #4]
 80148fe:	2100      	movs	r1, #0
 8014900:	f7fd fd75 	bl	80123ee <memset>
 8014904:	4620      	mov	r0, r4
 8014906:	b002      	add	sp, #8
 8014908:	bd10      	pop	{r4, pc}
	...

0801490c <_free_r>:
 801490c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801490e:	2900      	cmp	r1, #0
 8014910:	d048      	beq.n	80149a4 <_free_r+0x98>
 8014912:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014916:	9001      	str	r0, [sp, #4]
 8014918:	2b00      	cmp	r3, #0
 801491a:	f1a1 0404 	sub.w	r4, r1, #4
 801491e:	bfb8      	it	lt
 8014920:	18e4      	addlt	r4, r4, r3
 8014922:	f7ff fc59 	bl	80141d8 <__malloc_lock>
 8014926:	4a20      	ldr	r2, [pc, #128]	; (80149a8 <_free_r+0x9c>)
 8014928:	9801      	ldr	r0, [sp, #4]
 801492a:	6813      	ldr	r3, [r2, #0]
 801492c:	4615      	mov	r5, r2
 801492e:	b933      	cbnz	r3, 801493e <_free_r+0x32>
 8014930:	6063      	str	r3, [r4, #4]
 8014932:	6014      	str	r4, [r2, #0]
 8014934:	b003      	add	sp, #12
 8014936:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801493a:	f7ff bc53 	b.w	80141e4 <__malloc_unlock>
 801493e:	42a3      	cmp	r3, r4
 8014940:	d90b      	bls.n	801495a <_free_r+0x4e>
 8014942:	6821      	ldr	r1, [r4, #0]
 8014944:	1862      	adds	r2, r4, r1
 8014946:	4293      	cmp	r3, r2
 8014948:	bf04      	itt	eq
 801494a:	681a      	ldreq	r2, [r3, #0]
 801494c:	685b      	ldreq	r3, [r3, #4]
 801494e:	6063      	str	r3, [r4, #4]
 8014950:	bf04      	itt	eq
 8014952:	1852      	addeq	r2, r2, r1
 8014954:	6022      	streq	r2, [r4, #0]
 8014956:	602c      	str	r4, [r5, #0]
 8014958:	e7ec      	b.n	8014934 <_free_r+0x28>
 801495a:	461a      	mov	r2, r3
 801495c:	685b      	ldr	r3, [r3, #4]
 801495e:	b10b      	cbz	r3, 8014964 <_free_r+0x58>
 8014960:	42a3      	cmp	r3, r4
 8014962:	d9fa      	bls.n	801495a <_free_r+0x4e>
 8014964:	6811      	ldr	r1, [r2, #0]
 8014966:	1855      	adds	r5, r2, r1
 8014968:	42a5      	cmp	r5, r4
 801496a:	d10b      	bne.n	8014984 <_free_r+0x78>
 801496c:	6824      	ldr	r4, [r4, #0]
 801496e:	4421      	add	r1, r4
 8014970:	1854      	adds	r4, r2, r1
 8014972:	42a3      	cmp	r3, r4
 8014974:	6011      	str	r1, [r2, #0]
 8014976:	d1dd      	bne.n	8014934 <_free_r+0x28>
 8014978:	681c      	ldr	r4, [r3, #0]
 801497a:	685b      	ldr	r3, [r3, #4]
 801497c:	6053      	str	r3, [r2, #4]
 801497e:	4421      	add	r1, r4
 8014980:	6011      	str	r1, [r2, #0]
 8014982:	e7d7      	b.n	8014934 <_free_r+0x28>
 8014984:	d902      	bls.n	801498c <_free_r+0x80>
 8014986:	230c      	movs	r3, #12
 8014988:	6003      	str	r3, [r0, #0]
 801498a:	e7d3      	b.n	8014934 <_free_r+0x28>
 801498c:	6825      	ldr	r5, [r4, #0]
 801498e:	1961      	adds	r1, r4, r5
 8014990:	428b      	cmp	r3, r1
 8014992:	bf04      	itt	eq
 8014994:	6819      	ldreq	r1, [r3, #0]
 8014996:	685b      	ldreq	r3, [r3, #4]
 8014998:	6063      	str	r3, [r4, #4]
 801499a:	bf04      	itt	eq
 801499c:	1949      	addeq	r1, r1, r5
 801499e:	6021      	streq	r1, [r4, #0]
 80149a0:	6054      	str	r4, [r2, #4]
 80149a2:	e7c7      	b.n	8014934 <_free_r+0x28>
 80149a4:	b003      	add	sp, #12
 80149a6:	bd30      	pop	{r4, r5, pc}
 80149a8:	2001072c 	.word	0x2001072c

080149ac <__ssputs_r>:
 80149ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149b0:	688e      	ldr	r6, [r1, #8]
 80149b2:	429e      	cmp	r6, r3
 80149b4:	4682      	mov	sl, r0
 80149b6:	460c      	mov	r4, r1
 80149b8:	4690      	mov	r8, r2
 80149ba:	461f      	mov	r7, r3
 80149bc:	d838      	bhi.n	8014a30 <__ssputs_r+0x84>
 80149be:	898a      	ldrh	r2, [r1, #12]
 80149c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80149c4:	d032      	beq.n	8014a2c <__ssputs_r+0x80>
 80149c6:	6825      	ldr	r5, [r4, #0]
 80149c8:	6909      	ldr	r1, [r1, #16]
 80149ca:	eba5 0901 	sub.w	r9, r5, r1
 80149ce:	6965      	ldr	r5, [r4, #20]
 80149d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80149d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80149d8:	3301      	adds	r3, #1
 80149da:	444b      	add	r3, r9
 80149dc:	106d      	asrs	r5, r5, #1
 80149de:	429d      	cmp	r5, r3
 80149e0:	bf38      	it	cc
 80149e2:	461d      	movcc	r5, r3
 80149e4:	0553      	lsls	r3, r2, #21
 80149e6:	d531      	bpl.n	8014a4c <__ssputs_r+0xa0>
 80149e8:	4629      	mov	r1, r5
 80149ea:	f7fd fd09 	bl	8012400 <_malloc_r>
 80149ee:	4606      	mov	r6, r0
 80149f0:	b950      	cbnz	r0, 8014a08 <__ssputs_r+0x5c>
 80149f2:	230c      	movs	r3, #12
 80149f4:	f8ca 3000 	str.w	r3, [sl]
 80149f8:	89a3      	ldrh	r3, [r4, #12]
 80149fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80149fe:	81a3      	strh	r3, [r4, #12]
 8014a00:	f04f 30ff 	mov.w	r0, #4294967295
 8014a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a08:	6921      	ldr	r1, [r4, #16]
 8014a0a:	464a      	mov	r2, r9
 8014a0c:	f7fd fce1 	bl	80123d2 <memcpy>
 8014a10:	89a3      	ldrh	r3, [r4, #12]
 8014a12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014a16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014a1a:	81a3      	strh	r3, [r4, #12]
 8014a1c:	6126      	str	r6, [r4, #16]
 8014a1e:	6165      	str	r5, [r4, #20]
 8014a20:	444e      	add	r6, r9
 8014a22:	eba5 0509 	sub.w	r5, r5, r9
 8014a26:	6026      	str	r6, [r4, #0]
 8014a28:	60a5      	str	r5, [r4, #8]
 8014a2a:	463e      	mov	r6, r7
 8014a2c:	42be      	cmp	r6, r7
 8014a2e:	d900      	bls.n	8014a32 <__ssputs_r+0x86>
 8014a30:	463e      	mov	r6, r7
 8014a32:	4632      	mov	r2, r6
 8014a34:	6820      	ldr	r0, [r4, #0]
 8014a36:	4641      	mov	r1, r8
 8014a38:	f000 fae4 	bl	8015004 <memmove>
 8014a3c:	68a3      	ldr	r3, [r4, #8]
 8014a3e:	6822      	ldr	r2, [r4, #0]
 8014a40:	1b9b      	subs	r3, r3, r6
 8014a42:	4432      	add	r2, r6
 8014a44:	60a3      	str	r3, [r4, #8]
 8014a46:	6022      	str	r2, [r4, #0]
 8014a48:	2000      	movs	r0, #0
 8014a4a:	e7db      	b.n	8014a04 <__ssputs_r+0x58>
 8014a4c:	462a      	mov	r2, r5
 8014a4e:	f000 faf3 	bl	8015038 <_realloc_r>
 8014a52:	4606      	mov	r6, r0
 8014a54:	2800      	cmp	r0, #0
 8014a56:	d1e1      	bne.n	8014a1c <__ssputs_r+0x70>
 8014a58:	6921      	ldr	r1, [r4, #16]
 8014a5a:	4650      	mov	r0, sl
 8014a5c:	f7ff ff56 	bl	801490c <_free_r>
 8014a60:	e7c7      	b.n	80149f2 <__ssputs_r+0x46>
	...

08014a64 <_svfiprintf_r>:
 8014a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a68:	4698      	mov	r8, r3
 8014a6a:	898b      	ldrh	r3, [r1, #12]
 8014a6c:	061b      	lsls	r3, r3, #24
 8014a6e:	b09d      	sub	sp, #116	; 0x74
 8014a70:	4607      	mov	r7, r0
 8014a72:	460d      	mov	r5, r1
 8014a74:	4614      	mov	r4, r2
 8014a76:	d50e      	bpl.n	8014a96 <_svfiprintf_r+0x32>
 8014a78:	690b      	ldr	r3, [r1, #16]
 8014a7a:	b963      	cbnz	r3, 8014a96 <_svfiprintf_r+0x32>
 8014a7c:	2140      	movs	r1, #64	; 0x40
 8014a7e:	f7fd fcbf 	bl	8012400 <_malloc_r>
 8014a82:	6028      	str	r0, [r5, #0]
 8014a84:	6128      	str	r0, [r5, #16]
 8014a86:	b920      	cbnz	r0, 8014a92 <_svfiprintf_r+0x2e>
 8014a88:	230c      	movs	r3, #12
 8014a8a:	603b      	str	r3, [r7, #0]
 8014a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8014a90:	e0d1      	b.n	8014c36 <_svfiprintf_r+0x1d2>
 8014a92:	2340      	movs	r3, #64	; 0x40
 8014a94:	616b      	str	r3, [r5, #20]
 8014a96:	2300      	movs	r3, #0
 8014a98:	9309      	str	r3, [sp, #36]	; 0x24
 8014a9a:	2320      	movs	r3, #32
 8014a9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014aa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8014aa4:	2330      	movs	r3, #48	; 0x30
 8014aa6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014c50 <_svfiprintf_r+0x1ec>
 8014aaa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014aae:	f04f 0901 	mov.w	r9, #1
 8014ab2:	4623      	mov	r3, r4
 8014ab4:	469a      	mov	sl, r3
 8014ab6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014aba:	b10a      	cbz	r2, 8014ac0 <_svfiprintf_r+0x5c>
 8014abc:	2a25      	cmp	r2, #37	; 0x25
 8014abe:	d1f9      	bne.n	8014ab4 <_svfiprintf_r+0x50>
 8014ac0:	ebba 0b04 	subs.w	fp, sl, r4
 8014ac4:	d00b      	beq.n	8014ade <_svfiprintf_r+0x7a>
 8014ac6:	465b      	mov	r3, fp
 8014ac8:	4622      	mov	r2, r4
 8014aca:	4629      	mov	r1, r5
 8014acc:	4638      	mov	r0, r7
 8014ace:	f7ff ff6d 	bl	80149ac <__ssputs_r>
 8014ad2:	3001      	adds	r0, #1
 8014ad4:	f000 80aa 	beq.w	8014c2c <_svfiprintf_r+0x1c8>
 8014ad8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014ada:	445a      	add	r2, fp
 8014adc:	9209      	str	r2, [sp, #36]	; 0x24
 8014ade:	f89a 3000 	ldrb.w	r3, [sl]
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	f000 80a2 	beq.w	8014c2c <_svfiprintf_r+0x1c8>
 8014ae8:	2300      	movs	r3, #0
 8014aea:	f04f 32ff 	mov.w	r2, #4294967295
 8014aee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014af2:	f10a 0a01 	add.w	sl, sl, #1
 8014af6:	9304      	str	r3, [sp, #16]
 8014af8:	9307      	str	r3, [sp, #28]
 8014afa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014afe:	931a      	str	r3, [sp, #104]	; 0x68
 8014b00:	4654      	mov	r4, sl
 8014b02:	2205      	movs	r2, #5
 8014b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014b08:	4851      	ldr	r0, [pc, #324]	; (8014c50 <_svfiprintf_r+0x1ec>)
 8014b0a:	f7eb fb69 	bl	80001e0 <memchr>
 8014b0e:	9a04      	ldr	r2, [sp, #16]
 8014b10:	b9d8      	cbnz	r0, 8014b4a <_svfiprintf_r+0xe6>
 8014b12:	06d0      	lsls	r0, r2, #27
 8014b14:	bf44      	itt	mi
 8014b16:	2320      	movmi	r3, #32
 8014b18:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b1c:	0711      	lsls	r1, r2, #28
 8014b1e:	bf44      	itt	mi
 8014b20:	232b      	movmi	r3, #43	; 0x2b
 8014b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014b26:	f89a 3000 	ldrb.w	r3, [sl]
 8014b2a:	2b2a      	cmp	r3, #42	; 0x2a
 8014b2c:	d015      	beq.n	8014b5a <_svfiprintf_r+0xf6>
 8014b2e:	9a07      	ldr	r2, [sp, #28]
 8014b30:	4654      	mov	r4, sl
 8014b32:	2000      	movs	r0, #0
 8014b34:	f04f 0c0a 	mov.w	ip, #10
 8014b38:	4621      	mov	r1, r4
 8014b3a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014b3e:	3b30      	subs	r3, #48	; 0x30
 8014b40:	2b09      	cmp	r3, #9
 8014b42:	d94e      	bls.n	8014be2 <_svfiprintf_r+0x17e>
 8014b44:	b1b0      	cbz	r0, 8014b74 <_svfiprintf_r+0x110>
 8014b46:	9207      	str	r2, [sp, #28]
 8014b48:	e014      	b.n	8014b74 <_svfiprintf_r+0x110>
 8014b4a:	eba0 0308 	sub.w	r3, r0, r8
 8014b4e:	fa09 f303 	lsl.w	r3, r9, r3
 8014b52:	4313      	orrs	r3, r2
 8014b54:	9304      	str	r3, [sp, #16]
 8014b56:	46a2      	mov	sl, r4
 8014b58:	e7d2      	b.n	8014b00 <_svfiprintf_r+0x9c>
 8014b5a:	9b03      	ldr	r3, [sp, #12]
 8014b5c:	1d19      	adds	r1, r3, #4
 8014b5e:	681b      	ldr	r3, [r3, #0]
 8014b60:	9103      	str	r1, [sp, #12]
 8014b62:	2b00      	cmp	r3, #0
 8014b64:	bfbb      	ittet	lt
 8014b66:	425b      	neglt	r3, r3
 8014b68:	f042 0202 	orrlt.w	r2, r2, #2
 8014b6c:	9307      	strge	r3, [sp, #28]
 8014b6e:	9307      	strlt	r3, [sp, #28]
 8014b70:	bfb8      	it	lt
 8014b72:	9204      	strlt	r2, [sp, #16]
 8014b74:	7823      	ldrb	r3, [r4, #0]
 8014b76:	2b2e      	cmp	r3, #46	; 0x2e
 8014b78:	d10c      	bne.n	8014b94 <_svfiprintf_r+0x130>
 8014b7a:	7863      	ldrb	r3, [r4, #1]
 8014b7c:	2b2a      	cmp	r3, #42	; 0x2a
 8014b7e:	d135      	bne.n	8014bec <_svfiprintf_r+0x188>
 8014b80:	9b03      	ldr	r3, [sp, #12]
 8014b82:	1d1a      	adds	r2, r3, #4
 8014b84:	681b      	ldr	r3, [r3, #0]
 8014b86:	9203      	str	r2, [sp, #12]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	bfb8      	it	lt
 8014b8c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014b90:	3402      	adds	r4, #2
 8014b92:	9305      	str	r3, [sp, #20]
 8014b94:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014c60 <_svfiprintf_r+0x1fc>
 8014b98:	7821      	ldrb	r1, [r4, #0]
 8014b9a:	2203      	movs	r2, #3
 8014b9c:	4650      	mov	r0, sl
 8014b9e:	f7eb fb1f 	bl	80001e0 <memchr>
 8014ba2:	b140      	cbz	r0, 8014bb6 <_svfiprintf_r+0x152>
 8014ba4:	2340      	movs	r3, #64	; 0x40
 8014ba6:	eba0 000a 	sub.w	r0, r0, sl
 8014baa:	fa03 f000 	lsl.w	r0, r3, r0
 8014bae:	9b04      	ldr	r3, [sp, #16]
 8014bb0:	4303      	orrs	r3, r0
 8014bb2:	3401      	adds	r4, #1
 8014bb4:	9304      	str	r3, [sp, #16]
 8014bb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014bba:	4826      	ldr	r0, [pc, #152]	; (8014c54 <_svfiprintf_r+0x1f0>)
 8014bbc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014bc0:	2206      	movs	r2, #6
 8014bc2:	f7eb fb0d 	bl	80001e0 <memchr>
 8014bc6:	2800      	cmp	r0, #0
 8014bc8:	d038      	beq.n	8014c3c <_svfiprintf_r+0x1d8>
 8014bca:	4b23      	ldr	r3, [pc, #140]	; (8014c58 <_svfiprintf_r+0x1f4>)
 8014bcc:	bb1b      	cbnz	r3, 8014c16 <_svfiprintf_r+0x1b2>
 8014bce:	9b03      	ldr	r3, [sp, #12]
 8014bd0:	3307      	adds	r3, #7
 8014bd2:	f023 0307 	bic.w	r3, r3, #7
 8014bd6:	3308      	adds	r3, #8
 8014bd8:	9303      	str	r3, [sp, #12]
 8014bda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014bdc:	4433      	add	r3, r6
 8014bde:	9309      	str	r3, [sp, #36]	; 0x24
 8014be0:	e767      	b.n	8014ab2 <_svfiprintf_r+0x4e>
 8014be2:	fb0c 3202 	mla	r2, ip, r2, r3
 8014be6:	460c      	mov	r4, r1
 8014be8:	2001      	movs	r0, #1
 8014bea:	e7a5      	b.n	8014b38 <_svfiprintf_r+0xd4>
 8014bec:	2300      	movs	r3, #0
 8014bee:	3401      	adds	r4, #1
 8014bf0:	9305      	str	r3, [sp, #20]
 8014bf2:	4619      	mov	r1, r3
 8014bf4:	f04f 0c0a 	mov.w	ip, #10
 8014bf8:	4620      	mov	r0, r4
 8014bfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014bfe:	3a30      	subs	r2, #48	; 0x30
 8014c00:	2a09      	cmp	r2, #9
 8014c02:	d903      	bls.n	8014c0c <_svfiprintf_r+0x1a8>
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d0c5      	beq.n	8014b94 <_svfiprintf_r+0x130>
 8014c08:	9105      	str	r1, [sp, #20]
 8014c0a:	e7c3      	b.n	8014b94 <_svfiprintf_r+0x130>
 8014c0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8014c10:	4604      	mov	r4, r0
 8014c12:	2301      	movs	r3, #1
 8014c14:	e7f0      	b.n	8014bf8 <_svfiprintf_r+0x194>
 8014c16:	ab03      	add	r3, sp, #12
 8014c18:	9300      	str	r3, [sp, #0]
 8014c1a:	462a      	mov	r2, r5
 8014c1c:	4b0f      	ldr	r3, [pc, #60]	; (8014c5c <_svfiprintf_r+0x1f8>)
 8014c1e:	a904      	add	r1, sp, #16
 8014c20:	4638      	mov	r0, r7
 8014c22:	f7fd fce7 	bl	80125f4 <_printf_float>
 8014c26:	1c42      	adds	r2, r0, #1
 8014c28:	4606      	mov	r6, r0
 8014c2a:	d1d6      	bne.n	8014bda <_svfiprintf_r+0x176>
 8014c2c:	89ab      	ldrh	r3, [r5, #12]
 8014c2e:	065b      	lsls	r3, r3, #25
 8014c30:	f53f af2c 	bmi.w	8014a8c <_svfiprintf_r+0x28>
 8014c34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014c36:	b01d      	add	sp, #116	; 0x74
 8014c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c3c:	ab03      	add	r3, sp, #12
 8014c3e:	9300      	str	r3, [sp, #0]
 8014c40:	462a      	mov	r2, r5
 8014c42:	4b06      	ldr	r3, [pc, #24]	; (8014c5c <_svfiprintf_r+0x1f8>)
 8014c44:	a904      	add	r1, sp, #16
 8014c46:	4638      	mov	r0, r7
 8014c48:	f7fd ff78 	bl	8012b3c <_printf_i>
 8014c4c:	e7eb      	b.n	8014c26 <_svfiprintf_r+0x1c2>
 8014c4e:	bf00      	nop
 8014c50:	08015d8c 	.word	0x08015d8c
 8014c54:	08015d96 	.word	0x08015d96
 8014c58:	080125f5 	.word	0x080125f5
 8014c5c:	080149ad 	.word	0x080149ad
 8014c60:	08015d92 	.word	0x08015d92

08014c64 <__sfputc_r>:
 8014c64:	6893      	ldr	r3, [r2, #8]
 8014c66:	3b01      	subs	r3, #1
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	b410      	push	{r4}
 8014c6c:	6093      	str	r3, [r2, #8]
 8014c6e:	da08      	bge.n	8014c82 <__sfputc_r+0x1e>
 8014c70:	6994      	ldr	r4, [r2, #24]
 8014c72:	42a3      	cmp	r3, r4
 8014c74:	db01      	blt.n	8014c7a <__sfputc_r+0x16>
 8014c76:	290a      	cmp	r1, #10
 8014c78:	d103      	bne.n	8014c82 <__sfputc_r+0x1e>
 8014c7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014c7e:	f7fe ba0b 	b.w	8013098 <__swbuf_r>
 8014c82:	6813      	ldr	r3, [r2, #0]
 8014c84:	1c58      	adds	r0, r3, #1
 8014c86:	6010      	str	r0, [r2, #0]
 8014c88:	7019      	strb	r1, [r3, #0]
 8014c8a:	4608      	mov	r0, r1
 8014c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014c90:	4770      	bx	lr

08014c92 <__sfputs_r>:
 8014c92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014c94:	4606      	mov	r6, r0
 8014c96:	460f      	mov	r7, r1
 8014c98:	4614      	mov	r4, r2
 8014c9a:	18d5      	adds	r5, r2, r3
 8014c9c:	42ac      	cmp	r4, r5
 8014c9e:	d101      	bne.n	8014ca4 <__sfputs_r+0x12>
 8014ca0:	2000      	movs	r0, #0
 8014ca2:	e007      	b.n	8014cb4 <__sfputs_r+0x22>
 8014ca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ca8:	463a      	mov	r2, r7
 8014caa:	4630      	mov	r0, r6
 8014cac:	f7ff ffda 	bl	8014c64 <__sfputc_r>
 8014cb0:	1c43      	adds	r3, r0, #1
 8014cb2:	d1f3      	bne.n	8014c9c <__sfputs_r+0xa>
 8014cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014cb8 <_vfiprintf_r>:
 8014cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014cbc:	460d      	mov	r5, r1
 8014cbe:	b09d      	sub	sp, #116	; 0x74
 8014cc0:	4614      	mov	r4, r2
 8014cc2:	4698      	mov	r8, r3
 8014cc4:	4606      	mov	r6, r0
 8014cc6:	b118      	cbz	r0, 8014cd0 <_vfiprintf_r+0x18>
 8014cc8:	6983      	ldr	r3, [r0, #24]
 8014cca:	b90b      	cbnz	r3, 8014cd0 <_vfiprintf_r+0x18>
 8014ccc:	f7fd fabc 	bl	8012248 <__sinit>
 8014cd0:	4b89      	ldr	r3, [pc, #548]	; (8014ef8 <_vfiprintf_r+0x240>)
 8014cd2:	429d      	cmp	r5, r3
 8014cd4:	d11b      	bne.n	8014d0e <_vfiprintf_r+0x56>
 8014cd6:	6875      	ldr	r5, [r6, #4]
 8014cd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014cda:	07d9      	lsls	r1, r3, #31
 8014cdc:	d405      	bmi.n	8014cea <_vfiprintf_r+0x32>
 8014cde:	89ab      	ldrh	r3, [r5, #12]
 8014ce0:	059a      	lsls	r2, r3, #22
 8014ce2:	d402      	bmi.n	8014cea <_vfiprintf_r+0x32>
 8014ce4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014ce6:	f7fd fb72 	bl	80123ce <__retarget_lock_acquire_recursive>
 8014cea:	89ab      	ldrh	r3, [r5, #12]
 8014cec:	071b      	lsls	r3, r3, #28
 8014cee:	d501      	bpl.n	8014cf4 <_vfiprintf_r+0x3c>
 8014cf0:	692b      	ldr	r3, [r5, #16]
 8014cf2:	b9eb      	cbnz	r3, 8014d30 <_vfiprintf_r+0x78>
 8014cf4:	4629      	mov	r1, r5
 8014cf6:	4630      	mov	r0, r6
 8014cf8:	f7fe fa32 	bl	8013160 <__swsetup_r>
 8014cfc:	b1c0      	cbz	r0, 8014d30 <_vfiprintf_r+0x78>
 8014cfe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014d00:	07dc      	lsls	r4, r3, #31
 8014d02:	d50e      	bpl.n	8014d22 <_vfiprintf_r+0x6a>
 8014d04:	f04f 30ff 	mov.w	r0, #4294967295
 8014d08:	b01d      	add	sp, #116	; 0x74
 8014d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d0e:	4b7b      	ldr	r3, [pc, #492]	; (8014efc <_vfiprintf_r+0x244>)
 8014d10:	429d      	cmp	r5, r3
 8014d12:	d101      	bne.n	8014d18 <_vfiprintf_r+0x60>
 8014d14:	68b5      	ldr	r5, [r6, #8]
 8014d16:	e7df      	b.n	8014cd8 <_vfiprintf_r+0x20>
 8014d18:	4b79      	ldr	r3, [pc, #484]	; (8014f00 <_vfiprintf_r+0x248>)
 8014d1a:	429d      	cmp	r5, r3
 8014d1c:	bf08      	it	eq
 8014d1e:	68f5      	ldreq	r5, [r6, #12]
 8014d20:	e7da      	b.n	8014cd8 <_vfiprintf_r+0x20>
 8014d22:	89ab      	ldrh	r3, [r5, #12]
 8014d24:	0598      	lsls	r0, r3, #22
 8014d26:	d4ed      	bmi.n	8014d04 <_vfiprintf_r+0x4c>
 8014d28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014d2a:	f7fd fb51 	bl	80123d0 <__retarget_lock_release_recursive>
 8014d2e:	e7e9      	b.n	8014d04 <_vfiprintf_r+0x4c>
 8014d30:	2300      	movs	r3, #0
 8014d32:	9309      	str	r3, [sp, #36]	; 0x24
 8014d34:	2320      	movs	r3, #32
 8014d36:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014d3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8014d3e:	2330      	movs	r3, #48	; 0x30
 8014d40:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8014f04 <_vfiprintf_r+0x24c>
 8014d44:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014d48:	f04f 0901 	mov.w	r9, #1
 8014d4c:	4623      	mov	r3, r4
 8014d4e:	469a      	mov	sl, r3
 8014d50:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d54:	b10a      	cbz	r2, 8014d5a <_vfiprintf_r+0xa2>
 8014d56:	2a25      	cmp	r2, #37	; 0x25
 8014d58:	d1f9      	bne.n	8014d4e <_vfiprintf_r+0x96>
 8014d5a:	ebba 0b04 	subs.w	fp, sl, r4
 8014d5e:	d00b      	beq.n	8014d78 <_vfiprintf_r+0xc0>
 8014d60:	465b      	mov	r3, fp
 8014d62:	4622      	mov	r2, r4
 8014d64:	4629      	mov	r1, r5
 8014d66:	4630      	mov	r0, r6
 8014d68:	f7ff ff93 	bl	8014c92 <__sfputs_r>
 8014d6c:	3001      	adds	r0, #1
 8014d6e:	f000 80aa 	beq.w	8014ec6 <_vfiprintf_r+0x20e>
 8014d72:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d74:	445a      	add	r2, fp
 8014d76:	9209      	str	r2, [sp, #36]	; 0x24
 8014d78:	f89a 3000 	ldrb.w	r3, [sl]
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	f000 80a2 	beq.w	8014ec6 <_vfiprintf_r+0x20e>
 8014d82:	2300      	movs	r3, #0
 8014d84:	f04f 32ff 	mov.w	r2, #4294967295
 8014d88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014d8c:	f10a 0a01 	add.w	sl, sl, #1
 8014d90:	9304      	str	r3, [sp, #16]
 8014d92:	9307      	str	r3, [sp, #28]
 8014d94:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014d98:	931a      	str	r3, [sp, #104]	; 0x68
 8014d9a:	4654      	mov	r4, sl
 8014d9c:	2205      	movs	r2, #5
 8014d9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014da2:	4858      	ldr	r0, [pc, #352]	; (8014f04 <_vfiprintf_r+0x24c>)
 8014da4:	f7eb fa1c 	bl	80001e0 <memchr>
 8014da8:	9a04      	ldr	r2, [sp, #16]
 8014daa:	b9d8      	cbnz	r0, 8014de4 <_vfiprintf_r+0x12c>
 8014dac:	06d1      	lsls	r1, r2, #27
 8014dae:	bf44      	itt	mi
 8014db0:	2320      	movmi	r3, #32
 8014db2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014db6:	0713      	lsls	r3, r2, #28
 8014db8:	bf44      	itt	mi
 8014dba:	232b      	movmi	r3, #43	; 0x2b
 8014dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014dc0:	f89a 3000 	ldrb.w	r3, [sl]
 8014dc4:	2b2a      	cmp	r3, #42	; 0x2a
 8014dc6:	d015      	beq.n	8014df4 <_vfiprintf_r+0x13c>
 8014dc8:	9a07      	ldr	r2, [sp, #28]
 8014dca:	4654      	mov	r4, sl
 8014dcc:	2000      	movs	r0, #0
 8014dce:	f04f 0c0a 	mov.w	ip, #10
 8014dd2:	4621      	mov	r1, r4
 8014dd4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014dd8:	3b30      	subs	r3, #48	; 0x30
 8014dda:	2b09      	cmp	r3, #9
 8014ddc:	d94e      	bls.n	8014e7c <_vfiprintf_r+0x1c4>
 8014dde:	b1b0      	cbz	r0, 8014e0e <_vfiprintf_r+0x156>
 8014de0:	9207      	str	r2, [sp, #28]
 8014de2:	e014      	b.n	8014e0e <_vfiprintf_r+0x156>
 8014de4:	eba0 0308 	sub.w	r3, r0, r8
 8014de8:	fa09 f303 	lsl.w	r3, r9, r3
 8014dec:	4313      	orrs	r3, r2
 8014dee:	9304      	str	r3, [sp, #16]
 8014df0:	46a2      	mov	sl, r4
 8014df2:	e7d2      	b.n	8014d9a <_vfiprintf_r+0xe2>
 8014df4:	9b03      	ldr	r3, [sp, #12]
 8014df6:	1d19      	adds	r1, r3, #4
 8014df8:	681b      	ldr	r3, [r3, #0]
 8014dfa:	9103      	str	r1, [sp, #12]
 8014dfc:	2b00      	cmp	r3, #0
 8014dfe:	bfbb      	ittet	lt
 8014e00:	425b      	neglt	r3, r3
 8014e02:	f042 0202 	orrlt.w	r2, r2, #2
 8014e06:	9307      	strge	r3, [sp, #28]
 8014e08:	9307      	strlt	r3, [sp, #28]
 8014e0a:	bfb8      	it	lt
 8014e0c:	9204      	strlt	r2, [sp, #16]
 8014e0e:	7823      	ldrb	r3, [r4, #0]
 8014e10:	2b2e      	cmp	r3, #46	; 0x2e
 8014e12:	d10c      	bne.n	8014e2e <_vfiprintf_r+0x176>
 8014e14:	7863      	ldrb	r3, [r4, #1]
 8014e16:	2b2a      	cmp	r3, #42	; 0x2a
 8014e18:	d135      	bne.n	8014e86 <_vfiprintf_r+0x1ce>
 8014e1a:	9b03      	ldr	r3, [sp, #12]
 8014e1c:	1d1a      	adds	r2, r3, #4
 8014e1e:	681b      	ldr	r3, [r3, #0]
 8014e20:	9203      	str	r2, [sp, #12]
 8014e22:	2b00      	cmp	r3, #0
 8014e24:	bfb8      	it	lt
 8014e26:	f04f 33ff 	movlt.w	r3, #4294967295
 8014e2a:	3402      	adds	r4, #2
 8014e2c:	9305      	str	r3, [sp, #20]
 8014e2e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8014f14 <_vfiprintf_r+0x25c>
 8014e32:	7821      	ldrb	r1, [r4, #0]
 8014e34:	2203      	movs	r2, #3
 8014e36:	4650      	mov	r0, sl
 8014e38:	f7eb f9d2 	bl	80001e0 <memchr>
 8014e3c:	b140      	cbz	r0, 8014e50 <_vfiprintf_r+0x198>
 8014e3e:	2340      	movs	r3, #64	; 0x40
 8014e40:	eba0 000a 	sub.w	r0, r0, sl
 8014e44:	fa03 f000 	lsl.w	r0, r3, r0
 8014e48:	9b04      	ldr	r3, [sp, #16]
 8014e4a:	4303      	orrs	r3, r0
 8014e4c:	3401      	adds	r4, #1
 8014e4e:	9304      	str	r3, [sp, #16]
 8014e50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e54:	482c      	ldr	r0, [pc, #176]	; (8014f08 <_vfiprintf_r+0x250>)
 8014e56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014e5a:	2206      	movs	r2, #6
 8014e5c:	f7eb f9c0 	bl	80001e0 <memchr>
 8014e60:	2800      	cmp	r0, #0
 8014e62:	d03f      	beq.n	8014ee4 <_vfiprintf_r+0x22c>
 8014e64:	4b29      	ldr	r3, [pc, #164]	; (8014f0c <_vfiprintf_r+0x254>)
 8014e66:	bb1b      	cbnz	r3, 8014eb0 <_vfiprintf_r+0x1f8>
 8014e68:	9b03      	ldr	r3, [sp, #12]
 8014e6a:	3307      	adds	r3, #7
 8014e6c:	f023 0307 	bic.w	r3, r3, #7
 8014e70:	3308      	adds	r3, #8
 8014e72:	9303      	str	r3, [sp, #12]
 8014e74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e76:	443b      	add	r3, r7
 8014e78:	9309      	str	r3, [sp, #36]	; 0x24
 8014e7a:	e767      	b.n	8014d4c <_vfiprintf_r+0x94>
 8014e7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8014e80:	460c      	mov	r4, r1
 8014e82:	2001      	movs	r0, #1
 8014e84:	e7a5      	b.n	8014dd2 <_vfiprintf_r+0x11a>
 8014e86:	2300      	movs	r3, #0
 8014e88:	3401      	adds	r4, #1
 8014e8a:	9305      	str	r3, [sp, #20]
 8014e8c:	4619      	mov	r1, r3
 8014e8e:	f04f 0c0a 	mov.w	ip, #10
 8014e92:	4620      	mov	r0, r4
 8014e94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014e98:	3a30      	subs	r2, #48	; 0x30
 8014e9a:	2a09      	cmp	r2, #9
 8014e9c:	d903      	bls.n	8014ea6 <_vfiprintf_r+0x1ee>
 8014e9e:	2b00      	cmp	r3, #0
 8014ea0:	d0c5      	beq.n	8014e2e <_vfiprintf_r+0x176>
 8014ea2:	9105      	str	r1, [sp, #20]
 8014ea4:	e7c3      	b.n	8014e2e <_vfiprintf_r+0x176>
 8014ea6:	fb0c 2101 	mla	r1, ip, r1, r2
 8014eaa:	4604      	mov	r4, r0
 8014eac:	2301      	movs	r3, #1
 8014eae:	e7f0      	b.n	8014e92 <_vfiprintf_r+0x1da>
 8014eb0:	ab03      	add	r3, sp, #12
 8014eb2:	9300      	str	r3, [sp, #0]
 8014eb4:	462a      	mov	r2, r5
 8014eb6:	4b16      	ldr	r3, [pc, #88]	; (8014f10 <_vfiprintf_r+0x258>)
 8014eb8:	a904      	add	r1, sp, #16
 8014eba:	4630      	mov	r0, r6
 8014ebc:	f7fd fb9a 	bl	80125f4 <_printf_float>
 8014ec0:	4607      	mov	r7, r0
 8014ec2:	1c78      	adds	r0, r7, #1
 8014ec4:	d1d6      	bne.n	8014e74 <_vfiprintf_r+0x1bc>
 8014ec6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014ec8:	07d9      	lsls	r1, r3, #31
 8014eca:	d405      	bmi.n	8014ed8 <_vfiprintf_r+0x220>
 8014ecc:	89ab      	ldrh	r3, [r5, #12]
 8014ece:	059a      	lsls	r2, r3, #22
 8014ed0:	d402      	bmi.n	8014ed8 <_vfiprintf_r+0x220>
 8014ed2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014ed4:	f7fd fa7c 	bl	80123d0 <__retarget_lock_release_recursive>
 8014ed8:	89ab      	ldrh	r3, [r5, #12]
 8014eda:	065b      	lsls	r3, r3, #25
 8014edc:	f53f af12 	bmi.w	8014d04 <_vfiprintf_r+0x4c>
 8014ee0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014ee2:	e711      	b.n	8014d08 <_vfiprintf_r+0x50>
 8014ee4:	ab03      	add	r3, sp, #12
 8014ee6:	9300      	str	r3, [sp, #0]
 8014ee8:	462a      	mov	r2, r5
 8014eea:	4b09      	ldr	r3, [pc, #36]	; (8014f10 <_vfiprintf_r+0x258>)
 8014eec:	a904      	add	r1, sp, #16
 8014eee:	4630      	mov	r0, r6
 8014ef0:	f7fd fe24 	bl	8012b3c <_printf_i>
 8014ef4:	e7e4      	b.n	8014ec0 <_vfiprintf_r+0x208>
 8014ef6:	bf00      	nop
 8014ef8:	08015b24 	.word	0x08015b24
 8014efc:	08015b44 	.word	0x08015b44
 8014f00:	08015b04 	.word	0x08015b04
 8014f04:	08015d8c 	.word	0x08015d8c
 8014f08:	08015d96 	.word	0x08015d96
 8014f0c:	080125f5 	.word	0x080125f5
 8014f10:	08014c93 	.word	0x08014c93
 8014f14:	08015d92 	.word	0x08015d92

08014f18 <_read_r>:
 8014f18:	b538      	push	{r3, r4, r5, lr}
 8014f1a:	4d07      	ldr	r5, [pc, #28]	; (8014f38 <_read_r+0x20>)
 8014f1c:	4604      	mov	r4, r0
 8014f1e:	4608      	mov	r0, r1
 8014f20:	4611      	mov	r1, r2
 8014f22:	2200      	movs	r2, #0
 8014f24:	602a      	str	r2, [r5, #0]
 8014f26:	461a      	mov	r2, r3
 8014f28:	f7ec ffc4 	bl	8001eb4 <_read>
 8014f2c:	1c43      	adds	r3, r0, #1
 8014f2e:	d102      	bne.n	8014f36 <_read_r+0x1e>
 8014f30:	682b      	ldr	r3, [r5, #0]
 8014f32:	b103      	cbz	r3, 8014f36 <_read_r+0x1e>
 8014f34:	6023      	str	r3, [r4, #0]
 8014f36:	bd38      	pop	{r3, r4, r5, pc}
 8014f38:	20010a94 	.word	0x20010a94

08014f3c <__assert_func>:
 8014f3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014f3e:	4614      	mov	r4, r2
 8014f40:	461a      	mov	r2, r3
 8014f42:	4b09      	ldr	r3, [pc, #36]	; (8014f68 <__assert_func+0x2c>)
 8014f44:	681b      	ldr	r3, [r3, #0]
 8014f46:	4605      	mov	r5, r0
 8014f48:	68d8      	ldr	r0, [r3, #12]
 8014f4a:	b14c      	cbz	r4, 8014f60 <__assert_func+0x24>
 8014f4c:	4b07      	ldr	r3, [pc, #28]	; (8014f6c <__assert_func+0x30>)
 8014f4e:	9100      	str	r1, [sp, #0]
 8014f50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014f54:	4906      	ldr	r1, [pc, #24]	; (8014f70 <__assert_func+0x34>)
 8014f56:	462b      	mov	r3, r5
 8014f58:	f000 f80e 	bl	8014f78 <fiprintf>
 8014f5c:	f000 f89f 	bl	801509e <abort>
 8014f60:	4b04      	ldr	r3, [pc, #16]	; (8014f74 <__assert_func+0x38>)
 8014f62:	461c      	mov	r4, r3
 8014f64:	e7f3      	b.n	8014f4e <__assert_func+0x12>
 8014f66:	bf00      	nop
 8014f68:	20000510 	.word	0x20000510
 8014f6c:	08015d9d 	.word	0x08015d9d
 8014f70:	08015daa 	.word	0x08015daa
 8014f74:	08015dd8 	.word	0x08015dd8

08014f78 <fiprintf>:
 8014f78:	b40e      	push	{r1, r2, r3}
 8014f7a:	b503      	push	{r0, r1, lr}
 8014f7c:	4601      	mov	r1, r0
 8014f7e:	ab03      	add	r3, sp, #12
 8014f80:	4805      	ldr	r0, [pc, #20]	; (8014f98 <fiprintf+0x20>)
 8014f82:	f853 2b04 	ldr.w	r2, [r3], #4
 8014f86:	6800      	ldr	r0, [r0, #0]
 8014f88:	9301      	str	r3, [sp, #4]
 8014f8a:	f7ff fe95 	bl	8014cb8 <_vfiprintf_r>
 8014f8e:	b002      	add	sp, #8
 8014f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8014f94:	b003      	add	sp, #12
 8014f96:	4770      	bx	lr
 8014f98:	20000510 	.word	0x20000510

08014f9c <_fstat_r>:
 8014f9c:	b538      	push	{r3, r4, r5, lr}
 8014f9e:	4d07      	ldr	r5, [pc, #28]	; (8014fbc <_fstat_r+0x20>)
 8014fa0:	2300      	movs	r3, #0
 8014fa2:	4604      	mov	r4, r0
 8014fa4:	4608      	mov	r0, r1
 8014fa6:	4611      	mov	r1, r2
 8014fa8:	602b      	str	r3, [r5, #0]
 8014faa:	f7ec ffac 	bl	8001f06 <_fstat>
 8014fae:	1c43      	adds	r3, r0, #1
 8014fb0:	d102      	bne.n	8014fb8 <_fstat_r+0x1c>
 8014fb2:	682b      	ldr	r3, [r5, #0]
 8014fb4:	b103      	cbz	r3, 8014fb8 <_fstat_r+0x1c>
 8014fb6:	6023      	str	r3, [r4, #0]
 8014fb8:	bd38      	pop	{r3, r4, r5, pc}
 8014fba:	bf00      	nop
 8014fbc:	20010a94 	.word	0x20010a94

08014fc0 <_isatty_r>:
 8014fc0:	b538      	push	{r3, r4, r5, lr}
 8014fc2:	4d06      	ldr	r5, [pc, #24]	; (8014fdc <_isatty_r+0x1c>)
 8014fc4:	2300      	movs	r3, #0
 8014fc6:	4604      	mov	r4, r0
 8014fc8:	4608      	mov	r0, r1
 8014fca:	602b      	str	r3, [r5, #0]
 8014fcc:	f7ec ffab 	bl	8001f26 <_isatty>
 8014fd0:	1c43      	adds	r3, r0, #1
 8014fd2:	d102      	bne.n	8014fda <_isatty_r+0x1a>
 8014fd4:	682b      	ldr	r3, [r5, #0]
 8014fd6:	b103      	cbz	r3, 8014fda <_isatty_r+0x1a>
 8014fd8:	6023      	str	r3, [r4, #0]
 8014fda:	bd38      	pop	{r3, r4, r5, pc}
 8014fdc:	20010a94 	.word	0x20010a94

08014fe0 <__ascii_mbtowc>:
 8014fe0:	b082      	sub	sp, #8
 8014fe2:	b901      	cbnz	r1, 8014fe6 <__ascii_mbtowc+0x6>
 8014fe4:	a901      	add	r1, sp, #4
 8014fe6:	b142      	cbz	r2, 8014ffa <__ascii_mbtowc+0x1a>
 8014fe8:	b14b      	cbz	r3, 8014ffe <__ascii_mbtowc+0x1e>
 8014fea:	7813      	ldrb	r3, [r2, #0]
 8014fec:	600b      	str	r3, [r1, #0]
 8014fee:	7812      	ldrb	r2, [r2, #0]
 8014ff0:	1e10      	subs	r0, r2, #0
 8014ff2:	bf18      	it	ne
 8014ff4:	2001      	movne	r0, #1
 8014ff6:	b002      	add	sp, #8
 8014ff8:	4770      	bx	lr
 8014ffa:	4610      	mov	r0, r2
 8014ffc:	e7fb      	b.n	8014ff6 <__ascii_mbtowc+0x16>
 8014ffe:	f06f 0001 	mvn.w	r0, #1
 8015002:	e7f8      	b.n	8014ff6 <__ascii_mbtowc+0x16>

08015004 <memmove>:
 8015004:	4288      	cmp	r0, r1
 8015006:	b510      	push	{r4, lr}
 8015008:	eb01 0402 	add.w	r4, r1, r2
 801500c:	d902      	bls.n	8015014 <memmove+0x10>
 801500e:	4284      	cmp	r4, r0
 8015010:	4623      	mov	r3, r4
 8015012:	d807      	bhi.n	8015024 <memmove+0x20>
 8015014:	1e43      	subs	r3, r0, #1
 8015016:	42a1      	cmp	r1, r4
 8015018:	d008      	beq.n	801502c <memmove+0x28>
 801501a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801501e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015022:	e7f8      	b.n	8015016 <memmove+0x12>
 8015024:	4402      	add	r2, r0
 8015026:	4601      	mov	r1, r0
 8015028:	428a      	cmp	r2, r1
 801502a:	d100      	bne.n	801502e <memmove+0x2a>
 801502c:	bd10      	pop	{r4, pc}
 801502e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015032:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015036:	e7f7      	b.n	8015028 <memmove+0x24>

08015038 <_realloc_r>:
 8015038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801503a:	4607      	mov	r7, r0
 801503c:	4614      	mov	r4, r2
 801503e:	460e      	mov	r6, r1
 8015040:	b921      	cbnz	r1, 801504c <_realloc_r+0x14>
 8015042:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015046:	4611      	mov	r1, r2
 8015048:	f7fd b9da 	b.w	8012400 <_malloc_r>
 801504c:	b922      	cbnz	r2, 8015058 <_realloc_r+0x20>
 801504e:	f7ff fc5d 	bl	801490c <_free_r>
 8015052:	4625      	mov	r5, r4
 8015054:	4628      	mov	r0, r5
 8015056:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015058:	f000 f828 	bl	80150ac <_malloc_usable_size_r>
 801505c:	42a0      	cmp	r0, r4
 801505e:	d20f      	bcs.n	8015080 <_realloc_r+0x48>
 8015060:	4621      	mov	r1, r4
 8015062:	4638      	mov	r0, r7
 8015064:	f7fd f9cc 	bl	8012400 <_malloc_r>
 8015068:	4605      	mov	r5, r0
 801506a:	2800      	cmp	r0, #0
 801506c:	d0f2      	beq.n	8015054 <_realloc_r+0x1c>
 801506e:	4631      	mov	r1, r6
 8015070:	4622      	mov	r2, r4
 8015072:	f7fd f9ae 	bl	80123d2 <memcpy>
 8015076:	4631      	mov	r1, r6
 8015078:	4638      	mov	r0, r7
 801507a:	f7ff fc47 	bl	801490c <_free_r>
 801507e:	e7e9      	b.n	8015054 <_realloc_r+0x1c>
 8015080:	4635      	mov	r5, r6
 8015082:	e7e7      	b.n	8015054 <_realloc_r+0x1c>

08015084 <__ascii_wctomb>:
 8015084:	b149      	cbz	r1, 801509a <__ascii_wctomb+0x16>
 8015086:	2aff      	cmp	r2, #255	; 0xff
 8015088:	bf85      	ittet	hi
 801508a:	238a      	movhi	r3, #138	; 0x8a
 801508c:	6003      	strhi	r3, [r0, #0]
 801508e:	700a      	strbls	r2, [r1, #0]
 8015090:	f04f 30ff 	movhi.w	r0, #4294967295
 8015094:	bf98      	it	ls
 8015096:	2001      	movls	r0, #1
 8015098:	4770      	bx	lr
 801509a:	4608      	mov	r0, r1
 801509c:	4770      	bx	lr

0801509e <abort>:
 801509e:	b508      	push	{r3, lr}
 80150a0:	2006      	movs	r0, #6
 80150a2:	f000 f833 	bl	801510c <raise>
 80150a6:	2001      	movs	r0, #1
 80150a8:	f7ec fefa 	bl	8001ea0 <_exit>

080150ac <_malloc_usable_size_r>:
 80150ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80150b0:	1f18      	subs	r0, r3, #4
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	bfbc      	itt	lt
 80150b6:	580b      	ldrlt	r3, [r1, r0]
 80150b8:	18c0      	addlt	r0, r0, r3
 80150ba:	4770      	bx	lr

080150bc <_raise_r>:
 80150bc:	291f      	cmp	r1, #31
 80150be:	b538      	push	{r3, r4, r5, lr}
 80150c0:	4604      	mov	r4, r0
 80150c2:	460d      	mov	r5, r1
 80150c4:	d904      	bls.n	80150d0 <_raise_r+0x14>
 80150c6:	2316      	movs	r3, #22
 80150c8:	6003      	str	r3, [r0, #0]
 80150ca:	f04f 30ff 	mov.w	r0, #4294967295
 80150ce:	bd38      	pop	{r3, r4, r5, pc}
 80150d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80150d2:	b112      	cbz	r2, 80150da <_raise_r+0x1e>
 80150d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80150d8:	b94b      	cbnz	r3, 80150ee <_raise_r+0x32>
 80150da:	4620      	mov	r0, r4
 80150dc:	f000 f830 	bl	8015140 <_getpid_r>
 80150e0:	462a      	mov	r2, r5
 80150e2:	4601      	mov	r1, r0
 80150e4:	4620      	mov	r0, r4
 80150e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80150ea:	f000 b817 	b.w	801511c <_kill_r>
 80150ee:	2b01      	cmp	r3, #1
 80150f0:	d00a      	beq.n	8015108 <_raise_r+0x4c>
 80150f2:	1c59      	adds	r1, r3, #1
 80150f4:	d103      	bne.n	80150fe <_raise_r+0x42>
 80150f6:	2316      	movs	r3, #22
 80150f8:	6003      	str	r3, [r0, #0]
 80150fa:	2001      	movs	r0, #1
 80150fc:	e7e7      	b.n	80150ce <_raise_r+0x12>
 80150fe:	2400      	movs	r4, #0
 8015100:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015104:	4628      	mov	r0, r5
 8015106:	4798      	blx	r3
 8015108:	2000      	movs	r0, #0
 801510a:	e7e0      	b.n	80150ce <_raise_r+0x12>

0801510c <raise>:
 801510c:	4b02      	ldr	r3, [pc, #8]	; (8015118 <raise+0xc>)
 801510e:	4601      	mov	r1, r0
 8015110:	6818      	ldr	r0, [r3, #0]
 8015112:	f7ff bfd3 	b.w	80150bc <_raise_r>
 8015116:	bf00      	nop
 8015118:	20000510 	.word	0x20000510

0801511c <_kill_r>:
 801511c:	b538      	push	{r3, r4, r5, lr}
 801511e:	4d07      	ldr	r5, [pc, #28]	; (801513c <_kill_r+0x20>)
 8015120:	2300      	movs	r3, #0
 8015122:	4604      	mov	r4, r0
 8015124:	4608      	mov	r0, r1
 8015126:	4611      	mov	r1, r2
 8015128:	602b      	str	r3, [r5, #0]
 801512a:	f7ec fea9 	bl	8001e80 <_kill>
 801512e:	1c43      	adds	r3, r0, #1
 8015130:	d102      	bne.n	8015138 <_kill_r+0x1c>
 8015132:	682b      	ldr	r3, [r5, #0]
 8015134:	b103      	cbz	r3, 8015138 <_kill_r+0x1c>
 8015136:	6023      	str	r3, [r4, #0]
 8015138:	bd38      	pop	{r3, r4, r5, pc}
 801513a:	bf00      	nop
 801513c:	20010a94 	.word	0x20010a94

08015140 <_getpid_r>:
 8015140:	f7ec be96 	b.w	8001e70 <_getpid>

08015144 <trunc>:
 8015144:	ec51 0b10 	vmov	r0, r1, d0
 8015148:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801514c:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8015150:	2b13      	cmp	r3, #19
 8015152:	b5d0      	push	{r4, r6, r7, lr}
 8015154:	460c      	mov	r4, r1
 8015156:	dc10      	bgt.n	801517a <trunc+0x36>
 8015158:	2b00      	cmp	r3, #0
 801515a:	bfa5      	ittet	ge
 801515c:	4a11      	ldrge	r2, [pc, #68]	; (80151a4 <trunc+0x60>)
 801515e:	fa42 f303 	asrge.w	r3, r2, r3
 8015162:	2100      	movlt	r1, #0
 8015164:	2100      	movge	r1, #0
 8015166:	bfb9      	ittee	lt
 8015168:	2000      	movlt	r0, #0
 801516a:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 801516e:	2000      	movge	r0, #0
 8015170:	ea24 0103 	bicge.w	r1, r4, r3
 8015174:	ec41 0b10 	vmov	d0, r0, r1
 8015178:	bdd0      	pop	{r4, r6, r7, pc}
 801517a:	2b33      	cmp	r3, #51	; 0x33
 801517c:	dd08      	ble.n	8015190 <trunc+0x4c>
 801517e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015182:	d1f7      	bne.n	8015174 <trunc+0x30>
 8015184:	ee10 2a10 	vmov	r2, s0
 8015188:	460b      	mov	r3, r1
 801518a:	f7eb f87f 	bl	800028c <__adddf3>
 801518e:	e7f1      	b.n	8015174 <trunc+0x30>
 8015190:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8015194:	f04f 33ff 	mov.w	r3, #4294967295
 8015198:	fa23 f202 	lsr.w	r2, r3, r2
 801519c:	ea20 0602 	bic.w	r6, r0, r2
 80151a0:	4630      	mov	r0, r6
 80151a2:	e7e7      	b.n	8015174 <trunc+0x30>
 80151a4:	000fffff 	.word	0x000fffff

080151a8 <_init>:
 80151a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151aa:	bf00      	nop
 80151ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151ae:	bc08      	pop	{r3}
 80151b0:	469e      	mov	lr, r3
 80151b2:	4770      	bx	lr

080151b4 <_fini>:
 80151b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80151b6:	bf00      	nop
 80151b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80151ba:	bc08      	pop	{r3}
 80151bc:	469e      	mov	lr, r3
 80151be:	4770      	bx	lr
