// Seed: 3952325402
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1;
  always_comb
    if ("") begin : LABEL_0
      id_1 <= 1'd0;
      if (1) id_1 <= 1;
      else id_1 <= 1;
    end else begin : LABEL_0$display
      ;
    end
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_4;
  wire id_5;
  wire id_6, id_7, id_8;
  assign id_6 = id_5;
endmodule : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire id_8, id_9;
endmodule
