#ifndef IML_INIT_H_
#define IML_INIT_H_
#include "config.h"
#include "iml.h"
#include <sys.h>


/* crystal 27MHz */
static const struct reg panel_init_p0[]={
{0xE0,0xD8},
{0xE3,0x00},
{0xE2,0x00},
{0x00,0xF0},
{0x01,0x02},
{0x02,0x28},
{0x06,0x80},
{0x07,0x70},
{0x09,0x40},
{0x90,0x21},
{0x91,0xa8},
{0x9C,0x23},
{0x9D,0x00},
{0x9E,0x00},
{0x9F,0x6c},
{0xB0,0xD2},
{0xB2,0x06},
{0xB4,0x40},
{0xB5,0x01},
{0xB6,0xf0},
{0xB7,0x00},
{0xB8,0xAB},
{0xB9,0x00},
{0xBA,0xAB},
{0xBB,0x00},
{0xBC,0x2A},
{0xBD,0x00},
{0xBE,0x02},
{0xBF,0x00},
{0xDC,0x82},
{0xDD,0x00},
{0xDE,0x82},
{0xDF,0x00},
{0xC0,0x01},
{0xC1,0x10},
{0xC4,0x10},
{0xC7,0x00},
};
static const struct reg panel_init_p1[]={
{0x68,0x16},
{0x69,0x0D},
{0x6A,0x30},
{0x6B,0x05},
{0x6C,0x60},
{0x63,0x14},
{0x64,0x00},
{0x66,0x28},
{0x67,0x00},
{0x62,0x80},
{0x65,0x80},
};
static const struct reg panel_init_p2[]={
{0x3F,0x01},
{0x3F,0x00},
};
#define NUM_REG_PANEL_INITAL_P0 (sizeof(panel_init_p0) / sizeof(panel_init_p0[0]))
#define NUM_REG_PANEL_INITAL_P1 (sizeof(panel_init_p1) / sizeof(panel_init_p1[0]))
#define NUM_REG_PANEL_INITAL_P2 (sizeof(panel_init_p2) / sizeof(panel_init_p2[0]))


static const struct reg reg_cvbs_ntsc_full_page0[]={
/* ADC */
{0x00,0xF2},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x70},
{0x08,0x3B},
{0x09,0x01},
{0x0A,0xF0},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x12},
{0x3D,0x00},
{0x3E,0x10},
/* Picture enhance */
{0x61,0x08},
{0x62,0x04},
{0x63,0x04},
{0x64,0x02},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
/* Scaler */
{0x70,0x00},
{0x72,0xE1},
{0x73,0x36},
{0x74,0x00},
{0x75,0x20},
{0x85,0x00},
/* Output timing */
{0xB0,0x5A},
{0xB1,0x00},
{0xB2,0x10},
{0xB3,0x00},
{0xB4,0x90},
{0xB5,0x01},
{0xB6,0xF0},
{0xB7,0x00},
{0xB8,0x82},
{0xB9,0x02},
{0xBA,0x58},
{0xBB,0x01},
{0xBC,0x4A},
{0xBD,0x00},
{0xBE,0x02},
{0xBF,0x00},
{0xD8,0x00},
{0xD9,0x00},
{0xDA,0x00},
{0xDB,0x00},
{0xDC,0x90},
{0xDD,0x01},
{0xDE,0xF0},
{0xDF,0x00},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00}
};
#define NUM_REG_CVBS_NTSC_FULL_PAGE0 (sizeof(reg_cvbs_ntsc_full_page0) / sizeof(reg_cvbs_ntsc_full_page0[0]))
static const struct reg reg_cvbs_ntsc_full_page2[]={
{0x00,0x00},
{0x01,0x09},
{0x02,0x4B},
{0x03,0x48},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA0},
{0x08,0x6D},
{0x09,0x2A},
{0x0A,0x80},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0x4C},
{0x10,0x7F},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x21},
{0x19,0xF0},
{0x1A,0x7C},
{0x1B,0x1F},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x22},
{0x31,0x61},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x4B,0xBF},
{0x80,0x13},
};
#define NUM_REG_CVBS_NTSC_FULL_PAGE2 (sizeof(reg_cvbs_ntsc_full_page2) / sizeof(reg_cvbs_ntsc_full_page2[0]))


static const struct reg reg_cvbs_ntsc_lmod_page0[]={
/* ADC */
{0x00,0xF2},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x60},
{0x08,0x54},
{0x09,0x01},
{0x0A,0xD7},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x12},
/* Picture enhance */
{0x61,0x88},
{0x62,0x09},
{0x63,0x04},
{0x64,0x02},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
/* Scaler */
{0x3D,0x01},
{0x3E,0x03},
{0x3F,0x1C},
{0x70,0x20},
{0x72,0x73},
{0x73,0x25},
{0x74,0xE1},
{0x75,0x10},
{0x85,0x0D},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x09},
{0xB3,0x00},
{0xB4,0x20},
{0xB5,0x03},
{0xB6,0xE0},
{0xB7,0x01},
{0xB8,0x3F},
{0xB9,0x05},
{0xBA,0x0C},
{0xBB,0x01},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x04},
{0xBF,0x00},
{0xD8,0x20},
{0xDA,0x1A},
{0xDC,0x4F},
{0xDD,0x02},
{0xDE,0x90},
{0xDF,0x01},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00},
};
#define NUM_REG_CVBS_NTSC_LMOD_PAGE0 (sizeof(reg_cvbs_ntsc_lmod_page0) / sizeof(reg_cvbs_ntsc_lmod_page0[0]))
static const struct reg reg_cvbs_ntsc_lmod_page2[]={
{0x00,0x00},
{0x01,0x09},
{0x02,0x4B},
{0x03,0x40},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x7B},
{0x09,0x20},
{0x0A,0xAB},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0xCF},
{0x10,0x7F},
{0x11,0x41},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x21},
{0x19,0xF0},
{0x1A,0x7C},
{0x1B,0x1F},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x22},
{0x31,0x61},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x4B,0xBF},
{0x68,0x60},
{0x6C,0x02},
{0x80,0x13},
};
#define NUM_REG_CVBS_NTSC_LMOD_PAGE2 (sizeof(reg_cvbs_ntsc_lmod_page2) / sizeof(reg_cvbs_ntsc_lmod_page2[0]))


static const struct reg reg_cvbs_pal_full_page0[]={
/* ADC */
{0x00,0xF2},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x70},
{0x08,0x3B},
{0x09,0x01},
{0x0A,0xF0},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x12},
{0x3D,0x00},
{0x3E,0x13},
/* Picture enhance */
{0x61,0x08},
{0x62,0x02},
{0x63,0x04},
{0x64,0x05},
/* Scaler */
{0x70,0x20},
{0x72,0xE1},
{0x73,0xAD},
{0x74,0xBB},
{0x75,0x3F},
{0x85,0xB5},
/* Output timing */
{0xB0,0xD2},
{0xB1,0x00},
{0xB2,0x02},
{0xB3,0x00},
{0xB4,0x40},
{0xB5,0x01},
{0xB6,0xf0},
{0xB7,0x00},
{0xB8,0xF3},
{0xB9,0x04},
{0xBA,0x58},
{0xBB,0x01},
{0xBC,0x4A},
{0xBD,0x00},
{0xBE,0x02},
{0xBF,0x00},
{0xD8,0x00},
{0xD9,0x00},
{0xDA,0x00},
{0xDB,0x00},
{0xDC,0x40},
{0xDD,0x01},
{0xDE,0xf0},
{0xDF,0x00},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00},
};
#define NUM_REG_CVBS_PAL_FULL_PAGE0 (sizeof(reg_cvbs_pal_full_page0) / sizeof(reg_cvbs_pal_full_page0[0]))
static const struct reg reg_cvbs_pal_full_page2[]={
{0x00,0x32},
{0x01,0x02},
{0x02,0x4B},
{0x03,0x4A},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x72},
{0x09,0x20},
{0x0A,0x80},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0x4C},
{0x10,0x7F},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x2A},
{0x19,0x09},
{0x1A,0x8A},
{0x1B,0xCD},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x84},
{0x2F,0x50},
{0x30,0x2D},
{0x31,0xC1},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x4B,0xBF},
{0x80,0x11},
};
#define NUM_REG_CVBS_PAL_FULL_PAGE2 (sizeof(reg_cvbs_pal_full_page2) / sizeof(reg_cvbs_pal_full_page2[0]))


static const struct reg reg_cvbs_pal_lmod_page0[]={
/* ADC */
{0x00,0x62},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x60},
{0x08,0xFF},
{0x09,0x01},
{0x0A,0xF0},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x09},
/* Picture enhance */
{0x61,0x88},
{0x62,0x01},
{0x63,0x02},
{0x64,0x05},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
/* Scaler */
{0x3D,0x01},
{0x3E,0x0C},
{0x70,0x20},
{0x72,0xE4},
{0x73,0x25},
{0x74,0x7C},
{0x75,0x13},
{0x79,0x08},
{0x85,0x38},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x09},
{0xB3,0x00},
{0xB4,0x20},
{0xB5,0x03},
{0xB6,0xE0},
{0xB7,0x01},
{0xB8,0x12},
{0xB9,0x06},
{0xBA,0x05},
{0xBB,0x02},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x04},
{0xBF,0x00},
{0xD8,0x16},
{0xDA,0x24},
{0xDC,0x58},
{0xDC,0x58},
{0xDD,0x02},
{0xDE,0x90},
{0xDF,0x01},
/* freerun off */
//{0xC2,0x12},
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00},
};
#define NUM_REG_CVBS_PAL_LMODE_PAGE0 (sizeof(reg_cvbs_pal_lmod_page0) / sizeof(reg_cvbs_pal_lmod_page0[0]))
static const struct reg reg_cvbs_pal_lmod_page2[]={
{0x00,0x32},
{0x01,0x08},
{0x02,0x4B},
{0x03,0x42},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x72},
{0x09,0x1F},
{0x0A,0x62},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0xCF},
{0x10,0x7F},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x2A},
{0x19,0x09},
{0x1A,0x8A},
{0x1B,0xCD},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x2D},
{0x31,0xC1},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x4B,0xBF},
{0x68,0x60},
{0x6C,0x02},
{0x80,0x11},
};
#define NUM_REG_CVBS_PAL_LMODE_PAGE2 (sizeof(reg_cvbs_pal_lmod_page2) / sizeof(reg_cvbs_pal_lmod_page2[0]))


static const struct reg reg_play_ntsc_full_page0[]={
/* ADC */
{0x00,0x62},
{0x01,0x80},
{0x02,0x28},
{0x06,0x80},
{0x07,0x70},
{0x08,0x3B},
{0x09,0x41},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x0F,0x00},
{0x3C,0x12},
{0x3D,0x00},
{0x3E,0x10},
/* Picture enhance */
{0x61,0x88},
{0x62,0x04},
{0x63,0x04},
{0x64,0x02},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
{0x68,0x6e},
{0x6c,0x94},
/* Scaler */
{0x70,0x20},
{0x72,0x00},
{0x73,0x1e},
{0x74,0x00},
{0x75,0x20},
{0x85,0x00},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x0c},
{0xB3,0x00},
{0xB4,0x40},
{0xB5,0x01},
{0xB6,0xf0},
{0xB7,0x00},
{0xB8,0xdf},
{0xB9,0x05},
{0xBA,0xf0},
{0xBB,0x00},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x10},
{0xBF,0x00},
{0xD8,0x00},
{0xD9,0x00},
{0xDA,0x00},
{0xDB,0x00},
{0xDC,0x40},
{0xDD,0x01},
{0xDE,0xf0},
{0xDF,0x00},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00}
};
#define NUM_REG_PLAY_NTSC_FULL_PAGE0 (sizeof(reg_play_ntsc_full_page0) / sizeof(reg_play_ntsc_full_page0[0]))
static const struct reg reg_play_ntsc_full_page2[]={
{0x00,0x00},
{0x01,0x09},
{0x02,0x4B},
{0x03,0x40},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA0},
{0x08,0x81},
{0x09,0x34},
{0x0A,0xAB},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0x4C},
{0x10,0x48},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x21},
{0x19,0xF0},
{0x1A,0x7C},
{0x1B,0x1F},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x22},
{0x31,0x61},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x80,0x13},
};
#define NUM_REG_PLAY_NTSC_FULL_PAGE2 (sizeof(reg_play_ntsc_full_page2) / sizeof(reg_play_ntsc_full_page2[0]))



static const struct reg reg_play_ntsc_lmod_page0[]={
/* ADC */
{0x00,0xF2},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x60},
{0x08,0x54},
{0x09,0x01},
{0x0A,0xD7},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x12},
/* Picture enhance */
{0x61,0x88},
{0x62,0x09},
{0x63,0x04},
{0x64,0x02},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
/* Scaler */
{0x3D,0x01},
{0x3E,0x03},
{0x3F,0x1C},
{0x70,0x20},
{0x72,0x73},
{0x73,0x25},
{0x74,0xE1},
{0x75,0x10},
{0x85,0x0D},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x09},
{0xB3,0x00},
{0xB4,0x20},
{0xB5,0x03},
{0xB6,0xE0},
{0xB7,0x01},
{0xB8,0x48},
{0xB9,0x05},
{0xBA,0xD4},
{0xBB,0x01},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x04},
{0xBF,0x00},
{0xD8,0x20},
{0xDA,0x1A},
{0xDC,0x4F},
{0xDD,0x02},
{0xDE,0x90},
{0xDF,0x01},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00},
};
#define NUM_REG_PLAY_NTSC_LMOD_PAGE0 (sizeof(reg_play_ntsc_lmod_page0) / sizeof(reg_play_ntsc_lmod_page0[0]))
static const struct reg reg_play_ntsc_lmod_page2[]={
{0x00,0x00},
{0x01,0x09},
{0x02,0x4B},
{0x03,0x40},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x81},
{0x09,0x34},
{0x0A,0xAB},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0xCF},
{0x10,0x7F},
{0x11,0x41},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x21},
{0x19,0xF0},
{0x1A,0x7C},
{0x1B,0x1F},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x22},
{0x31,0x61},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x68,0x60},
{0x6C,0x02},
{0x80,0x13},
};
#define NUM_REG_PLAY_NTSC_LMOD_PAGE2 (sizeof(reg_play_ntsc_lmod_page2) / sizeof(reg_play_ntsc_lmod_page2[0]))

static const struct reg reg_play_pal_full_page0[]={
/* ADC */
{0x00,0x70},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x70},
{0x08,0x3B},
{0x09,0x80},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x12},
{0x3D,0x00},
{0x3E,0x13},
/* Picture enhance */
{0x61,0x08},
{0x62,0x02},
{0x63,0x04},
{0x64,0x05},
/* Scaler */
{0x70,0x20},
{0x72,0x1B},
{0x73,0x1C},
{0x74,0x11},
{0x75,0x12},
{0x85,0x13},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x1B},
{0xB3,0x00},
{0xB4,0x20},
{0xB5,0x03},
{0xB6,0xE0},
{0xB7,0x01},
{0xB8,0xDA},
{0xB9,0x05},
{0xBA,0xF0},
{0xBB,0x01},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x1B},
{0xBF,0x00},
{0xD8,0x00},
{0xD9,0x00},
{0xDA,0x00},
{0xDB,0x00},
{0xDC,0x20},
{0xDD,0x03},
{0xDE,0xE0},
{0xDF,0x01},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10}, 
{0xE2,0x00},
};
#define NUM_REG_PLAY_PAL_FULL_PAGE0 (sizeof(reg_play_pal_full_page0) / sizeof(reg_play_pal_full_page0[0]))
static const struct reg reg_play_pal_full_page2[]={
{0x00,0x32},
{0x01,0x08},
{0x02,0x4B},
{0x03,0x42},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x6A},
{0x09,0x1F},
{0x0A,0x62},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0x4C},
{0x10,0x48},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x2A},
{0x19,0x09},
{0x1A,0x8A},
{0x1B,0xCD},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x84},
{0x2F,0x50},
{0x30,0x2D},
{0x31,0xC1},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x80,0x11},
};
#define NUM_REG_PLAY_PAL_FULL_PAGE2 (sizeof(reg_play_pal_full_page2) / sizeof(reg_play_pal_full_page2[0]))

static const struct reg reg_play_pal_lmod_page0[]={
/* ADC */
{0x00,0x60},
{0x01,0x00},
{0x02,0x28},
{0x06,0x80},
{0x07,0x60},
{0x08,0xFF},
{0x09,0x01},
{0x0A,0xD7},
/* source select */
/* CVBS input */
{0x0E,0x01},
{0x3C,0x09},
/* Picture enhance */
{0x61,0x88},
{0x62,0x01},
{0x63,0x02},
{0x64,0x05},
{0x65,0x08},
{0x66,0x08},
{0x67,0x1E},
/* Scaler */
{0x3D,0x01},
{0x3E,0x0C},
{0x70,0x20},
{0x72,0xE4},
{0x73,0x25},
{0x74,0x7C},
{0x75,0x13},
{0x79,0x08},
{0x85,0x38},
/* Output timing */
{0xB0,0x80},
{0xB1,0x00},
{0xB2,0x09},
{0xB3,0x00},
{0xB4,0x20},
{0xB5,0x03},
{0xB6,0xE0},
{0xB7,0x01},
{0xB8,0x55},
{0xB9,0x06},
{0xBA,0x6F},
{0xBB,0x01},
{0xBC,0x20},
{0xBD,0x00},
{0xBE,0x04},
{0xBF,0x00},
{0xD8,0x16},
{0xDA,0x24},
{0xDC,0x58},
{0xDC,0x58},
{0xDD,0x02},
{0xDE,0x90},
{0xDF,0x01},
/* freerun off */
{0xC2,0x00},
/* dpll divider */
{0xC4,0x10},
{0xE2,0x00},
};
#define NUM_REG_PLAY_PAL_LMODE_PAGE0 (sizeof(reg_play_pal_lmod_page0) / sizeof(reg_play_pal_lmod_page0[0]))
static const struct reg reg_play_pal_lmod_page2[]={
{0x00,0x32},
{0x01,0x08},
{0x02,0x4B},
{0x03,0x42},
{0x04,0xDD},
{0x05,0x32},
{0x06,0x0A},
{0x07,0xA1},
{0x08,0x6A},
{0x09,0x1F},
{0x0A,0x62},
{0x0B,0x00},
{0x0C,0x8A},
{0x0D,0x03},
{0x0E,0xAF},
{0x0F,0xCF},
{0x10,0x7F},
{0x11,0x89},
{0x12,0x06},
{0x13,0x82},
{0x14,0x40},
{0x15,0x64},
{0x16,0x74},
{0x17,0xCB},
{0x18,0x2A},
{0x19,0x09},
{0x1A,0x8A},
{0x1B,0xCD},
{0x1C,0x20},
{0x1D,0x00},
{0x1E,0x00},
{0x1F,0x00},
{0x20,0x3E},
{0x21,0x3E},
{0x22,0x00},
{0x23,0x80},
{0x24,0xE9},
{0x25,0x0F},
{0x26,0x2D},
{0x27,0x50},
{0x28,0x22},
{0x29,0x4E},
{0x2A,0xD6},
{0x2B,0x4E},
{0x2C,0x23},
{0x2D,0x64},
{0x2E,0x78},
{0x2F,0x50},
{0x30,0x2D},
{0x31,0xC1},
{0x32,0x70},
{0x33,0x0E},
{0x34,0x6C},
{0x35,0x90},
{0x36,0x70},
{0x37,0x0E},
{0x38,0x00},
{0x39,0x09},
{0x40,0x0C},
{0x68,0x60},
{0x6C,0x02},
{0x80,0x11},
};
#define NUM_REG_PLAY_PAL_LMODE_PAGE2 (sizeof(reg_play_pal_lmod_page2) / sizeof(reg_play_pal_lmod_page2[0]))

#endif
