#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 20 13:29:07 2017
# Process ID: 7832
# Current directory: /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1
# Command line: vivado -log project_5_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source project_5_wrapper.tcl -notrace
# Log file: /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper.vdi
# Journal file: /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source project_5_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trakaros/tou_nikou/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_axi_smc_0/project_5_axi_smc_0.dcp' for cell 'project_5_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_ip_sobel_0_0/project_5_ip_sobel_0_0.dcp' for cell 'project_5_i/ip_sobel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/project_5_processing_system7_0_1.dcp' for cell 'project_5_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/project_5_rst_ps7_0_100M_0.dcp' for cell 'project_5_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_auto_pc_0/project_5_auto_pc_0.dcp' for cell 'project_5_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/project_5_processing_system7_0_1.xdc] for cell 'project_5_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_processing_system7_0_1/project_5_processing_system7_0_1.xdc] for cell 'project_5_i/processing_system7_0/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_7baa_psr_aclk_0'. The XDC file /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_axi_smc_0/bd_0/ip/ip_1/bd_7baa_psr_aclk_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'bd_7baa_psr_aclk_0'. The XDC file /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_axi_smc_0/bd_0/ip/ip_1/bd_7baa_psr_aclk_0.xdc will not be read for any cell of this module.
Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/project_5_rst_ps7_0_100M_0_board.xdc] for cell 'project_5_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/project_5_rst_ps7_0_100M_0_board.xdc] for cell 'project_5_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/project_5_rst_ps7_0_100M_0.xdc] for cell 'project_5_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.srcs/sources_1/bd/project_5/ip/project_5_rst_ps7_0_100M_0/project_5_rst_ps7_0_100M_0.xdc] for cell 'project_5_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 296 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 287 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 7 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1539.688 ; gain = 410.543 ; free physical = 193 ; free virtual = 4095
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1591.699 ; gain = 52.012 ; free physical = 210 ; free virtual = 4115
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 21 inverter(s) to 80 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17bb171ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 160 ; free virtual = 3719
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 255 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 18 load pin(s).
Phase 2 Constant propagation | Checksum: cc5f6005

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 155 ; free virtual = 3714
INFO: [Opt 31-389] Phase Constant propagation created 89 cells and removed 1791 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 189db955f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 153 ; free virtual = 3712
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1518 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 189db955f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 154 ; free virtual = 3714
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 189db955f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 154 ; free virtual = 3714
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 154 ; free virtual = 3714
Ending Logic Optimization Task | Checksum: 189db955f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.191 ; gain = 0.000 ; free physical = 154 ; free virtual = 3714

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 16dff1ce6

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 253 ; free virtual = 3726
Ending Power Optimization Task | Checksum: 16dff1ce6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2211.449 ; gain = 159.258 ; free physical = 260 ; free virtual = 3733
34 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2211.449 ; gain = 671.762 ; free physical = 260 ; free virtual = 3733
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 256 ; free virtual = 3733
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_opt.dcp' has been generated.
Command: report_drc -file project_5_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 235 ; free virtual = 3724
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c54dc8ec

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 235 ; free virtual = 3724
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 237 ; free virtual = 3727

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9de56133

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 224 ; free virtual = 3715

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1821748ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3697

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1821748ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3697
Phase 1 Placer Initialization | Checksum: 1821748ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 202 ; free virtual = 3697

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d4ed62e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 179 ; free virtual = 3677

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d4ed62e2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 179 ; free virtual = 3677

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e580c0ad

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 177 ; free virtual = 3675

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ce9016d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 177 ; free virtual = 3675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18ce9016d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 177 ; free virtual = 3675

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13eb8c2d9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 177 ; free virtual = 3675

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15579ce06

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 173 ; free virtual = 3672

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1a1fcd24c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 173 ; free virtual = 3672

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a1fcd24c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 173 ; free virtual = 3672
Phase 3 Detail Placement | Checksum: 1a1fcd24c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 173 ; free virtual = 3672

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 181b3a411

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 181b3a411

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 170 ; free virtual = 3669
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.330. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15a1e5afc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 170 ; free virtual = 3669
Phase 4.1 Post Commit Optimization | Checksum: 15a1e5afc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 170 ; free virtual = 3669

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15a1e5afc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 171 ; free virtual = 3670

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 15a1e5afc

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 171 ; free virtual = 3670

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 15f1bae8b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 171 ; free virtual = 3670
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15f1bae8b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 171 ; free virtual = 3670
Ending Placer Task | Checksum: fc113c32

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 183 ; free virtual = 3683
53 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 183 ; free virtual = 3683
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 169 ; free virtual = 3681
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 169 ; free virtual = 3673
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 178 ; free virtual = 3681
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2211.449 ; gain = 0.000 ; free physical = 177 ; free virtual = 3681
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 59c459ad ConstDB: 0 ShapeSum: a24ce285 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bbf1281f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2242.113 ; gain = 30.664 ; free physical = 164 ; free virtual = 3570

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bbf1281f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2242.113 ; gain = 30.664 ; free physical = 167 ; free virtual = 3574

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bbf1281f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2242.113 ; gain = 30.664 ; free physical = 151 ; free virtual = 3559

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bbf1281f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2242.113 ; gain = 30.664 ; free physical = 151 ; free virtual = 3559
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: fc839b41

Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 136 ; free virtual = 3545
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.395  | TNS=0.000  | WHS=-0.204 | THS=-395.959|

Phase 2 Router Initialization | Checksum: 147969651

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 136 ; free virtual = 3545

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17a96a886

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 140 ; free virtual = 3549

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 717
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.388  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f2495bd2

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.388  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 278f56389

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547
Phase 4 Rip-up And Reroute | Checksum: 278f56389

Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d9beadb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.402  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1d9beadb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d9beadb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547
Phase 5 Delay and Skew Optimization | Checksum: 1d9beadb7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2257abdbb

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.402  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 284b238ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547
Phase 6 Post Hold Fix | Checksum: 284b238ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.21658 %
  Global Horizontal Routing Utilization  = 1.43137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 223c89081

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 138 ; free virtual = 3547

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 223c89081

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 137 ; free virtual = 3546

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a731cc71

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 137 ; free virtual = 3546

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.402  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a731cc71

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 137 ; free virtual = 3546
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 156 ; free virtual = 3565

Routing Is Done.
67 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 2261.113 ; gain = 49.664 ; free physical = 154 ; free virtual = 3566
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2261.113 ; gain = 0.000 ; free physical = 135 ; free virtual = 3564
INFO: [Common 17-1381] The checkpoint '/home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_routed.dcp' has been generated.
Command: report_drc -file project_5_wrapper_drc_routed.rpt -pb project_5_wrapper_drc_routed.pb -rpx project_5_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file project_5_wrapper_methodology_drc_routed.rpt -rpx project_5_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.runs/impl_1/project_5_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file project_5_wrapper_power_routed.rpt -pb project_5_wrapper_power_summary_routed.pb -rpx project_5_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
74 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 13:31:17 2017...
