// Seed: 3499794107
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    output wor   id_2,
    output uwire id_3
);
  if (1) begin : LABEL_0
    assign id_0 = -1;
  end
endmodule
macromodule module_1 (
    input  tri1 id_0,
    output wire id_1,
    input  wire id_2,
    id_6,
    output tri  id_3,
    input  tri0 id_4
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4#(.id_5("")),
    id_6
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_4 = !-1;
  module_2 modCall_1 ();
endmodule
