<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ys_sipm_daq_fpga.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_capture.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adc_capture.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adc_capture.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_capture_ch.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adc_capture_ch.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adc_capture_ch.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_input.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adc_input.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adc_input.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adc_setup.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adc_setup.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adc_setup.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clocks.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clocks.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clocks.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="commands.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="commands.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="commands.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpld_spi_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpld_spi_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpld_spi_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpld_spi_output.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpld_spi_output.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpld_spi_output.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpld_spi_set_mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="cpld_spi_set_mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="cpld_spi_set_mux.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dac_drs_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dac_drs_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dac_drs_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dac_hv_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dac_hv_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dac_hv_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dac_thr_ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dac_thr_ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dac_thr_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="daq_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="daq_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="daq_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_acquisition.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_acquisition.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_acquisition.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_fifo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder_10b8b.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder_10b8b.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decoder_10b8b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="download_mid.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="download_mid.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="download_mid.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_alignment.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_alignment.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_alignment.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_fifo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_init.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_init.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_init.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_md.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_md.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_md.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_mds.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_mds.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_mds.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_read.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_read.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_read.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_refresh.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_refresh.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_refresh.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_signal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_signal.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_signal.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_timing.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_timing.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_timing.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dram_write.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dram_write.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dram_write.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_calibration.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_calibration.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_calibration.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_ctrl_daq.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_ctrl_daq.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_ctrl_daq.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_ctrl_init.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_ctrl_init.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_ctrl_init.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_ctrl_setup.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_ctrl_setup.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_ctrl_setup.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_ctrl_status.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_ctrl_status.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_ctrl_status.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="drs_fifo.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="drs_fifo.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="drs_fifo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="encoder_8b10b.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="encoder_8b10b.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="encoder_8b10b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_counter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_counter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fifo_counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_shot_inter_clock.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="one_shot_inter_clock.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="one_shot_inter_clock.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_ep6.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="read_ep6.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="read_ep6.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_readout.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_readout.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_readout.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_deserializer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_deserializer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_deserializer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_link.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_link.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_link.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_read.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_read.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_read.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_receiver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_receiver.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_receiver.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_serializer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_serializer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_serializer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_sync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_sync.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_sync.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_transmitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_transmitter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_transmitter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tcb_write.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="tcb_write.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="tcb_write.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="temperature_monitor.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="temperature_monitor.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="temperature_monitor.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trig_pattern_capture.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="trig_pattern_capture.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="trig_pattern_capture.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trigger.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="trigger.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="trigger.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="usb_control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="usb_control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_data_readout.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="usb_data_readout.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="usb_data_readout.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usb_interface.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="usb_interface.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="usb_interface.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="write_ep2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="write_ep2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="write_ep2.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ys_sipm_daq_fpga.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ys_sipm_daq_fpga.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ys_sipm_daq_fpga.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ys_sipm_daq_fpga.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ys_sipm_daq_fpga.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ys_sipm_daq_fpga.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ys_sipm_daq_fpga.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ys_sipm_daq_fpga.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ys_sipm_daq_fpga.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ys_sipm_daq_fpga.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ys_sipm_daq_fpga.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ys_sipm_daq_fpga.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ys_sipm_daq_fpga.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ys_sipm_daq_fpga.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ys_sipm_daq_fpga.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ys_sipm_daq_fpga.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ys_sipm_daq_fpga.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ys_sipm_daq_fpga.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ys_sipm_daq_fpga.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ys_sipm_daq_fpga.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ys_sipm_daq_fpga.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ys_sipm_daq_fpga.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ys_sipm_daq_fpga.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ys_sipm_daq_fpga_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ys_sipm_daq_fpga_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ys_sipm_daq_fpga_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ys_sipm_daq_fpga_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ys_sipm_daq_fpga_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ys_sipm_daq_fpga_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ys_sipm_daq_fpga_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ys_sipm_daq_fpga_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ys_sipm_daq_fpga_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ys_sipm_daq_fpga_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ys_sipm_daq_fpga_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ys_sipm_daq_fpga_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ys_sipm_daq_fpga_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ys_sipm_daq_fpga_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8851038316608423501" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9187894586913037505" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3820895873908050009" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-313773099461496655" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644988785" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4606518469281972939" xil_pn:start_ts="1644988785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644997817" xil_pn:in_ck="-587041066844310319" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="952279645574176350" xil_pn:start_ts="1644997774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.lso"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ngc"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ngr"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.prj"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.stx"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.syr"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.xst"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_xst.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1644997817" xil_pn:in_ck="-8108183517204443038" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8501934798040197522" xil_pn:start_ts="1644997817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1644997843" xil_pn:in_ck="1828789362694220158" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4977599487224370105" xil_pn:start_ts="1644997817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.bld"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ngd"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1644997969" xil_pn:in_ck="-2294063869247364097" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="279546762234814180" xil_pn:start_ts="1644997843">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.pcf"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_map.map"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_map.mrp"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_map.ncd"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_map.ngm"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_map.xrpt"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_summary.xml"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1645000939" xil_pn:in_ck="186933625316892440" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="4554126092249545679" xil_pn:start_ts="1644997969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ncd"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.pad"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.par"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ptwx"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.unroutes"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.xpi"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_pad.csv"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_pad.txt"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1645001690" xil_pn:in_ck="-8108183517204450663" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1645001602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.bgn"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.bit"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.drc"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.ut"/>
    </transform>
    <transform xil_pn:end_ts="1645000939" xil_pn:in_ck="6966984609464760699" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1645000918">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.twr"/>
      <outfile xil_pn:name="ys_sipm_daq_fpga.twx"/>
    </transform>
  </transforms>

</generated_project>
