<stg><name>operator_double_mul6</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="41">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="1" to="11">
<condition id="40">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="45">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="2" to="9">
<condition id="44">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="4">
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="3" to="9">
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="58">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="9" to="26">
<condition id="57">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="26">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="11" to="12">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="12" to="13">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="14">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="14" to="15">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="15" to="16">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="16" to="17">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="17" to="18">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="18" to="19">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="20">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="20" to="21">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="22">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="22" to="23">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="23" to="24">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="24" to="25">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="25" to="26">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
:1  %p_Val2_s = bitcast double %in_read to i64

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

]]></Node>
<StgValue><ssdm name="p_Repl2_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

]]></Node>
<StgValue><ssdm name="new_exp_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="52" op_0_bw="64">
<![CDATA[
:4  %new_mant_V = trunc i64 %p_Val2_s to i52

]]></Node>
<StgValue><ssdm name="new_mant_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %tmp = icmp eq i11 %new_exp_V, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp, label %_ifconv, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_4 = icmp eq i11 %new_exp_V, 255

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %p_Result_4_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:11  %chunk_30_35_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %p_Result_5_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:13  %chunk_36_41_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %._crit_edge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_s = icmp ult i11 %new_exp_V, 253

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="64">
<![CDATA[
:0  %tmp_24 = trunc i64 %p_Val2_s to i6

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:1  %chunk_0_5_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_i_i1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:3  %chunk_6_11_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_1_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:5  %chunk_12_17_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_2_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:7  %chunk_18_23_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_Result_3_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:9  %chunk_24_29_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %p_Result_4_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 30, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:11  %chunk_30_35_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %p_Result_5_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 36, i32 41)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:13  %chunk_36_41_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_5_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %p_Result_6_i_i1 = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:15  %chunk_42_47_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_6_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_s, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:17  %tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 true, i4 %tmp_9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="5">
<![CDATA[
:18  %p_Result_7_i_i1 = zext i5 %tmp_11 to i6

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:19  %chunk_48_53_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_7_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:1  %chunk_0_5_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:3  %chunk_6_11_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V_1"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:5  %chunk_12_17_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V_1"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:7  %chunk_18_23_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V_1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:9  %chunk_24_29_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:11  %chunk_30_35_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:13  %chunk_36_41_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_5_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V_1"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:15  %chunk_42_47_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_6_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
:19  %chunk_48_53_V_1 = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_7_i_i1) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8">
<![CDATA[
:41  %tmp_25 = trunc i8 %chunk_48_53_V_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:20  %r_V_11 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %chunk_6_11_V_1, i6 0)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="21" op_0_bw="14">
<![CDATA[
:21  %r_V_13_cast = zext i14 %r_V_11 to i21

]]></Node>
<StgValue><ssdm name="r_V_13_cast"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
:22  %r_V_12 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %chunk_12_17_V_1, i12 0)

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="21" op_0_bw="20">
<![CDATA[
:23  %r_V_14_cast = zext i20 %r_V_12 to i21

]]></Node>
<StgValue><ssdm name="r_V_14_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="26" op_0_bw="26" op_1_bw="8" op_2_bw="18">
<![CDATA[
:24  %r_V_13 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %chunk_18_23_V_1, i18 0)

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="26">
<![CDATA[
:25  %r_V_15_cast = zext i26 %r_V_13 to i33

]]></Node>
<StgValue><ssdm name="r_V_15_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
:26  %r_V_14 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %chunk_24_29_V_1, i24 0)

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="33" op_0_bw="32">
<![CDATA[
:27  %r_V_16_cast = zext i32 %r_V_14 to i33

]]></Node>
<StgValue><ssdm name="r_V_16_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="38" op_0_bw="38" op_1_bw="8" op_2_bw="30">
<![CDATA[
:28  %r_V_15 = call i38 @_ssdm_op_BitConcatenate.i38.i8.i30(i8 %chunk_30_35_V_1, i30 0)

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="45" op_0_bw="38">
<![CDATA[
:29  %r_V_17_cast = zext i38 %r_V_15 to i45

]]></Node>
<StgValue><ssdm name="r_V_17_cast"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="44" op_0_bw="44" op_1_bw="8" op_2_bw="36">
<![CDATA[
:30  %r_V_16 = call i44 @_ssdm_op_BitConcatenate.i44.i8.i36(i8 %chunk_36_41_V_1, i36 0)

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="45" op_0_bw="44">
<![CDATA[
:31  %r_V_18_cast = zext i44 %r_V_16 to i45

]]></Node>
<StgValue><ssdm name="r_V_18_cast"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="50" op_0_bw="50" op_1_bw="8" op_2_bw="42">
<![CDATA[
:32  %r_V_17 = call i50 @_ssdm_op_BitConcatenate.i50.i8.i42(i8 %chunk_42_47_V_1, i42 0)

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="53" op_0_bw="50">
<![CDATA[
:33  %r_V_19_cast = zext i50 %r_V_17 to i53

]]></Node>
<StgValue><ssdm name="r_V_19_cast"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:34  %tmp18 = add i21 %r_V_14_cast, %r_V_13_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:36  %tmp20 = add i33 %r_V_16_cast, %r_V_15_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
:39  %tmp21 = add i45 %r_V_18_cast, %r_V_17_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="53" op_0_bw="53" op_1_bw="5" op_2_bw="40" op_3_bw="8">
<![CDATA[
:42  %tmp23 = call i53 @_ssdm_op_BitConcatenate.i53.i5.i40.i8(i5 %tmp_25, i40 0, i8 %chunk_0_5_V_1)

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:43  %tmp24 = add i53 %r_V_19_cast, %tmp23

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="21">
<![CDATA[
:35  %tmp20_cast = zext i21 %tmp18 to i33

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:37  %tmp19 = add i33 %tmp20_cast, %tmp20

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="53" op_0_bw="45">
<![CDATA[
:40  %tmp23_cast = zext i45 %tmp21 to i53

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:44  %tmp22 = add i53 %tmp23_cast, %tmp24

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="53" op_0_bw="33">
<![CDATA[
:38  %tmp19_cast = zext i33 %tmp19 to i53

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="53" op_0_bw="53" op_1_bw="53">
<![CDATA[
:45  %agg_result_V_i_i1 = add i53 %tmp19_cast, %tmp22

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="52" op_1_bw="53" op_2_bw="32" op_3_bw="32">
<![CDATA[
:46  %new_mant_V_1 = call i52 @_ssdm_op_PartSelect.i52.i53.i32.i32(i53 %agg_result_V_i_i1, i32 1, i32 52)

]]></Node>
<StgValue><ssdm name="new_mant_V_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:47  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="52" op_1_bw="0" op_2_bw="52">
<![CDATA[
._crit_edge:0  %p_0330_2 = phi i52 [ %new_mant_V_1, %3 ], [ %new_mant_V, %1 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="p_0330_2"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %tmp_4, label %._crit_edge504, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_10 = icmp ult i11 %new_exp_V, 253

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %new_exp_V_2_cast = add i8 %tmp_12, 2

]]></Node>
<StgValue><ssdm name="new_exp_V_2_cast"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  %new_exp_V_2_s = select i1 %tmp_10, i8 %new_exp_V_2_cast, i8 -1

]]></Node>
<StgValue><ssdm name="new_exp_V_2_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="8">
<![CDATA[
:4  %new_exp_V_2_cast_19 = zext i8 %new_exp_V_2_s to i11

]]></Node>
<StgValue><ssdm name="new_exp_V_2_cast_19"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="64">
<![CDATA[
_ifconv:0  %tmp_13 = trunc i64 %p_Val2_s to i6

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:1  %chunk_0_5_V = call fastcc i8 @lut_mul3_chunk(i6 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %p_Result_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:3  %chunk_6_11_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %p_Result_1_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:5  %chunk_12_17_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6  %p_Result_2_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:7  %chunk_18_23_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %p_Result_3_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 24, i32 29)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:9  %chunk_24_29_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:11  %chunk_30_35_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_4_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_30_35_V"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:13  %chunk_36_41_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_5_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_36_41_V"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %p_Result_6_i_i = call i6 @_ssdm_op_PartSelect.i6.i64.i32.i32(i64 %p_Val2_s, i32 42, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:15  %chunk_42_47_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16  %tmp_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %p_Val2_s, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="4">
<![CDATA[
_ifconv:17  %p_Result_7_i_i = zext i4 %tmp_5 to i6

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:18  %chunk_48_53_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:1  %chunk_0_5_V = call fastcc i8 @lut_mul3_chunk(i6 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="chunk_0_5_V"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:3  %chunk_6_11_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_6_11_V"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:5  %chunk_12_17_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_1_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_12_17_V"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:7  %chunk_18_23_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_2_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_18_23_V"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:9  %chunk_24_29_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_24_29_V"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:15  %chunk_42_47_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_6_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_42_47_V"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="6">
<![CDATA[
_ifconv:18  %chunk_48_53_V = call fastcc i8 @lut_mul3_chunk(i6 %p_Result_7_i_i) nounwind

]]></Node>
<StgValue><ssdm name="chunk_48_53_V"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="38" op_0_bw="38" op_1_bw="8" op_2_bw="30">
<![CDATA[
_ifconv:27  %r_V_7 = call i38 @_ssdm_op_BitConcatenate.i38.i8.i30(i8 %chunk_30_35_V, i30 0)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="45" op_0_bw="38">
<![CDATA[
_ifconv:28  %r_V_7_cast = zext i38 %r_V_7 to i45

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="44" op_0_bw="44" op_1_bw="8" op_2_bw="36">
<![CDATA[
_ifconv:29  %r_V_8 = call i44 @_ssdm_op_BitConcatenate.i44.i8.i36(i8 %chunk_36_41_V, i36 0)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="45" op_0_bw="44">
<![CDATA[
_ifconv:30  %r_V_8_cast = zext i44 %r_V_8 to i45

]]></Node>
<StgValue><ssdm name="r_V_8_cast"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8">
<![CDATA[
_ifconv:33  %tmp_14 = trunc i8 %chunk_48_53_V to i7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ifconv:38  %tmp7 = add i45 %r_V_8_cast, %r_V_7_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
_ifconv:19  %r_V_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %chunk_6_11_V, i6 0)

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="15" op_0_bw="14">
<![CDATA[
_ifconv:20  %r_V_2_cast = zext i14 %r_V_2 to i15

]]></Node>
<StgValue><ssdm name="r_V_2_cast"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="8" op_2_bw="12">
<![CDATA[
_ifconv:21  %r_V_3 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %chunk_12_17_V, i12 0)

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="20">
<![CDATA[
_ifconv:22  %r_V_3_cast = zext i20 %r_V_3 to i27

]]></Node>
<StgValue><ssdm name="r_V_3_cast"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="26" op_0_bw="26" op_1_bw="8" op_2_bw="18">
<![CDATA[
_ifconv:23  %r_V_5 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i18(i8 %chunk_18_23_V, i18 0)

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="26">
<![CDATA[
_ifconv:24  %r_V_5_cast = zext i26 %r_V_5 to i27

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
_ifconv:25  %r_V_6 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i24(i8 %chunk_24_29_V, i24 0)

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="45" op_0_bw="32">
<![CDATA[
_ifconv:26  %r_V_6_cast = zext i32 %r_V_6 to i45

]]></Node>
<StgValue><ssdm name="r_V_6_cast"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="50" op_0_bw="50" op_1_bw="8" op_2_bw="42">
<![CDATA[
_ifconv:31  %r_V_9 = call i50 @_ssdm_op_BitConcatenate.i50.i8.i42(i8 %chunk_42_47_V, i42 0)

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="55" op_0_bw="50">
<![CDATA[
_ifconv:32  %r_V_9_cast = zext i50 %r_V_9 to i55

]]></Node>
<StgValue><ssdm name="r_V_9_cast"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="55" op_0_bw="55" op_1_bw="7" op_2_bw="48">
<![CDATA[
_ifconv:34  %r_V_s = call i55 @_ssdm_op_BitConcatenate.i55.i7.i48(i7 %tmp_14, i48 0)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="8">
<![CDATA[
_ifconv:35  %p_cast = zext i8 %chunk_0_5_V to i15

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:36  %tmp6 = add i27 %r_V_5_cast, %r_V_3_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ifconv:39  %tmp8 = add i45 %r_V_6_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:42  %tmp10 = add i55 %r_V_s, %r_V_9_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:43  %tmp11 = add i15 %p_cast, %r_V_2_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="45" op_0_bw="27">
<![CDATA[
_ifconv:37  %tmp12_cast = zext i27 %tmp6 to i45

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ifconv:40  %tmp9 = add i45 %tmp12_cast, %tmp8

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="55" op_0_bw="55" op_1_bw="40" op_2_bw="15">
<![CDATA[
_ifconv:44  %tmp12 = call i55 @_ssdm_op_BitConcatenate.i55.i40.i15(i40 0, i15 %tmp11)

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:45  %tmp13 = add i55 %tmp10, %tmp12

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="55" op_0_bw="45">
<![CDATA[
_ifconv:41  %tmp11_cast = zext i45 %tmp9 to i55

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
_ifconv:46  %agg_result_V_i_i2 = add i55 %tmp11_cast, %tmp13

]]></Node>
<StgValue><ssdm name="agg_result_V_i_i2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="56" op_0_bw="56" op_1_bw="55" op_2_bw="1">
<![CDATA[
_ifconv:47  %r_V_18 = call i56 @_ssdm_op_BitConcatenate.i56.i55.i1(i55 %agg_result_V_i_i2, i1 false)

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="56" op_0_bw="56" op_1_bw="56" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %p_Result_s = call i56 @llvm.part.select.i56(i56 %r_V_18, i32 55, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
_ifconv:49  %p_Result_1 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i56(i8 -1, i56 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:50  %tmp_1 = call i64 @llvm.cttz.i64(i64 %p_Result_1, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="64">
<![CDATA[
_ifconv:51  %clz_V = trunc i64 %tmp_1 to i6

]]></Node>
<StgValue><ssdm name="clz_V"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_1, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:53  %icmp = icmp eq i4 %tmp_17, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="6">
<![CDATA[
_ifconv:54  %tmp_5_cast = zext i6 %clz_V to i7

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:56  %r_V_19 = sub i7 3, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:59  %tmp_8 = sub i7 0, %r_V_19

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:58  %tmp_2 = sext i7 %r_V_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:60  %tmp_8_cast = sext i7 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="56" op_0_bw="32">
<![CDATA[
_ifconv:61  %tmp_7 = zext i32 %tmp_8_cast to i56

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="7" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="56" op_0_bw="32">
<![CDATA[
_ifconv:63  %tmp_6 = zext i32 %tmp_2 to i56

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="7" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="6" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="6" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="177" st_id="21" stage="5" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="5" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="179" st_id="22" stage="4" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="4" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="181" st_id="23" stage="3" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="3" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="183" st_id="24" stage="2" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="184" st_id="24" stage="2" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="185" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:55  %new_exp_V_1 = sub i7 4, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="new_exp_V_1"/></StgValue>
</operation>

<operation id="186" st_id="25" stage="1" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:62  %r_V_1 = shl i56 %r_V_18, %tmp_7

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="187" st_id="25" stage="1" lat="7">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="56">
<![CDATA[
_ifconv:64  %r_V = lshr i56 %r_V_18, %tmp_6

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:57  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %r_V_19, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:65  %p_s = select i1 %icmp, i7 %new_exp_V_1, i7 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="7">
<![CDATA[
_ifconv:66  %p_cast_18 = sext i7 %p_s to i11

]]></Node>
<StgValue><ssdm name="p_cast_18"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %sel_tmp7 = and i1 %icmp, %tmp_18

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="52" op_0_bw="56">
<![CDATA[
_ifconv:68  %tmp_19 = trunc i56 %r_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="56">
<![CDATA[
_ifconv:69  %tmp_21 = trunc i56 %r_V to i52

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ifconv:70  %tmp_22 = select i1 %sel_tmp7, i52 %tmp_19, i52 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="51" op_0_bw="55">
<![CDATA[
_ifconv:71  %tmp_23 = trunc i55 %agg_result_V_i_i2 to i51

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="52" op_0_bw="52" op_1_bw="51" op_2_bw="1">
<![CDATA[
_ifconv:72  %tmp_3 = call i52 @_ssdm_op_BitConcatenate.i52.i51.i1(i51 %tmp_23, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
_ifconv:73  %new_mant_V_2 = select i1 %icmp, i52 %tmp_22, i52 %tmp_3

]]></Node>
<StgValue><ssdm name="new_mant_V_2"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:74  br label %._crit_edge504

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
._crit_edge504:0  %p_Repl2_1 = phi i11 [ %p_cast_18, %_ifconv ], [ %new_exp_V, %._crit_edge ], [ %new_exp_V_2_cast_19, %4 ]

]]></Node>
<StgValue><ssdm name="p_Repl2_1"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="52" op_0_bw="52" op_1_bw="0" op_2_bw="52">
<![CDATA[
._crit_edge504:1  %p_Repl2_s = phi i52 [ %new_mant_V_2, %_ifconv ], [ %p_0330_2, %._crit_edge ], [ %p_0330_2, %4 ]

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
._crit_edge504:2  %p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge504:3  %out = bitcast i64 %p_Result_2 to double

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge504:4  ret double %out

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
