
*** Running vivado
    with args -log Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Processor.tcl -notrace
Command: synth_design -top Processor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11448 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 409.633 ; gain = 96.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Processor.v:7]
INFO: [Synth 8-6157] synthesizing module 'DataPath' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ProgramCounter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ProgramCounter.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux4x1' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Mux4x1' (2#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:15]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (3#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/asus/Documents/Lab Assignments/Digital Systems Design Lab 3rd SEM/Project Part 2/PP2_2019-EE-12/DesignCode/InstructionMem.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:11]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
WARNING: [Synth 8-3848] Net mem in module/entity InstructionMemory does not have driver. [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:6]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/InstructionMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (5#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ImmSelector' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ImmSelector' (6#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:31]
INFO: [Synth 8-6157] synthesizing module 'Mux2x1' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Mux2x1' (7#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Multiplexers.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/asus/Documents/Lab Assignments/Digital Systems Design Lab 3rd SEM/Project Part 2/PP2_2019-EE-12/DesignCode/RegisterMem.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (8#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/RegisterFile.v:1]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/asus/Documents/Lab Assignments/Digital Systems Design Lab 3rd SEM/Project Part 2/PP2_2019-EE-12/DesignCode/DataMem.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (9#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataMemory.v:1]
INFO: [Synth 8-6157] synthesizing module 'ArithmeticLogicUnit' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:12]
INFO: [Synth 8-6155] done synthesizing module 'ArithmeticLogicUnit' (10#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DataPath' (11#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/DataPath.v:4]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:1]
	Parameter ALU bound to: 7'b0110011 
	Parameter ALUi bound to: 7'b0010011 
	Parameter SW bound to: 7'b0100011 
	Parameter LW bound to: 7'b0000011 
	Parameter Branch bound to: 7'b1100011 
	Parameter JAL bound to: 7'b1101111 
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter OR bound to: 3'b010 
	Parameter AND bound to: 3'b011 
	Parameter XOR bound to: 3'b100 
	Parameter SLT bound to: 3'b101 
	Parameter SLTU bound to: 3'b110 
	Parameter BEQ bound to: 3'b000 
	Parameter BNE bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:111]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (12#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (13#1) [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Processor.v:7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port addr[7]
WARNING: [Synth 8-3331] design DataPath has unconnected port waddrSel
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 475.605 ; gain = 162.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 475.605 ; gain = 162.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 475.605 ; gain = 162.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5545] ROM "zeroFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "isImm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "waddrSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUctrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "immSel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUresult_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/ALU.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'isImm_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'memWrite_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'rfWrite_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'waddrSel_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'pcSel_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'immSel_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'wbackSel_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'ALUop_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:118]
WARNING: [Synth 8-327] inferring latch for variable 'ALUctrl_reg' [C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.srcs/sources_1/imports/DesignCode/Controller.v:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 542.645 ; gain = 229.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module ImmSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Mux2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ArithmeticLogicUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "DP/ALU/zeroFlag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "CTRL/isImm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CTRL/waddrSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CTRL/immSel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CTRL/ALUctrl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port insAddr[10]
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[31]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[30]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[29]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[28]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[27]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[26]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[25]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[24]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[23]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[22]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[21]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[20]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[19]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[18]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[17]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[16]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[15]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[14]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[13]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[12]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[11]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[10]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[9]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[8]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[7]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[6]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[5]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[4]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[3]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[2]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (DP/ALU/ALUresult_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/isImm_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/memWrite_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/rfWrite_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/waddrSel_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/pcSel_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/pcSel_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/immSel_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/immSel_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/wbackSel_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/wbackSel_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/ALUop_reg[2]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/ALUop_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/ALUop_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/ALUctrl_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (CTRL/ALUctrl_reg[0]) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 1129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 710.250 ; gain = 397.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 205 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 723.855 ; gain = 423.645
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hamza/Desktop/riscv-single-cycle/riscv_single_cycle/riscv_single_cycle.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 723.855 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 28 20:23:27 2022...
