

================================================================
== Vitis HLS Report for 'scaleCompute_17_42_20_48_16_1_s'
================================================================
* Date:           Mon Jun 27 00:45:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.062 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      19|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|       0|     142|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_48ns_42s_74_1_1_U187  |mul_48ns_42s_74_1_1  |        0|   6|  0|  19|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   6|  0|  19|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+----+---+----+------------+------------+
    |   Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+----+---+----+------------+------------+
    |ret_V_fu_66_p2    |         +|   0|  0|  81|          74|          55|
    |ret_V_2_fu_46_p2  |        or|   0|  0|  42|          42|          22|
    +------------------+----------+----+---+----+------------+------------+
    |Total             |          |   0|  0| 123|         116|          77|
    +------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|ap_return  |  out|   42|  ap_ctrl_hs|  scaleCompute<17, 42, 20, 48, 16, 1>|  return value|
|currindex  |   in|   32|     ap_none|                            currindex|        scalar|
|inscale    |   in|   48|     ap_none|                              inscale|        scalar|
+-----------+-----+-----+------------+-------------------------------------+--------------+

