```verilog
assign pos = {in[2], in[1]};
endmodule
```