0.7
2020.2
Oct 19 2021
03:16:22
D:/OLab/HW/Lab4_3200105278_comOrg/SCPU/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,1651381045,verilog,,,,,,,,,,,,
D:/OLab/HW/Lab4_3200105278_comOrg/SCPU/SCPU.srcs/sources_1/new/CSR.v,1651733245,verilog,,D:/OLab/HW/Lab4_3200105278_comOrg/SCPU/SCPU.srcs/sources_1/imports/sources_1/Comparator.v,D:/OLab/HW/Lab4_3200105278_comOrg/SCPU/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,CSR,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,1651381045,verilog,,,,,,,,,,,,
D:/OLab/Lab5/Pipeline/SCPU.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sim_1/new/core_tb.v,1652340570,verilog,,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,core_tb,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Alu.v,1652340295,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Comparator.v,,Alu,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Comparator.v,1649818235,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/Controller.v,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,Comparator,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Core.v,1652342680,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/DMem.v,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,Core,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,1652329963,verilog,,,,,,,,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/LEDCtrl.v,1652347182,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/MACtrl.v,,LEDCtrl,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/MACtrl.v,1649653257,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Mem.v,,MACtrl,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Mem.v,1649661025,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/RegFile.v,,Mem,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/RegFile.v,1651328088,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sim_1/new/core_tb.v,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,RegFile,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/Controller.v,1652336632,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Core.v,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,Controller,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/DMem.v,1649830451,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/IMem.v,,DMem,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/IMem.v,1649832541,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/ImmGen.v,,IMem,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/new/ImmGen.v,1651122426,verilog,,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/LEDCtrl.v,D:/OLab/Lab5/Pipeline/SCPU.srcs/sources_1/imports/sources_1/Defines.vh,ImmGen,,,../../../../SCPU.srcs/sources_1/imports/sources_1,,,,,
