###############################################################
#  Generated by:      Cadence Encounter 14.25-s034_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Jul  1 21:42:21 2016
#  Design:            spc2
#  Command:           timeDesign -postCTS -hold -expandedViews
###############################################################
Path 1: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.175
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.055 | 
     | count_reg[4]/CP |   ^   | Clk      | DFPX3_HV  | 0.002 |   0.002 |   -0.053 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFPX3_HV  | 0.148 |   0.150 |    0.094 | 
     | g139/A          |   ^   | count[4] | XOR2X1_HV | 0.000 |   0.150 |    0.094 | 
     | g139/Q          |   v   | n_7      | XOR2X1_HV | 0.026 |   0.175 |    0.120 | 
     | count_reg[4]/D  |   v   | n_7      | DFPX3_HV  | 0.000 |   0.175 |    0.120 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.055 | 
     | count_reg[4]/CP |   ^   | Clk   | DFPX3_HV | 0.002 |   0.002 |    0.058 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.180
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.057 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.054 | 
     | out_reg[12]/Q  |   v   | out[12] | DFCX1_HV | 0.177 |   0.180 |    0.123 | 
     | out_reg[11]/D  |   v   | out[12] | DFCX1_HV | 0.000 |   0.180 |    0.123 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.057 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.060 | 
     +------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.181
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |   -0.058 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.180 |   0.181 |    0.123 | 
     | out_reg[13]/D  |   v   | out[14] | DFCX1_HV | 0.000 |   0.181 |    0.123 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.062 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.182
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.060 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.057 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.179 |   0.182 |    0.123 | 
     | out_reg[8]/D  |   v   | out[9] | DFCX1_HV | 0.000 |   0.182 |    0.123 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.062 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.183
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.058 | 
     | out_reg[10]/Q  |   v   | out[10] | DFCX1_HV | 0.180 |   0.183 |    0.123 | 
     | out_reg[9]/D   |   v   | out[10] | DFCX1_HV | 0.000 |   0.183 |    0.123 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.063 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.184
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.063 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.060 | 
     | out_reg[7]/Q  |   v   | out[7] | DFCX1_HV | 0.182 |   0.184 |    0.122 | 
     | out_reg[6]/D  |   v   | out[7] | DFCX1_HV | 0.000 |   0.184 |    0.122 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.063 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.065 | 
     +-----------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.186
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.065 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 |   -0.062 | 
     | out_reg[8]/Q  |   v   | out[8] | DFCX1_HV | 0.184 |   0.186 |    0.122 | 
     | out_reg[7]/D  |   v   | out[8] | DFCX1_HV | 0.000 |   0.186 |    0.122 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.067 | 
     +-----------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.187
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.065 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.062 | 
     | out_reg[13]/Q  |   v   | out[13] | DFCX1_HV | 0.184 |   0.187 |    0.122 | 
     | out_reg[12]/D  |   v   | out[13] | DFCX1_HV | 0.000 |   0.187 |    0.122 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.068 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.186
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.065 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.063 | 
     | out_reg[4]/Q  |   v   | out[4] | DFCX1_HV | 0.184 |   0.186 |    0.120 | 
     | out_reg[3]/D  |   v   | out[4] | DFCX1_HV | 0.000 |   0.186 |    0.120 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.067 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.187
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.066 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.064 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.185 |   0.187 |    0.121 | 
     | out_reg[5]/D  |   v   | out[6] | DFCX1_HV | 0.000 |   0.187 |    0.121 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.066 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.068 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.188
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.067 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.065 | 
     | out_reg[2]/Q  |   v   | out[2] | DFCX1_HV | 0.185 |   0.188 |    0.121 | 
     | out_reg[1]/D  |   v   | out[2] | DFCX1_HV | 0.000 |   0.188 |    0.121 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.067 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.069 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.001
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.187
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.067 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 |   -0.067 | 
     | out_reg[15]/Q  |   v   | out[15] | DFCX1_HV | 0.186 |   0.187 |    0.120 | 
     | out_reg[14]/D  |   v   | out[15] | DFCX1_HV | 0.000 |   0.187 |    0.120 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.067 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.069 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.188
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.068 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.066 | 
     | out_reg[1]/Q  |   v   | out[1] | DFCX1_HV | 0.186 |   0.188 |    0.121 | 
     | out_reg[0]/D  |   v   | out[1] | DFCX1_HV | 0.000 |   0.188 |    0.121 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.068 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.070 | 
     +-----------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.003
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.190
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.069 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.066 | 
     | out_reg[11]/Q  |   v   | out[11] | DFCX1_HV | 0.187 |   0.190 |    0.121 | 
     | out_reg[10]/D  |   v   | out[11] | DFCX1_HV | 0.000 |   0.190 |    0.121 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.069 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.071 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.189
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.069 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.067 | 
     | out_reg[5]/Q  |   v   | out[5] | DFCX1_HV | 0.187 |   0.189 |    0.121 | 
     | out_reg[4]/D  |   v   | out[5] | DFCX1_HV | 0.000 |   0.189 |    0.121 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.069 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.071 | 
     +-----------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.192
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.072 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 |   -0.070 | 
     | out_reg[3]/Q  |   v   | out[3] | DFCX1_HV | 0.190 |   0.192 |    0.120 | 
     | out_reg[2]/D  |   v   | out[3] | DFCX1_HV | 0.000 |   0.192 |    0.120 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.072 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.074 | 
     +-----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.018
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.121
  Arrival Time                  0.209
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.089 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |   -0.086 | 
     | count_reg[0]/QN |   v   | n_10  | DFCX1_HV | 0.207 |   0.209 |    0.121 | 
     | count_reg[0]/D  |   v   | n_10  | DFCX1_HV | 0.000 |   0.209 |    0.121 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.089 | 
     | count_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.091 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[1]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.233
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.110 | 
     | count_reg[1]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.002 |   -0.107 | 
     | count_reg[1]/Q  |   ^   | count[1] | DFCX1_HV  | 0.203 |   0.205 |    0.096 | 
     | g148/A          |   ^   | count[1] | XOR2X1_HV | 0.000 |   0.205 |    0.096 | 
     | g148/Q          |   v   | n_1      | XOR2X1_HV | 0.028 |   0.233 |    0.123 | 
     | count_reg[1]/D  |   v   | n_1      | DFCX1_HV  | 0.000 |   0.233 |    0.123 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.110 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.002 |    0.112 | 
     +-------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.001
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.122
  Arrival Time                  0.235
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.112 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV  | 0.001 |   0.001 |   -0.111 | 
     | count_reg[3]/Q  |   ^   | count[3] | DFCX1_HV  | 0.206 |   0.208 |    0.095 | 
     | g141/A          |   ^   | count[3] | XOR2X1_HV | 0.000 |   0.208 |    0.095 | 
     | g141/Q          |   v   | n_6      | XOR2X1_HV | 0.027 |   0.235 |    0.122 | 
     | count_reg[3]/D  |   v   | n_6      | DFCX1_HV  | 0.000 |   0.235 |    0.122 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.112 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.114 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.002
+ Hold                          0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.111
  Arrival Time                  0.264
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.153 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCX1_HV  | 0.002 |   0.001 |   -0.152 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCX1_HV  | 0.196 |   0.197 |    0.044 | 
     | g146/A2         |   ^   | count[2] | AO21X3_HV | 0.000 |   0.197 |    0.044 | 
     | g146/Q          |   ^   | n_3      | AO21X3_HV | 0.067 |   0.264 |    0.111 | 
     | count_reg[2]/D  |   ^   | n_3      | DFCX1_HV  | 0.000 |   0.264 |    0.111 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.153 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.001 |    0.155 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[12]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.600
  Arrival Time                  0.180
  Slack Time                  123.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.780 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.777 | 
     | out_reg[12]/Q  |   v   | out[12] | DFCX1_HV | 0.177 |   0.180 | -123.600 | 
     | F_reg[0]/D     |   v   | out[12] | DFCX3_HV | 0.000 |   0.180 | -123.600 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.780 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.782 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.304 |  250.083 | 
     | F_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.085 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.179
  Slack Time                  123.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.780 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.778 | 
     | out_reg[0]/Q  |   v   | out[0] | DFCX1_HV | 0.177 |   0.179 | -123.601 | 
     | RE_reg/D      |   v   | out[0] | DFCX3_HV | 0.000 |   0.179 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.780 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.782 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.083 | 
     | RE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 126.304 |  250.084 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.600
  Arrival Time                  0.181
  Slack Time                  123.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.782 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 | -123.780 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.180 |   0.181 | -123.600 | 
     | F_reg[2]/D     |   v   | out[14] | DFCX3_HV | 0.000 |   0.181 | -123.600 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.782 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.784 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.085 | 
     | F_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.086 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.600
  Arrival Time                  0.182
  Slack Time                  123.782
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.782 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 | -123.780 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.179 |   0.182 | -123.600 | 
     | GS_reg[2]/D   |   v   | out[9] | DFCX3_HV | 0.000 |   0.182 | -123.600 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.783 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.785 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.304 |  250.086 | 
     | GS_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.087 | 
     +-----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/D   (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[10]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.600
  Arrival Time                  0.183
  Slack Time                  123.783
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.783 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.780 | 
     | out_reg[10]/Q  |   v   | out[10] | DFCX1_HV | 0.180 |   0.183 | -123.600 | 
     | GS_reg[3]/D    |   v   | out[10] | DFCX3_HV | 0.000 |   0.183 | -123.600 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.783 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.786 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.087 | 
     | GS_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.088 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[7]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.185
  Slack Time                  123.785
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.785 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.003 | -123.783 | 
     | out_reg[7]/Q  |   v   | out[7] | DFCX1_HV | 0.182 |   0.185 | -123.601 | 
     | GS_reg[0]/D   |   v   | out[7] | DFCX3_HV | 0.000 |   0.185 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.785 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.787 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.089 | 
     | GS_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.090 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.186
  Slack Time                  123.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.787 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.785 | 
     | out_reg[4]/Q  |   v   | out[4] | DFCX1_HV | 0.184 |   0.186 | -123.601 | 
     | GD_reg[2]/D   |   v   | out[4] | DFCX3_HV | 0.000 |   0.186 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.787 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.789 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.090 | 
     | GD_reg[2]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.091 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[8]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.186
  Slack Time                  123.787
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.787 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.003 |   0.003 | -123.784 | 
     | out_reg[8]/Q  |   v   | out[8] | DFCX1_HV | 0.184 |   0.186 | -123.601 | 
     | GS_reg[1]/D   |   v   | out[8] | DFCX3_HV | 0.000 |   0.186 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.787 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.789 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.091 | 
     | GS_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.092 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[13]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.005
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.187
  Slack Time                  123.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.788 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.785 | 
     | out_reg[13]/Q  |   v   | out[13] | DFCX1_HV | 0.184 |   0.187 | -123.601 | 
     | F_reg[1]/D     |   v   | out[13] | DFCX3_HV | 0.000 |   0.187 | -123.601 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.788 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.790 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.091 | 
     | F_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.092 | 
     +----------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.187
  Slack Time                  123.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.788 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.786 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.185 |   0.187 | -123.601 | 
     | CE_reg/D      |   v   | out[6] | DFCX3_HV | 0.000 |   0.187 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.788 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.790 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.304 |  250.092 | 
     | CE_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.093 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[15]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.187
  Slack Time                  123.788
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.788 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.001 |   0.001 | -123.787 | 
     | out_reg[15]/Q  |   v   | out[15] | DFCX1_HV | 0.186 |   0.187 | -123.601 | 
     | F_reg[3]/D     |   v   | out[15] | DFCX3_HV | 0.000 |   0.187 | -123.601 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  248.788 | 
     | g96/A       |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.791 | 
     | g96/Q       |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.092 | 
     | F_reg[3]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.093 | 
     +----------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.188
  Slack Time                  123.789
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.789 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.787 | 
     | out_reg[2]/Q  |   v   | out[2] | DFCX1_HV | 0.185 |   0.188 | -123.601 | 
     | GD_reg[0]/D   |   v   | out[2] | DFCX3_HV | 0.000 |   0.188 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.789 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.791 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.093 | 
     | GD_reg[0]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.093 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FS_reg/CP 
Endpoint:   FS_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.602
  Arrival Time                  0.188
  Slack Time                  123.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.790 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.788 | 
     | out_reg[1]/Q  |   v   | out[1] | DFCX1_HV | 0.186 |   0.188 | -123.602 | 
     | FS_reg/D      |   v   | out[1] | DFCX3_HV | 0.000 |   0.188 | -123.602 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.790 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.793 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.304 |  250.094 | 
     | FS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.000 | 126.304 |  250.094 | 
     +--------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin NS_reg/CP 
Endpoint:   NS_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[5]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.305
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.189
  Slack Time                  123.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.791 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.788 | 
     | out_reg[5]/Q  |   v   | out[5] | DFCX1_HV | 0.187 |   0.189 | -123.601 | 
     | NS_reg/D      |   v   | out[5] | DFCX3_HV | 0.000 |   0.189 | -123.601 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.791 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.793 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.094 | 
     | NS_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.305 |  250.095 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/D      (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[11]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.601
  Arrival Time                  0.190
  Slack Time                  123.791
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -123.791 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -123.788 | 
     | out_reg[11]/Q  |   v   | out[11] | DFCX1_HV | 0.187 |   0.190 | -123.601 | 
     | IQ_reg/D       |   v   | out[11] | DFCX3_HV | 0.000 |   0.190 | -123.601 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  248.791 | 
     | g96/A     |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.793 | 
     | g96/Q     |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.304 |  250.095 | 
     | IQ_reg/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.096 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time        126.304
+ Hold                         -0.006
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -123.602
  Arrival Time                  0.192
  Slack Time                  123.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -123.794 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.002 |   0.002 | -123.792 | 
     | out_reg[3]/Q  |   v   | out[3] | DFCX1_HV | 0.190 |   0.192 | -123.602 | 
     | GD_reg[1]/D   |   v   | out[3] | DFCX3_HV | 0.000 |   0.192 | -123.602 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  248.794 | 
     | g96/A        |   v   | Clk   | NOR2XL_HV | 0.002 | 125.002 |  248.796 | 
     | g96/Q        |   ^   | n_9   | NOR2XL_HV | 1.301 | 126.303 |  250.098 | 
     | GD_reg[1]/CP |   ^   | n_9   | DFCX3_HV  | 0.001 | 126.304 |  250.098 | 
     +-----------------------------------------------------------------------+ 

