// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_142_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln142,
        max_val_out,
        max_val_out_ap_vld,
        max_val_2_out,
        max_val_2_out_ap_vld,
        max_val_4_out,
        max_val_4_out_ap_vld,
        max_val_6_out,
        max_val_6_out_ap_vld,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1,
        grp_fu_1345_p_din0,
        grp_fu_1345_p_din1,
        grp_fu_1345_p_opcode,
        grp_fu_1345_p_dout0,
        grp_fu_1345_p_ce,
        grp_fu_2788_p_din0,
        grp_fu_2788_p_din1,
        grp_fu_2788_p_opcode,
        grp_fu_2788_p_dout0,
        grp_fu_2788_p_ce,
        grp_fu_2792_p_din0,
        grp_fu_2792_p_din1,
        grp_fu_2792_p_opcode,
        grp_fu_2792_p_dout0,
        grp_fu_2792_p_ce,
        grp_fu_2796_p_din0,
        grp_fu_2796_p_din1,
        grp_fu_2796_p_opcode,
        grp_fu_2796_p_dout0,
        grp_fu_2796_p_ce,
        grp_fu_2800_p_din0,
        grp_fu_2800_p_din1,
        grp_fu_2800_p_opcode,
        grp_fu_2800_p_dout0,
        grp_fu_2800_p_ce,
        grp_fu_2804_p_din0,
        grp_fu_2804_p_din1,
        grp_fu_2804_p_opcode,
        grp_fu_2804_p_dout0,
        grp_fu_2804_p_ce,
        grp_fu_2808_p_din0,
        grp_fu_2808_p_din1,
        grp_fu_2808_p_opcode,
        grp_fu_2808_p_dout0,
        grp_fu_2808_p_ce,
        grp_fu_2812_p_din0,
        grp_fu_2812_p_din1,
        grp_fu_2812_p_opcode,
        grp_fu_2812_p_dout0,
        grp_fu_2812_p_ce,
        grp_fu_2816_p_din0,
        grp_fu_2816_p_din1,
        grp_fu_2816_p_opcode,
        grp_fu_2816_p_dout0,
        grp_fu_2816_p_ce,
        grp_fu_2820_p_din0,
        grp_fu_2820_p_din1,
        grp_fu_2820_p_opcode,
        grp_fu_2820_p_dout0,
        grp_fu_2820_p_ce,
        grp_fu_2824_p_din0,
        grp_fu_2824_p_din1,
        grp_fu_2824_p_opcode,
        grp_fu_2824_p_dout0,
        grp_fu_2824_p_ce,
        grp_fu_2828_p_din0,
        grp_fu_2828_p_din1,
        grp_fu_2828_p_opcode,
        grp_fu_2828_p_dout0,
        grp_fu_2828_p_ce,
        grp_fu_2832_p_din0,
        grp_fu_2832_p_din1,
        grp_fu_2832_p_opcode,
        grp_fu_2832_p_dout0,
        grp_fu_2832_p_ce,
        grp_fu_2836_p_din0,
        grp_fu_2836_p_din1,
        grp_fu_2836_p_opcode,
        grp_fu_2836_p_dout0,
        grp_fu_2836_p_ce,
        grp_fu_2840_p_din0,
        grp_fu_2840_p_din1,
        grp_fu_2840_p_opcode,
        grp_fu_2840_p_dout0,
        grp_fu_2840_p_ce,
        grp_fu_2844_p_din0,
        grp_fu_2844_p_din1,
        grp_fu_2844_p_opcode,
        grp_fu_2844_p_dout0,
        grp_fu_2844_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] mul_ln142;
output  [31:0] max_val_out;
output   max_val_out_ap_vld;
output  [31:0] max_val_2_out;
output   max_val_2_out_ap_vld;
output  [31:0] max_val_4_out;
output   max_val_4_out_ap_vld;
output  [31:0] max_val_6_out;
output   max_val_6_out_ap_vld;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1;
input  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1;
input  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
output  [31:0] grp_fu_1345_p_din0;
output  [31:0] grp_fu_1345_p_din1;
output  [4:0] grp_fu_1345_p_opcode;
input  [0:0] grp_fu_1345_p_dout0;
output   grp_fu_1345_p_ce;
output  [31:0] grp_fu_2788_p_din0;
output  [31:0] grp_fu_2788_p_din1;
output  [4:0] grp_fu_2788_p_opcode;
input  [0:0] grp_fu_2788_p_dout0;
output   grp_fu_2788_p_ce;
output  [31:0] grp_fu_2792_p_din0;
output  [31:0] grp_fu_2792_p_din1;
output  [4:0] grp_fu_2792_p_opcode;
input  [0:0] grp_fu_2792_p_dout0;
output   grp_fu_2792_p_ce;
output  [31:0] grp_fu_2796_p_din0;
output  [31:0] grp_fu_2796_p_din1;
output  [4:0] grp_fu_2796_p_opcode;
input  [0:0] grp_fu_2796_p_dout0;
output   grp_fu_2796_p_ce;
output  [31:0] grp_fu_2800_p_din0;
output  [31:0] grp_fu_2800_p_din1;
output  [4:0] grp_fu_2800_p_opcode;
input  [0:0] grp_fu_2800_p_dout0;
output   grp_fu_2800_p_ce;
output  [31:0] grp_fu_2804_p_din0;
output  [31:0] grp_fu_2804_p_din1;
output  [4:0] grp_fu_2804_p_opcode;
input  [0:0] grp_fu_2804_p_dout0;
output   grp_fu_2804_p_ce;
output  [31:0] grp_fu_2808_p_din0;
output  [31:0] grp_fu_2808_p_din1;
output  [4:0] grp_fu_2808_p_opcode;
input  [0:0] grp_fu_2808_p_dout0;
output   grp_fu_2808_p_ce;
output  [31:0] grp_fu_2812_p_din0;
output  [31:0] grp_fu_2812_p_din1;
output  [4:0] grp_fu_2812_p_opcode;
input  [0:0] grp_fu_2812_p_dout0;
output   grp_fu_2812_p_ce;
output  [31:0] grp_fu_2816_p_din0;
output  [31:0] grp_fu_2816_p_din1;
output  [4:0] grp_fu_2816_p_opcode;
input  [0:0] grp_fu_2816_p_dout0;
output   grp_fu_2816_p_ce;
output  [31:0] grp_fu_2820_p_din0;
output  [31:0] grp_fu_2820_p_din1;
output  [4:0] grp_fu_2820_p_opcode;
input  [0:0] grp_fu_2820_p_dout0;
output   grp_fu_2820_p_ce;
output  [31:0] grp_fu_2824_p_din0;
output  [31:0] grp_fu_2824_p_din1;
output  [4:0] grp_fu_2824_p_opcode;
input  [0:0] grp_fu_2824_p_dout0;
output   grp_fu_2824_p_ce;
output  [31:0] grp_fu_2828_p_din0;
output  [31:0] grp_fu_2828_p_din1;
output  [4:0] grp_fu_2828_p_opcode;
input  [0:0] grp_fu_2828_p_dout0;
output   grp_fu_2828_p_ce;
output  [31:0] grp_fu_2832_p_din0;
output  [31:0] grp_fu_2832_p_din1;
output  [4:0] grp_fu_2832_p_opcode;
input  [0:0] grp_fu_2832_p_dout0;
output   grp_fu_2832_p_ce;
output  [31:0] grp_fu_2836_p_din0;
output  [31:0] grp_fu_2836_p_din1;
output  [4:0] grp_fu_2836_p_opcode;
input  [0:0] grp_fu_2836_p_dout0;
output   grp_fu_2836_p_ce;
output  [31:0] grp_fu_2840_p_din0;
output  [31:0] grp_fu_2840_p_din1;
output  [4:0] grp_fu_2840_p_opcode;
input  [0:0] grp_fu_2840_p_dout0;
output   grp_fu_2840_p_ce;
output  [31:0] grp_fu_2844_p_din0;
output  [31:0] grp_fu_2844_p_din1;
output  [4:0] grp_fu_2844_p_opcode;
input  [0:0] grp_fu_2844_p_dout0;
output   grp_fu_2844_p_ce;

reg ap_idle;
reg max_val_out_ap_vld;
reg max_val_2_out_ap_vld;
reg max_val_4_out_ap_vld;
reg max_val_6_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln142_fu_813_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] has_nan_reg_582;
wire    ap_block_pp0_stage0_11001;
reg   [9:0] i_reg_4418;
reg   [9:0] i_reg_4418_pp0_iter1_reg;
reg   [0:0] icmp_ln142_reg_4423;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter1_reg;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter2_reg;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter3_reg;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter4_reg;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter5_reg;
reg   [0:0] icmp_ln142_reg_4423_pp0_iter6_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587;
wire   [6:0] trunc_ln55_fu_918_p1;
reg   [6:0] trunc_ln55_reg_4592;
wire   [31:0] v_fu_930_p1;
reg   [31:0] v_reg_4597;
reg   [31:0] v_reg_4597_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604;
wire   [6:0] trunc_ln55_1_fu_935_p1;
reg   [6:0] trunc_ln55_1_reg_4609;
wire   [31:0] v_202_fu_947_p1;
reg   [31:0] v_202_reg_4614;
reg   [31:0] v_202_reg_4614_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621;
wire   [6:0] trunc_ln55_2_fu_952_p1;
reg   [6:0] trunc_ln55_2_reg_4626;
wire   [31:0] v_203_fu_964_p1;
reg   [31:0] v_203_reg_4631;
reg   [31:0] v_203_reg_4631_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638;
wire   [6:0] trunc_ln55_3_fu_969_p1;
reg   [6:0] trunc_ln55_3_reg_4643;
wire   [31:0] v_204_fu_981_p1;
reg   [31:0] v_204_reg_4648;
reg   [31:0] v_204_reg_4648_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655;
wire   [6:0] trunc_ln55_4_fu_986_p1;
reg   [6:0] trunc_ln55_4_reg_4660;
wire   [31:0] v_205_fu_998_p1;
reg   [31:0] v_205_reg_4665;
reg   [31:0] v_205_reg_4665_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672;
wire   [6:0] trunc_ln55_5_fu_1003_p1;
reg   [6:0] trunc_ln55_5_reg_4677;
wire   [31:0] v_206_fu_1015_p1;
reg   [31:0] v_206_reg_4682;
reg   [31:0] v_206_reg_4682_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689;
wire   [6:0] trunc_ln55_6_fu_1020_p1;
reg   [6:0] trunc_ln55_6_reg_4694;
wire   [31:0] v_207_fu_1032_p1;
reg   [31:0] v_207_reg_4699;
reg   [31:0] v_207_reg_4699_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706;
wire   [6:0] trunc_ln55_7_fu_1037_p1;
reg   [6:0] trunc_ln55_7_reg_4711;
wire   [31:0] v_208_fu_1049_p1;
reg   [31:0] v_208_reg_4716;
reg   [31:0] v_208_reg_4716_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723;
wire   [6:0] trunc_ln55_8_fu_1054_p1;
reg   [6:0] trunc_ln55_8_reg_4728;
wire   [31:0] v_209_fu_1066_p1;
reg   [31:0] v_209_reg_4733;
reg   [31:0] v_209_reg_4733_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740;
wire   [6:0] trunc_ln55_9_fu_1071_p1;
reg   [6:0] trunc_ln55_9_reg_4745;
wire   [31:0] v_210_fu_1083_p1;
reg   [31:0] v_210_reg_4750;
reg   [31:0] v_210_reg_4750_pp0_iter2_reg;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757;
wire   [6:0] trunc_ln55_10_fu_1088_p1;
reg   [6:0] trunc_ln55_10_reg_4762;
wire   [31:0] v_211_fu_1100_p1;
reg   [31:0] v_211_reg_4767;
reg   [31:0] v_211_reg_4767_pp0_iter2_reg;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774;
wire   [6:0] trunc_ln55_11_fu_1105_p1;
reg   [6:0] trunc_ln55_11_reg_4779;
wire   [31:0] v_212_fu_1117_p1;
reg   [31:0] v_212_reg_4784;
reg   [31:0] v_212_reg_4784_pp0_iter2_reg;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791;
wire   [6:0] trunc_ln55_12_fu_1122_p1;
reg   [6:0] trunc_ln55_12_reg_4796;
wire   [31:0] v_213_fu_1134_p1;
reg   [31:0] v_213_reg_4801;
reg   [31:0] v_213_reg_4801_pp0_iter2_reg;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808;
wire   [6:0] trunc_ln55_13_fu_1139_p1;
reg   [6:0] trunc_ln55_13_reg_4813;
wire   [31:0] v_214_fu_1151_p1;
reg   [31:0] v_214_reg_4818;
reg   [31:0] v_214_reg_4818_pp0_iter2_reg;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825;
wire   [6:0] trunc_ln55_14_fu_1156_p1;
reg   [6:0] trunc_ln55_14_reg_4830;
wire   [31:0] v_215_fu_1168_p1;
reg   [31:0] v_215_reg_4835;
reg   [31:0] v_215_reg_4835_pp0_iter2_reg;
reg   [15:0] activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842;
wire   [6:0] trunc_ln55_15_fu_1173_p1;
reg   [6:0] trunc_ln55_15_reg_4847;
wire   [31:0] v_216_fu_1185_p1;
reg   [31:0] v_216_reg_4852;
reg   [31:0] v_216_reg_4852_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859;
wire   [6:0] trunc_ln55_16_fu_1190_p1;
reg   [6:0] trunc_ln55_16_reg_4864;
wire   [31:0] v_217_fu_1202_p1;
reg   [31:0] v_217_reg_4869;
reg   [31:0] v_217_reg_4869_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876;
wire   [6:0] trunc_ln55_17_fu_1207_p1;
reg   [6:0] trunc_ln55_17_reg_4881;
wire   [31:0] v_218_fu_1219_p1;
reg   [31:0] v_218_reg_4886;
reg   [31:0] v_218_reg_4886_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893;
wire   [6:0] trunc_ln55_18_fu_1224_p1;
reg   [6:0] trunc_ln55_18_reg_4898;
wire   [31:0] v_219_fu_1236_p1;
reg   [31:0] v_219_reg_4903;
reg   [31:0] v_219_reg_4903_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910;
wire   [6:0] trunc_ln55_19_fu_1241_p1;
reg   [6:0] trunc_ln55_19_reg_4915;
wire   [31:0] v_220_fu_1253_p1;
reg   [31:0] v_220_reg_4920;
reg   [31:0] v_220_reg_4920_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927;
wire   [6:0] trunc_ln55_20_fu_1258_p1;
reg   [6:0] trunc_ln55_20_reg_4932;
wire   [31:0] v_221_fu_1270_p1;
reg   [31:0] v_221_reg_4937;
reg   [31:0] v_221_reg_4937_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944;
wire   [6:0] trunc_ln55_21_fu_1275_p1;
reg   [6:0] trunc_ln55_21_reg_4949;
wire   [31:0] v_222_fu_1287_p1;
reg   [31:0] v_222_reg_4954;
reg   [31:0] v_222_reg_4954_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961;
wire   [6:0] trunc_ln55_22_fu_1292_p1;
reg   [6:0] trunc_ln55_22_reg_4966;
wire   [31:0] v_223_fu_1304_p1;
reg   [31:0] v_223_reg_4971;
reg   [31:0] v_223_reg_4971_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978;
wire   [6:0] trunc_ln55_23_fu_1309_p1;
reg   [6:0] trunc_ln55_23_reg_4983;
wire   [31:0] v_224_fu_1321_p1;
reg   [31:0] v_224_reg_4988;
reg   [31:0] v_224_reg_4988_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995;
wire   [6:0] trunc_ln55_24_fu_1326_p1;
reg   [6:0] trunc_ln55_24_reg_5000;
wire   [31:0] v_225_fu_1338_p1;
reg   [31:0] v_225_reg_5005;
reg   [31:0] v_225_reg_5005_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012;
wire   [6:0] trunc_ln55_25_fu_1343_p1;
reg   [6:0] trunc_ln55_25_reg_5017;
wire   [31:0] v_226_fu_1355_p1;
reg   [31:0] v_226_reg_5022;
reg   [31:0] v_226_reg_5022_pp0_iter2_reg;
reg   [15:0] p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029;
wire   [6:0] trunc_ln55_26_fu_1360_p1;
reg   [6:0] trunc_ln55_26_reg_5034;
wire   [31:0] v_227_fu_1372_p1;
reg   [31:0] v_227_reg_5039;
reg   [31:0] v_227_reg_5039_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046;
wire   [6:0] trunc_ln55_27_fu_1377_p1;
reg   [6:0] trunc_ln55_27_reg_5051;
wire   [31:0] v_228_fu_1389_p1;
reg   [31:0] v_228_reg_5056;
reg   [31:0] v_228_reg_5056_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063;
wire   [6:0] trunc_ln55_28_fu_1394_p1;
reg   [6:0] trunc_ln55_28_reg_5068;
wire   [31:0] v_229_fu_1406_p1;
reg   [31:0] v_229_reg_5073;
reg   [31:0] v_229_reg_5073_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080;
wire   [6:0] trunc_ln55_29_fu_1411_p1;
reg   [6:0] trunc_ln55_29_reg_5085;
wire   [31:0] v_230_fu_1423_p1;
reg   [31:0] v_230_reg_5090;
reg   [31:0] v_230_reg_5090_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097;
wire   [6:0] trunc_ln55_30_fu_1428_p1;
reg   [6:0] trunc_ln55_30_reg_5102;
wire   [31:0] v_231_fu_1440_p1;
reg   [31:0] v_231_reg_5107;
reg   [31:0] v_231_reg_5107_pp0_iter2_reg;
reg   [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114;
wire   [6:0] trunc_ln55_31_fu_1445_p1;
reg   [6:0] trunc_ln55_31_reg_5119;
wire   [31:0] v_232_fu_1457_p1;
reg   [31:0] v_232_reg_5124;
reg   [31:0] v_232_reg_5124_pp0_iter2_reg;
wire   [0:0] has_nan_1_fu_1552_p2;
reg   [0:0] has_nan_1_reg_5131;
reg   [0:0] has_nan_1_reg_5131_pp0_iter3_reg;
reg   [0:0] has_nan_1_reg_5131_pp0_iter4_reg;
reg   [0:0] has_nan_1_reg_5131_pp0_iter5_reg;
reg   [0:0] has_nan_1_reg_5131_pp0_iter6_reg;
reg   [0:0] has_nan_1_reg_5131_pp0_iter7_reg;
wire   [0:0] icmp_ln173_fu_1590_p2;
reg   [0:0] icmp_ln173_reg_5136;
wire   [0:0] icmp_ln173_1_fu_1596_p2;
reg   [0:0] icmp_ln173_1_reg_5141;
wire   [0:0] icmp_ln173_2_fu_1602_p2;
reg   [0:0] icmp_ln173_2_reg_5146;
wire   [0:0] icmp_ln173_3_fu_1608_p2;
reg   [0:0] icmp_ln173_3_reg_5151;
wire   [0:0] icmp_ln174_fu_1646_p2;
reg   [0:0] icmp_ln174_reg_5156;
wire   [0:0] icmp_ln174_1_fu_1652_p2;
reg   [0:0] icmp_ln174_1_reg_5161;
wire   [0:0] icmp_ln174_2_fu_1658_p2;
reg   [0:0] icmp_ln174_2_reg_5166;
wire   [0:0] icmp_ln174_3_fu_1664_p2;
reg   [0:0] icmp_ln174_3_reg_5171;
wire   [0:0] icmp_ln173_4_fu_1702_p2;
reg   [0:0] icmp_ln173_4_reg_5176;
wire   [0:0] icmp_ln173_5_fu_1708_p2;
reg   [0:0] icmp_ln173_5_reg_5181;
wire   [0:0] icmp_ln173_6_fu_1714_p2;
reg   [0:0] icmp_ln173_6_reg_5186;
wire   [0:0] icmp_ln173_7_fu_1720_p2;
reg   [0:0] icmp_ln173_7_reg_5191;
wire   [0:0] icmp_ln174_4_fu_1758_p2;
reg   [0:0] icmp_ln174_4_reg_5196;
wire   [0:0] icmp_ln174_5_fu_1764_p2;
reg   [0:0] icmp_ln174_5_reg_5201;
wire   [0:0] icmp_ln174_6_fu_1770_p2;
reg   [0:0] icmp_ln174_6_reg_5206;
wire   [0:0] icmp_ln174_7_fu_1776_p2;
reg   [0:0] icmp_ln174_7_reg_5211;
wire   [0:0] icmp_ln173_8_fu_1814_p2;
reg   [0:0] icmp_ln173_8_reg_5216;
wire   [0:0] icmp_ln173_9_fu_1820_p2;
reg   [0:0] icmp_ln173_9_reg_5221;
wire   [0:0] icmp_ln173_10_fu_1826_p2;
reg   [0:0] icmp_ln173_10_reg_5226;
wire   [0:0] icmp_ln173_11_fu_1832_p2;
reg   [0:0] icmp_ln173_11_reg_5231;
wire   [0:0] icmp_ln174_8_fu_1870_p2;
reg   [0:0] icmp_ln174_8_reg_5236;
wire   [0:0] icmp_ln174_9_fu_1876_p2;
reg   [0:0] icmp_ln174_9_reg_5241;
wire   [0:0] icmp_ln174_10_fu_1882_p2;
reg   [0:0] icmp_ln174_10_reg_5246;
wire   [0:0] icmp_ln174_11_fu_1888_p2;
reg   [0:0] icmp_ln174_11_reg_5251;
wire   [0:0] icmp_ln173_12_fu_1926_p2;
reg   [0:0] icmp_ln173_12_reg_5256;
wire   [0:0] icmp_ln173_13_fu_1932_p2;
reg   [0:0] icmp_ln173_13_reg_5261;
wire   [0:0] icmp_ln173_14_fu_1938_p2;
reg   [0:0] icmp_ln173_14_reg_5266;
wire   [0:0] icmp_ln173_15_fu_1944_p2;
reg   [0:0] icmp_ln173_15_reg_5271;
wire   [0:0] icmp_ln174_12_fu_1982_p2;
reg   [0:0] icmp_ln174_12_reg_5276;
wire   [0:0] icmp_ln174_13_fu_1988_p2;
reg   [0:0] icmp_ln174_13_reg_5281;
wire   [0:0] icmp_ln174_14_fu_1994_p2;
reg   [0:0] icmp_ln174_14_reg_5286;
wire   [0:0] icmp_ln174_15_fu_2000_p2;
reg   [0:0] icmp_ln174_15_reg_5291;
wire   [0:0] icmp_ln173_16_fu_2038_p2;
reg   [0:0] icmp_ln173_16_reg_5296;
wire   [0:0] icmp_ln173_17_fu_2044_p2;
reg   [0:0] icmp_ln173_17_reg_5301;
wire   [0:0] icmp_ln173_18_fu_2050_p2;
reg   [0:0] icmp_ln173_18_reg_5306;
wire   [0:0] icmp_ln173_19_fu_2056_p2;
reg   [0:0] icmp_ln173_19_reg_5311;
wire   [0:0] icmp_ln174_16_fu_2094_p2;
reg   [0:0] icmp_ln174_16_reg_5316;
wire   [0:0] icmp_ln174_17_fu_2100_p2;
reg   [0:0] icmp_ln174_17_reg_5321;
wire   [0:0] icmp_ln174_18_fu_2106_p2;
reg   [0:0] icmp_ln174_18_reg_5326;
wire   [0:0] icmp_ln174_19_fu_2112_p2;
reg   [0:0] icmp_ln174_19_reg_5331;
wire   [0:0] icmp_ln173_20_fu_2150_p2;
reg   [0:0] icmp_ln173_20_reg_5336;
wire   [0:0] icmp_ln173_21_fu_2156_p2;
reg   [0:0] icmp_ln173_21_reg_5341;
wire   [0:0] icmp_ln173_22_fu_2162_p2;
reg   [0:0] icmp_ln173_22_reg_5346;
wire   [0:0] icmp_ln173_23_fu_2168_p2;
reg   [0:0] icmp_ln173_23_reg_5351;
wire   [0:0] icmp_ln174_20_fu_2206_p2;
reg   [0:0] icmp_ln174_20_reg_5356;
wire   [0:0] icmp_ln174_21_fu_2212_p2;
reg   [0:0] icmp_ln174_21_reg_5361;
wire   [0:0] icmp_ln174_22_fu_2218_p2;
reg   [0:0] icmp_ln174_22_reg_5366;
wire   [0:0] icmp_ln174_23_fu_2224_p2;
reg   [0:0] icmp_ln174_23_reg_5371;
wire   [0:0] icmp_ln173_24_fu_2262_p2;
reg   [0:0] icmp_ln173_24_reg_5376;
wire   [0:0] icmp_ln173_25_fu_2268_p2;
reg   [0:0] icmp_ln173_25_reg_5381;
wire   [0:0] icmp_ln173_26_fu_2274_p2;
reg   [0:0] icmp_ln173_26_reg_5386;
wire   [0:0] icmp_ln173_27_fu_2280_p2;
reg   [0:0] icmp_ln173_27_reg_5391;
wire   [0:0] icmp_ln174_24_fu_2318_p2;
reg   [0:0] icmp_ln174_24_reg_5396;
wire   [0:0] icmp_ln174_25_fu_2324_p2;
reg   [0:0] icmp_ln174_25_reg_5401;
wire   [0:0] icmp_ln174_26_fu_2330_p2;
reg   [0:0] icmp_ln174_26_reg_5406;
wire   [0:0] icmp_ln174_27_fu_2336_p2;
reg   [0:0] icmp_ln174_27_reg_5411;
wire   [0:0] icmp_ln173_28_fu_2374_p2;
reg   [0:0] icmp_ln173_28_reg_5416;
wire   [0:0] icmp_ln173_29_fu_2380_p2;
reg   [0:0] icmp_ln173_29_reg_5421;
wire   [0:0] icmp_ln173_30_fu_2386_p2;
reg   [0:0] icmp_ln173_30_reg_5426;
wire   [0:0] icmp_ln173_31_fu_2392_p2;
reg   [0:0] icmp_ln173_31_reg_5431;
wire   [0:0] icmp_ln174_28_fu_2430_p2;
reg   [0:0] icmp_ln174_28_reg_5436;
wire   [0:0] icmp_ln174_29_fu_2436_p2;
reg   [0:0] icmp_ln174_29_reg_5441;
wire   [0:0] icmp_ln174_30_fu_2442_p2;
reg   [0:0] icmp_ln174_30_reg_5446;
wire   [0:0] icmp_ln174_31_fu_2448_p2;
reg   [0:0] icmp_ln174_31_reg_5451;
reg   [1:0] trunc_ln2_reg_5456;
reg   [1:0] trunc_ln2_reg_5456_pp0_iter3_reg;
reg   [1:0] trunc_ln2_reg_5456_pp0_iter4_reg;
reg   [1:0] trunc_ln2_reg_5456_pp0_iter5_reg;
reg   [1:0] trunc_ln2_reg_5456_pp0_iter6_reg;
reg   [1:0] trunc_ln2_reg_5456_pp0_iter7_reg;
wire   [31:0] m0_fu_2483_p3;
reg   [31:0] m0_reg_5461;
wire   [31:0] m1_fu_2510_p3;
reg   [31:0] m1_reg_5468;
wire   [31:0] m0_1_fu_2537_p3;
reg   [31:0] m0_1_reg_5475;
wire   [31:0] m1_1_fu_2564_p3;
reg   [31:0] m1_1_reg_5482;
wire   [31:0] m0_2_fu_2591_p3;
reg   [31:0] m0_2_reg_5489;
wire   [31:0] m1_2_fu_2618_p3;
reg   [31:0] m1_2_reg_5496;
wire   [31:0] m0_3_fu_2645_p3;
reg   [31:0] m0_3_reg_5503;
wire   [31:0] m1_3_fu_2672_p3;
reg   [31:0] m1_3_reg_5510;
wire   [31:0] m0_4_fu_2699_p3;
reg   [31:0] m0_4_reg_5517;
wire   [31:0] m1_4_fu_2726_p3;
reg   [31:0] m1_4_reg_5524;
wire   [31:0] m0_5_fu_2753_p3;
reg   [31:0] m0_5_reg_5531;
wire   [31:0] m1_5_fu_2780_p3;
reg   [31:0] m1_5_reg_5538;
wire   [31:0] m0_6_fu_2807_p3;
reg   [31:0] m0_6_reg_5545;
wire   [31:0] m1_6_fu_2834_p3;
reg   [31:0] m1_6_reg_5552;
wire   [31:0] m0_7_fu_2861_p3;
reg   [31:0] m0_7_reg_5559;
wire   [31:0] m1_7_fu_2888_p3;
reg   [31:0] m1_7_reg_5566;
wire   [31:0] left_fu_2977_p3;
reg   [31:0] left_reg_5573;
wire   [31:0] right_fu_3066_p3;
reg   [31:0] right_reg_5580;
wire   [31:0] left_1_fu_3155_p3;
reg   [31:0] left_1_reg_5587;
wire   [31:0] right_1_fu_3244_p3;
reg   [31:0] right_1_reg_5594;
wire   [31:0] left_2_fu_3333_p3;
reg   [31:0] left_2_reg_5601;
wire   [31:0] right_2_fu_3422_p3;
reg   [31:0] right_2_reg_5608;
wire   [31:0] left_3_fu_3511_p3;
reg   [31:0] left_3_reg_5615;
wire   [31:0] right_3_fu_3600_p3;
reg   [31:0] right_3_reg_5622;
wire   [31:0] select_ln184_fu_3689_p3;
reg   [31:0] select_ln184_reg_5629;
wire   [31:0] select_ln184_1_fu_3778_p3;
reg   [31:0] select_ln184_1_reg_5636;
wire   [31:0] select_ln184_2_fu_3867_p3;
reg   [31:0] select_ln184_2_reg_5643;
wire   [31:0] select_ln184_3_fu_3956_p3;
reg   [31:0] select_ln184_3_reg_5650;
wire   [31:0] l2_0_fu_4045_p3;
reg   [31:0] l2_0_reg_5657;
wire   [31:0] l2_1_fu_4134_p3;
reg   [31:0] l2_1_reg_5664;
wire   [31:0] pmax_fu_4223_p3;
reg   [31:0] pmax_reg_5671;
wire   [31:0] tmp_57_fu_4242_p11;
wire   [0:0] icmp_ln193_2_fu_4284_p2;
reg   [0:0] icmp_ln193_2_reg_5686;
wire   [0:0] icmp_ln193_3_fu_4290_p2;
reg   [0:0] icmp_ln193_3_reg_5691;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [0:0] ap_phi_mux_has_nan_phi_fu_586_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln155_fu_839_p1;
wire   [63:0] zext_ln155_1_fu_887_p1;
reg   [9:0] idx_fu_128;
wire   [9:0] add_ln142_fu_907_p2;
reg   [9:0] ap_sig_allocacmp_i;
reg   [31:0] partial_maxes_3_fu_132;
wire   [0:0] and_ln193_1_fu_4341_p2;
reg   [31:0] ap_sig_allocacmp_partial_maxes_3_load;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [31:0] partial_maxes_2_fu_136;
reg   [31:0] ap_sig_allocacmp_partial_maxes_2_load;
reg   [31:0] partial_maxes_1_fu_140;
reg   [31:0] ap_sig_allocacmp_partial_maxes_1_load;
reg   [31:0] partial_maxes_fu_144;
reg   [31:0] ap_sig_allocacmp_partial_maxes_load;
wire    ap_block_pp0_stage0_01001;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;
reg    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;
reg    p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;
wire   [31:0] grp_fu_721_p0;
wire   [31:0] grp_fu_721_p1;
wire   [31:0] grp_fu_725_p0;
wire   [31:0] grp_fu_725_p1;
wire   [31:0] grp_fu_729_p0;
wire   [31:0] grp_fu_729_p1;
wire   [31:0] grp_fu_733_p0;
wire   [31:0] grp_fu_733_p1;
wire   [31:0] grp_fu_737_p0;
wire   [31:0] grp_fu_737_p1;
wire   [31:0] grp_fu_741_p0;
wire   [31:0] grp_fu_741_p1;
wire   [31:0] grp_fu_745_p0;
wire   [31:0] grp_fu_745_p1;
wire   [31:0] grp_fu_749_p0;
wire   [31:0] grp_fu_749_p1;
wire   [31:0] grp_fu_753_p0;
wire   [31:0] grp_fu_753_p1;
wire   [31:0] grp_fu_757_p0;
wire   [31:0] grp_fu_757_p1;
wire   [31:0] grp_fu_761_p0;
wire   [31:0] grp_fu_761_p1;
wire   [31:0] grp_fu_765_p0;
wire   [31:0] grp_fu_765_p1;
wire   [31:0] grp_fu_769_p0;
wire   [31:0] grp_fu_769_p1;
wire   [31:0] grp_fu_773_p0;
wire   [31:0] grp_fu_773_p1;
wire   [31:0] grp_fu_777_p0;
wire   [31:0] grp_fu_777_p1;
wire   [31:0] grp_fu_781_p0;
wire   [5:0] lshr_ln_fu_819_p4;
wire   [11:0] zext_ln154_fu_829_p1;
wire   [11:0] add_ln154_fu_833_p2;
wire   [4:0] tmp_s_fu_859_p4;
wire   [5:0] or_ln1_fu_869_p3;
wire   [11:0] zext_ln154_1_fu_877_p1;
wire   [11:0] add_ln154_1_fu_881_p2;
wire   [31:0] x_f32_fu_922_p3;
wire   [31:0] x_f32_285_fu_939_p3;
wire   [31:0] x_f32_286_fu_956_p3;
wire   [31:0] x_f32_287_fu_973_p3;
wire   [31:0] x_f32_288_fu_990_p3;
wire   [31:0] x_f32_289_fu_1007_p3;
wire   [31:0] x_f32_290_fu_1024_p3;
wire   [31:0] x_f32_291_fu_1041_p3;
wire   [31:0] x_f32_292_fu_1058_p3;
wire   [31:0] x_f32_293_fu_1075_p3;
wire   [31:0] x_f32_294_fu_1092_p3;
wire   [31:0] x_f32_295_fu_1109_p3;
wire   [31:0] x_f32_296_fu_1126_p3;
wire   [31:0] x_f32_297_fu_1143_p3;
wire   [31:0] x_f32_298_fu_1160_p3;
wire   [31:0] x_f32_299_fu_1177_p3;
wire   [31:0] x_f32_300_fu_1194_p3;
wire   [31:0] x_f32_301_fu_1211_p3;
wire   [31:0] x_f32_302_fu_1228_p3;
wire   [31:0] x_f32_303_fu_1245_p3;
wire   [31:0] x_f32_304_fu_1262_p3;
wire   [31:0] x_f32_305_fu_1279_p3;
wire   [31:0] x_f32_306_fu_1296_p3;
wire   [31:0] x_f32_307_fu_1313_p3;
wire   [31:0] x_f32_308_fu_1330_p3;
wire   [31:0] x_f32_309_fu_1347_p3;
wire   [31:0] x_f32_310_fu_1364_p3;
wire   [31:0] x_f32_311_fu_1381_p3;
wire   [31:0] x_f32_312_fu_1398_p3;
wire   [31:0] x_f32_313_fu_1415_p3;
wire   [31:0] x_f32_314_fu_1432_p3;
wire   [31:0] x_f32_315_fu_1449_p3;
wire   [0:0] or_ln156_1_fu_1468_p2;
wire   [0:0] or_ln156_fu_1462_p2;
wire   [0:0] or_ln156_4_fu_1486_p2;
wire   [0:0] or_ln156_3_fu_1480_p2;
wire   [0:0] or_ln156_5_fu_1492_p2;
wire   [0:0] or_ln156_2_fu_1474_p2;
wire   [0:0] or_ln156_8_fu_1510_p2;
wire   [0:0] or_ln156_7_fu_1504_p2;
wire   [0:0] or_ln156_11_fu_1528_p2;
wire   [0:0] or_ln156_10_fu_1522_p2;
wire   [0:0] or_ln156_12_fu_1534_p2;
wire   [0:0] or_ln156_9_fu_1516_p2;
wire   [0:0] or_ln156_13_fu_1540_p2;
wire   [0:0] or_ln156_6_fu_1498_p2;
wire   [0:0] or_ln156_14_fu_1546_p2;
wire   [7:0] tmp_169_fu_1558_p4;
wire   [22:0] trunc_ln_fu_1567_p3;
wire   [7:0] tmp_170_fu_1574_p4;
wire   [22:0] trunc_ln173_1_fu_1583_p3;
wire   [7:0] tmp_172_fu_1614_p4;
wire   [22:0] trunc_ln1_fu_1623_p3;
wire   [7:0] tmp_173_fu_1630_p4;
wire   [22:0] trunc_ln174_1_fu_1639_p3;
wire   [7:0] tmp_178_fu_1670_p4;
wire   [22:0] trunc_ln173_2_fu_1679_p3;
wire   [7:0] tmp_179_fu_1686_p4;
wire   [22:0] trunc_ln173_3_fu_1695_p3;
wire   [7:0] tmp_181_fu_1726_p4;
wire   [22:0] trunc_ln174_2_fu_1735_p3;
wire   [7:0] tmp_182_fu_1742_p4;
wire   [22:0] trunc_ln174_3_fu_1751_p3;
wire   [7:0] tmp_187_fu_1782_p4;
wire   [22:0] trunc_ln173_4_fu_1791_p3;
wire   [7:0] tmp_188_fu_1798_p4;
wire   [22:0] trunc_ln173_5_fu_1807_p3;
wire   [7:0] tmp_190_fu_1838_p4;
wire   [22:0] trunc_ln174_4_fu_1847_p3;
wire   [7:0] tmp_191_fu_1854_p4;
wire   [22:0] trunc_ln174_5_fu_1863_p3;
wire   [7:0] tmp_196_fu_1894_p4;
wire   [22:0] trunc_ln173_6_fu_1903_p3;
wire   [7:0] tmp_197_fu_1910_p4;
wire   [22:0] trunc_ln173_7_fu_1919_p3;
wire   [7:0] tmp_199_fu_1950_p4;
wire   [22:0] trunc_ln174_6_fu_1959_p3;
wire   [7:0] tmp_200_fu_1966_p4;
wire   [22:0] trunc_ln174_7_fu_1975_p3;
wire   [7:0] tmp_205_fu_2006_p4;
wire   [22:0] trunc_ln173_8_fu_2015_p3;
wire   [7:0] tmp_206_fu_2022_p4;
wire   [22:0] trunc_ln173_9_fu_2031_p3;
wire   [7:0] tmp_208_fu_2062_p4;
wire   [22:0] trunc_ln174_8_fu_2071_p3;
wire   [7:0] tmp_209_fu_2078_p4;
wire   [22:0] trunc_ln174_9_fu_2087_p3;
wire   [7:0] tmp_214_fu_2118_p4;
wire   [22:0] trunc_ln173_s_fu_2127_p3;
wire   [7:0] tmp_215_fu_2134_p4;
wire   [22:0] trunc_ln173_10_fu_2143_p3;
wire   [7:0] tmp_217_fu_2174_p4;
wire   [22:0] trunc_ln174_s_fu_2183_p3;
wire   [7:0] tmp_218_fu_2190_p4;
wire   [22:0] trunc_ln174_10_fu_2199_p3;
wire   [7:0] tmp_223_fu_2230_p4;
wire   [22:0] trunc_ln173_11_fu_2239_p3;
wire   [7:0] tmp_224_fu_2246_p4;
wire   [22:0] trunc_ln173_12_fu_2255_p3;
wire   [7:0] tmp_226_fu_2286_p4;
wire   [22:0] trunc_ln174_11_fu_2295_p3;
wire   [7:0] tmp_227_fu_2302_p4;
wire   [22:0] trunc_ln174_12_fu_2311_p3;
wire   [7:0] tmp_232_fu_2342_p4;
wire   [22:0] trunc_ln173_13_fu_2351_p3;
wire   [7:0] tmp_233_fu_2358_p4;
wire   [22:0] trunc_ln173_14_fu_2367_p3;
wire   [7:0] tmp_235_fu_2398_p4;
wire   [22:0] trunc_ln174_13_fu_2407_p3;
wire   [7:0] tmp_236_fu_2414_p4;
wire   [22:0] trunc_ln174_14_fu_2423_p3;
wire   [0:0] or_ln173_1_fu_2467_p2;
wire   [0:0] grp_fu_657_p2;
wire   [0:0] and_ln173_fu_2471_p2;
wire   [0:0] or_ln173_fu_2463_p2;
wire   [0:0] and_ln173_1_fu_2477_p2;
wire   [0:0] or_ln174_fu_2490_p2;
wire   [0:0] or_ln174_1_fu_2494_p2;
wire   [0:0] and_ln174_fu_2498_p2;
wire   [0:0] grp_fu_661_p2;
wire   [0:0] and_ln174_1_fu_2504_p2;
wire   [0:0] or_ln173_2_fu_2517_p2;
wire   [0:0] or_ln173_3_fu_2521_p2;
wire   [0:0] and_ln173_2_fu_2525_p2;
wire   [0:0] grp_fu_665_p2;
wire   [0:0] and_ln173_3_fu_2531_p2;
wire   [0:0] or_ln174_2_fu_2544_p2;
wire   [0:0] or_ln174_3_fu_2548_p2;
wire   [0:0] and_ln174_2_fu_2552_p2;
wire   [0:0] grp_fu_669_p2;
wire   [0:0] and_ln174_3_fu_2558_p2;
wire   [0:0] or_ln173_4_fu_2571_p2;
wire   [0:0] or_ln173_5_fu_2575_p2;
wire   [0:0] and_ln173_4_fu_2579_p2;
wire   [0:0] grp_fu_673_p2;
wire   [0:0] and_ln173_5_fu_2585_p2;
wire   [0:0] or_ln174_4_fu_2598_p2;
wire   [0:0] or_ln174_5_fu_2602_p2;
wire   [0:0] and_ln174_4_fu_2606_p2;
wire   [0:0] grp_fu_677_p2;
wire   [0:0] and_ln174_5_fu_2612_p2;
wire   [0:0] or_ln173_6_fu_2625_p2;
wire   [0:0] or_ln173_7_fu_2629_p2;
wire   [0:0] and_ln173_6_fu_2633_p2;
wire   [0:0] grp_fu_681_p2;
wire   [0:0] and_ln173_7_fu_2639_p2;
wire   [0:0] or_ln174_6_fu_2652_p2;
wire   [0:0] or_ln174_7_fu_2656_p2;
wire   [0:0] and_ln174_6_fu_2660_p2;
wire   [0:0] grp_fu_685_p2;
wire   [0:0] and_ln174_7_fu_2666_p2;
wire   [0:0] or_ln173_8_fu_2679_p2;
wire   [0:0] or_ln173_9_fu_2683_p2;
wire   [0:0] and_ln173_8_fu_2687_p2;
wire   [0:0] grp_fu_689_p2;
wire   [0:0] and_ln173_9_fu_2693_p2;
wire   [0:0] or_ln174_8_fu_2706_p2;
wire   [0:0] or_ln174_9_fu_2710_p2;
wire   [0:0] and_ln174_8_fu_2714_p2;
wire   [0:0] grp_fu_693_p2;
wire   [0:0] and_ln174_9_fu_2720_p2;
wire   [0:0] or_ln173_10_fu_2733_p2;
wire   [0:0] or_ln173_11_fu_2737_p2;
wire   [0:0] and_ln173_10_fu_2741_p2;
wire   [0:0] grp_fu_697_p2;
wire   [0:0] and_ln173_11_fu_2747_p2;
wire   [0:0] or_ln174_10_fu_2760_p2;
wire   [0:0] or_ln174_11_fu_2764_p2;
wire   [0:0] and_ln174_10_fu_2768_p2;
wire   [0:0] grp_fu_701_p2;
wire   [0:0] and_ln174_11_fu_2774_p2;
wire   [0:0] or_ln173_12_fu_2787_p2;
wire   [0:0] or_ln173_13_fu_2791_p2;
wire   [0:0] and_ln173_12_fu_2795_p2;
wire   [0:0] grp_fu_705_p2;
wire   [0:0] and_ln173_13_fu_2801_p2;
wire   [0:0] or_ln174_12_fu_2814_p2;
wire   [0:0] or_ln174_13_fu_2818_p2;
wire   [0:0] and_ln174_12_fu_2822_p2;
wire   [0:0] grp_fu_709_p2;
wire   [0:0] and_ln174_13_fu_2828_p2;
wire   [0:0] or_ln173_14_fu_2841_p2;
wire   [0:0] or_ln173_15_fu_2845_p2;
wire   [0:0] and_ln173_14_fu_2849_p2;
wire   [0:0] grp_fu_713_p2;
wire   [0:0] and_ln173_15_fu_2855_p2;
wire   [0:0] or_ln174_14_fu_2868_p2;
wire   [0:0] or_ln174_15_fu_2872_p2;
wire   [0:0] and_ln174_14_fu_2876_p2;
wire   [0:0] grp_fu_717_p2;
wire   [0:0] and_ln174_15_fu_2882_p2;
wire   [31:0] bitcast_ln175_fu_2895_p1;
wire   [31:0] bitcast_ln175_1_fu_2912_p1;
wire   [7:0] tmp_175_fu_2898_p4;
wire   [22:0] trunc_ln175_fu_2908_p1;
wire   [0:0] icmp_ln175_1_fu_2935_p2;
wire   [0:0] icmp_ln175_fu_2929_p2;
wire   [7:0] tmp_176_fu_2915_p4;
wire   [22:0] trunc_ln175_1_fu_2925_p1;
wire   [0:0] icmp_ln175_3_fu_2953_p2;
wire   [0:0] icmp_ln175_2_fu_2947_p2;
wire   [0:0] or_ln175_fu_2941_p2;
wire   [0:0] or_ln175_1_fu_2959_p2;
wire   [0:0] and_ln175_fu_2965_p2;
wire   [0:0] grp_fu_721_p2;
wire   [0:0] and_ln175_1_fu_2971_p2;
wire   [31:0] bitcast_ln175_2_fu_2984_p1;
wire   [31:0] bitcast_ln175_3_fu_3001_p1;
wire   [7:0] tmp_184_fu_2987_p4;
wire   [22:0] trunc_ln175_2_fu_2997_p1;
wire   [0:0] icmp_ln175_5_fu_3024_p2;
wire   [0:0] icmp_ln175_4_fu_3018_p2;
wire   [7:0] tmp_185_fu_3004_p4;
wire   [22:0] trunc_ln175_3_fu_3014_p1;
wire   [0:0] icmp_ln175_7_fu_3042_p2;
wire   [0:0] icmp_ln175_6_fu_3036_p2;
wire   [0:0] or_ln175_2_fu_3030_p2;
wire   [0:0] or_ln175_3_fu_3048_p2;
wire   [0:0] and_ln175_2_fu_3054_p2;
wire   [0:0] grp_fu_725_p2;
wire   [0:0] and_ln175_3_fu_3060_p2;
wire   [31:0] bitcast_ln175_4_fu_3073_p1;
wire   [31:0] bitcast_ln175_5_fu_3090_p1;
wire   [7:0] tmp_193_fu_3076_p4;
wire   [22:0] trunc_ln175_4_fu_3086_p1;
wire   [0:0] icmp_ln175_9_fu_3113_p2;
wire   [0:0] icmp_ln175_8_fu_3107_p2;
wire   [7:0] tmp_194_fu_3093_p4;
wire   [22:0] trunc_ln175_5_fu_3103_p1;
wire   [0:0] icmp_ln175_11_fu_3131_p2;
wire   [0:0] icmp_ln175_10_fu_3125_p2;
wire   [0:0] or_ln175_4_fu_3119_p2;
wire   [0:0] or_ln175_5_fu_3137_p2;
wire   [0:0] and_ln175_4_fu_3143_p2;
wire   [0:0] grp_fu_729_p2;
wire   [0:0] and_ln175_5_fu_3149_p2;
wire   [31:0] bitcast_ln175_6_fu_3162_p1;
wire   [31:0] bitcast_ln175_7_fu_3179_p1;
wire   [7:0] tmp_202_fu_3165_p4;
wire   [22:0] trunc_ln175_6_fu_3175_p1;
wire   [0:0] icmp_ln175_13_fu_3202_p2;
wire   [0:0] icmp_ln175_12_fu_3196_p2;
wire   [7:0] tmp_203_fu_3182_p4;
wire   [22:0] trunc_ln175_7_fu_3192_p1;
wire   [0:0] icmp_ln175_15_fu_3220_p2;
wire   [0:0] icmp_ln175_14_fu_3214_p2;
wire   [0:0] or_ln175_6_fu_3208_p2;
wire   [0:0] or_ln175_7_fu_3226_p2;
wire   [0:0] and_ln175_6_fu_3232_p2;
wire   [0:0] grp_fu_733_p2;
wire   [0:0] and_ln175_7_fu_3238_p2;
wire   [31:0] bitcast_ln175_8_fu_3251_p1;
wire   [31:0] bitcast_ln175_9_fu_3268_p1;
wire   [7:0] tmp_211_fu_3254_p4;
wire   [22:0] trunc_ln175_8_fu_3264_p1;
wire   [0:0] icmp_ln175_17_fu_3291_p2;
wire   [0:0] icmp_ln175_16_fu_3285_p2;
wire   [7:0] tmp_212_fu_3271_p4;
wire   [22:0] trunc_ln175_9_fu_3281_p1;
wire   [0:0] icmp_ln175_19_fu_3309_p2;
wire   [0:0] icmp_ln175_18_fu_3303_p2;
wire   [0:0] or_ln175_8_fu_3297_p2;
wire   [0:0] or_ln175_9_fu_3315_p2;
wire   [0:0] and_ln175_8_fu_3321_p2;
wire   [0:0] grp_fu_737_p2;
wire   [0:0] and_ln175_9_fu_3327_p2;
wire   [31:0] bitcast_ln175_10_fu_3340_p1;
wire   [31:0] bitcast_ln175_11_fu_3357_p1;
wire   [7:0] tmp_220_fu_3343_p4;
wire   [22:0] trunc_ln175_10_fu_3353_p1;
wire   [0:0] icmp_ln175_21_fu_3380_p2;
wire   [0:0] icmp_ln175_20_fu_3374_p2;
wire   [7:0] tmp_221_fu_3360_p4;
wire   [22:0] trunc_ln175_11_fu_3370_p1;
wire   [0:0] icmp_ln175_23_fu_3398_p2;
wire   [0:0] icmp_ln175_22_fu_3392_p2;
wire   [0:0] or_ln175_10_fu_3386_p2;
wire   [0:0] or_ln175_11_fu_3404_p2;
wire   [0:0] and_ln175_10_fu_3410_p2;
wire   [0:0] grp_fu_741_p2;
wire   [0:0] and_ln175_11_fu_3416_p2;
wire   [31:0] bitcast_ln175_12_fu_3429_p1;
wire   [31:0] bitcast_ln175_13_fu_3446_p1;
wire   [7:0] tmp_229_fu_3432_p4;
wire   [22:0] trunc_ln175_12_fu_3442_p1;
wire   [0:0] icmp_ln175_25_fu_3469_p2;
wire   [0:0] icmp_ln175_24_fu_3463_p2;
wire   [7:0] tmp_230_fu_3449_p4;
wire   [22:0] trunc_ln175_13_fu_3459_p1;
wire   [0:0] icmp_ln175_27_fu_3487_p2;
wire   [0:0] icmp_ln175_26_fu_3481_p2;
wire   [0:0] or_ln175_12_fu_3475_p2;
wire   [0:0] or_ln175_13_fu_3493_p2;
wire   [0:0] and_ln175_12_fu_3499_p2;
wire   [0:0] grp_fu_745_p2;
wire   [0:0] and_ln175_13_fu_3505_p2;
wire   [31:0] bitcast_ln175_14_fu_3518_p1;
wire   [31:0] bitcast_ln175_15_fu_3535_p1;
wire   [7:0] tmp_238_fu_3521_p4;
wire   [22:0] trunc_ln175_14_fu_3531_p1;
wire   [0:0] icmp_ln175_29_fu_3558_p2;
wire   [0:0] icmp_ln175_28_fu_3552_p2;
wire   [7:0] tmp_239_fu_3538_p4;
wire   [22:0] trunc_ln175_15_fu_3548_p1;
wire   [0:0] icmp_ln175_31_fu_3576_p2;
wire   [0:0] icmp_ln175_30_fu_3570_p2;
wire   [0:0] or_ln175_14_fu_3564_p2;
wire   [0:0] or_ln175_15_fu_3582_p2;
wire   [0:0] and_ln175_14_fu_3588_p2;
wire   [0:0] grp_fu_749_p2;
wire   [0:0] and_ln175_15_fu_3594_p2;
wire   [31:0] bitcast_ln184_fu_3607_p1;
wire   [31:0] bitcast_ln184_1_fu_3624_p1;
wire   [7:0] tmp_241_fu_3610_p4;
wire   [22:0] trunc_ln184_fu_3620_p1;
wire   [0:0] icmp_ln184_1_fu_3647_p2;
wire   [0:0] icmp_ln184_fu_3641_p2;
wire   [7:0] tmp_242_fu_3627_p4;
wire   [22:0] trunc_ln184_1_fu_3637_p1;
wire   [0:0] icmp_ln184_3_fu_3665_p2;
wire   [0:0] icmp_ln184_2_fu_3659_p2;
wire   [0:0] or_ln184_fu_3653_p2;
wire   [0:0] or_ln184_1_fu_3671_p2;
wire   [0:0] and_ln184_fu_3677_p2;
wire   [0:0] grp_fu_753_p2;
wire   [0:0] and_ln184_1_fu_3683_p2;
wire   [31:0] bitcast_ln184_2_fu_3696_p1;
wire   [31:0] bitcast_ln184_3_fu_3713_p1;
wire   [7:0] tmp_244_fu_3699_p4;
wire   [22:0] trunc_ln184_2_fu_3709_p1;
wire   [0:0] icmp_ln184_5_fu_3736_p2;
wire   [0:0] icmp_ln184_4_fu_3730_p2;
wire   [7:0] tmp_245_fu_3716_p4;
wire   [22:0] trunc_ln184_3_fu_3726_p1;
wire   [0:0] icmp_ln184_7_fu_3754_p2;
wire   [0:0] icmp_ln184_6_fu_3748_p2;
wire   [0:0] or_ln184_2_fu_3742_p2;
wire   [0:0] or_ln184_3_fu_3760_p2;
wire   [0:0] and_ln184_2_fu_3766_p2;
wire   [0:0] grp_fu_757_p2;
wire   [0:0] and_ln184_3_fu_3772_p2;
wire   [31:0] bitcast_ln184_4_fu_3785_p1;
wire   [31:0] bitcast_ln184_5_fu_3802_p1;
wire   [7:0] tmp_247_fu_3788_p4;
wire   [22:0] trunc_ln184_4_fu_3798_p1;
wire   [0:0] icmp_ln184_9_fu_3825_p2;
wire   [0:0] icmp_ln184_8_fu_3819_p2;
wire   [7:0] tmp_248_fu_3805_p4;
wire   [22:0] trunc_ln184_5_fu_3815_p1;
wire   [0:0] icmp_ln184_11_fu_3843_p2;
wire   [0:0] icmp_ln184_10_fu_3837_p2;
wire   [0:0] or_ln184_4_fu_3831_p2;
wire   [0:0] or_ln184_5_fu_3849_p2;
wire   [0:0] and_ln184_4_fu_3855_p2;
wire   [0:0] grp_fu_761_p2;
wire   [0:0] and_ln184_5_fu_3861_p2;
wire   [31:0] bitcast_ln184_6_fu_3874_p1;
wire   [31:0] bitcast_ln184_7_fu_3891_p1;
wire   [7:0] tmp_250_fu_3877_p4;
wire   [22:0] trunc_ln184_6_fu_3887_p1;
wire   [0:0] icmp_ln184_13_fu_3914_p2;
wire   [0:0] icmp_ln184_12_fu_3908_p2;
wire   [7:0] tmp_251_fu_3894_p4;
wire   [22:0] trunc_ln184_7_fu_3904_p1;
wire   [0:0] icmp_ln184_15_fu_3932_p2;
wire   [0:0] icmp_ln184_14_fu_3926_p2;
wire   [0:0] or_ln184_6_fu_3920_p2;
wire   [0:0] or_ln184_7_fu_3938_p2;
wire   [0:0] and_ln184_6_fu_3944_p2;
wire   [0:0] grp_fu_765_p2;
wire   [0:0] and_ln184_7_fu_3950_p2;
wire   [31:0] bitcast_ln187_fu_3963_p1;
wire   [31:0] bitcast_ln187_1_fu_3980_p1;
wire   [7:0] tmp_253_fu_3966_p4;
wire   [22:0] trunc_ln187_fu_3976_p1;
wire   [0:0] icmp_ln187_1_fu_4003_p2;
wire   [0:0] icmp_ln187_fu_3997_p2;
wire   [7:0] tmp_254_fu_3983_p4;
wire   [22:0] trunc_ln187_1_fu_3993_p1;
wire   [0:0] icmp_ln187_3_fu_4021_p2;
wire   [0:0] icmp_ln187_2_fu_4015_p2;
wire   [0:0] or_ln187_fu_4009_p2;
wire   [0:0] or_ln187_1_fu_4027_p2;
wire   [0:0] and_ln187_fu_4033_p2;
wire   [0:0] grp_fu_769_p2;
wire   [0:0] and_ln187_1_fu_4039_p2;
wire   [31:0] bitcast_ln188_fu_4052_p1;
wire   [31:0] bitcast_ln188_1_fu_4069_p1;
wire   [7:0] tmp_256_fu_4055_p4;
wire   [22:0] trunc_ln188_fu_4065_p1;
wire   [0:0] icmp_ln188_1_fu_4092_p2;
wire   [0:0] icmp_ln188_fu_4086_p2;
wire   [7:0] tmp_257_fu_4072_p4;
wire   [22:0] trunc_ln188_1_fu_4082_p1;
wire   [0:0] icmp_ln188_3_fu_4110_p2;
wire   [0:0] icmp_ln188_2_fu_4104_p2;
wire   [0:0] or_ln188_fu_4098_p2;
wire   [0:0] or_ln188_1_fu_4116_p2;
wire   [0:0] and_ln188_fu_4122_p2;
wire   [0:0] grp_fu_773_p2;
wire   [0:0] and_ln188_1_fu_4128_p2;
wire   [31:0] bitcast_ln189_fu_4141_p1;
wire   [31:0] bitcast_ln189_1_fu_4158_p1;
wire   [7:0] tmp_259_fu_4144_p4;
wire   [22:0] trunc_ln189_fu_4154_p1;
wire   [0:0] icmp_ln189_1_fu_4181_p2;
wire   [0:0] icmp_ln189_fu_4175_p2;
wire   [7:0] tmp_260_fu_4161_p4;
wire   [22:0] trunc_ln189_1_fu_4171_p1;
wire   [0:0] icmp_ln189_3_fu_4199_p2;
wire   [0:0] icmp_ln189_2_fu_4193_p2;
wire   [0:0] or_ln189_fu_4187_p2;
wire   [0:0] or_ln189_1_fu_4205_p2;
wire   [0:0] and_ln189_fu_4211_p2;
wire   [0:0] grp_fu_777_p2;
wire   [0:0] and_ln189_1_fu_4217_p2;
wire   [31:0] tmp_57_fu_4242_p9;
wire   [31:0] bitcast_ln193_1_fu_4266_p1;
wire   [7:0] tmp_263_fu_4270_p4;
wire   [22:0] trunc_ln193_1_fu_4280_p1;
wire   [31:0] bitcast_ln193_fu_4296_p1;
wire   [7:0] tmp_262_fu_4299_p4;
wire   [22:0] trunc_ln193_fu_4309_p1;
wire   [0:0] icmp_ln193_1_fu_4319_p2;
wire   [0:0] icmp_ln193_fu_4313_p2;
wire   [0:0] or_ln193_fu_4325_p2;
wire   [0:0] or_ln193_1_fu_4331_p2;
wire   [0:0] and_ln193_fu_4335_p2;
wire   [0:0] grp_fu_781_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_3647;
reg    ap_condition_3651;
reg    ap_condition_3655;
reg    ap_condition_3659;
wire   [1:0] tmp_57_fu_4242_p1;
wire   [1:0] tmp_57_fu_4242_p3;
wire  signed [1:0] tmp_57_fu_4242_p5;
wire  signed [1:0] tmp_57_fu_4242_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 idx_fu_128 = 10'd0;
#0 partial_maxes_3_fu_132 = 32'd0;
#0 partial_maxes_2_fu_136 = 32'd0;
#0 partial_maxes_1_fu_140 = 32'd0;
#0 partial_maxes_fu_144 = 32'd0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U765(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_reg_4597),
    .din1(v_202_reg_4614),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_657_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U766(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_203_reg_4631),
    .din1(v_204_reg_4648),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_661_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U767(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_205_reg_4665),
    .din1(v_206_reg_4682),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_665_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U768(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_207_reg_4699),
    .din1(v_208_reg_4716),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_669_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U769(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_209_reg_4733),
    .din1(v_210_reg_4750),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_673_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U770(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_211_reg_4767),
    .din1(v_212_reg_4784),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_677_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U771(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_213_reg_4801),
    .din1(v_214_reg_4818),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_681_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U772(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_215_reg_4835),
    .din1(v_216_reg_4852),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_685_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U773(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_217_reg_4869),
    .din1(v_218_reg_4886),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_689_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U774(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_219_reg_4903),
    .din1(v_220_reg_4920),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_693_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U775(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_221_reg_4937),
    .din1(v_222_reg_4954),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_697_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U776(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_223_reg_4971),
    .din1(v_224_reg_4988),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_701_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U777(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_225_reg_5005),
    .din1(v_226_reg_5022),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_705_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U778(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_227_reg_5039),
    .din1(v_228_reg_5056),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_709_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U779(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_229_reg_5073),
    .din1(v_230_reg_5090),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_713_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U780(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(v_231_reg_5107),
    .din1(v_232_reg_5124),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_717_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U781(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_721_p0),
    .din1(grp_fu_721_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_721_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U782(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_725_p0),
    .din1(grp_fu_725_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_725_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U783(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_729_p0),
    .din1(grp_fu_729_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_729_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U784(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_733_p0),
    .din1(grp_fu_733_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_733_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U785(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_737_p0),
    .din1(grp_fu_737_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_737_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U786(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_741_p0),
    .din1(grp_fu_741_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_741_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U787(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_745_p0),
    .din1(grp_fu_745_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_745_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U788(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_749_p0),
    .din1(grp_fu_749_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_749_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U789(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_753_p0),
    .din1(grp_fu_753_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_753_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U790(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_757_p0),
    .din1(grp_fu_757_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_757_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U791(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_761_p0),
    .din1(grp_fu_761_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_761_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U792(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_765_p0),
    .din1(grp_fu_765_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_765_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U793(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_769_p0),
    .din1(grp_fu_769_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_769_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U794(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_773_p0),
    .din1(grp_fu_773_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_773_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U795(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_777_p0),
    .din1(grp_fu_777_p1),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_777_p2)
);

activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U796(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_781_p0),
    .din1(tmp_57_fu_4242_p11),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_781_p2)
);

(* dissolve_hierarchy = "yes" *) activation_accelerator_sparsemux_9_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
sparsemux_9_2_32_1_1_U797(
    .din0(ap_sig_allocacmp_partial_maxes_load),
    .din1(ap_sig_allocacmp_partial_maxes_1_load),
    .din2(ap_sig_allocacmp_partial_maxes_2_load),
    .din3(ap_sig_allocacmp_partial_maxes_3_load),
    .def(tmp_57_fu_4242_p9),
    .sel(trunc_ln2_reg_5456_pp0_iter6_reg),
    .dout(tmp_57_fu_4242_p11)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln142_reg_4423_pp0_iter2_reg == 1'd1))) begin
        has_nan_reg_582 <= has_nan_1_reg_5131;
    end else if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        has_nan_reg_582 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln142_fu_813_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_128 <= add_ln142_fu_907_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_128 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        partial_maxes_1_fu_140[16] <= 1'b0;
            partial_maxes_1_fu_140[17] <= 1'b0;
            partial_maxes_1_fu_140[18] <= 1'b0;
            partial_maxes_1_fu_140[19] <= 1'b0;
            partial_maxes_1_fu_140[20] <= 1'b0;
            partial_maxes_1_fu_140[21] <= 1'b0;
            partial_maxes_1_fu_140[22] <= 1'b0;
            partial_maxes_1_fu_140[23] <= 1'b1;
            partial_maxes_1_fu_140[24] <= 1'b1;
            partial_maxes_1_fu_140[25] <= 1'b1;
            partial_maxes_1_fu_140[26] <= 1'b1;
            partial_maxes_1_fu_140[27] <= 1'b1;
            partial_maxes_1_fu_140[28] <= 1'b1;
            partial_maxes_1_fu_140[29] <= 1'b1;
            partial_maxes_1_fu_140[30] <= 1'b1;
            partial_maxes_1_fu_140[31] <= 1'b1;
        end else if ((1'b1 == ap_condition_3647)) begin
                        partial_maxes_1_fu_140[31 : 16] <= pmax_reg_5671[31 : 16];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        partial_maxes_2_fu_136[16] <= 1'b0;
            partial_maxes_2_fu_136[17] <= 1'b0;
            partial_maxes_2_fu_136[18] <= 1'b0;
            partial_maxes_2_fu_136[19] <= 1'b0;
            partial_maxes_2_fu_136[20] <= 1'b0;
            partial_maxes_2_fu_136[21] <= 1'b0;
            partial_maxes_2_fu_136[22] <= 1'b0;
            partial_maxes_2_fu_136[23] <= 1'b1;
            partial_maxes_2_fu_136[24] <= 1'b1;
            partial_maxes_2_fu_136[25] <= 1'b1;
            partial_maxes_2_fu_136[26] <= 1'b1;
            partial_maxes_2_fu_136[27] <= 1'b1;
            partial_maxes_2_fu_136[28] <= 1'b1;
            partial_maxes_2_fu_136[29] <= 1'b1;
            partial_maxes_2_fu_136[30] <= 1'b1;
            partial_maxes_2_fu_136[31] <= 1'b1;
        end else if ((1'b1 == ap_condition_3651)) begin
                        partial_maxes_2_fu_136[31 : 16] <= pmax_reg_5671[31 : 16];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        partial_maxes_3_fu_132[16] <= 1'b0;
            partial_maxes_3_fu_132[17] <= 1'b0;
            partial_maxes_3_fu_132[18] <= 1'b0;
            partial_maxes_3_fu_132[19] <= 1'b0;
            partial_maxes_3_fu_132[20] <= 1'b0;
            partial_maxes_3_fu_132[21] <= 1'b0;
            partial_maxes_3_fu_132[22] <= 1'b0;
            partial_maxes_3_fu_132[23] <= 1'b1;
            partial_maxes_3_fu_132[24] <= 1'b1;
            partial_maxes_3_fu_132[25] <= 1'b1;
            partial_maxes_3_fu_132[26] <= 1'b1;
            partial_maxes_3_fu_132[27] <= 1'b1;
            partial_maxes_3_fu_132[28] <= 1'b1;
            partial_maxes_3_fu_132[29] <= 1'b1;
            partial_maxes_3_fu_132[30] <= 1'b1;
            partial_maxes_3_fu_132[31] <= 1'b1;
        end else if ((1'b1 == ap_condition_3655)) begin
                        partial_maxes_3_fu_132[31 : 16] <= pmax_reg_5671[31 : 16];
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                        partial_maxes_fu_144[16] <= 1'b0;
            partial_maxes_fu_144[17] <= 1'b0;
            partial_maxes_fu_144[18] <= 1'b0;
            partial_maxes_fu_144[19] <= 1'b0;
            partial_maxes_fu_144[20] <= 1'b0;
            partial_maxes_fu_144[21] <= 1'b0;
            partial_maxes_fu_144[22] <= 1'b0;
            partial_maxes_fu_144[23] <= 1'b1;
            partial_maxes_fu_144[24] <= 1'b1;
            partial_maxes_fu_144[25] <= 1'b1;
            partial_maxes_fu_144[26] <= 1'b1;
            partial_maxes_fu_144[27] <= 1'b1;
            partial_maxes_fu_144[28] <= 1'b1;
            partial_maxes_fu_144[29] <= 1'b1;
            partial_maxes_fu_144[30] <= 1'b1;
            partial_maxes_fu_144[31] <= 1'b1;
        end else if ((1'b1 == ap_condition_3659)) begin
                        partial_maxes_fu_144[31 : 16] <= pmax_reg_5671[31 : 16];
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012 <= activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1;
        activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1;
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029 <= p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_reg_4418 <= ap_sig_allocacmp_i;
        i_reg_4418_pp0_iter1_reg <= i_reg_4418;
        icmp_ln142_reg_4423 <= icmp_ln142_fu_813_p2;
        icmp_ln142_reg_4423_pp0_iter1_reg <= icmp_ln142_reg_4423;
        trunc_ln55_10_reg_4762 <= trunc_ln55_10_fu_1088_p1;
        trunc_ln55_11_reg_4779 <= trunc_ln55_11_fu_1105_p1;
        trunc_ln55_12_reg_4796 <= trunc_ln55_12_fu_1122_p1;
        trunc_ln55_13_reg_4813 <= trunc_ln55_13_fu_1139_p1;
        trunc_ln55_14_reg_4830 <= trunc_ln55_14_fu_1156_p1;
        trunc_ln55_15_reg_4847 <= trunc_ln55_15_fu_1173_p1;
        trunc_ln55_16_reg_4864 <= trunc_ln55_16_fu_1190_p1;
        trunc_ln55_17_reg_4881 <= trunc_ln55_17_fu_1207_p1;
        trunc_ln55_18_reg_4898 <= trunc_ln55_18_fu_1224_p1;
        trunc_ln55_19_reg_4915 <= trunc_ln55_19_fu_1241_p1;
        trunc_ln55_1_reg_4609 <= trunc_ln55_1_fu_935_p1;
        trunc_ln55_20_reg_4932 <= trunc_ln55_20_fu_1258_p1;
        trunc_ln55_21_reg_4949 <= trunc_ln55_21_fu_1275_p1;
        trunc_ln55_22_reg_4966 <= trunc_ln55_22_fu_1292_p1;
        trunc_ln55_23_reg_4983 <= trunc_ln55_23_fu_1309_p1;
        trunc_ln55_24_reg_5000 <= trunc_ln55_24_fu_1326_p1;
        trunc_ln55_25_reg_5017 <= trunc_ln55_25_fu_1343_p1;
        trunc_ln55_26_reg_5034 <= trunc_ln55_26_fu_1360_p1;
        trunc_ln55_27_reg_5051 <= trunc_ln55_27_fu_1377_p1;
        trunc_ln55_28_reg_5068 <= trunc_ln55_28_fu_1394_p1;
        trunc_ln55_29_reg_5085 <= trunc_ln55_29_fu_1411_p1;
        trunc_ln55_2_reg_4626 <= trunc_ln55_2_fu_952_p1;
        trunc_ln55_30_reg_5102 <= trunc_ln55_30_fu_1428_p1;
        trunc_ln55_31_reg_5119 <= trunc_ln55_31_fu_1445_p1;
        trunc_ln55_3_reg_4643 <= trunc_ln55_3_fu_969_p1;
        trunc_ln55_4_reg_4660 <= trunc_ln55_4_fu_986_p1;
        trunc_ln55_5_reg_4677 <= trunc_ln55_5_fu_1003_p1;
        trunc_ln55_6_reg_4694 <= trunc_ln55_6_fu_1020_p1;
        trunc_ln55_7_reg_4711 <= trunc_ln55_7_fu_1037_p1;
        trunc_ln55_8_reg_4728 <= trunc_ln55_8_fu_1054_p1;
        trunc_ln55_9_reg_4745 <= trunc_ln55_9_fu_1071_p1;
        trunc_ln55_reg_4592 <= trunc_ln55_fu_918_p1;
        v_202_reg_4614[31 : 16] <= v_202_fu_947_p1[31 : 16];
        v_203_reg_4631[31 : 16] <= v_203_fu_964_p1[31 : 16];
        v_204_reg_4648[31 : 16] <= v_204_fu_981_p1[31 : 16];
        v_205_reg_4665[31 : 16] <= v_205_fu_998_p1[31 : 16];
        v_206_reg_4682[31 : 16] <= v_206_fu_1015_p1[31 : 16];
        v_207_reg_4699[31 : 16] <= v_207_fu_1032_p1[31 : 16];
        v_208_reg_4716[31 : 16] <= v_208_fu_1049_p1[31 : 16];
        v_209_reg_4733[31 : 16] <= v_209_fu_1066_p1[31 : 16];
        v_210_reg_4750[31 : 16] <= v_210_fu_1083_p1[31 : 16];
        v_211_reg_4767[31 : 16] <= v_211_fu_1100_p1[31 : 16];
        v_212_reg_4784[31 : 16] <= v_212_fu_1117_p1[31 : 16];
        v_213_reg_4801[31 : 16] <= v_213_fu_1134_p1[31 : 16];
        v_214_reg_4818[31 : 16] <= v_214_fu_1151_p1[31 : 16];
        v_215_reg_4835[31 : 16] <= v_215_fu_1168_p1[31 : 16];
        v_216_reg_4852[31 : 16] <= v_216_fu_1185_p1[31 : 16];
        v_217_reg_4869[31 : 16] <= v_217_fu_1202_p1[31 : 16];
        v_218_reg_4886[31 : 16] <= v_218_fu_1219_p1[31 : 16];
        v_219_reg_4903[31 : 16] <= v_219_fu_1236_p1[31 : 16];
        v_220_reg_4920[31 : 16] <= v_220_fu_1253_p1[31 : 16];
        v_221_reg_4937[31 : 16] <= v_221_fu_1270_p1[31 : 16];
        v_222_reg_4954[31 : 16] <= v_222_fu_1287_p1[31 : 16];
        v_223_reg_4971[31 : 16] <= v_223_fu_1304_p1[31 : 16];
        v_224_reg_4988[31 : 16] <= v_224_fu_1321_p1[31 : 16];
        v_225_reg_5005[31 : 16] <= v_225_fu_1338_p1[31 : 16];
        v_226_reg_5022[31 : 16] <= v_226_fu_1355_p1[31 : 16];
        v_227_reg_5039[31 : 16] <= v_227_fu_1372_p1[31 : 16];
        v_228_reg_5056[31 : 16] <= v_228_fu_1389_p1[31 : 16];
        v_229_reg_5073[31 : 16] <= v_229_fu_1406_p1[31 : 16];
        v_230_reg_5090[31 : 16] <= v_230_fu_1423_p1[31 : 16];
        v_231_reg_5107[31 : 16] <= v_231_fu_1440_p1[31 : 16];
        v_232_reg_5124[31 : 16] <= v_232_fu_1457_p1[31 : 16];
        v_reg_4597[31 : 16] <= v_fu_930_p1[31 : 16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        has_nan_1_reg_5131_pp0_iter3_reg <= has_nan_1_reg_5131;
        has_nan_1_reg_5131_pp0_iter4_reg <= has_nan_1_reg_5131_pp0_iter3_reg;
        has_nan_1_reg_5131_pp0_iter5_reg <= has_nan_1_reg_5131_pp0_iter4_reg;
        has_nan_1_reg_5131_pp0_iter6_reg <= has_nan_1_reg_5131_pp0_iter5_reg;
        has_nan_1_reg_5131_pp0_iter7_reg <= has_nan_1_reg_5131_pp0_iter6_reg;
        icmp_ln142_reg_4423_pp0_iter2_reg <= icmp_ln142_reg_4423_pp0_iter1_reg;
        icmp_ln142_reg_4423_pp0_iter3_reg <= icmp_ln142_reg_4423_pp0_iter2_reg;
        icmp_ln142_reg_4423_pp0_iter4_reg <= icmp_ln142_reg_4423_pp0_iter3_reg;
        icmp_ln142_reg_4423_pp0_iter5_reg <= icmp_ln142_reg_4423_pp0_iter4_reg;
        icmp_ln142_reg_4423_pp0_iter6_reg <= icmp_ln142_reg_4423_pp0_iter5_reg;
        icmp_ln173_10_reg_5226 <= icmp_ln173_10_fu_1826_p2;
        icmp_ln173_11_reg_5231 <= icmp_ln173_11_fu_1832_p2;
        icmp_ln173_12_reg_5256 <= icmp_ln173_12_fu_1926_p2;
        icmp_ln173_13_reg_5261 <= icmp_ln173_13_fu_1932_p2;
        icmp_ln173_14_reg_5266 <= icmp_ln173_14_fu_1938_p2;
        icmp_ln173_15_reg_5271 <= icmp_ln173_15_fu_1944_p2;
        icmp_ln173_16_reg_5296 <= icmp_ln173_16_fu_2038_p2;
        icmp_ln173_17_reg_5301 <= icmp_ln173_17_fu_2044_p2;
        icmp_ln173_18_reg_5306 <= icmp_ln173_18_fu_2050_p2;
        icmp_ln173_19_reg_5311 <= icmp_ln173_19_fu_2056_p2;
        icmp_ln173_1_reg_5141 <= icmp_ln173_1_fu_1596_p2;
        icmp_ln173_20_reg_5336 <= icmp_ln173_20_fu_2150_p2;
        icmp_ln173_21_reg_5341 <= icmp_ln173_21_fu_2156_p2;
        icmp_ln173_22_reg_5346 <= icmp_ln173_22_fu_2162_p2;
        icmp_ln173_23_reg_5351 <= icmp_ln173_23_fu_2168_p2;
        icmp_ln173_24_reg_5376 <= icmp_ln173_24_fu_2262_p2;
        icmp_ln173_25_reg_5381 <= icmp_ln173_25_fu_2268_p2;
        icmp_ln173_26_reg_5386 <= icmp_ln173_26_fu_2274_p2;
        icmp_ln173_27_reg_5391 <= icmp_ln173_27_fu_2280_p2;
        icmp_ln173_28_reg_5416 <= icmp_ln173_28_fu_2374_p2;
        icmp_ln173_29_reg_5421 <= icmp_ln173_29_fu_2380_p2;
        icmp_ln173_2_reg_5146 <= icmp_ln173_2_fu_1602_p2;
        icmp_ln173_30_reg_5426 <= icmp_ln173_30_fu_2386_p2;
        icmp_ln173_31_reg_5431 <= icmp_ln173_31_fu_2392_p2;
        icmp_ln173_3_reg_5151 <= icmp_ln173_3_fu_1608_p2;
        icmp_ln173_4_reg_5176 <= icmp_ln173_4_fu_1702_p2;
        icmp_ln173_5_reg_5181 <= icmp_ln173_5_fu_1708_p2;
        icmp_ln173_6_reg_5186 <= icmp_ln173_6_fu_1714_p2;
        icmp_ln173_7_reg_5191 <= icmp_ln173_7_fu_1720_p2;
        icmp_ln173_8_reg_5216 <= icmp_ln173_8_fu_1814_p2;
        icmp_ln173_9_reg_5221 <= icmp_ln173_9_fu_1820_p2;
        icmp_ln173_reg_5136 <= icmp_ln173_fu_1590_p2;
        icmp_ln174_10_reg_5246 <= icmp_ln174_10_fu_1882_p2;
        icmp_ln174_11_reg_5251 <= icmp_ln174_11_fu_1888_p2;
        icmp_ln174_12_reg_5276 <= icmp_ln174_12_fu_1982_p2;
        icmp_ln174_13_reg_5281 <= icmp_ln174_13_fu_1988_p2;
        icmp_ln174_14_reg_5286 <= icmp_ln174_14_fu_1994_p2;
        icmp_ln174_15_reg_5291 <= icmp_ln174_15_fu_2000_p2;
        icmp_ln174_16_reg_5316 <= icmp_ln174_16_fu_2094_p2;
        icmp_ln174_17_reg_5321 <= icmp_ln174_17_fu_2100_p2;
        icmp_ln174_18_reg_5326 <= icmp_ln174_18_fu_2106_p2;
        icmp_ln174_19_reg_5331 <= icmp_ln174_19_fu_2112_p2;
        icmp_ln174_1_reg_5161 <= icmp_ln174_1_fu_1652_p2;
        icmp_ln174_20_reg_5356 <= icmp_ln174_20_fu_2206_p2;
        icmp_ln174_21_reg_5361 <= icmp_ln174_21_fu_2212_p2;
        icmp_ln174_22_reg_5366 <= icmp_ln174_22_fu_2218_p2;
        icmp_ln174_23_reg_5371 <= icmp_ln174_23_fu_2224_p2;
        icmp_ln174_24_reg_5396 <= icmp_ln174_24_fu_2318_p2;
        icmp_ln174_25_reg_5401 <= icmp_ln174_25_fu_2324_p2;
        icmp_ln174_26_reg_5406 <= icmp_ln174_26_fu_2330_p2;
        icmp_ln174_27_reg_5411 <= icmp_ln174_27_fu_2336_p2;
        icmp_ln174_28_reg_5436 <= icmp_ln174_28_fu_2430_p2;
        icmp_ln174_29_reg_5441 <= icmp_ln174_29_fu_2436_p2;
        icmp_ln174_2_reg_5166 <= icmp_ln174_2_fu_1658_p2;
        icmp_ln174_30_reg_5446 <= icmp_ln174_30_fu_2442_p2;
        icmp_ln174_31_reg_5451 <= icmp_ln174_31_fu_2448_p2;
        icmp_ln174_3_reg_5171 <= icmp_ln174_3_fu_1664_p2;
        icmp_ln174_4_reg_5196 <= icmp_ln174_4_fu_1758_p2;
        icmp_ln174_5_reg_5201 <= icmp_ln174_5_fu_1764_p2;
        icmp_ln174_6_reg_5206 <= icmp_ln174_6_fu_1770_p2;
        icmp_ln174_7_reg_5211 <= icmp_ln174_7_fu_1776_p2;
        icmp_ln174_8_reg_5236 <= icmp_ln174_8_fu_1870_p2;
        icmp_ln174_9_reg_5241 <= icmp_ln174_9_fu_1876_p2;
        icmp_ln174_reg_5156 <= icmp_ln174_fu_1646_p2;
        icmp_ln193_2_reg_5686 <= icmp_ln193_2_fu_4284_p2;
        icmp_ln193_3_reg_5691 <= icmp_ln193_3_fu_4290_p2;
        l2_0_reg_5657[31 : 16] <= l2_0_fu_4045_p3[31 : 16];
        l2_1_reg_5664[31 : 16] <= l2_1_fu_4134_p3[31 : 16];
        left_1_reg_5587[31 : 16] <= left_1_fu_3155_p3[31 : 16];
        left_2_reg_5601[31 : 16] <= left_2_fu_3333_p3[31 : 16];
        left_3_reg_5615[31 : 16] <= left_3_fu_3511_p3[31 : 16];
        left_reg_5573[31 : 16] <= left_fu_2977_p3[31 : 16];
        m0_1_reg_5475[31 : 16] <= m0_1_fu_2537_p3[31 : 16];
        m0_2_reg_5489[31 : 16] <= m0_2_fu_2591_p3[31 : 16];
        m0_3_reg_5503[31 : 16] <= m0_3_fu_2645_p3[31 : 16];
        m0_4_reg_5517[31 : 16] <= m0_4_fu_2699_p3[31 : 16];
        m0_5_reg_5531[31 : 16] <= m0_5_fu_2753_p3[31 : 16];
        m0_6_reg_5545[31 : 16] <= m0_6_fu_2807_p3[31 : 16];
        m0_7_reg_5559[31 : 16] <= m0_7_fu_2861_p3[31 : 16];
        m0_reg_5461[31 : 16] <= m0_fu_2483_p3[31 : 16];
        m1_1_reg_5482[31 : 16] <= m1_1_fu_2564_p3[31 : 16];
        m1_2_reg_5496[31 : 16] <= m1_2_fu_2618_p3[31 : 16];
        m1_3_reg_5510[31 : 16] <= m1_3_fu_2672_p3[31 : 16];
        m1_4_reg_5524[31 : 16] <= m1_4_fu_2726_p3[31 : 16];
        m1_5_reg_5538[31 : 16] <= m1_5_fu_2780_p3[31 : 16];
        m1_6_reg_5552[31 : 16] <= m1_6_fu_2834_p3[31 : 16];
        m1_7_reg_5566[31 : 16] <= m1_7_fu_2888_p3[31 : 16];
        m1_reg_5468[31 : 16] <= m1_fu_2510_p3[31 : 16];
        pmax_reg_5671[31 : 16] <= pmax_fu_4223_p3[31 : 16];
        right_1_reg_5594[31 : 16] <= right_1_fu_3244_p3[31 : 16];
        right_2_reg_5608[31 : 16] <= right_2_fu_3422_p3[31 : 16];
        right_3_reg_5622[31 : 16] <= right_3_fu_3600_p3[31 : 16];
        right_reg_5580[31 : 16] <= right_fu_3066_p3[31 : 16];
        select_ln184_1_reg_5636[31 : 16] <= select_ln184_1_fu_3778_p3[31 : 16];
        select_ln184_2_reg_5643[31 : 16] <= select_ln184_2_fu_3867_p3[31 : 16];
        select_ln184_3_reg_5650[31 : 16] <= select_ln184_3_fu_3956_p3[31 : 16];
        select_ln184_reg_5629[31 : 16] <= select_ln184_fu_3689_p3[31 : 16];
        trunc_ln2_reg_5456 <= {{i_reg_4418_pp0_iter1_reg[6:5]}};
        trunc_ln2_reg_5456_pp0_iter3_reg <= trunc_ln2_reg_5456;
        trunc_ln2_reg_5456_pp0_iter4_reg <= trunc_ln2_reg_5456_pp0_iter3_reg;
        trunc_ln2_reg_5456_pp0_iter5_reg <= trunc_ln2_reg_5456_pp0_iter4_reg;
        trunc_ln2_reg_5456_pp0_iter6_reg <= trunc_ln2_reg_5456_pp0_iter5_reg;
        trunc_ln2_reg_5456_pp0_iter7_reg <= trunc_ln2_reg_5456_pp0_iter6_reg;
        v_202_reg_4614_pp0_iter2_reg[31 : 16] <= v_202_reg_4614[31 : 16];
        v_203_reg_4631_pp0_iter2_reg[31 : 16] <= v_203_reg_4631[31 : 16];
        v_204_reg_4648_pp0_iter2_reg[31 : 16] <= v_204_reg_4648[31 : 16];
        v_205_reg_4665_pp0_iter2_reg[31 : 16] <= v_205_reg_4665[31 : 16];
        v_206_reg_4682_pp0_iter2_reg[31 : 16] <= v_206_reg_4682[31 : 16];
        v_207_reg_4699_pp0_iter2_reg[31 : 16] <= v_207_reg_4699[31 : 16];
        v_208_reg_4716_pp0_iter2_reg[31 : 16] <= v_208_reg_4716[31 : 16];
        v_209_reg_4733_pp0_iter2_reg[31 : 16] <= v_209_reg_4733[31 : 16];
        v_210_reg_4750_pp0_iter2_reg[31 : 16] <= v_210_reg_4750[31 : 16];
        v_211_reg_4767_pp0_iter2_reg[31 : 16] <= v_211_reg_4767[31 : 16];
        v_212_reg_4784_pp0_iter2_reg[31 : 16] <= v_212_reg_4784[31 : 16];
        v_213_reg_4801_pp0_iter2_reg[31 : 16] <= v_213_reg_4801[31 : 16];
        v_214_reg_4818_pp0_iter2_reg[31 : 16] <= v_214_reg_4818[31 : 16];
        v_215_reg_4835_pp0_iter2_reg[31 : 16] <= v_215_reg_4835[31 : 16];
        v_216_reg_4852_pp0_iter2_reg[31 : 16] <= v_216_reg_4852[31 : 16];
        v_217_reg_4869_pp0_iter2_reg[31 : 16] <= v_217_reg_4869[31 : 16];
        v_218_reg_4886_pp0_iter2_reg[31 : 16] <= v_218_reg_4886[31 : 16];
        v_219_reg_4903_pp0_iter2_reg[31 : 16] <= v_219_reg_4903[31 : 16];
        v_220_reg_4920_pp0_iter2_reg[31 : 16] <= v_220_reg_4920[31 : 16];
        v_221_reg_4937_pp0_iter2_reg[31 : 16] <= v_221_reg_4937[31 : 16];
        v_222_reg_4954_pp0_iter2_reg[31 : 16] <= v_222_reg_4954[31 : 16];
        v_223_reg_4971_pp0_iter2_reg[31 : 16] <= v_223_reg_4971[31 : 16];
        v_224_reg_4988_pp0_iter2_reg[31 : 16] <= v_224_reg_4988[31 : 16];
        v_225_reg_5005_pp0_iter2_reg[31 : 16] <= v_225_reg_5005[31 : 16];
        v_226_reg_5022_pp0_iter2_reg[31 : 16] <= v_226_reg_5022[31 : 16];
        v_227_reg_5039_pp0_iter2_reg[31 : 16] <= v_227_reg_5039[31 : 16];
        v_228_reg_5056_pp0_iter2_reg[31 : 16] <= v_228_reg_5056[31 : 16];
        v_229_reg_5073_pp0_iter2_reg[31 : 16] <= v_229_reg_5073[31 : 16];
        v_230_reg_5090_pp0_iter2_reg[31 : 16] <= v_230_reg_5090[31 : 16];
        v_231_reg_5107_pp0_iter2_reg[31 : 16] <= v_231_reg_5107[31 : 16];
        v_232_reg_5124_pp0_iter2_reg[31 : 16] <= v_232_reg_5124[31 : 16];
        v_reg_4597_pp0_iter2_reg[31 : 16] <= v_reg_4597[31 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        has_nan_1_reg_5131 <= has_nan_1_fu_1552_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln142_fu_813_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln142_reg_4423_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln142_reg_4423_pp0_iter2_reg == 1'd1))) begin
        ap_phi_mux_has_nan_phi_fu_586_p4 = has_nan_1_reg_5131;
    end else begin
        ap_phi_mux_has_nan_phi_fu_586_p4 = has_nan_reg_582;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i = 10'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_128;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd1) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_partial_maxes_1_load = pmax_reg_5671;
    end else begin
        ap_sig_allocacmp_partial_maxes_1_load = partial_maxes_1_fu_140;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd2) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_partial_maxes_2_load = pmax_reg_5671;
    end else begin
        ap_sig_allocacmp_partial_maxes_2_load = partial_maxes_2_fu_136;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd3) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_partial_maxes_3_load = pmax_reg_5671;
    end else begin
        ap_sig_allocacmp_partial_maxes_3_load = partial_maxes_3_fu_132;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd0) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_sig_allocacmp_partial_maxes_load = pmax_reg_5671;
    end else begin
        ap_sig_allocacmp_partial_maxes_load = partial_maxes_fu_144;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln142_reg_4423_pp0_iter6_reg == 1'd0))) begin
        max_val_2_out_ap_vld = 1'b1;
    end else begin
        max_val_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln142_reg_4423_pp0_iter6_reg == 1'd0))) begin
        max_val_4_out_ap_vld = 1'b1;
    end else begin
        max_val_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln142_reg_4423_pp0_iter6_reg == 1'd0))) begin
        max_val_6_out_ap_vld = 1'b1;
    end else begin
        max_val_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln142_reg_4423_pp0_iter6_reg == 1'd0))) begin
        max_val_out_ap_vld = 1'b1;
    end else begin
        max_val_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_ce1_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address0 = zext_ln155_1_fu_887_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_address1 = zext_ln155_fu_839_p1;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce0_local;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_ce1_local;

assign add_ln142_fu_907_p2 = (ap_sig_allocacmp_i + 10'd32);

assign add_ln154_1_fu_881_p2 = (zext_ln154_1_fu_877_p1 + mul_ln142);

assign add_ln154_fu_833_p2 = (zext_ln154_fu_829_p1 + mul_ln142);

assign and_ln173_10_fu_2741_p2 = (or_ln173_11_fu_2737_p2 & or_ln173_10_fu_2733_p2);

assign and_ln173_11_fu_2747_p2 = (grp_fu_697_p2 & and_ln173_10_fu_2741_p2);

assign and_ln173_12_fu_2795_p2 = (or_ln173_13_fu_2791_p2 & or_ln173_12_fu_2787_p2);

assign and_ln173_13_fu_2801_p2 = (grp_fu_705_p2 & and_ln173_12_fu_2795_p2);

assign and_ln173_14_fu_2849_p2 = (or_ln173_15_fu_2845_p2 & or_ln173_14_fu_2841_p2);

assign and_ln173_15_fu_2855_p2 = (grp_fu_713_p2 & and_ln173_14_fu_2849_p2);

assign and_ln173_1_fu_2477_p2 = (or_ln173_fu_2463_p2 & and_ln173_fu_2471_p2);

assign and_ln173_2_fu_2525_p2 = (or_ln173_3_fu_2521_p2 & or_ln173_2_fu_2517_p2);

assign and_ln173_3_fu_2531_p2 = (grp_fu_665_p2 & and_ln173_2_fu_2525_p2);

assign and_ln173_4_fu_2579_p2 = (or_ln173_5_fu_2575_p2 & or_ln173_4_fu_2571_p2);

assign and_ln173_5_fu_2585_p2 = (grp_fu_673_p2 & and_ln173_4_fu_2579_p2);

assign and_ln173_6_fu_2633_p2 = (or_ln173_7_fu_2629_p2 & or_ln173_6_fu_2625_p2);

assign and_ln173_7_fu_2639_p2 = (grp_fu_681_p2 & and_ln173_6_fu_2633_p2);

assign and_ln173_8_fu_2687_p2 = (or_ln173_9_fu_2683_p2 & or_ln173_8_fu_2679_p2);

assign and_ln173_9_fu_2693_p2 = (grp_fu_689_p2 & and_ln173_8_fu_2687_p2);

assign and_ln173_fu_2471_p2 = (or_ln173_1_fu_2467_p2 & grp_fu_657_p2);

assign and_ln174_10_fu_2768_p2 = (or_ln174_11_fu_2764_p2 & or_ln174_10_fu_2760_p2);

assign and_ln174_11_fu_2774_p2 = (grp_fu_701_p2 & and_ln174_10_fu_2768_p2);

assign and_ln174_12_fu_2822_p2 = (or_ln174_13_fu_2818_p2 & or_ln174_12_fu_2814_p2);

assign and_ln174_13_fu_2828_p2 = (grp_fu_709_p2 & and_ln174_12_fu_2822_p2);

assign and_ln174_14_fu_2876_p2 = (or_ln174_15_fu_2872_p2 & or_ln174_14_fu_2868_p2);

assign and_ln174_15_fu_2882_p2 = (grp_fu_717_p2 & and_ln174_14_fu_2876_p2);

assign and_ln174_1_fu_2504_p2 = (grp_fu_661_p2 & and_ln174_fu_2498_p2);

assign and_ln174_2_fu_2552_p2 = (or_ln174_3_fu_2548_p2 & or_ln174_2_fu_2544_p2);

assign and_ln174_3_fu_2558_p2 = (grp_fu_669_p2 & and_ln174_2_fu_2552_p2);

assign and_ln174_4_fu_2606_p2 = (or_ln174_5_fu_2602_p2 & or_ln174_4_fu_2598_p2);

assign and_ln174_5_fu_2612_p2 = (grp_fu_677_p2 & and_ln174_4_fu_2606_p2);

assign and_ln174_6_fu_2660_p2 = (or_ln174_7_fu_2656_p2 & or_ln174_6_fu_2652_p2);

assign and_ln174_7_fu_2666_p2 = (grp_fu_685_p2 & and_ln174_6_fu_2660_p2);

assign and_ln174_8_fu_2714_p2 = (or_ln174_9_fu_2710_p2 & or_ln174_8_fu_2706_p2);

assign and_ln174_9_fu_2720_p2 = (grp_fu_693_p2 & and_ln174_8_fu_2714_p2);

assign and_ln174_fu_2498_p2 = (or_ln174_fu_2490_p2 & or_ln174_1_fu_2494_p2);

assign and_ln175_10_fu_3410_p2 = (or_ln175_11_fu_3404_p2 & or_ln175_10_fu_3386_p2);

assign and_ln175_11_fu_3416_p2 = (grp_fu_741_p2 & and_ln175_10_fu_3410_p2);

assign and_ln175_12_fu_3499_p2 = (or_ln175_13_fu_3493_p2 & or_ln175_12_fu_3475_p2);

assign and_ln175_13_fu_3505_p2 = (grp_fu_745_p2 & and_ln175_12_fu_3499_p2);

assign and_ln175_14_fu_3588_p2 = (or_ln175_15_fu_3582_p2 & or_ln175_14_fu_3564_p2);

assign and_ln175_15_fu_3594_p2 = (grp_fu_749_p2 & and_ln175_14_fu_3588_p2);

assign and_ln175_1_fu_2971_p2 = (grp_fu_721_p2 & and_ln175_fu_2965_p2);

assign and_ln175_2_fu_3054_p2 = (or_ln175_3_fu_3048_p2 & or_ln175_2_fu_3030_p2);

assign and_ln175_3_fu_3060_p2 = (grp_fu_725_p2 & and_ln175_2_fu_3054_p2);

assign and_ln175_4_fu_3143_p2 = (or_ln175_5_fu_3137_p2 & or_ln175_4_fu_3119_p2);

assign and_ln175_5_fu_3149_p2 = (grp_fu_729_p2 & and_ln175_4_fu_3143_p2);

assign and_ln175_6_fu_3232_p2 = (or_ln175_7_fu_3226_p2 & or_ln175_6_fu_3208_p2);

assign and_ln175_7_fu_3238_p2 = (grp_fu_733_p2 & and_ln175_6_fu_3232_p2);

assign and_ln175_8_fu_3321_p2 = (or_ln175_9_fu_3315_p2 & or_ln175_8_fu_3297_p2);

assign and_ln175_9_fu_3327_p2 = (grp_fu_737_p2 & and_ln175_8_fu_3321_p2);

assign and_ln175_fu_2965_p2 = (or_ln175_fu_2941_p2 & or_ln175_1_fu_2959_p2);

assign and_ln184_1_fu_3683_p2 = (grp_fu_753_p2 & and_ln184_fu_3677_p2);

assign and_ln184_2_fu_3766_p2 = (or_ln184_3_fu_3760_p2 & or_ln184_2_fu_3742_p2);

assign and_ln184_3_fu_3772_p2 = (grp_fu_757_p2 & and_ln184_2_fu_3766_p2);

assign and_ln184_4_fu_3855_p2 = (or_ln184_5_fu_3849_p2 & or_ln184_4_fu_3831_p2);

assign and_ln184_5_fu_3861_p2 = (grp_fu_761_p2 & and_ln184_4_fu_3855_p2);

assign and_ln184_6_fu_3944_p2 = (or_ln184_7_fu_3938_p2 & or_ln184_6_fu_3920_p2);

assign and_ln184_7_fu_3950_p2 = (grp_fu_765_p2 & and_ln184_6_fu_3944_p2);

assign and_ln184_fu_3677_p2 = (or_ln184_fu_3653_p2 & or_ln184_1_fu_3671_p2);

assign and_ln187_1_fu_4039_p2 = (grp_fu_769_p2 & and_ln187_fu_4033_p2);

assign and_ln187_fu_4033_p2 = (or_ln187_fu_4009_p2 & or_ln187_1_fu_4027_p2);

assign and_ln188_1_fu_4128_p2 = (grp_fu_773_p2 & and_ln188_fu_4122_p2);

assign and_ln188_fu_4122_p2 = (or_ln188_fu_4098_p2 & or_ln188_1_fu_4116_p2);

assign and_ln189_1_fu_4217_p2 = (grp_fu_777_p2 & and_ln189_fu_4211_p2);

assign and_ln189_fu_4211_p2 = (or_ln189_fu_4187_p2 & or_ln189_1_fu_4205_p2);

assign and_ln193_1_fu_4341_p2 = (grp_fu_781_p2 & and_ln193_fu_4335_p2);

assign and_ln193_fu_4335_p2 = (or_ln193_fu_4325_p2 & or_ln193_1_fu_4331_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3647 = ((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd1) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_condition_3651 = ((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd2) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_condition_3655 = ((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd3) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

always @ (*) begin
    ap_condition_3659 = ((1'd1 == and_ln193_1_fu_4341_p2) & (trunc_ln2_reg_5456_pp0_iter7_reg == 2'd0) & (has_nan_1_reg_5131_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln175_10_fu_3340_p1 = m0_5_reg_5531;

assign bitcast_ln175_11_fu_3357_p1 = m1_5_reg_5538;

assign bitcast_ln175_12_fu_3429_p1 = m0_6_reg_5545;

assign bitcast_ln175_13_fu_3446_p1 = m1_6_reg_5552;

assign bitcast_ln175_14_fu_3518_p1 = m0_7_reg_5559;

assign bitcast_ln175_15_fu_3535_p1 = m1_7_reg_5566;

assign bitcast_ln175_1_fu_2912_p1 = m1_reg_5468;

assign bitcast_ln175_2_fu_2984_p1 = m0_1_reg_5475;

assign bitcast_ln175_3_fu_3001_p1 = m1_1_reg_5482;

assign bitcast_ln175_4_fu_3073_p1 = m0_2_reg_5489;

assign bitcast_ln175_5_fu_3090_p1 = m1_2_reg_5496;

assign bitcast_ln175_6_fu_3162_p1 = m0_3_reg_5503;

assign bitcast_ln175_7_fu_3179_p1 = m1_3_reg_5510;

assign bitcast_ln175_8_fu_3251_p1 = m0_4_reg_5517;

assign bitcast_ln175_9_fu_3268_p1 = m1_4_reg_5524;

assign bitcast_ln175_fu_2895_p1 = m0_reg_5461;

assign bitcast_ln184_1_fu_3624_p1 = right_reg_5580;

assign bitcast_ln184_2_fu_3696_p1 = left_1_reg_5587;

assign bitcast_ln184_3_fu_3713_p1 = right_1_reg_5594;

assign bitcast_ln184_4_fu_3785_p1 = left_2_reg_5601;

assign bitcast_ln184_5_fu_3802_p1 = right_2_reg_5608;

assign bitcast_ln184_6_fu_3874_p1 = left_3_reg_5615;

assign bitcast_ln184_7_fu_3891_p1 = right_3_reg_5622;

assign bitcast_ln184_fu_3607_p1 = left_reg_5573;

assign bitcast_ln187_1_fu_3980_p1 = select_ln184_1_reg_5636;

assign bitcast_ln187_fu_3963_p1 = select_ln184_reg_5629;

assign bitcast_ln188_1_fu_4069_p1 = select_ln184_3_reg_5650;

assign bitcast_ln188_fu_4052_p1 = select_ln184_2_reg_5643;

assign bitcast_ln189_1_fu_4158_p1 = l2_1_reg_5664;

assign bitcast_ln189_fu_4141_p1 = l2_0_reg_5657;

assign bitcast_ln193_1_fu_4266_p1 = tmp_57_fu_4242_p11;

assign bitcast_ln193_fu_4296_p1 = pmax_reg_5671;

assign grp_fu_1345_p_ce = 1'b1;

assign grp_fu_1345_p_din0 = v_230_fu_1423_p1;

assign grp_fu_1345_p_din1 = v_231_fu_1440_p1;

assign grp_fu_1345_p_opcode = 5'd8;

assign grp_fu_2788_p_ce = 1'b1;

assign grp_fu_2788_p_din0 = v_229_fu_1406_p1;

assign grp_fu_2788_p_din1 = v_228_fu_1389_p1;

assign grp_fu_2788_p_opcode = 5'd8;

assign grp_fu_2792_p_ce = 1'b1;

assign grp_fu_2792_p_din0 = v_225_fu_1338_p1;

assign grp_fu_2792_p_din1 = v_224_fu_1321_p1;

assign grp_fu_2792_p_opcode = 5'd8;

assign grp_fu_2796_p_ce = 1'b1;

assign grp_fu_2796_p_din0 = v_227_fu_1372_p1;

assign grp_fu_2796_p_din1 = v_226_fu_1355_p1;

assign grp_fu_2796_p_opcode = 5'd8;

assign grp_fu_2800_p_ce = 1'b1;

assign grp_fu_2800_p_din0 = v_217_fu_1202_p1;

assign grp_fu_2800_p_din1 = v_216_fu_1185_p1;

assign grp_fu_2800_p_opcode = 5'd8;

assign grp_fu_2804_p_ce = 1'b1;

assign grp_fu_2804_p_din0 = v_219_fu_1236_p1;

assign grp_fu_2804_p_din1 = v_218_fu_1219_p1;

assign grp_fu_2804_p_opcode = 5'd8;

assign grp_fu_2808_p_ce = 1'b1;

assign grp_fu_2808_p_din0 = v_221_fu_1270_p1;

assign grp_fu_2808_p_din1 = v_220_fu_1253_p1;

assign grp_fu_2808_p_opcode = 5'd8;

assign grp_fu_2812_p_ce = 1'b1;

assign grp_fu_2812_p_din0 = v_223_fu_1304_p1;

assign grp_fu_2812_p_din1 = v_222_fu_1287_p1;

assign grp_fu_2812_p_opcode = 5'd8;

assign grp_fu_2816_p_ce = 1'b1;

assign grp_fu_2816_p_din0 = v_fu_930_p1;

assign grp_fu_2816_p_din1 = v_203_fu_964_p1;

assign grp_fu_2816_p_opcode = 5'd8;

assign grp_fu_2820_p_ce = 1'b1;

assign grp_fu_2820_p_din0 = v_202_fu_947_p1;

assign grp_fu_2820_p_din1 = v_205_fu_998_p1;

assign grp_fu_2820_p_opcode = 5'd8;

assign grp_fu_2824_p_ce = 1'b1;

assign grp_fu_2824_p_din0 = v_204_fu_981_p1;

assign grp_fu_2824_p_din1 = v_207_fu_1032_p1;

assign grp_fu_2824_p_opcode = 5'd8;

assign grp_fu_2828_p_ce = 1'b1;

assign grp_fu_2828_p_din0 = v_206_fu_1015_p1;

assign grp_fu_2828_p_din1 = v_209_fu_1066_p1;

assign grp_fu_2828_p_opcode = 5'd8;

assign grp_fu_2832_p_ce = 1'b1;

assign grp_fu_2832_p_din0 = v_208_fu_1049_p1;

assign grp_fu_2832_p_din1 = v_211_fu_1100_p1;

assign grp_fu_2832_p_opcode = 5'd8;

assign grp_fu_2836_p_ce = 1'b1;

assign grp_fu_2836_p_din0 = v_210_fu_1083_p1;

assign grp_fu_2836_p_din1 = v_213_fu_1134_p1;

assign grp_fu_2836_p_opcode = 5'd8;

assign grp_fu_2840_p_ce = 1'b1;

assign grp_fu_2840_p_din0 = v_212_fu_1117_p1;

assign grp_fu_2840_p_din1 = v_215_fu_1168_p1;

assign grp_fu_2840_p_opcode = 5'd8;

assign grp_fu_2844_p_ce = 1'b1;

assign grp_fu_2844_p_din0 = v_214_fu_1151_p1;

assign grp_fu_2844_p_din1 = v_232_fu_1457_p1;

assign grp_fu_2844_p_opcode = 5'd8;

assign grp_fu_721_p0 = ((and_ln173_1_fu_2477_p2[0:0] == 1'b1) ? v_reg_4597_pp0_iter2_reg : v_202_reg_4614_pp0_iter2_reg);

assign grp_fu_721_p1 = ((and_ln174_1_fu_2504_p2[0:0] == 1'b1) ? v_203_reg_4631_pp0_iter2_reg : v_204_reg_4648_pp0_iter2_reg);

assign grp_fu_725_p0 = ((and_ln173_3_fu_2531_p2[0:0] == 1'b1) ? v_205_reg_4665_pp0_iter2_reg : v_206_reg_4682_pp0_iter2_reg);

assign grp_fu_725_p1 = ((and_ln174_3_fu_2558_p2[0:0] == 1'b1) ? v_207_reg_4699_pp0_iter2_reg : v_208_reg_4716_pp0_iter2_reg);

assign grp_fu_729_p0 = ((and_ln173_5_fu_2585_p2[0:0] == 1'b1) ? v_209_reg_4733_pp0_iter2_reg : v_210_reg_4750_pp0_iter2_reg);

assign grp_fu_729_p1 = ((and_ln174_5_fu_2612_p2[0:0] == 1'b1) ? v_211_reg_4767_pp0_iter2_reg : v_212_reg_4784_pp0_iter2_reg);

assign grp_fu_733_p0 = ((and_ln173_7_fu_2639_p2[0:0] == 1'b1) ? v_213_reg_4801_pp0_iter2_reg : v_214_reg_4818_pp0_iter2_reg);

assign grp_fu_733_p1 = ((and_ln174_7_fu_2666_p2[0:0] == 1'b1) ? v_215_reg_4835_pp0_iter2_reg : v_216_reg_4852_pp0_iter2_reg);

assign grp_fu_737_p0 = ((and_ln173_9_fu_2693_p2[0:0] == 1'b1) ? v_217_reg_4869_pp0_iter2_reg : v_218_reg_4886_pp0_iter2_reg);

assign grp_fu_737_p1 = ((and_ln174_9_fu_2720_p2[0:0] == 1'b1) ? v_219_reg_4903_pp0_iter2_reg : v_220_reg_4920_pp0_iter2_reg);

assign grp_fu_741_p0 = ((and_ln173_11_fu_2747_p2[0:0] == 1'b1) ? v_221_reg_4937_pp0_iter2_reg : v_222_reg_4954_pp0_iter2_reg);

assign grp_fu_741_p1 = ((and_ln174_11_fu_2774_p2[0:0] == 1'b1) ? v_223_reg_4971_pp0_iter2_reg : v_224_reg_4988_pp0_iter2_reg);

assign grp_fu_745_p0 = ((and_ln173_13_fu_2801_p2[0:0] == 1'b1) ? v_225_reg_5005_pp0_iter2_reg : v_226_reg_5022_pp0_iter2_reg);

assign grp_fu_745_p1 = ((and_ln174_13_fu_2828_p2[0:0] == 1'b1) ? v_227_reg_5039_pp0_iter2_reg : v_228_reg_5056_pp0_iter2_reg);

assign grp_fu_749_p0 = ((and_ln173_15_fu_2855_p2[0:0] == 1'b1) ? v_229_reg_5073_pp0_iter2_reg : v_230_reg_5090_pp0_iter2_reg);

assign grp_fu_749_p1 = ((and_ln174_15_fu_2882_p2[0:0] == 1'b1) ? v_231_reg_5107_pp0_iter2_reg : v_232_reg_5124_pp0_iter2_reg);

assign grp_fu_753_p0 = ((and_ln175_1_fu_2971_p2[0:0] == 1'b1) ? m0_reg_5461 : m1_reg_5468);

assign grp_fu_753_p1 = ((and_ln175_3_fu_3060_p2[0:0] == 1'b1) ? m0_1_reg_5475 : m1_1_reg_5482);

assign grp_fu_757_p0 = ((and_ln175_5_fu_3149_p2[0:0] == 1'b1) ? m0_2_reg_5489 : m1_2_reg_5496);

assign grp_fu_757_p1 = ((and_ln175_7_fu_3238_p2[0:0] == 1'b1) ? m0_3_reg_5503 : m1_3_reg_5510);

assign grp_fu_761_p0 = ((and_ln175_9_fu_3327_p2[0:0] == 1'b1) ? m0_4_reg_5517 : m1_4_reg_5524);

assign grp_fu_761_p1 = ((and_ln175_11_fu_3416_p2[0:0] == 1'b1) ? m0_5_reg_5531 : m1_5_reg_5538);

assign grp_fu_765_p0 = ((and_ln175_13_fu_3505_p2[0:0] == 1'b1) ? m0_6_reg_5545 : m1_6_reg_5552);

assign grp_fu_765_p1 = ((and_ln175_15_fu_3594_p2[0:0] == 1'b1) ? m0_7_reg_5559 : m1_7_reg_5566);

assign grp_fu_769_p0 = ((and_ln184_1_fu_3683_p2[0:0] == 1'b1) ? left_reg_5573 : right_reg_5580);

assign grp_fu_769_p1 = ((and_ln184_3_fu_3772_p2[0:0] == 1'b1) ? left_1_reg_5587 : right_1_reg_5594);

assign grp_fu_773_p0 = ((and_ln184_5_fu_3861_p2[0:0] == 1'b1) ? left_2_reg_5601 : right_2_reg_5608);

assign grp_fu_773_p1 = ((and_ln184_7_fu_3950_p2[0:0] == 1'b1) ? left_3_reg_5615 : right_3_reg_5622);

assign grp_fu_777_p0 = ((and_ln187_1_fu_4039_p2[0:0] == 1'b1) ? select_ln184_reg_5629 : select_ln184_1_reg_5636);

assign grp_fu_777_p1 = ((and_ln188_1_fu_4128_p2[0:0] == 1'b1) ? select_ln184_2_reg_5643 : select_ln184_3_reg_5650);

assign grp_fu_781_p0 = ((and_ln189_1_fu_4217_p2[0:0] == 1'b1) ? l2_0_reg_5657 : l2_1_reg_5664);

assign has_nan_1_fu_1552_p2 = (or_ln156_14_fu_1546_p2 | ap_phi_mux_has_nan_phi_fu_586_p4);

assign icmp_ln142_fu_813_p2 = ((ap_sig_allocacmp_i < 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln173_10_fu_1826_p2 = ((tmp_188_fu_1798_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_11_fu_1832_p2 = ((trunc_ln173_5_fu_1807_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_12_fu_1926_p2 = ((tmp_196_fu_1894_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_13_fu_1932_p2 = ((trunc_ln173_6_fu_1903_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_14_fu_1938_p2 = ((tmp_197_fu_1910_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_15_fu_1944_p2 = ((trunc_ln173_7_fu_1919_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_16_fu_2038_p2 = ((tmp_205_fu_2006_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_17_fu_2044_p2 = ((trunc_ln173_8_fu_2015_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_18_fu_2050_p2 = ((tmp_206_fu_2022_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_19_fu_2056_p2 = ((trunc_ln173_9_fu_2031_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_1_fu_1596_p2 = ((trunc_ln_fu_1567_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_20_fu_2150_p2 = ((tmp_214_fu_2118_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_21_fu_2156_p2 = ((trunc_ln173_s_fu_2127_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_22_fu_2162_p2 = ((tmp_215_fu_2134_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_23_fu_2168_p2 = ((trunc_ln173_10_fu_2143_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_24_fu_2262_p2 = ((tmp_223_fu_2230_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_25_fu_2268_p2 = ((trunc_ln173_11_fu_2239_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_26_fu_2274_p2 = ((tmp_224_fu_2246_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_27_fu_2280_p2 = ((trunc_ln173_12_fu_2255_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_28_fu_2374_p2 = ((tmp_232_fu_2342_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_29_fu_2380_p2 = ((trunc_ln173_13_fu_2351_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_2_fu_1602_p2 = ((tmp_170_fu_1574_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_30_fu_2386_p2 = ((tmp_233_fu_2358_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_31_fu_2392_p2 = ((trunc_ln173_14_fu_2367_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_3_fu_1608_p2 = ((trunc_ln173_1_fu_1583_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_4_fu_1702_p2 = ((tmp_178_fu_1670_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_5_fu_1708_p2 = ((trunc_ln173_2_fu_1679_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_6_fu_1714_p2 = ((tmp_179_fu_1686_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_7_fu_1720_p2 = ((trunc_ln173_3_fu_1695_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_8_fu_1814_p2 = ((tmp_187_fu_1782_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln173_9_fu_1820_p2 = ((trunc_ln173_4_fu_1791_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1590_p2 = ((tmp_169_fu_1558_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_10_fu_1882_p2 = ((tmp_191_fu_1854_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_11_fu_1888_p2 = ((trunc_ln174_5_fu_1863_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_12_fu_1982_p2 = ((tmp_199_fu_1950_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_13_fu_1988_p2 = ((trunc_ln174_6_fu_1959_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_14_fu_1994_p2 = ((tmp_200_fu_1966_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_15_fu_2000_p2 = ((trunc_ln174_7_fu_1975_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_16_fu_2094_p2 = ((tmp_208_fu_2062_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_17_fu_2100_p2 = ((trunc_ln174_8_fu_2071_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_18_fu_2106_p2 = ((tmp_209_fu_2078_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_19_fu_2112_p2 = ((trunc_ln174_9_fu_2087_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_1_fu_1652_p2 = ((trunc_ln1_fu_1623_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_20_fu_2206_p2 = ((tmp_217_fu_2174_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_21_fu_2212_p2 = ((trunc_ln174_s_fu_2183_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_22_fu_2218_p2 = ((tmp_218_fu_2190_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_23_fu_2224_p2 = ((trunc_ln174_10_fu_2199_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_24_fu_2318_p2 = ((tmp_226_fu_2286_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_25_fu_2324_p2 = ((trunc_ln174_11_fu_2295_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_26_fu_2330_p2 = ((tmp_227_fu_2302_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_27_fu_2336_p2 = ((trunc_ln174_12_fu_2311_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_28_fu_2430_p2 = ((tmp_235_fu_2398_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_29_fu_2436_p2 = ((trunc_ln174_13_fu_2407_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_2_fu_1658_p2 = ((tmp_173_fu_1630_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_30_fu_2442_p2 = ((tmp_236_fu_2414_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_31_fu_2448_p2 = ((trunc_ln174_14_fu_2423_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_3_fu_1664_p2 = ((trunc_ln174_1_fu_1639_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_4_fu_1758_p2 = ((tmp_181_fu_1726_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_5_fu_1764_p2 = ((trunc_ln174_2_fu_1735_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_6_fu_1770_p2 = ((tmp_182_fu_1742_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_7_fu_1776_p2 = ((trunc_ln174_3_fu_1751_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_8_fu_1870_p2 = ((tmp_190_fu_1838_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln174_9_fu_1876_p2 = ((trunc_ln174_4_fu_1847_p3 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_1646_p2 = ((tmp_172_fu_1614_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_10_fu_3125_p2 = ((tmp_194_fu_3093_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_11_fu_3131_p2 = ((trunc_ln175_5_fu_3103_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_12_fu_3196_p2 = ((tmp_202_fu_3165_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_13_fu_3202_p2 = ((trunc_ln175_6_fu_3175_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_14_fu_3214_p2 = ((tmp_203_fu_3182_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_15_fu_3220_p2 = ((trunc_ln175_7_fu_3192_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_16_fu_3285_p2 = ((tmp_211_fu_3254_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_17_fu_3291_p2 = ((trunc_ln175_8_fu_3264_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_18_fu_3303_p2 = ((tmp_212_fu_3271_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_19_fu_3309_p2 = ((trunc_ln175_9_fu_3281_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_1_fu_2935_p2 = ((trunc_ln175_fu_2908_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_20_fu_3374_p2 = ((tmp_220_fu_3343_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_21_fu_3380_p2 = ((trunc_ln175_10_fu_3353_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_22_fu_3392_p2 = ((tmp_221_fu_3360_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_23_fu_3398_p2 = ((trunc_ln175_11_fu_3370_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_24_fu_3463_p2 = ((tmp_229_fu_3432_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_25_fu_3469_p2 = ((trunc_ln175_12_fu_3442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_26_fu_3481_p2 = ((tmp_230_fu_3449_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_27_fu_3487_p2 = ((trunc_ln175_13_fu_3459_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_28_fu_3552_p2 = ((tmp_238_fu_3521_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_29_fu_3558_p2 = ((trunc_ln175_14_fu_3531_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_2_fu_2947_p2 = ((tmp_176_fu_2915_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_30_fu_3570_p2 = ((tmp_239_fu_3538_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_31_fu_3576_p2 = ((trunc_ln175_15_fu_3548_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_3_fu_2953_p2 = ((trunc_ln175_1_fu_2925_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_4_fu_3018_p2 = ((tmp_184_fu_2987_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_5_fu_3024_p2 = ((trunc_ln175_2_fu_2997_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_6_fu_3036_p2 = ((tmp_185_fu_3004_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_7_fu_3042_p2 = ((trunc_ln175_3_fu_3014_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_8_fu_3107_p2 = ((tmp_193_fu_3076_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln175_9_fu_3113_p2 = ((trunc_ln175_4_fu_3086_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln175_fu_2929_p2 = ((tmp_175_fu_2898_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_10_fu_3837_p2 = ((tmp_248_fu_3805_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_11_fu_3843_p2 = ((trunc_ln184_5_fu_3815_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_12_fu_3908_p2 = ((tmp_250_fu_3877_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_13_fu_3914_p2 = ((trunc_ln184_6_fu_3887_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_14_fu_3926_p2 = ((tmp_251_fu_3894_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_15_fu_3932_p2 = ((trunc_ln184_7_fu_3904_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_1_fu_3647_p2 = ((trunc_ln184_fu_3620_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_2_fu_3659_p2 = ((tmp_242_fu_3627_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_3_fu_3665_p2 = ((trunc_ln184_1_fu_3637_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_4_fu_3730_p2 = ((tmp_244_fu_3699_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_5_fu_3736_p2 = ((trunc_ln184_2_fu_3709_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_6_fu_3748_p2 = ((tmp_245_fu_3716_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_7_fu_3754_p2 = ((trunc_ln184_3_fu_3726_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_8_fu_3819_p2 = ((tmp_247_fu_3788_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln184_9_fu_3825_p2 = ((trunc_ln184_4_fu_3798_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_3641_p2 = ((tmp_241_fu_3610_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln187_1_fu_4003_p2 = ((trunc_ln187_fu_3976_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln187_2_fu_4015_p2 = ((tmp_254_fu_3983_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln187_3_fu_4021_p2 = ((trunc_ln187_1_fu_3993_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln187_fu_3997_p2 = ((tmp_253_fu_3966_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln188_1_fu_4092_p2 = ((trunc_ln188_fu_4065_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_2_fu_4104_p2 = ((tmp_257_fu_4072_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln188_3_fu_4110_p2 = ((trunc_ln188_1_fu_4082_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_4086_p2 = ((tmp_256_fu_4055_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_1_fu_4181_p2 = ((trunc_ln189_fu_4154_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_2_fu_4193_p2 = ((tmp_260_fu_4161_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln189_3_fu_4199_p2 = ((trunc_ln189_1_fu_4171_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln189_fu_4175_p2 = ((tmp_259_fu_4144_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln193_1_fu_4319_p2 = ((trunc_ln193_fu_4309_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_2_fu_4284_p2 = ((tmp_263_fu_4270_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln193_3_fu_4290_p2 = ((trunc_ln193_1_fu_4280_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_4313_p2 = ((tmp_262_fu_4299_p4 != 8'd255) ? 1'b1 : 1'b0);

assign l2_0_fu_4045_p3 = ((and_ln187_1_fu_4039_p2[0:0] == 1'b1) ? select_ln184_reg_5629 : select_ln184_1_reg_5636);

assign l2_1_fu_4134_p3 = ((and_ln188_1_fu_4128_p2[0:0] == 1'b1) ? select_ln184_2_reg_5643 : select_ln184_3_reg_5650);

assign left_1_fu_3155_p3 = ((and_ln175_5_fu_3149_p2[0:0] == 1'b1) ? m0_2_reg_5489 : m1_2_reg_5496);

assign left_2_fu_3333_p3 = ((and_ln175_9_fu_3327_p2[0:0] == 1'b1) ? m0_4_reg_5517 : m1_4_reg_5524);

assign left_3_fu_3511_p3 = ((and_ln175_13_fu_3505_p2[0:0] == 1'b1) ? m0_6_reg_5545 : m1_6_reg_5552);

assign left_fu_2977_p3 = ((and_ln175_1_fu_2971_p2[0:0] == 1'b1) ? m0_reg_5461 : m1_reg_5468);

assign lshr_ln_fu_819_p4 = {{ap_sig_allocacmp_i[9:4]}};

assign m0_1_fu_2537_p3 = ((and_ln173_3_fu_2531_p2[0:0] == 1'b1) ? v_205_reg_4665_pp0_iter2_reg : v_206_reg_4682_pp0_iter2_reg);

assign m0_2_fu_2591_p3 = ((and_ln173_5_fu_2585_p2[0:0] == 1'b1) ? v_209_reg_4733_pp0_iter2_reg : v_210_reg_4750_pp0_iter2_reg);

assign m0_3_fu_2645_p3 = ((and_ln173_7_fu_2639_p2[0:0] == 1'b1) ? v_213_reg_4801_pp0_iter2_reg : v_214_reg_4818_pp0_iter2_reg);

assign m0_4_fu_2699_p3 = ((and_ln173_9_fu_2693_p2[0:0] == 1'b1) ? v_217_reg_4869_pp0_iter2_reg : v_218_reg_4886_pp0_iter2_reg);

assign m0_5_fu_2753_p3 = ((and_ln173_11_fu_2747_p2[0:0] == 1'b1) ? v_221_reg_4937_pp0_iter2_reg : v_222_reg_4954_pp0_iter2_reg);

assign m0_6_fu_2807_p3 = ((and_ln173_13_fu_2801_p2[0:0] == 1'b1) ? v_225_reg_5005_pp0_iter2_reg : v_226_reg_5022_pp0_iter2_reg);

assign m0_7_fu_2861_p3 = ((and_ln173_15_fu_2855_p2[0:0] == 1'b1) ? v_229_reg_5073_pp0_iter2_reg : v_230_reg_5090_pp0_iter2_reg);

assign m0_fu_2483_p3 = ((and_ln173_1_fu_2477_p2[0:0] == 1'b1) ? v_reg_4597_pp0_iter2_reg : v_202_reg_4614_pp0_iter2_reg);

assign m1_1_fu_2564_p3 = ((and_ln174_3_fu_2558_p2[0:0] == 1'b1) ? v_207_reg_4699_pp0_iter2_reg : v_208_reg_4716_pp0_iter2_reg);

assign m1_2_fu_2618_p3 = ((and_ln174_5_fu_2612_p2[0:0] == 1'b1) ? v_211_reg_4767_pp0_iter2_reg : v_212_reg_4784_pp0_iter2_reg);

assign m1_3_fu_2672_p3 = ((and_ln174_7_fu_2666_p2[0:0] == 1'b1) ? v_215_reg_4835_pp0_iter2_reg : v_216_reg_4852_pp0_iter2_reg);

assign m1_4_fu_2726_p3 = ((and_ln174_9_fu_2720_p2[0:0] == 1'b1) ? v_219_reg_4903_pp0_iter2_reg : v_220_reg_4920_pp0_iter2_reg);

assign m1_5_fu_2780_p3 = ((and_ln174_11_fu_2774_p2[0:0] == 1'b1) ? v_223_reg_4971_pp0_iter2_reg : v_224_reg_4988_pp0_iter2_reg);

assign m1_6_fu_2834_p3 = ((and_ln174_13_fu_2828_p2[0:0] == 1'b1) ? v_227_reg_5039_pp0_iter2_reg : v_228_reg_5056_pp0_iter2_reg);

assign m1_7_fu_2888_p3 = ((and_ln174_15_fu_2882_p2[0:0] == 1'b1) ? v_231_reg_5107_pp0_iter2_reg : v_232_reg_5124_pp0_iter2_reg);

assign m1_fu_2510_p3 = ((and_ln174_1_fu_2504_p2[0:0] == 1'b1) ? v_203_reg_4631_pp0_iter2_reg : v_204_reg_4648_pp0_iter2_reg);

assign max_val_2_out = partial_maxes_1_fu_140;

assign max_val_4_out = partial_maxes_2_fu_136;

assign max_val_6_out = partial_maxes_3_fu_132;

assign max_val_out = partial_maxes_fu_144;

assign or_ln156_10_fu_1522_p2 = (grp_fu_2836_p_dout0 | grp_fu_2832_p_dout0);

assign or_ln156_11_fu_1528_p2 = (grp_fu_2844_p_dout0 | grp_fu_2840_p_dout0);

assign or_ln156_12_fu_1534_p2 = (or_ln156_11_fu_1528_p2 | or_ln156_10_fu_1522_p2);

assign or_ln156_13_fu_1540_p2 = (or_ln156_9_fu_1516_p2 | or_ln156_12_fu_1534_p2);

assign or_ln156_14_fu_1546_p2 = (or_ln156_6_fu_1498_p2 | or_ln156_13_fu_1540_p2);

assign or_ln156_1_fu_1468_p2 = (grp_fu_2796_p_dout0 | grp_fu_2792_p_dout0);

assign or_ln156_2_fu_1474_p2 = (or_ln156_fu_1462_p2 | or_ln156_1_fu_1468_p2);

assign or_ln156_3_fu_1480_p2 = (grp_fu_2804_p_dout0 | grp_fu_2800_p_dout0);

assign or_ln156_4_fu_1486_p2 = (grp_fu_2812_p_dout0 | grp_fu_2808_p_dout0);

assign or_ln156_5_fu_1492_p2 = (or_ln156_4_fu_1486_p2 | or_ln156_3_fu_1480_p2);

assign or_ln156_6_fu_1498_p2 = (or_ln156_5_fu_1492_p2 | or_ln156_2_fu_1474_p2);

assign or_ln156_7_fu_1504_p2 = (grp_fu_2820_p_dout0 | grp_fu_2816_p_dout0);

assign or_ln156_8_fu_1510_p2 = (grp_fu_2828_p_dout0 | grp_fu_2824_p_dout0);

assign or_ln156_9_fu_1516_p2 = (or_ln156_8_fu_1510_p2 | or_ln156_7_fu_1504_p2);

assign or_ln156_fu_1462_p2 = (grp_fu_2788_p_dout0 | grp_fu_1345_p_dout0);

assign or_ln173_10_fu_2733_p2 = (icmp_ln173_21_reg_5341 | icmp_ln173_20_reg_5336);

assign or_ln173_11_fu_2737_p2 = (icmp_ln173_23_reg_5351 | icmp_ln173_22_reg_5346);

assign or_ln173_12_fu_2787_p2 = (icmp_ln173_25_reg_5381 | icmp_ln173_24_reg_5376);

assign or_ln173_13_fu_2791_p2 = (icmp_ln173_27_reg_5391 | icmp_ln173_26_reg_5386);

assign or_ln173_14_fu_2841_p2 = (icmp_ln173_29_reg_5421 | icmp_ln173_28_reg_5416);

assign or_ln173_15_fu_2845_p2 = (icmp_ln173_31_reg_5431 | icmp_ln173_30_reg_5426);

assign or_ln173_1_fu_2467_p2 = (icmp_ln173_3_reg_5151 | icmp_ln173_2_reg_5146);

assign or_ln173_2_fu_2517_p2 = (icmp_ln173_5_reg_5181 | icmp_ln173_4_reg_5176);

assign or_ln173_3_fu_2521_p2 = (icmp_ln173_7_reg_5191 | icmp_ln173_6_reg_5186);

assign or_ln173_4_fu_2571_p2 = (icmp_ln173_9_reg_5221 | icmp_ln173_8_reg_5216);

assign or_ln173_5_fu_2575_p2 = (icmp_ln173_11_reg_5231 | icmp_ln173_10_reg_5226);

assign or_ln173_6_fu_2625_p2 = (icmp_ln173_13_reg_5261 | icmp_ln173_12_reg_5256);

assign or_ln173_7_fu_2629_p2 = (icmp_ln173_15_reg_5271 | icmp_ln173_14_reg_5266);

assign or_ln173_8_fu_2679_p2 = (icmp_ln173_17_reg_5301 | icmp_ln173_16_reg_5296);

assign or_ln173_9_fu_2683_p2 = (icmp_ln173_19_reg_5311 | icmp_ln173_18_reg_5306);

assign or_ln173_fu_2463_p2 = (icmp_ln173_reg_5136 | icmp_ln173_1_reg_5141);

assign or_ln174_10_fu_2760_p2 = (icmp_ln174_21_reg_5361 | icmp_ln174_20_reg_5356);

assign or_ln174_11_fu_2764_p2 = (icmp_ln174_23_reg_5371 | icmp_ln174_22_reg_5366);

assign or_ln174_12_fu_2814_p2 = (icmp_ln174_25_reg_5401 | icmp_ln174_24_reg_5396);

assign or_ln174_13_fu_2818_p2 = (icmp_ln174_27_reg_5411 | icmp_ln174_26_reg_5406);

assign or_ln174_14_fu_2868_p2 = (icmp_ln174_29_reg_5441 | icmp_ln174_28_reg_5436);

assign or_ln174_15_fu_2872_p2 = (icmp_ln174_31_reg_5451 | icmp_ln174_30_reg_5446);

assign or_ln174_1_fu_2494_p2 = (icmp_ln174_3_reg_5171 | icmp_ln174_2_reg_5166);

assign or_ln174_2_fu_2544_p2 = (icmp_ln174_5_reg_5201 | icmp_ln174_4_reg_5196);

assign or_ln174_3_fu_2548_p2 = (icmp_ln174_7_reg_5211 | icmp_ln174_6_reg_5206);

assign or_ln174_4_fu_2598_p2 = (icmp_ln174_9_reg_5241 | icmp_ln174_8_reg_5236);

assign or_ln174_5_fu_2602_p2 = (icmp_ln174_11_reg_5251 | icmp_ln174_10_reg_5246);

assign or_ln174_6_fu_2652_p2 = (icmp_ln174_13_reg_5281 | icmp_ln174_12_reg_5276);

assign or_ln174_7_fu_2656_p2 = (icmp_ln174_15_reg_5291 | icmp_ln174_14_reg_5286);

assign or_ln174_8_fu_2706_p2 = (icmp_ln174_17_reg_5321 | icmp_ln174_16_reg_5316);

assign or_ln174_9_fu_2710_p2 = (icmp_ln174_19_reg_5331 | icmp_ln174_18_reg_5326);

assign or_ln174_fu_2490_p2 = (icmp_ln174_reg_5156 | icmp_ln174_1_reg_5161);

assign or_ln175_10_fu_3386_p2 = (icmp_ln175_21_fu_3380_p2 | icmp_ln175_20_fu_3374_p2);

assign or_ln175_11_fu_3404_p2 = (icmp_ln175_23_fu_3398_p2 | icmp_ln175_22_fu_3392_p2);

assign or_ln175_12_fu_3475_p2 = (icmp_ln175_25_fu_3469_p2 | icmp_ln175_24_fu_3463_p2);

assign or_ln175_13_fu_3493_p2 = (icmp_ln175_27_fu_3487_p2 | icmp_ln175_26_fu_3481_p2);

assign or_ln175_14_fu_3564_p2 = (icmp_ln175_29_fu_3558_p2 | icmp_ln175_28_fu_3552_p2);

assign or_ln175_15_fu_3582_p2 = (icmp_ln175_31_fu_3576_p2 | icmp_ln175_30_fu_3570_p2);

assign or_ln175_1_fu_2959_p2 = (icmp_ln175_3_fu_2953_p2 | icmp_ln175_2_fu_2947_p2);

assign or_ln175_2_fu_3030_p2 = (icmp_ln175_5_fu_3024_p2 | icmp_ln175_4_fu_3018_p2);

assign or_ln175_3_fu_3048_p2 = (icmp_ln175_7_fu_3042_p2 | icmp_ln175_6_fu_3036_p2);

assign or_ln175_4_fu_3119_p2 = (icmp_ln175_9_fu_3113_p2 | icmp_ln175_8_fu_3107_p2);

assign or_ln175_5_fu_3137_p2 = (icmp_ln175_11_fu_3131_p2 | icmp_ln175_10_fu_3125_p2);

assign or_ln175_6_fu_3208_p2 = (icmp_ln175_13_fu_3202_p2 | icmp_ln175_12_fu_3196_p2);

assign or_ln175_7_fu_3226_p2 = (icmp_ln175_15_fu_3220_p2 | icmp_ln175_14_fu_3214_p2);

assign or_ln175_8_fu_3297_p2 = (icmp_ln175_17_fu_3291_p2 | icmp_ln175_16_fu_3285_p2);

assign or_ln175_9_fu_3315_p2 = (icmp_ln175_19_fu_3309_p2 | icmp_ln175_18_fu_3303_p2);

assign or_ln175_fu_2941_p2 = (icmp_ln175_fu_2929_p2 | icmp_ln175_1_fu_2935_p2);

assign or_ln184_1_fu_3671_p2 = (icmp_ln184_3_fu_3665_p2 | icmp_ln184_2_fu_3659_p2);

assign or_ln184_2_fu_3742_p2 = (icmp_ln184_5_fu_3736_p2 | icmp_ln184_4_fu_3730_p2);

assign or_ln184_3_fu_3760_p2 = (icmp_ln184_7_fu_3754_p2 | icmp_ln184_6_fu_3748_p2);

assign or_ln184_4_fu_3831_p2 = (icmp_ln184_9_fu_3825_p2 | icmp_ln184_8_fu_3819_p2);

assign or_ln184_5_fu_3849_p2 = (icmp_ln184_11_fu_3843_p2 | icmp_ln184_10_fu_3837_p2);

assign or_ln184_6_fu_3920_p2 = (icmp_ln184_13_fu_3914_p2 | icmp_ln184_12_fu_3908_p2);

assign or_ln184_7_fu_3938_p2 = (icmp_ln184_15_fu_3932_p2 | icmp_ln184_14_fu_3926_p2);

assign or_ln184_fu_3653_p2 = (icmp_ln184_fu_3641_p2 | icmp_ln184_1_fu_3647_p2);

assign or_ln187_1_fu_4027_p2 = (icmp_ln187_3_fu_4021_p2 | icmp_ln187_2_fu_4015_p2);

assign or_ln187_fu_4009_p2 = (icmp_ln187_fu_3997_p2 | icmp_ln187_1_fu_4003_p2);

assign or_ln188_1_fu_4116_p2 = (icmp_ln188_3_fu_4110_p2 | icmp_ln188_2_fu_4104_p2);

assign or_ln188_fu_4098_p2 = (icmp_ln188_fu_4086_p2 | icmp_ln188_1_fu_4092_p2);

assign or_ln189_1_fu_4205_p2 = (icmp_ln189_3_fu_4199_p2 | icmp_ln189_2_fu_4193_p2);

assign or_ln189_fu_4187_p2 = (icmp_ln189_fu_4175_p2 | icmp_ln189_1_fu_4181_p2);

assign or_ln193_1_fu_4331_p2 = (icmp_ln193_3_reg_5691 | icmp_ln193_2_reg_5686);

assign or_ln193_fu_4325_p2 = (icmp_ln193_fu_4313_p2 | icmp_ln193_1_fu_4319_p2);

assign or_ln1_fu_869_p3 = {{tmp_s_fu_859_p4}, {1'd1}};

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_ce1_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address0 = zext_ln155_1_fu_887_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_address1 = zext_ln155_fu_839_p1;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce0_local;

assign p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_ce1_local;

assign pmax_fu_4223_p3 = ((and_ln189_1_fu_4217_p2[0:0] == 1'b1) ? l2_0_reg_5657 : l2_1_reg_5664);

assign right_1_fu_3244_p3 = ((and_ln175_7_fu_3238_p2[0:0] == 1'b1) ? m0_3_reg_5503 : m1_3_reg_5510);

assign right_2_fu_3422_p3 = ((and_ln175_11_fu_3416_p2[0:0] == 1'b1) ? m0_5_reg_5531 : m1_5_reg_5538);

assign right_3_fu_3600_p3 = ((and_ln175_15_fu_3594_p2[0:0] == 1'b1) ? m0_7_reg_5559 : m1_7_reg_5566);

assign right_fu_3066_p3 = ((and_ln175_3_fu_3060_p2[0:0] == 1'b1) ? m0_1_reg_5475 : m1_1_reg_5482);

assign select_ln184_1_fu_3778_p3 = ((and_ln184_3_fu_3772_p2[0:0] == 1'b1) ? left_1_reg_5587 : right_1_reg_5594);

assign select_ln184_2_fu_3867_p3 = ((and_ln184_5_fu_3861_p2[0:0] == 1'b1) ? left_2_reg_5601 : right_2_reg_5608);

assign select_ln184_3_fu_3956_p3 = ((and_ln184_7_fu_3950_p2[0:0] == 1'b1) ? left_3_reg_5615 : right_3_reg_5622);

assign select_ln184_fu_3689_p3 = ((and_ln184_1_fu_3683_p2[0:0] == 1'b1) ? left_reg_5573 : right_reg_5580);

assign tmp_169_fu_1558_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_551_reg_4587[14:7]}};

assign tmp_170_fu_1574_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_553_reg_4604[14:7]}};

assign tmp_172_fu_1614_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_555_reg_4621[14:7]}};

assign tmp_173_fu_1630_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_557_reg_4638[14:7]}};

assign tmp_175_fu_2898_p4 = {{bitcast_ln175_fu_2895_p1[30:23]}};

assign tmp_176_fu_2915_p4 = {{bitcast_ln175_1_fu_2912_p1[30:23]}};

assign tmp_178_fu_1670_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_559_reg_4655[14:7]}};

assign tmp_179_fu_1686_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_561_reg_4672[14:7]}};

assign tmp_181_fu_1726_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_563_reg_4689[14:7]}};

assign tmp_182_fu_1742_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_565_reg_4706[14:7]}};

assign tmp_184_fu_2987_p4 = {{bitcast_ln175_2_fu_2984_p1[30:23]}};

assign tmp_185_fu_3004_p4 = {{bitcast_ln175_3_fu_3001_p1[30:23]}};

assign tmp_187_fu_1782_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_567_reg_4723[14:7]}};

assign tmp_188_fu_1798_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_569_reg_4740[14:7]}};

assign tmp_190_fu_1838_p4 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_6_reg_4757[14:7]}};

assign tmp_191_fu_1854_p4 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_long_unsigned_int128_signed_char_double_6_reg_4774[14:7]}};

assign tmp_193_fu_3076_p4 = {{bitcast_ln175_4_fu_3073_p1[30:23]}};

assign tmp_194_fu_3093_p4 = {{bitcast_ln175_5_fu_3090_p1[30:23]}};

assign tmp_196_fu_1894_p4 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_l_unsigned_int128_signed_char_double_6_reg_4791[14:7]}};

assign tmp_197_fu_1910_p4 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_lo_signed_char_double_6_reg_4808[14:7]}};

assign tmp_199_fu_1950_p4 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_loa_double_6_reg_4825[14:7]}};

assign tmp_200_fu_1966_p4 = {{activation_mulmulmulaccelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_load_6_reg_4842[14:7]}};

assign tmp_202_fu_3165_p4 = {{bitcast_ln175_6_fu_3162_p1[30:23]}};

assign tmp_203_fu_3182_p4 = {{bitcast_ln175_7_fu_3179_p1[30:23]}};

assign tmp_205_fu_2006_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_571_reg_4859[14:7]}};

assign tmp_206_fu_2022_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_573_reg_4876[14:7]}};

assign tmp_208_fu_2062_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_575_reg_4893[14:7]}};

assign tmp_209_fu_2078_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_577_reg_4910[14:7]}};

assign tmp_211_fu_3254_p4 = {{bitcast_ln175_8_fu_3251_p1[30:23]}};

assign tmp_212_fu_3271_p4 = {{bitcast_ln175_9_fu_3268_p1[30:23]}};

assign tmp_214_fu_2118_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_579_reg_4927[14:7]}};

assign tmp_215_fu_2134_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_581_reg_4944[14:7]}};

assign tmp_217_fu_2174_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_583_reg_4961[14:7]}};

assign tmp_218_fu_2190_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_585_reg_4978[14:7]}};

assign tmp_220_fu_3343_p4 = {{bitcast_ln175_10_fu_3340_p1[30:23]}};

assign tmp_221_fu_3360_p4 = {{bitcast_ln175_11_fu_3357_p1[30:23]}};

assign tmp_223_fu_2230_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_587_reg_4995[14:7]}};

assign tmp_224_fu_2246_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_589_reg_5012[14:7]}};

assign tmp_226_fu_2286_p4 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_load_reg_5029[14:7]}};

assign tmp_227_fu_2302_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_104_reg_5046[14:7]}};

assign tmp_229_fu_3432_p4 = {{bitcast_ln175_12_fu_3429_p1[30:23]}};

assign tmp_230_fu_3449_p4 = {{bitcast_ln175_13_fu_3446_p1[30:23]}};

assign tmp_232_fu_2342_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_105_reg_5063[14:7]}};

assign tmp_233_fu_2358_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_106_reg_5080[14:7]}};

assign tmp_235_fu_2398_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_107_reg_5097[14:7]}};

assign tmp_236_fu_2414_p4 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf0_banks_108_reg_5114[14:7]}};

assign tmp_238_fu_3521_p4 = {{bitcast_ln175_14_fu_3518_p1[30:23]}};

assign tmp_239_fu_3538_p4 = {{bitcast_ln175_15_fu_3535_p1[30:23]}};

assign tmp_241_fu_3610_p4 = {{bitcast_ln184_fu_3607_p1[30:23]}};

assign tmp_242_fu_3627_p4 = {{bitcast_ln184_1_fu_3624_p1[30:23]}};

assign tmp_244_fu_3699_p4 = {{bitcast_ln184_2_fu_3696_p1[30:23]}};

assign tmp_245_fu_3716_p4 = {{bitcast_ln184_3_fu_3713_p1[30:23]}};

assign tmp_247_fu_3788_p4 = {{bitcast_ln184_4_fu_3785_p1[30:23]}};

assign tmp_248_fu_3805_p4 = {{bitcast_ln184_5_fu_3802_p1[30:23]}};

assign tmp_250_fu_3877_p4 = {{bitcast_ln184_6_fu_3874_p1[30:23]}};

assign tmp_251_fu_3894_p4 = {{bitcast_ln184_7_fu_3891_p1[30:23]}};

assign tmp_253_fu_3966_p4 = {{bitcast_ln187_fu_3963_p1[30:23]}};

assign tmp_254_fu_3983_p4 = {{bitcast_ln187_1_fu_3980_p1[30:23]}};

assign tmp_256_fu_4055_p4 = {{bitcast_ln188_fu_4052_p1[30:23]}};

assign tmp_257_fu_4072_p4 = {{bitcast_ln188_1_fu_4069_p1[30:23]}};

assign tmp_259_fu_4144_p4 = {{bitcast_ln189_fu_4141_p1[30:23]}};

assign tmp_260_fu_4161_p4 = {{bitcast_ln189_1_fu_4158_p1[30:23]}};

assign tmp_262_fu_4299_p4 = {{bitcast_ln193_fu_4296_p1[30:23]}};

assign tmp_263_fu_4270_p4 = {{bitcast_ln193_1_fu_4266_p1[30:23]}};

assign tmp_57_fu_4242_p9 = 'bx;

assign tmp_s_fu_859_p4 = {{ap_sig_allocacmp_i[9:5]}};

assign trunc_ln173_10_fu_2143_p3 = {{trunc_ln55_21_reg_4949}, {16'd0}};

assign trunc_ln173_11_fu_2239_p3 = {{trunc_ln55_24_reg_5000}, {16'd0}};

assign trunc_ln173_12_fu_2255_p3 = {{trunc_ln55_25_reg_5017}, {16'd0}};

assign trunc_ln173_13_fu_2351_p3 = {{trunc_ln55_28_reg_5068}, {16'd0}};

assign trunc_ln173_14_fu_2367_p3 = {{trunc_ln55_29_reg_5085}, {16'd0}};

assign trunc_ln173_1_fu_1583_p3 = {{trunc_ln55_1_reg_4609}, {16'd0}};

assign trunc_ln173_2_fu_1679_p3 = {{trunc_ln55_4_reg_4660}, {16'd0}};

assign trunc_ln173_3_fu_1695_p3 = {{trunc_ln55_5_reg_4677}, {16'd0}};

assign trunc_ln173_4_fu_1791_p3 = {{trunc_ln55_8_reg_4728}, {16'd0}};

assign trunc_ln173_5_fu_1807_p3 = {{trunc_ln55_9_reg_4745}, {16'd0}};

assign trunc_ln173_6_fu_1903_p3 = {{trunc_ln55_12_reg_4796}, {16'd0}};

assign trunc_ln173_7_fu_1919_p3 = {{trunc_ln55_13_reg_4813}, {16'd0}};

assign trunc_ln173_8_fu_2015_p3 = {{trunc_ln55_16_reg_4864}, {16'd0}};

assign trunc_ln173_9_fu_2031_p3 = {{trunc_ln55_17_reg_4881}, {16'd0}};

assign trunc_ln173_s_fu_2127_p3 = {{trunc_ln55_20_reg_4932}, {16'd0}};

assign trunc_ln174_10_fu_2199_p3 = {{trunc_ln55_23_reg_4983}, {16'd0}};

assign trunc_ln174_11_fu_2295_p3 = {{trunc_ln55_26_reg_5034}, {16'd0}};

assign trunc_ln174_12_fu_2311_p3 = {{trunc_ln55_27_reg_5051}, {16'd0}};

assign trunc_ln174_13_fu_2407_p3 = {{trunc_ln55_30_reg_5102}, {16'd0}};

assign trunc_ln174_14_fu_2423_p3 = {{trunc_ln55_31_reg_5119}, {16'd0}};

assign trunc_ln174_1_fu_1639_p3 = {{trunc_ln55_3_reg_4643}, {16'd0}};

assign trunc_ln174_2_fu_1735_p3 = {{trunc_ln55_6_reg_4694}, {16'd0}};

assign trunc_ln174_3_fu_1751_p3 = {{trunc_ln55_7_reg_4711}, {16'd0}};

assign trunc_ln174_4_fu_1847_p3 = {{trunc_ln55_10_reg_4762}, {16'd0}};

assign trunc_ln174_5_fu_1863_p3 = {{trunc_ln55_11_reg_4779}, {16'd0}};

assign trunc_ln174_6_fu_1959_p3 = {{trunc_ln55_14_reg_4830}, {16'd0}};

assign trunc_ln174_7_fu_1975_p3 = {{trunc_ln55_15_reg_4847}, {16'd0}};

assign trunc_ln174_8_fu_2071_p3 = {{trunc_ln55_18_reg_4898}, {16'd0}};

assign trunc_ln174_9_fu_2087_p3 = {{trunc_ln55_19_reg_4915}, {16'd0}};

assign trunc_ln174_s_fu_2183_p3 = {{trunc_ln55_22_reg_4966}, {16'd0}};

assign trunc_ln175_10_fu_3353_p1 = bitcast_ln175_10_fu_3340_p1[22:0];

assign trunc_ln175_11_fu_3370_p1 = bitcast_ln175_11_fu_3357_p1[22:0];

assign trunc_ln175_12_fu_3442_p1 = bitcast_ln175_12_fu_3429_p1[22:0];

assign trunc_ln175_13_fu_3459_p1 = bitcast_ln175_13_fu_3446_p1[22:0];

assign trunc_ln175_14_fu_3531_p1 = bitcast_ln175_14_fu_3518_p1[22:0];

assign trunc_ln175_15_fu_3548_p1 = bitcast_ln175_15_fu_3535_p1[22:0];

assign trunc_ln175_1_fu_2925_p1 = bitcast_ln175_1_fu_2912_p1[22:0];

assign trunc_ln175_2_fu_2997_p1 = bitcast_ln175_2_fu_2984_p1[22:0];

assign trunc_ln175_3_fu_3014_p1 = bitcast_ln175_3_fu_3001_p1[22:0];

assign trunc_ln175_4_fu_3086_p1 = bitcast_ln175_4_fu_3073_p1[22:0];

assign trunc_ln175_5_fu_3103_p1 = bitcast_ln175_5_fu_3090_p1[22:0];

assign trunc_ln175_6_fu_3175_p1 = bitcast_ln175_6_fu_3162_p1[22:0];

assign trunc_ln175_7_fu_3192_p1 = bitcast_ln175_7_fu_3179_p1[22:0];

assign trunc_ln175_8_fu_3264_p1 = bitcast_ln175_8_fu_3251_p1[22:0];

assign trunc_ln175_9_fu_3281_p1 = bitcast_ln175_9_fu_3268_p1[22:0];

assign trunc_ln175_fu_2908_p1 = bitcast_ln175_fu_2895_p1[22:0];

assign trunc_ln184_1_fu_3637_p1 = bitcast_ln184_1_fu_3624_p1[22:0];

assign trunc_ln184_2_fu_3709_p1 = bitcast_ln184_2_fu_3696_p1[22:0];

assign trunc_ln184_3_fu_3726_p1 = bitcast_ln184_3_fu_3713_p1[22:0];

assign trunc_ln184_4_fu_3798_p1 = bitcast_ln184_4_fu_3785_p1[22:0];

assign trunc_ln184_5_fu_3815_p1 = bitcast_ln184_5_fu_3802_p1[22:0];

assign trunc_ln184_6_fu_3887_p1 = bitcast_ln184_6_fu_3874_p1[22:0];

assign trunc_ln184_7_fu_3904_p1 = bitcast_ln184_7_fu_3891_p1[22:0];

assign trunc_ln184_fu_3620_p1 = bitcast_ln184_fu_3607_p1[22:0];

assign trunc_ln187_1_fu_3993_p1 = bitcast_ln187_1_fu_3980_p1[22:0];

assign trunc_ln187_fu_3976_p1 = bitcast_ln187_fu_3963_p1[22:0];

assign trunc_ln188_1_fu_4082_p1 = bitcast_ln188_1_fu_4069_p1[22:0];

assign trunc_ln188_fu_4065_p1 = bitcast_ln188_fu_4052_p1[22:0];

assign trunc_ln189_1_fu_4171_p1 = bitcast_ln189_1_fu_4158_p1[22:0];

assign trunc_ln189_fu_4154_p1 = bitcast_ln189_fu_4141_p1[22:0];

assign trunc_ln193_1_fu_4280_p1 = bitcast_ln193_1_fu_4266_p1[22:0];

assign trunc_ln193_fu_4309_p1 = bitcast_ln193_fu_4296_p1[22:0];

assign trunc_ln1_fu_1623_p3 = {{trunc_ln55_2_reg_4626}, {16'd0}};

assign trunc_ln55_10_fu_1088_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1[6:0];

assign trunc_ln55_11_fu_1105_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1[6:0];

assign trunc_ln55_12_fu_1122_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1[6:0];

assign trunc_ln55_13_fu_1139_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1[6:0];

assign trunc_ln55_14_fu_1156_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1[6:0];

assign trunc_ln55_15_fu_1173_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1[6:0];

assign trunc_ln55_16_fu_1190_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0[6:0];

assign trunc_ln55_17_fu_1207_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0[6:0];

assign trunc_ln55_18_fu_1224_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0[6:0];

assign trunc_ln55_19_fu_1241_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0[6:0];

assign trunc_ln55_1_fu_935_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1[6:0];

assign trunc_ln55_20_fu_1258_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0[6:0];

assign trunc_ln55_21_fu_1275_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0[6:0];

assign trunc_ln55_22_fu_1292_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0[6:0];

assign trunc_ln55_23_fu_1309_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0[6:0];

assign trunc_ln55_24_fu_1326_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0[6:0];

assign trunc_ln55_25_fu_1343_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0[6:0];

assign trunc_ln55_26_fu_1360_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0[6:0];

assign trunc_ln55_27_fu_1377_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0[6:0];

assign trunc_ln55_28_fu_1394_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0[6:0];

assign trunc_ln55_29_fu_1411_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0[6:0];

assign trunc_ln55_2_fu_952_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1[6:0];

assign trunc_ln55_30_fu_1428_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0[6:0];

assign trunc_ln55_31_fu_1445_p1 = p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0[6:0];

assign trunc_ln55_3_fu_969_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1[6:0];

assign trunc_ln55_4_fu_986_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1[6:0];

assign trunc_ln55_5_fu_1003_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1[6:0];

assign trunc_ln55_6_fu_1020_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1[6:0];

assign trunc_ln55_7_fu_1037_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1[6:0];

assign trunc_ln55_8_fu_1054_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1[6:0];

assign trunc_ln55_9_fu_1071_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1[6:0];

assign trunc_ln55_fu_918_p1 = activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1[6:0];

assign trunc_ln_fu_1567_p3 = {{trunc_ln55_reg_4592}, {16'd0}};

assign v_202_fu_947_p1 = x_f32_285_fu_939_p3;

assign v_203_fu_964_p1 = x_f32_286_fu_956_p3;

assign v_204_fu_981_p1 = x_f32_287_fu_973_p3;

assign v_205_fu_998_p1 = x_f32_288_fu_990_p3;

assign v_206_fu_1015_p1 = x_f32_289_fu_1007_p3;

assign v_207_fu_1032_p1 = x_f32_290_fu_1024_p3;

assign v_208_fu_1049_p1 = x_f32_291_fu_1041_p3;

assign v_209_fu_1066_p1 = x_f32_292_fu_1058_p3;

assign v_210_fu_1083_p1 = x_f32_293_fu_1075_p3;

assign v_211_fu_1100_p1 = x_f32_294_fu_1092_p3;

assign v_212_fu_1117_p1 = x_f32_295_fu_1109_p3;

assign v_213_fu_1134_p1 = x_f32_296_fu_1126_p3;

assign v_214_fu_1151_p1 = x_f32_297_fu_1143_p3;

assign v_215_fu_1168_p1 = x_f32_298_fu_1160_p3;

assign v_216_fu_1185_p1 = x_f32_299_fu_1177_p3;

assign v_217_fu_1202_p1 = x_f32_300_fu_1194_p3;

assign v_218_fu_1219_p1 = x_f32_301_fu_1211_p3;

assign v_219_fu_1236_p1 = x_f32_302_fu_1228_p3;

assign v_220_fu_1253_p1 = x_f32_303_fu_1245_p3;

assign v_221_fu_1270_p1 = x_f32_304_fu_1262_p3;

assign v_222_fu_1287_p1 = x_f32_305_fu_1279_p3;

assign v_223_fu_1304_p1 = x_f32_306_fu_1296_p3;

assign v_224_fu_1321_p1 = x_f32_307_fu_1313_p3;

assign v_225_fu_1338_p1 = x_f32_308_fu_1330_p3;

assign v_226_fu_1355_p1 = x_f32_309_fu_1347_p3;

assign v_227_fu_1372_p1 = x_f32_310_fu_1364_p3;

assign v_228_fu_1389_p1 = x_f32_311_fu_1381_p3;

assign v_229_fu_1406_p1 = x_f32_312_fu_1398_p3;

assign v_230_fu_1423_p1 = x_f32_313_fu_1415_p3;

assign v_231_fu_1440_p1 = x_f32_314_fu_1432_p3;

assign v_232_fu_1457_p1 = x_f32_315_fu_1449_p3;

assign v_fu_930_p1 = x_f32_fu_922_p3;

assign x_f32_285_fu_939_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q1}, {16'd0}};

assign x_f32_286_fu_956_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q1}, {16'd0}};

assign x_f32_287_fu_973_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q1}, {16'd0}};

assign x_f32_288_fu_990_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q1}, {16'd0}};

assign x_f32_289_fu_1007_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q1}, {16'd0}};

assign x_f32_290_fu_1024_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q1}, {16'd0}};

assign x_f32_291_fu_1041_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q1}, {16'd0}};

assign x_f32_292_fu_1058_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q1}, {16'd0}};

assign x_f32_293_fu_1075_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q1}, {16'd0}};

assign x_f32_294_fu_1092_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q1}, {16'd0}};

assign x_f32_295_fu_1109_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q1}, {16'd0}};

assign x_f32_296_fu_1126_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q1}, {16'd0}};

assign x_f32_297_fu_1143_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q1}, {16'd0}};

assign x_f32_298_fu_1160_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q1}, {16'd0}};

assign x_f32_299_fu_1177_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q1}, {16'd0}};

assign x_f32_300_fu_1194_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q0}, {16'd0}};

assign x_f32_301_fu_1211_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28_q0}, {16'd0}};

assign x_f32_302_fu_1228_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27_q0}, {16'd0}};

assign x_f32_303_fu_1245_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26_q0}, {16'd0}};

assign x_f32_304_fu_1262_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25_q0}, {16'd0}};

assign x_f32_305_fu_1279_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24_q0}, {16'd0}};

assign x_f32_306_fu_1296_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23_q0}, {16'd0}};

assign x_f32_307_fu_1313_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22_q0}, {16'd0}};

assign x_f32_308_fu_1330_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21_q0}, {16'd0}};

assign x_f32_309_fu_1347_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20_q0}, {16'd0}};

assign x_f32_310_fu_1364_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_10_q0}, {16'd0}};

assign x_f32_311_fu_1381_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_11_q0}, {16'd0}};

assign x_f32_312_fu_1398_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_12_q0}, {16'd0}};

assign x_f32_313_fu_1415_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_13_q0}, {16'd0}};

assign x_f32_314_fu_1432_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_14_q0}, {16'd0}};

assign x_f32_315_fu_1449_p3 = {{p_ZZ22activation_acceleratorPtS_S_iiE10buf0_banks_15_q0}, {16'd0}};

assign x_f32_fu_922_p3 = {{activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29_q1}, {16'd0}};

assign zext_ln154_1_fu_877_p1 = or_ln1_fu_869_p3;

assign zext_ln154_fu_829_p1 = lshr_ln_fu_819_p4;

assign zext_ln155_1_fu_887_p1 = add_ln154_1_fu_881_p2;

assign zext_ln155_fu_839_p1 = add_ln154_fu_833_p2;

always @ (posedge ap_clk) begin
    v_reg_4597[15:0] <= 16'b0000000000000000;
    v_reg_4597_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_202_reg_4614[15:0] <= 16'b0000000000000000;
    v_202_reg_4614_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_203_reg_4631[15:0] <= 16'b0000000000000000;
    v_203_reg_4631_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_204_reg_4648[15:0] <= 16'b0000000000000000;
    v_204_reg_4648_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_205_reg_4665[15:0] <= 16'b0000000000000000;
    v_205_reg_4665_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_206_reg_4682[15:0] <= 16'b0000000000000000;
    v_206_reg_4682_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_207_reg_4699[15:0] <= 16'b0000000000000000;
    v_207_reg_4699_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_208_reg_4716[15:0] <= 16'b0000000000000000;
    v_208_reg_4716_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_209_reg_4733[15:0] <= 16'b0000000000000000;
    v_209_reg_4733_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_210_reg_4750[15:0] <= 16'b0000000000000000;
    v_210_reg_4750_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_211_reg_4767[15:0] <= 16'b0000000000000000;
    v_211_reg_4767_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_212_reg_4784[15:0] <= 16'b0000000000000000;
    v_212_reg_4784_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_213_reg_4801[15:0] <= 16'b0000000000000000;
    v_213_reg_4801_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_214_reg_4818[15:0] <= 16'b0000000000000000;
    v_214_reg_4818_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_215_reg_4835[15:0] <= 16'b0000000000000000;
    v_215_reg_4835_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_216_reg_4852[15:0] <= 16'b0000000000000000;
    v_216_reg_4852_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_217_reg_4869[15:0] <= 16'b0000000000000000;
    v_217_reg_4869_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_218_reg_4886[15:0] <= 16'b0000000000000000;
    v_218_reg_4886_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_219_reg_4903[15:0] <= 16'b0000000000000000;
    v_219_reg_4903_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_220_reg_4920[15:0] <= 16'b0000000000000000;
    v_220_reg_4920_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_221_reg_4937[15:0] <= 16'b0000000000000000;
    v_221_reg_4937_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_222_reg_4954[15:0] <= 16'b0000000000000000;
    v_222_reg_4954_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_223_reg_4971[15:0] <= 16'b0000000000000000;
    v_223_reg_4971_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_224_reg_4988[15:0] <= 16'b0000000000000000;
    v_224_reg_4988_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_225_reg_5005[15:0] <= 16'b0000000000000000;
    v_225_reg_5005_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_226_reg_5022[15:0] <= 16'b0000000000000000;
    v_226_reg_5022_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_227_reg_5039[15:0] <= 16'b0000000000000000;
    v_227_reg_5039_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_228_reg_5056[15:0] <= 16'b0000000000000000;
    v_228_reg_5056_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_229_reg_5073[15:0] <= 16'b0000000000000000;
    v_229_reg_5073_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_230_reg_5090[15:0] <= 16'b0000000000000000;
    v_230_reg_5090_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_231_reg_5107[15:0] <= 16'b0000000000000000;
    v_231_reg_5107_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    v_232_reg_5124[15:0] <= 16'b0000000000000000;
    v_232_reg_5124_pp0_iter2_reg[15:0] <= 16'b0000000000000000;
    m0_reg_5461[15:0] <= 16'b0000000000000000;
    m1_reg_5468[15:0] <= 16'b0000000000000000;
    m0_1_reg_5475[15:0] <= 16'b0000000000000000;
    m1_1_reg_5482[15:0] <= 16'b0000000000000000;
    m0_2_reg_5489[15:0] <= 16'b0000000000000000;
    m1_2_reg_5496[15:0] <= 16'b0000000000000000;
    m0_3_reg_5503[15:0] <= 16'b0000000000000000;
    m1_3_reg_5510[15:0] <= 16'b0000000000000000;
    m0_4_reg_5517[15:0] <= 16'b0000000000000000;
    m1_4_reg_5524[15:0] <= 16'b0000000000000000;
    m0_5_reg_5531[15:0] <= 16'b0000000000000000;
    m1_5_reg_5538[15:0] <= 16'b0000000000000000;
    m0_6_reg_5545[15:0] <= 16'b0000000000000000;
    m1_6_reg_5552[15:0] <= 16'b0000000000000000;
    m0_7_reg_5559[15:0] <= 16'b0000000000000000;
    m1_7_reg_5566[15:0] <= 16'b0000000000000000;
    left_reg_5573[15:0] <= 16'b0000000000000000;
    right_reg_5580[15:0] <= 16'b0000000000000000;
    left_1_reg_5587[15:0] <= 16'b0000000000000000;
    right_1_reg_5594[15:0] <= 16'b0000000000000000;
    left_2_reg_5601[15:0] <= 16'b0000000000000000;
    right_2_reg_5608[15:0] <= 16'b0000000000000000;
    left_3_reg_5615[15:0] <= 16'b0000000000000000;
    right_3_reg_5622[15:0] <= 16'b0000000000000000;
    select_ln184_reg_5629[15:0] <= 16'b0000000000000000;
    select_ln184_1_reg_5636[15:0] <= 16'b0000000000000000;
    select_ln184_2_reg_5643[15:0] <= 16'b0000000000000000;
    select_ln184_3_reg_5650[15:0] <= 16'b0000000000000000;
    l2_0_reg_5657[15:0] <= 16'b0000000000000000;
    l2_1_reg_5664[15:0] <= 16'b0000000000000000;
    pmax_reg_5671[15:0] <= 16'b0000000000000000;
    partial_maxes_3_fu_132[15:0] <= 16'b0000000000000000;
    partial_maxes_2_fu_136[15:0] <= 16'b0000000000000000;
    partial_maxes_1_fu_140[15:0] <= 16'b0000000000000000;
    partial_maxes_fu_144[15:0] <= 16'b0000000000000000;
end

endmodule //activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_142_5
