{
  "module_name": "gcc-sc8280xp.c",
  "hash_id": "1d1e87dd0cbcf6a318d0fe64d586722632b44060ff105ddb8351c2b9b49ad9a8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sc8280xp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,gcc-sc8280xp.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\n \nenum {\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_UFS_PHY_RX_SYMBOL_0_CLK,\n\tDT_UFS_PHY_RX_SYMBOL_1_CLK,\n\tDT_UFS_PHY_TX_SYMBOL_0_CLK,\n\tDT_UFS_CARD_RX_SYMBOL_0_CLK,\n\tDT_UFS_CARD_RX_SYMBOL_1_CLK,\n\tDT_UFS_CARD_TX_SYMBOL_0_CLK,\n\tDT_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n\tDT_GCC_USB4_PHY_PIPEGMUX_CLK_SRC,\n\tDT_GCC_USB4_PHY_DP_GMUX_CLK_SRC,\n\tDT_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC,\n\tDT_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK,\n\tDT_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK,\n\tDT_QUSB4PHY_GCC_USB4_RX0_CLK,\n\tDT_QUSB4PHY_GCC_USB4_RX1_CLK,\n\tDT_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK,\n\tDT_GCC_USB4_1_PHY_PIPEGMUX_CLK_SRC,\n\tDT_GCC_USB4_1_PHY_DP_GMUX_CLK_SRC,\n\tDT_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC,\n\tDT_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK,\n\tDT_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK,\n\tDT_QUSB4PHY_1_GCC_USB4_RX0_CLK,\n\tDT_QUSB4PHY_1_GCC_USB4_RX1_CLK,\n\tDT_USB3_UNI_PHY_MP_GCC_USB30_PIPE_0_CLK,\n\tDT_USB3_UNI_PHY_MP_GCC_USB30_PIPE_1_CLK,\n\tDT_PCIE_2A_PIPE_CLK,\n\tDT_PCIE_2B_PIPE_CLK,\n\tDT_PCIE_3A_PIPE_CLK,\n\tDT_PCIE_3B_PIPE_CLK,\n\tDT_PCIE_4_PIPE_CLK,\n\tDT_RXC0_REF_CLK,\n\tDT_RXC1_REF_CLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPLL0_OUT_EVEN,\n\tP_GCC_GPLL0_OUT_MAIN,\n\tP_GCC_GPLL2_OUT_MAIN,\n\tP_GCC_GPLL4_OUT_MAIN,\n\tP_GCC_GPLL7_OUT_MAIN,\n\tP_GCC_GPLL8_OUT_MAIN,\n\tP_GCC_GPLL9_OUT_MAIN,\n\tP_GCC_USB3_PRIM_PHY_PIPE_CLK_SRC,\n\tP_GCC_USB3_SEC_PHY_PIPE_CLK_SRC,\n\tP_GCC_USB4_1_PHY_DP_GMUX_CLK_SRC,\n\tP_GCC_USB4_1_PHY_PCIE_PIPE_CLK_SRC,\n\tP_GCC_USB4_1_PHY_PCIE_PIPEGMUX_CLK_SRC,\n\tP_GCC_USB4_1_PHY_PIPEGMUX_CLK_SRC,\n\tP_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC,\n\tP_GCC_USB4_PHY_DP_GMUX_CLK_SRC,\n\tP_GCC_USB4_PHY_PCIE_PIPE_CLK_SRC,\n\tP_GCC_USB4_PHY_PCIE_PIPEGMUX_CLK_SRC,\n\tP_GCC_USB4_PHY_PIPEGMUX_CLK_SRC,\n\tP_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC,\n\tP_QUSB4PHY_1_GCC_USB4_RX0_CLK,\n\tP_QUSB4PHY_1_GCC_USB4_RX1_CLK,\n\tP_QUSB4PHY_GCC_USB4_RX0_CLK,\n\tP_QUSB4PHY_GCC_USB4_RX1_CLK,\n\tP_RXC0_REF_CLK,\n\tP_RXC1_REF_CLK,\n\tP_SLEEP_CLK,\n\tP_UFS_CARD_RX_SYMBOL_0_CLK,\n\tP_UFS_CARD_RX_SYMBOL_1_CLK,\n\tP_UFS_CARD_TX_SYMBOL_0_CLK,\n\tP_UFS_PHY_RX_SYMBOL_0_CLK,\n\tP_UFS_PHY_RX_SYMBOL_1_CLK,\n\tP_UFS_PHY_TX_SYMBOL_0_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n\tP_USB3_UNI_PHY_MP_GCC_USB30_PIPE_0_CLK,\n\tP_USB3_UNI_PHY_MP_GCC_USB30_PIPE_1_CLK,\n\tP_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK,\n\tP_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK,\n\tP_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK,\n\tP_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK,\n\tP_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK,\n};\n\nstatic const struct clk_parent_data gcc_parent_data_tcxo = { .index = DT_BI_TCXO };\n\nstatic struct clk_alpha_pll gcc_gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll0\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gcc_gpll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_5lpe_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll2 = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll2\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll4 = {\n\t.offset = 0x76000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll4\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll7 = {\n\t.offset = 0x1a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll7\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll8 = {\n\t.offset = 0x1b000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll8\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll9 = {\n\t.offset = 0x1c000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.enable_reg = 0x52028,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll9\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_5lpe_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_1_phy_pcie_pipe_clk_src;\nstatic struct clk_rcg2 gcc_usb4_phy_pcie_pipe_clk_src;\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL8_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll8.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL2_OUT_MAIN, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_7[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll2.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_RXC0_REF_CLK, 3 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .index = DT_RXC0_REF_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 2 },\n\t{ P_RXC1_REF_CLK, 3 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .index = DT_RXC1_REF_CLK },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_15[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL9_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_15[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll9.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_16[] = {\n\t{ P_UFS_CARD_RX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_16[] = {\n\t{ .index = DT_UFS_CARD_RX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_17[] = {\n\t{ P_UFS_CARD_RX_SYMBOL_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_17[] = {\n\t{ .index = DT_UFS_CARD_RX_SYMBOL_1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_18[] = {\n\t{ P_UFS_CARD_TX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_18[] = {\n\t{ .index = DT_UFS_CARD_TX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_19[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_19[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_20[] = {\n\t{ P_UFS_PHY_RX_SYMBOL_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_20[] = {\n\t{ .index = DT_UFS_PHY_RX_SYMBOL_1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_21[] = {\n\t{ P_UFS_PHY_TX_SYMBOL_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_21[] = {\n\t{ .index = DT_UFS_PHY_TX_SYMBOL_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_22[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_22[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_23[] = {\n\t{ P_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_23[] = {\n\t{ .index = DT_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic struct clk_regmap_mux gcc_usb3_prim_phy_pipe_clk_src = {\n\t.reg = 0xf060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_22,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_22,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_22),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_sec_phy_pipe_clk_src = {\n\t.reg = 0x10060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_23,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_sec_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_23,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_23),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_24[] = {\n\t{ P_USB3_UNI_PHY_MP_GCC_USB30_PIPE_0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_24[] = {\n\t{ .index = DT_USB3_UNI_PHY_MP_GCC_USB30_PIPE_0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_25[] = {\n\t{ P_USB3_UNI_PHY_MP_GCC_USB30_PIPE_1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_25[] = {\n\t{ .index = DT_USB3_UNI_PHY_MP_GCC_USB30_PIPE_1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_26[] = {\n\t{ P_GCC_USB3_PRIM_PHY_PIPE_CLK_SRC, 0 },\n\t{ P_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK, 1 },\n\t{ P_GCC_USB4_PHY_PIPEGMUX_CLK_SRC, 3 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_26[] = {\n\t{ .hw = &gcc_usb3_prim_phy_pipe_clk_src.clkr.hw },\n\t{ .index = DT_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK },\n\t{ .index = DT_GCC_USB4_PHY_PIPEGMUX_CLK_SRC },\n};\n\nstatic const struct parent_map gcc_parent_map_27[] = {\n\t{ P_GCC_USB3_SEC_PHY_PIPE_CLK_SRC, 0 },\n\t{ P_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK, 1 },\n\t{ P_GCC_USB4_1_PHY_PIPEGMUX_CLK_SRC, 3 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_27[] = {\n\t{ .hw = &gcc_usb3_sec_phy_pipe_clk_src.clkr.hw },\n\t{ .index = DT_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK },\n\t{ .index = DT_GCC_USB4_1_PHY_PIPEGMUX_CLK_SRC },\n};\n\nstatic const struct parent_map gcc_parent_map_28[] = {\n\t{ P_GCC_USB4_1_PHY_DP_GMUX_CLK_SRC, 0 },\n\t{ P_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_28[] = {\n\t{ .index = DT_GCC_USB4_1_PHY_DP_GMUX_CLK_SRC },\n\t{ .index = DT_USB4_1_PHY_GCC_USB4RTR_MAX_PIPE_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_29[] = {\n\t{ P_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_29[] = {\n\t{ .index = DT_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_30[] = {\n\t{ P_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_GCC_USB4_1_PHY_PCIE_PIPE_CLK_SRC, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_30[] = {\n\t{ .index = DT_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC },\n\t{ .hw = &gcc_usb4_1_phy_pcie_pipe_clk_src.clkr.hw },\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_pcie_pipegmux_clk_src = {\n\t.reg = 0xb80dc,\n\t.shift = 0,\n\t.width = 1,\n\t.parent_map = gcc_parent_map_30,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_pcie_pipegmux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_30,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_30),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_31[] = {\n\t{ P_GCC_USB4_1_PHY_PCIE_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_31[] = {\n\t{ .hw = &gcc_usb4_1_phy_pcie_pipegmux_clk_src.clkr.hw },\n\t{ .index = DT_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_32[] = {\n\t{ P_QUSB4PHY_1_GCC_USB4_RX0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_32[] = {\n\t{ .index = DT_QUSB4PHY_1_GCC_USB4_RX0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_33[] = {\n\t{ P_QUSB4PHY_1_GCC_USB4_RX1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_33[] = {\n\t{ .index = DT_QUSB4PHY_1_GCC_USB4_RX1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_34[] = {\n\t{ P_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_34[] = {\n\t{ .index = DT_GCC_USB4_1_PHY_SYS_PIPEGMUX_CLK_SRC },\n\t{ .index = DT_USB4_1_PHY_GCC_USB4_PCIE_PIPE_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_35[] = {\n\t{ P_GCC_USB4_PHY_DP_GMUX_CLK_SRC, 0 },\n\t{ P_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_35[] = {\n\t{ .index = DT_GCC_USB4_PHY_DP_GMUX_CLK_SRC },\n\t{ .index = DT_USB4_PHY_GCC_USB4RTR_MAX_PIPE_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_36[] = {\n\t{ P_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_36[] = {\n\t{ .index = DT_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_37[] = {\n\t{ P_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_GCC_USB4_PHY_PCIE_PIPE_CLK_SRC, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_37[] = {\n\t{ .index = DT_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC },\n\t{ .hw = &gcc_usb4_phy_pcie_pipe_clk_src.clkr.hw },\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_pcie_pipegmux_clk_src = {\n\t.reg = 0x2a0dc,\n\t.shift = 0,\n\t.width = 1,\n\t.parent_map = gcc_parent_map_37,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_pcie_pipegmux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_37,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_37),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_38[] = {\n\t{ P_GCC_USB4_PHY_PCIE_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_38[] = {\n\t{ .hw = &gcc_usb4_phy_pcie_pipegmux_clk_src.clkr.hw },\n\t{ .index = DT_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_39[] = {\n\t{ P_QUSB4PHY_GCC_USB4_RX0_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_39[] = {\n\t{ .index = DT_QUSB4PHY_GCC_USB4_RX0_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_40[] = {\n\t{ P_QUSB4PHY_GCC_USB4_RX1_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_40[] = {\n\t{ .index = DT_QUSB4PHY_GCC_USB4_RX1_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_41[] = {\n\t{ P_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC, 0 },\n\t{ P_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_41[] = {\n\t{ .index = DT_GCC_USB4_PHY_SYS_PIPEGMUX_CLK_SRC },\n\t{ .index = DT_USB4_PHY_GCC_USB4_PCIE_PIPE_CLK },\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_2a_pipe_clk_src = {\n\t.reg = 0x9d05c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_2A_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_2b_pipe_clk_src = {\n\t.reg = 0x9e05c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_2B_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_3a_pipe_clk_src = {\n\t.reg = 0xa005c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_3A_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_3b_pipe_clk_src = {\n\t.reg = 0xa205c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_3B_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_4_pipe_clk_src = {\n\t.reg = 0x6b05c,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_4_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_rx_symbol_0_clk_src = {\n\t.reg = 0x75058,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_16,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_16,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_16),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_rx_symbol_1_clk_src = {\n\t.reg = 0x750c8,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_17,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_17,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_17),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_card_tx_symbol_0_clk_src = {\n\t.reg = 0x75048,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_18,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_tx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_18,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_18),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_0_clk_src = {\n\t.reg = 0x77058,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_19,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_19,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_19),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_rx_symbol_1_clk_src = {\n\t.reg = 0x770c8,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_20,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_20,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_20),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_ufs_phy_tx_symbol_0_clk_src = {\n\t.reg = 0x77048,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_21,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_21,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_21),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb34_prim_phy_pipe_clk_src = {\n\t.reg = 0xf064,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_26,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb34_prim_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_26,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_26),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb34_sec_phy_pipe_clk_src = {\n\t.reg = 0x10064,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_27,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb34_sec_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_27,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_27),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_mp_phy_pipe_0_clk_src = {\n\t.reg = 0xab060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_24,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_24,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_24),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_mp_phy_pipe_1_clk_src = {\n\t.reg = 0xab068,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_25,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_25,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_25),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_dp_clk_src = {\n\t.reg = 0xb8050,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_28,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_dp_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_28,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_28),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_p2rr2p_pipe_clk_src = {\n\t.reg = 0xb80b0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_29,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_p2rr2p_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_29,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_29),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_pcie_pipe_mux_clk_src = {\n\t.reg = 0xb80e0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_31,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_pcie_pipe_mux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_31,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_31),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_rx0_clk_src = {\n\t.reg = 0xb8090,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_32,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_rx0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_32,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_32),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_rx1_clk_src = {\n\t.reg = 0xb809c,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_33,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_rx1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_33,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_33),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_1_phy_sys_clk_src = {\n\t.reg = 0xb80c0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_34,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_sys_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_34,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_34),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_dp_clk_src = {\n\t.reg = 0x2a050,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_35,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_dp_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_35,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_35),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_p2rr2p_pipe_clk_src = {\n\t.reg = 0x2a0b0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_36,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_p2rr2p_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_36,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_36),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_pcie_pipe_mux_clk_src = {\n\t.reg = 0x2a0e0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_38,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_pcie_pipe_mux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_38,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_38),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_rx0_clk_src = {\n\t.reg = 0x2a090,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_39,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_rx0_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_39,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_39),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_rx1_clk_src = {\n\t.reg = 0x2a09c,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_40,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_rx1_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_40,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_40),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb4_phy_sys_clk_src = {\n\t.reg = 0x2a0c0,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_41,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_sys_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_41,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_41),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_ptp_clk_src[] = {\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(125000000, P_GCC_GPLL7_OUT_MAIN, 4, 0, 0),\n\tF(230400000, P_GCC_GPLL4_OUT_MAIN, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_ptp_clk_src = {\n\t.cmd_rcgr = 0xaa020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac0_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_rgmii_clk_src[] = {\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(125000000, P_GCC_GPLL7_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GCC_GPLL7_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_rgmii_clk_src = {\n\t.cmd_rcgr = 0xaa040,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac0_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_ptp_clk_src = {\n\t.cmd_rcgr = 0xba020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac1_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_rgmii_clk_src = {\n\t.cmd_rcgr = 0xba040,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_9,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac1_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x64004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x65004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x66004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp4_clk_src = {\n\t.cmd_rcgr = 0xc2004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp4_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp5_clk_src = {\n\t.cmd_rcgr = 0xc3004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp5_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0xa4054,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_phy_rchng_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0xa403c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_0_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_1_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x8d054,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x8d03c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2a_aux_clk_src = {\n\t.cmd_rcgr = 0x9d064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2a_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2a_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x9d044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2a_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2b_aux_clk_src = {\n\t.cmd_rcgr = 0x9e064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2b_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2b_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x9e044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2b_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_3a_aux_clk_src = {\n\t.cmd_rcgr = 0xa0064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3a_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_3a_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0xa0044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3a_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_3b_aux_clk_src = {\n\t.cmd_rcgr = 0xa2064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3b_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_3b_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0xa2044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3b_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_4_aux_clk_src = {\n\t.cmd_rcgr = 0x6b064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_4_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_4_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x6b044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_4_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_rscc_xo_clk_src = {\n\t.cmd_rcgr = 0xae00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_rscc_xo_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(60000000, P_GCC_GPLL0_OUT_EVEN, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x33010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x17148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x17278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x173a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x174d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x17608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x17738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s6_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(120000000, P_GCC_GPLL0_OUT_MAIN, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x17868,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {\n\t.cmd_rcgr = 0x17998,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x18148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x18278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x183a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x184d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x18608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x18738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s6_clk_src = {\n\t.cmd_rcgr = 0x18868,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s7_clk_src = {\n\t.cmd_rcgr = 0x18998,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {\n\t.cmd_rcgr = 0x1e148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {\n\t.cmd_rcgr = 0x1e278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {\n\t.cmd_rcgr = 0x1e3a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {\n\t.cmd_rcgr = 0x1e4d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {\n\t.cmd_rcgr = 0x1e608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {\n\t.cmd_rcgr = 0x1e738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s6_clk_src = {\n\t.cmd_rcgr = 0x1e868,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap2_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap2_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.flags = CLK_SET_RATE_PARENT,\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap2_s7_clk_src = {\n\t.cmd_rcgr = 0x1e998,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s6_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap2_s7_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GCC_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(202000000, P_GCC_GPLL9_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x1400c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_15,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_15,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_15),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc4_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x1600c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc4_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_axi_clk_src[] = {\n\tF(25000000, P_GCC_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_axi_clk_src = {\n\t.cmd_rcgr = 0x75024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_card_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_card_ice_core_clk_src[] = {\n\tF(75000000, P_GCC_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(150000000, P_GCC_GPLL0_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_ice_core_clk_src = {\n\t.cmd_rcgr = 0x7506c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_card_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x750a0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_card_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_card_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x75084,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_card_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x77024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x7706c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x770a0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x77084,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_mp_master_clk_src[] = {\n\tF(66666667, P_GCC_GPLL0_OUT_EVEN, 4.5, 0, 0),\n\tF(133333333, P_GCC_GPLL0_OUT_MAIN, 4.5, 0, 0),\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GCC_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_mp_master_clk_src = {\n\t.cmd_rcgr = 0xab020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mp_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_mp_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xab038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mp_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0xf020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0xf038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_master_clk_src = {\n\t.cmd_rcgr = 0x10020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_mp_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_sec_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_sec_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x10038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_sec_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_mp_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xab06c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb3_mp_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0xf068,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_sec_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x10068,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb3_sec_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb4_1_master_clk_src[] = {\n\tF(85714286, P_GCC_GPLL0_OUT_EVEN, 3.5, 0, 0),\n\tF(175000000, P_GCC_GPLL8_OUT_MAIN, 4, 0, 0),\n\tF(350000000, P_GCC_GPLL8_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb4_1_master_clk_src = {\n\t.cmd_rcgr = 0xb8018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_usb4_1_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_1_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb4_1_phy_pcie_pipe_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(125000000, P_GCC_GPLL7_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GCC_GPLL7_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb4_1_phy_pcie_pipe_clk_src = {\n\t.cmd_rcgr = 0xb80c4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_usb4_1_phy_pcie_pipe_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_1_phy_pcie_pipe_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_1_sb_if_clk_src = {\n\t.cmd_rcgr = 0xb8070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_1_sb_if_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb4_1_tmu_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(250000000, P_GCC_GPLL2_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb4_1_tmu_clk_src = {\n\t.cmd_rcgr = 0xb8054,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_usb4_1_tmu_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_1_tmu_clk_src\",\n\t\t.parent_data = gcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_master_clk_src = {\n\t.cmd_rcgr = 0x2a018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_usb4_1_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_phy_pcie_pipe_clk_src = {\n\t.cmd_rcgr = 0x2a0c4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_usb4_1_phy_pcie_pipe_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_phy_pcie_pipe_clk_src\",\n\t\t.parent_data = gcc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_sb_if_clk_src = {\n\t.cmd_rcgr = 0x2a070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_pcie_1_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_sb_if_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb4_tmu_clk_src = {\n\t.cmd_rcgr = 0x2a054,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_usb4_1_tmu_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb4_tmu_clk_src\",\n\t\t.parent_data = gcc_parent_data_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_2a_pipe_div_clk_src = {\n\t.reg = 0x9d060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2a_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_2a_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_2b_pipe_div_clk_src = {\n\t.reg = 0x9e060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2b_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_2b_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_3a_pipe_div_clk_src = {\n\t.reg = 0xa0060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3a_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_3a_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_3b_pipe_div_clk_src = {\n\t.reg = 0xa2060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_3b_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_3b_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_4_pipe_div_clk_src = {\n\t.reg = 0x6b060,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_4_pipe_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_pcie_4_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_qupv3_wrap0_s4_div_clk_src = {\n\t.reg = 0x17ac8,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_qupv3_wrap0_s4_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_qupv3_wrap1_s4_div_clk_src = {\n\t.reg = 0x18ac8,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_qupv3_wrap1_s4_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_qupv3_wrap2_s4_div_clk_src = {\n\t.reg = 0x1eac8,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_qupv3_wrap2_s4_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_qupv3_wrap2_s4_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_mp_mock_utmi_postdiv_clk_src = {\n\t.reg = 0xab050,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mp_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb30_mp_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_prim_mock_utmi_postdiv_clk_src = {\n\t.reg = 0xf050,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_sec_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x10050,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_sec_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gcc_usb30_sec_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie0_tunnel_axi_clk = {\n\t.halt_reg = 0xa41a8,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xa41a8,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_pcie0_tunnel_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie1_tunnel_axi_clk = {\n\t.halt_reg = 0x8d07c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x8d07c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_pcie1_tunnel_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie_4_axi_clk = {\n\t.halt_reg = 0x6b1b8,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x6b1b8,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_pcie_4_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_pcie_south_sf_axi_clk = {\n\t.halt_reg = 0xbf13c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xbf13c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_pcie_south_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_card_axi_clk = {\n\t.halt_reg = 0x750cc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x750cc,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x750cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_card_axi_hw_ctl_clk = {\n\t.halt_reg = 0x750cc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x750cc,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x750cc,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_ufs_card_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_clk = {\n\t.halt_reg = 0x770cc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770cc,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x770cc,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x770cc,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x770cc,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_mp_axi_clk = {\n\t.halt_reg = 0xab084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xab084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xab084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb3_mp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_mp_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_prim_axi_clk = {\n\t.halt_reg = 0xf080,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xf080,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xf080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb3_sec_axi_clk = {\n\t.halt_reg = 0x10080,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x10080,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x10080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb4_1_axi_clk = {\n\t.halt_reg = 0xb80e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb80e4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb80e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb4_1_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb4_axi_clk = {\n\t.halt_reg = 0x2a0e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2a0e4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2a0e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb4_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb_noc_axi_clk = {\n\t.halt_reg = 0x5d024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x5d024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5d024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb_noc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb_noc_north_axi_clk = {\n\t.halt_reg = 0x5d020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x5d020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5d020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb_noc_north_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_usb_noc_south_axi_clk = {\n\t.halt_reg = 0x5d01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x5d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5d01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_usb_noc_south_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy0_clk = {\n\t.halt_reg = 0x6a004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6a004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ahb2phy0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy2_clk = {\n\t.halt_reg = 0x6a008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6a008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x6a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ahb2phy2_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x38004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_hf_axi_clk = {\n\t.halt_reg = 0x26010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x26010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_camera_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_sf_axi_clk = {\n\t.halt_reg = 0x26014,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x26014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_camera_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_throttle_nrt_axi_clk = {\n\t.halt_reg = 0x2601c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x2601c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_camera_throttle_nrt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_throttle_rt_axi_clk = {\n\t.halt_reg = 0x26018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x26018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_camera_throttle_rt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_throttle_xo_clk = {\n\t.halt_reg = 0x26024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x26024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_camera_throttle_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_mp_axi_clk = {\n\t.halt_reg = 0xab088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xab088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xab088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cfg_noc_usb3_mp_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_mp_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0xf084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xf084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xf084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_sec_axi_clk = {\n\t.halt_reg = 0x10084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x10084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x10084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cfg_noc_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cnoc_pcie0_tunnel_clk = {\n\t.halt_reg = 0xa4074,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cnoc_pcie0_tunnel_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cnoc_pcie1_tunnel_clk = {\n\t.halt_reg = 0x8d074,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cnoc_pcie1_tunnel_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cnoc_pcie4_qx_clk = {\n\t.halt_reg = 0x6b084,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cnoc_pcie4_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_gpu_axi_clk = {\n\t.halt_reg = 0x7115c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x7115c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7115c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ddrss_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_pcie_sf_tbu_clk = {\n\t.halt_reg = 0xa602c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xa602c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ddrss_pcie_sf_tbu_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp1_hf_axi_clk = {\n\t.halt_reg = 0xbb010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xbb010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp1_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp1_sf_axi_clk = {\n\t.halt_reg = 0xbb018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xbb018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp1_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp1_throttle_nrt_axi_clk = {\n\t.halt_reg = 0xbb024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xbb024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp1_throttle_nrt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp1_throttle_rt_axi_clk = {\n\t.halt_reg = 0xbb020,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xbb020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp1_throttle_rt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0x27010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x27010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_sf_axi_clk = {\n\t.halt_reg = 0x27018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x27018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp_sf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_throttle_nrt_axi_clk = {\n\t.halt_reg = 0x27024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x27024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp_throttle_nrt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_throttle_rt_axi_clk = {\n\t.halt_reg = 0x27020,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x27020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_disp_throttle_rt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_axi_clk = {\n\t.halt_reg = 0xaa010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xaa010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xaa010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_ptp_clk = {\n\t.halt_reg = 0xaa01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xaa01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac0_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_rgmii_clk = {\n\t.halt_reg = 0xaa038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xaa038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac0_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_slv_ahb_clk = {\n\t.halt_reg = 0xaa018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xaa018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xaa018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_axi_clk = {\n\t.halt_reg = 0xba010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xba010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xba010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_ptp_clk = {\n\t.halt_reg = 0xba01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xba01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac1_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_rgmii_clk = {\n\t.halt_reg = 0xba038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xba038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_emac1_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_slv_ahb_clk = {\n\t.halt_reg = 0xba018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xba018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xba018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x64000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x64000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x65000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x65000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x66000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x66000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp4_clk = {\n\t.halt_reg = 0xc2000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc2000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp5_clk = {\n\t.halt_reg = 0xc3000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc3000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gp5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_gpll0_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_iref_en = {\n\t.halt_reg = 0x8c014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_iref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x71010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x71020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_tcu_throttle_ahb_clk = {\n\t.halt_reg = 0x71008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_tcu_throttle_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_tcu_throttle_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpu_tcu_throttle_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_phy_rchng_clk = {\n\t.halt_reg = 0xa4038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie0_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie1_phy_rchng_clk = {\n\t.halt_reg = 0x8d038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie1_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie2a_phy_rchng_clk = {\n\t.halt_reg = 0x9d040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie2a_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2a_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie2b_phy_rchng_clk = {\n\t.halt_reg = 0x9e040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie2b_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2b_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie3a_phy_rchng_clk = {\n\t.halt_reg = 0xa0040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie3a_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3a_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie3b_phy_rchng_clk = {\n\t.halt_reg = 0xa2040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie3b_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3b_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie4_phy_rchng_clk = {\n\t.halt_reg = 0x6b040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie4_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_4_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0xa4028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0xa4024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa4024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0xa401c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xa401c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0xa4030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_pcie_pipe_mux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0xa4014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa4014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0xa4010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x8d028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x8d024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x8d01c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x8d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x8d030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_pcie_pipe_mux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x8d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8d014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {\n\t.halt_reg = 0x8d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52000,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a2b_clkref_clk = {\n\t.halt_reg = 0x8c034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a2b_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_aux_clk = {\n\t.halt_reg = 0x9d028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2a_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_cfg_ahb_clk = {\n\t.halt_reg = 0x9d024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_mstr_axi_clk = {\n\t.halt_reg = 0x9d01c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x9d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_pipe_clk = {\n\t.halt_reg = 0x9d030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2a_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_pipediv2_clk = {\n\t.halt_reg = 0x9d038,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2a_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_slv_axi_clk = {\n\t.halt_reg = 0x9d014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2a_slv_q2a_axi_clk = {\n\t.halt_reg = 0x9d010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2a_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_aux_clk = {\n\t.halt_reg = 0x9e028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2b_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_cfg_ahb_clk = {\n\t.halt_reg = 0x9e024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9e024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_mstr_axi_clk = {\n\t.halt_reg = 0x9e01c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x9e01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_pipe_clk = {\n\t.halt_reg = 0x9e030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2b_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_pipediv2_clk = {\n\t.halt_reg = 0x9e038,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_2b_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_slv_axi_clk = {\n\t.halt_reg = 0x9e014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9e014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2b_slv_q2a_axi_clk = {\n\t.halt_reg = 0x9e010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2b_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a3b_clkref_clk = {\n\t.halt_reg = 0x8c038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a3b_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_aux_clk = {\n\t.halt_reg = 0xa0028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3a_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_cfg_ahb_clk = {\n\t.halt_reg = 0xa0024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa0024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_mstr_axi_clk = {\n\t.halt_reg = 0xa001c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xa001c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_pipe_clk = {\n\t.halt_reg = 0xa0030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3a_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_pipediv2_clk = {\n\t.halt_reg = 0xa0038,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3a_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_slv_axi_clk = {\n\t.halt_reg = 0xa0014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa0014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3a_slv_q2a_axi_clk = {\n\t.halt_reg = 0xa0010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3a_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_aux_clk = {\n\t.halt_reg = 0xa2028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3b_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_cfg_ahb_clk = {\n\t.halt_reg = 0xa2024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa2024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_mstr_axi_clk = {\n\t.halt_reg = 0xa201c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0xa201c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_pipe_clk = {\n\t.halt_reg = 0xa2030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3b_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_pipediv2_clk = {\n\t.halt_reg = 0xa2038,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_3b_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_slv_axi_clk = {\n\t.halt_reg = 0xa2014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xa2014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(31),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_3b_slv_q2a_axi_clk = {\n\t.halt_reg = 0xa2010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_3b_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_aux_clk = {\n\t.halt_reg = 0x6b028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_4_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_cfg_ahb_clk = {\n\t.halt_reg = 0x6b024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_clkref_clk = {\n\t.halt_reg = 0x8c030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_mstr_axi_clk = {\n\t.halt_reg = 0x6b01c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x6b01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_pipe_clk = {\n\t.halt_reg = 0x6b030,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_4_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_pipediv2_clk = {\n\t.halt_reg = 0x6b038,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_pipediv2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_4_pipe_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_slv_axi_clk = {\n\t.halt_reg = 0x6b014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x6b014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_4_slv_q2a_axi_clk = {\n\t.halt_reg = 0x6b010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_4_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_rscc_ahb_clk = {\n\t.halt_reg = 0xae008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xae008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_rscc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_rscc_xo_clk = {\n\t.halt_reg = 0xae004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_rscc_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pcie_rscc_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_throttle_cfg_clk = {\n\t.halt_reg = 0xa6028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_throttle_cfg_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x33004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x33004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x33004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x33008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x33008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {\n\t.halt_reg = 0x26008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x26008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x26008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_camera_nrt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_rt_ahb_clk = {\n\t.halt_reg = 0x2600c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2600c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_camera_rt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp1_ahb_clk = {\n\t.halt_reg = 0xbb008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xbb008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_disp1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp1_rot_ahb_clk = {\n\t.halt_reg = 0xbb00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xbb00c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xbb00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_disp1_rot_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_ahb_clk = {\n\t.halt_reg = 0x27008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x27008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x27008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_disp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_rot_ahb_clk = {\n\t.halt_reg = 0x2700c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2700c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_disp_rot_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_cvp_ahb_clk = {\n\t.halt_reg = 0x28008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x28008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x28008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_video_cvp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {\n\t.halt_reg = 0x2800c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2800c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_video_vcodec_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x17014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x1700c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_qspi0_clk = {\n\t.halt_reg = 0x17ac4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_qspi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x17144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x17274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x173a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x174d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x17604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x17734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x17864,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s7_clk = {\n\t.halt_reg = 0x17994,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap0_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {\n\t.halt_reg = 0x18014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_clk = {\n\t.halt_reg = 0x1800c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_qspi0_clk = {\n\t.halt_reg = 0x18ac4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_qspi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x18144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x18274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x183a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x184d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x18604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s4_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x18734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s6_clk = {\n\t.halt_reg = 0x18864,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s7_clk = {\n\t.halt_reg = 0x18994,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap1_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_2x_clk = {\n\t.halt_reg = 0x1e014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_core_clk = {\n\t.halt_reg = 0x1e00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_qspi0_clk = {\n\t.halt_reg = 0x1eac4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_qspi0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s0_clk = {\n\t.halt_reg = 0x1e144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s1_clk = {\n\t.halt_reg = 0x1e274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s2_clk = {\n\t.halt_reg = 0x1e3a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s3_clk = {\n\t.halt_reg = 0x1e4d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s4_clk = {\n\t.halt_reg = 0x1e604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s4_div_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s5_clk = {\n\t.halt_reg = 0x1e734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s6_clk = {\n\t.halt_reg = 0x1e864,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap2_s7_clk = {\n\t.halt_reg = 0x1e994,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x52018,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap2_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_qupv3_wrap2_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x18004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x18004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x18008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x18008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52008,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_m_ahb_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1e004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_2_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_2_s_ahb_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1e008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x52010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_2_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x14008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x14004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x14004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x16008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x16004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x16004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb_axi_clk = {\n\t.halt_reg = 0x5d000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x5d000,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5d000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sys_noc_usb_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_1_card_clkref_clk = {\n\t.halt_reg = 0x8c000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_1_card_clkref_clk\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ahb_clk = {\n\t.halt_reg = 0x75018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x75018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_axi_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x75010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_axi_hw_ctl_clk = {\n\t.halt_reg = 0x75010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x75010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_clkref_clk = {\n\t.halt_reg = 0x8c054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_clkref_clk\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ice_core_clk = {\n\t.halt_reg = 0x75064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x75064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x75064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x75064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x75064,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_phy_aux_clk = {\n\t.halt_reg = 0x7509c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7509c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7509c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x7509c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7509c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7509c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_0_clk = {\n\t.halt_reg = 0x75020,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x75020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_rx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_rx_symbol_1_clk = {\n\t.halt_reg = 0x750b8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x750b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_rx_symbol_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_rx_symbol_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_tx_symbol_0_clk = {\n\t.halt_reg = 0x7501c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_tx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_tx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_unipro_core_clk = {\n\t.halt_reg = 0x7505c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7505c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7505c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_card_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x7505c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7505c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7505c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_card_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_card_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x77018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x77010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {\n\t.halt_reg = 0x77010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_axi_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x77064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {\n\t.halt_reg = 0x77064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x77064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x77064,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_ice_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x7709c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7709c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7709c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {\n\t.halt_reg = 0x7709c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7709c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7709c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x77020,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x77020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_rx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_1_clk = {\n\t.halt_reg = 0x770b8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x770b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_rx_symbol_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x7701c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_tx_symbol_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x7705c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7705c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7705c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {\n\t.halt_reg = 0x7705c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x7705c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7705c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_hw_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ref_clkref_clk = {\n\t.halt_reg = 0x8c058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ufs_ref_clkref_clk\",\n\t\t\t.parent_data = &gcc_parent_data_tcxo,\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_hs0_clkref_clk = {\n\t.halt_reg = 0x8c044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_hs0_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_hs1_clkref_clk = {\n\t.halt_reg = 0x8c048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_hs1_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_hs2_clkref_clk = {\n\t.halt_reg = 0x8c04c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c04c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_hs2_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_hs3_clkref_clk = {\n\t.halt_reg = 0x8c050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_hs3_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_master_clk = {\n\t.halt_reg = 0xab010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xab010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mp_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_mp_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_mock_utmi_clk = {\n\t.halt_reg = 0xab01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xab01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mp_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_mp_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mp_sleep_clk = {\n\t.halt_reg = 0xab018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xab018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mp_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0xf010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0xf01c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf01c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0xf018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_master_clk = {\n\t.halt_reg = 0x10010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_sec_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_mock_utmi_clk = {\n\t.halt_reg = 0x1001c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1001c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_sec_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb30_sec_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_sleep_clk = {\n\t.halt_reg = 0x10018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_sec_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp0_clkref_clk = {\n\t.halt_reg = 0x8c03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp0_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp1_clkref_clk = {\n\t.halt_reg = 0x8c040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp1_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_aux_clk = {\n\t.halt_reg = 0xab054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xab054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_mp_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_com_aux_clk = {\n\t.halt_reg = 0xab058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xab058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_mp_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_pipe_0_clk = {\n\t.halt_reg = 0xab05c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0xab05c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_mp_phy_pipe_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_mp_phy_pipe_1_clk = {\n\t.halt_reg = 0xab064,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0xab064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_mp_phy_pipe_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_mp_phy_pipe_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0xf054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0xf058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xf058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0xf05c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0xf05c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xf05c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb34_prim_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_aux_clk = {\n\t.halt_reg = 0x10054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_sec_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_sec_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_com_aux_clk = {\n\t.halt_reg = 0x10058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x10058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_sec_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb3_sec_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_sec_phy_pipe_clk = {\n\t.halt_reg = 0x1005c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x1005c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1005c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_sec_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb34_sec_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_cfg_ahb_clk = {\n\t.halt_reg = 0xb808c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb808c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb808c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_dp_clk = {\n\t.halt_reg = 0xb8048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb8048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_dp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_dp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_master_clk = {\n\t.halt_reg = 0xb8010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb8010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_phy_p2rr2p_pipe_clk = {\n\t.halt_reg = 0xb80b4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0xb80b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_p2rr2p_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_p2rr2p_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_phy_pcie_pipe_clk = {\n\t.halt_reg = 0xb8038,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_pcie_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_pcie_pipe_mux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_phy_rx0_clk = {\n\t.halt_reg = 0xb8094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb8094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_rx0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_rx0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_phy_rx1_clk = {\n\t.halt_reg = 0xb80a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb80a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_rx1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_rx1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_phy_usb_pipe_clk = {\n\t.halt_reg = 0xb8088,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0xb8088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb8088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_phy_usb_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb34_sec_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_sb_if_clk = {\n\t.halt_reg = 0xb8034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb8034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_sb_if_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_sb_if_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_sys_clk = {\n\t.halt_reg = 0xb8040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb8040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_phy_sys_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_1_tmu_clk = {\n\t.halt_reg = 0xb806c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0xb806c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0xb806c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_1_tmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_1_tmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_cfg_ahb_clk = {\n\t.halt_reg = 0x2a08c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2a08c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2a08c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_clkref_clk = {\n\t.halt_reg = 0x8c010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_dp_clk = {\n\t.halt_reg = 0x2a048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_dp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_dp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_eud_clkref_clk = {\n\t.halt_reg = 0x8c02c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c02c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_eud_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_master_clk = {\n\t.halt_reg = 0x2a010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_phy_p2rr2p_pipe_clk = {\n\t.halt_reg = 0x2a0b4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x2a0b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_p2rr2p_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_p2rr2p_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_phy_pcie_pipe_clk = {\n\t.halt_reg = 0x2a038,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x52020,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_pcie_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_pcie_pipe_mux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_phy_rx0_clk = {\n\t.halt_reg = 0x2a094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_rx0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_rx0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_phy_rx1_clk = {\n\t.halt_reg = 0x2a0a0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a0a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_rx1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_rx1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_phy_usb_pipe_clk = {\n\t.halt_reg = 0x2a088,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x2a088,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2a088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_phy_usb_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb34_prim_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_sb_if_clk = {\n\t.halt_reg = 0x2a034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_sb_if_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_sb_if_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_sys_clk = {\n\t.halt_reg = 0x2a040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2a040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_phy_sys_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb4_tmu_clk = {\n\t.halt_reg = 0x2a06c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2a06c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2a06c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb4_tmu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gcc_usb4_tmu_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi0_clk = {\n\t.halt_reg = 0x28010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x28010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x28010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_video_axi0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi1_clk = {\n\t.halt_reg = 0x28018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x28018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x28018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_video_axi1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_cvp_throttle_clk = {\n\t.halt_reg = 0x28024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x28024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x28024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_video_cvp_throttle_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_vcodec_throttle_clk = {\n\t.halt_reg = 0x28020,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x28020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x28020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_video_vcodec_throttle_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_tunnel_gdsc = {\n\t.gdscr = 0xa4004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(0),\n\t.pd = {\n\t\t.name = \"pcie_0_tunnel_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_1_tunnel_gdsc = {\n\t.gdscr = 0x8d004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(1),\n\t.pd = {\n\t\t.name = \"pcie_1_tunnel_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\n \nstatic struct gdsc pcie_2a_gdsc = {\n\t.gdscr = 0x9d004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(2),\n\t.pd = {\n\t\t.name = \"pcie_2a_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_2b_gdsc = {\n\t.gdscr = 0x9e004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(3),\n\t.pd = {\n\t\t.name = \"pcie_2b_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_3a_gdsc = {\n\t.gdscr = 0xa0004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(4),\n\t.pd = {\n\t\t.name = \"pcie_3a_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_3b_gdsc = {\n\t.gdscr = 0xa2004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(5),\n\t.pd = {\n\t\t.name = \"pcie_3b_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc pcie_4_gdsc = {\n\t.gdscr = 0x6b004,\n\t.collapse_ctrl = 0x52128,\n\t.collapse_mask = BIT(6),\n\t.pd = {\n\t\t.name = \"pcie_4_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = VOTABLE | RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc ufs_card_gdsc = {\n\t.gdscr = 0x75004,\n\t.pd = {\n\t\t.name = \"ufs_card_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc ufs_phy_gdsc = {\n\t.gdscr = 0x77004,\n\t.pd = {\n\t\t.name = \"ufs_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb30_mp_gdsc = {\n\t.gdscr = 0xab004,\n\t.pd = {\n\t\t.name = \"usb30_mp_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0xf004,\n\t.pd = {\n\t\t.name = \"usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb30_sec_gdsc = {\n\t.gdscr = 0x10004,\n\t.pd = {\n\t\t.name = \"usb30_sec_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_RET_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc emac_0_gdsc = {\n\t.gdscr = 0xaa004,\n\t.pd = {\n\t\t.name = \"emac_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc emac_1_gdsc = {\n\t.gdscr = 0xba004,\n\t.pd = {\n\t\t.name = \"emac_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb4_1_gdsc = {\n\t.gdscr = 0xb8004,\n\t.pd = {\n\t\t.name = \"usb4_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc usb4_gdsc = {\n\t.gdscr = 0x2a004,\n\t.pd = {\n\t\t.name = \"usb4_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = {\n\t.gdscr = 0x7d050,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc = {\n\t.gdscr = 0x7d058,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc = {\n\t.gdscr = 0x7d054,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc = {\n\t.gdscr = 0x7d06c,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu0_gdsc = {\n\t.gdscr = 0x7d05c,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu1_gdsc = {\n\t.gdscr = 0x7d060,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu2_gdsc = {\n\t.gdscr = 0x7d0a0,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu3_gdsc = {\n\t.gdscr = 0x7d0a4,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu3_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_regmap *gcc_sc8280xp_clocks[] = {\n\t[GCC_AGGRE_NOC_PCIE0_TUNNEL_AXI_CLK] = &gcc_aggre_noc_pcie0_tunnel_axi_clk.clkr,\n\t[GCC_AGGRE_NOC_PCIE1_TUNNEL_AXI_CLK] = &gcc_aggre_noc_pcie1_tunnel_axi_clk.clkr,\n\t[GCC_AGGRE_NOC_PCIE_4_AXI_CLK] = &gcc_aggre_noc_pcie_4_axi_clk.clkr,\n\t[GCC_AGGRE_NOC_PCIE_SOUTH_SF_AXI_CLK] = &gcc_aggre_noc_pcie_south_sf_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_CARD_AXI_CLK] = &gcc_aggre_ufs_card_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_CARD_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_card_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,\n\t[GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_AGGRE_USB3_MP_AXI_CLK] = &gcc_aggre_usb3_mp_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,\n\t[GCC_AGGRE_USB3_SEC_AXI_CLK] = &gcc_aggre_usb3_sec_axi_clk.clkr,\n\t[GCC_AGGRE_USB4_1_AXI_CLK] = &gcc_aggre_usb4_1_axi_clk.clkr,\n\t[GCC_AGGRE_USB4_AXI_CLK] = &gcc_aggre_usb4_axi_clk.clkr,\n\t[GCC_AGGRE_USB_NOC_AXI_CLK] = &gcc_aggre_usb_noc_axi_clk.clkr,\n\t[GCC_AGGRE_USB_NOC_NORTH_AXI_CLK] = &gcc_aggre_usb_noc_north_axi_clk.clkr,\n\t[GCC_AGGRE_USB_NOC_SOUTH_AXI_CLK] = &gcc_aggre_usb_noc_south_axi_clk.clkr,\n\t[GCC_AHB2PHY0_CLK] = &gcc_ahb2phy0_clk.clkr,\n\t[GCC_AHB2PHY2_CLK] = &gcc_ahb2phy2_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,\n\t[GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,\n\t[GCC_CAMERA_THROTTLE_NRT_AXI_CLK] = &gcc_camera_throttle_nrt_axi_clk.clkr,\n\t[GCC_CAMERA_THROTTLE_RT_AXI_CLK] = &gcc_camera_throttle_rt_axi_clk.clkr,\n\t[GCC_CAMERA_THROTTLE_XO_CLK] = &gcc_camera_throttle_xo_clk.clkr,\n\t[GCC_CFG_NOC_USB3_MP_AXI_CLK] = &gcc_cfg_noc_usb3_mp_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CFG_NOC_USB3_SEC_AXI_CLK] = &gcc_cfg_noc_usb3_sec_axi_clk.clkr,\n\t[GCC_CNOC_PCIE0_TUNNEL_CLK] = &gcc_cnoc_pcie0_tunnel_clk.clkr,\n\t[GCC_CNOC_PCIE1_TUNNEL_CLK] = &gcc_cnoc_pcie1_tunnel_clk.clkr,\n\t[GCC_CNOC_PCIE4_QX_CLK] = &gcc_cnoc_pcie4_qx_clk.clkr,\n\t[GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,\n\t[GCC_DDRSS_PCIE_SF_TBU_CLK] = &gcc_ddrss_pcie_sf_tbu_clk.clkr,\n\t[GCC_DISP1_HF_AXI_CLK] = &gcc_disp1_hf_axi_clk.clkr,\n\t[GCC_DISP1_SF_AXI_CLK] = &gcc_disp1_sf_axi_clk.clkr,\n\t[GCC_DISP1_THROTTLE_NRT_AXI_CLK] = &gcc_disp1_throttle_nrt_axi_clk.clkr,\n\t[GCC_DISP1_THROTTLE_RT_AXI_CLK] = &gcc_disp1_throttle_rt_axi_clk.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_DISP_SF_AXI_CLK] = &gcc_disp_sf_axi_clk.clkr,\n\t[GCC_DISP_THROTTLE_NRT_AXI_CLK] = &gcc_disp_throttle_nrt_axi_clk.clkr,\n\t[GCC_DISP_THROTTLE_RT_AXI_CLK] = &gcc_disp_throttle_rt_axi_clk.clkr,\n\t[GCC_EMAC0_AXI_CLK] = &gcc_emac0_axi_clk.clkr,\n\t[GCC_EMAC0_PTP_CLK] = &gcc_emac0_ptp_clk.clkr,\n\t[GCC_EMAC0_PTP_CLK_SRC] = &gcc_emac0_ptp_clk_src.clkr,\n\t[GCC_EMAC0_RGMII_CLK] = &gcc_emac0_rgmii_clk.clkr,\n\t[GCC_EMAC0_RGMII_CLK_SRC] = &gcc_emac0_rgmii_clk_src.clkr,\n\t[GCC_EMAC0_SLV_AHB_CLK] = &gcc_emac0_slv_ahb_clk.clkr,\n\t[GCC_EMAC1_AXI_CLK] = &gcc_emac1_axi_clk.clkr,\n\t[GCC_EMAC1_PTP_CLK] = &gcc_emac1_ptp_clk.clkr,\n\t[GCC_EMAC1_PTP_CLK_SRC] = &gcc_emac1_ptp_clk_src.clkr,\n\t[GCC_EMAC1_RGMII_CLK] = &gcc_emac1_rgmii_clk.clkr,\n\t[GCC_EMAC1_RGMII_CLK_SRC] = &gcc_emac1_rgmii_clk_src.clkr,\n\t[GCC_EMAC1_SLV_AHB_CLK] = &gcc_emac1_slv_ahb_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GP4_CLK] = &gcc_gp4_clk.clkr,\n\t[GCC_GP4_CLK_SRC] = &gcc_gp4_clk_src.clkr,\n\t[GCC_GP5_CLK] = &gcc_gp5_clk.clkr,\n\t[GCC_GP5_CLK_SRC] = &gcc_gp5_clk_src.clkr,\n\t[GCC_GPLL0] = &gcc_gpll0.clkr,\n\t[GCC_GPLL0_OUT_EVEN] = &gcc_gpll0_out_even.clkr,\n\t[GCC_GPLL2] = &gcc_gpll2.clkr,\n\t[GCC_GPLL4] = &gcc_gpll4.clkr,\n\t[GCC_GPLL7] = &gcc_gpll7.clkr,\n\t[GCC_GPLL8] = &gcc_gpll8.clkr,\n\t[GCC_GPLL9] = &gcc_gpll9.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_IREF_EN] = &gcc_gpu_iref_en.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_GPU_TCU_THROTTLE_AHB_CLK] = &gcc_gpu_tcu_throttle_ahb_clk.clkr,\n\t[GCC_GPU_TCU_THROTTLE_CLK] = &gcc_gpu_tcu_throttle_clk.clkr,\n\t[GCC_PCIE0_PHY_RCHNG_CLK] = &gcc_pcie0_phy_rchng_clk.clkr,\n\t[GCC_PCIE1_PHY_RCHNG_CLK] = &gcc_pcie1_phy_rchng_clk.clkr,\n\t[GCC_PCIE2A_PHY_RCHNG_CLK] = &gcc_pcie2a_phy_rchng_clk.clkr,\n\t[GCC_PCIE2B_PHY_RCHNG_CLK] = &gcc_pcie2b_phy_rchng_clk.clkr,\n\t[GCC_PCIE3A_PHY_RCHNG_CLK] = &gcc_pcie3a_phy_rchng_clk.clkr,\n\t[GCC_PCIE3B_PHY_RCHNG_CLK] = &gcc_pcie3b_phy_rchng_clk.clkr,\n\t[GCC_PCIE4_PHY_RCHNG_CLK] = &gcc_pcie4_phy_rchng_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK_SRC] = &gcc_pcie_0_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK_SRC] = &gcc_pcie_1_aux_clk_src.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK_SRC] = &gcc_pcie_1_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_2A2B_CLKREF_CLK] = &gcc_pcie_2a2b_clkref_clk.clkr,\n\t[GCC_PCIE_2A_AUX_CLK] = &gcc_pcie_2a_aux_clk.clkr,\n\t[GCC_PCIE_2A_AUX_CLK_SRC] = &gcc_pcie_2a_aux_clk_src.clkr,\n\t[GCC_PCIE_2A_CFG_AHB_CLK] = &gcc_pcie_2a_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_2A_MSTR_AXI_CLK] = &gcc_pcie_2a_mstr_axi_clk.clkr,\n\t[GCC_PCIE_2A_PHY_RCHNG_CLK_SRC] = &gcc_pcie_2a_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_2A_PIPE_CLK] = &gcc_pcie_2a_pipe_clk.clkr,\n\t[GCC_PCIE_2A_PIPE_CLK_SRC] = &gcc_pcie_2a_pipe_clk_src.clkr,\n\t[GCC_PCIE_2A_PIPE_DIV_CLK_SRC] = &gcc_pcie_2a_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_2A_PIPEDIV2_CLK] = &gcc_pcie_2a_pipediv2_clk.clkr,\n\t[GCC_PCIE_2A_SLV_AXI_CLK] = &gcc_pcie_2a_slv_axi_clk.clkr,\n\t[GCC_PCIE_2A_SLV_Q2A_AXI_CLK] = &gcc_pcie_2a_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_2B_AUX_CLK] = &gcc_pcie_2b_aux_clk.clkr,\n\t[GCC_PCIE_2B_AUX_CLK_SRC] = &gcc_pcie_2b_aux_clk_src.clkr,\n\t[GCC_PCIE_2B_CFG_AHB_CLK] = &gcc_pcie_2b_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_2B_MSTR_AXI_CLK] = &gcc_pcie_2b_mstr_axi_clk.clkr,\n\t[GCC_PCIE_2B_PHY_RCHNG_CLK_SRC] = &gcc_pcie_2b_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_2B_PIPE_CLK] = &gcc_pcie_2b_pipe_clk.clkr,\n\t[GCC_PCIE_2B_PIPE_CLK_SRC] = &gcc_pcie_2b_pipe_clk_src.clkr,\n\t[GCC_PCIE_2B_PIPE_DIV_CLK_SRC] = &gcc_pcie_2b_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_2B_PIPEDIV2_CLK] = &gcc_pcie_2b_pipediv2_clk.clkr,\n\t[GCC_PCIE_2B_SLV_AXI_CLK] = &gcc_pcie_2b_slv_axi_clk.clkr,\n\t[GCC_PCIE_2B_SLV_Q2A_AXI_CLK] = &gcc_pcie_2b_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_3A3B_CLKREF_CLK] = &gcc_pcie_3a3b_clkref_clk.clkr,\n\t[GCC_PCIE_3A_AUX_CLK] = &gcc_pcie_3a_aux_clk.clkr,\n\t[GCC_PCIE_3A_AUX_CLK_SRC] = &gcc_pcie_3a_aux_clk_src.clkr,\n\t[GCC_PCIE_3A_CFG_AHB_CLK] = &gcc_pcie_3a_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_3A_MSTR_AXI_CLK] = &gcc_pcie_3a_mstr_axi_clk.clkr,\n\t[GCC_PCIE_3A_PHY_RCHNG_CLK_SRC] = &gcc_pcie_3a_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_3A_PIPE_CLK] = &gcc_pcie_3a_pipe_clk.clkr,\n\t[GCC_PCIE_3A_PIPE_CLK_SRC] = &gcc_pcie_3a_pipe_clk_src.clkr,\n\t[GCC_PCIE_3A_PIPE_DIV_CLK_SRC] = &gcc_pcie_3a_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_3A_PIPEDIV2_CLK] = &gcc_pcie_3a_pipediv2_clk.clkr,\n\t[GCC_PCIE_3A_SLV_AXI_CLK] = &gcc_pcie_3a_slv_axi_clk.clkr,\n\t[GCC_PCIE_3A_SLV_Q2A_AXI_CLK] = &gcc_pcie_3a_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_3B_AUX_CLK] = &gcc_pcie_3b_aux_clk.clkr,\n\t[GCC_PCIE_3B_AUX_CLK_SRC] = &gcc_pcie_3b_aux_clk_src.clkr,\n\t[GCC_PCIE_3B_CFG_AHB_CLK] = &gcc_pcie_3b_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_3B_MSTR_AXI_CLK] = &gcc_pcie_3b_mstr_axi_clk.clkr,\n\t[GCC_PCIE_3B_PHY_RCHNG_CLK_SRC] = &gcc_pcie_3b_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_3B_PIPE_CLK] = &gcc_pcie_3b_pipe_clk.clkr,\n\t[GCC_PCIE_3B_PIPE_CLK_SRC] = &gcc_pcie_3b_pipe_clk_src.clkr,\n\t[GCC_PCIE_3B_PIPE_DIV_CLK_SRC] = &gcc_pcie_3b_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_3B_PIPEDIV2_CLK] = &gcc_pcie_3b_pipediv2_clk.clkr,\n\t[GCC_PCIE_3B_SLV_AXI_CLK] = &gcc_pcie_3b_slv_axi_clk.clkr,\n\t[GCC_PCIE_3B_SLV_Q2A_AXI_CLK] = &gcc_pcie_3b_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_4_AUX_CLK] = &gcc_pcie_4_aux_clk.clkr,\n\t[GCC_PCIE_4_AUX_CLK_SRC] = &gcc_pcie_4_aux_clk_src.clkr,\n\t[GCC_PCIE_4_CFG_AHB_CLK] = &gcc_pcie_4_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_4_CLKREF_CLK] = &gcc_pcie_4_clkref_clk.clkr,\n\t[GCC_PCIE_4_MSTR_AXI_CLK] = &gcc_pcie_4_mstr_axi_clk.clkr,\n\t[GCC_PCIE_4_PHY_RCHNG_CLK_SRC] = &gcc_pcie_4_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_4_PIPE_CLK] = &gcc_pcie_4_pipe_clk.clkr,\n\t[GCC_PCIE_4_PIPE_CLK_SRC] = &gcc_pcie_4_pipe_clk_src.clkr,\n\t[GCC_PCIE_4_PIPE_DIV_CLK_SRC] = &gcc_pcie_4_pipe_div_clk_src.clkr,\n\t[GCC_PCIE_4_PIPEDIV2_CLK] = &gcc_pcie_4_pipediv2_clk.clkr,\n\t[GCC_PCIE_4_SLV_AXI_CLK] = &gcc_pcie_4_slv_axi_clk.clkr,\n\t[GCC_PCIE_4_SLV_Q2A_AXI_CLK] = &gcc_pcie_4_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_RSCC_AHB_CLK] = &gcc_pcie_rscc_ahb_clk.clkr,\n\t[GCC_PCIE_RSCC_XO_CLK] = &gcc_pcie_rscc_xo_clk.clkr,\n\t[GCC_PCIE_RSCC_XO_CLK_SRC] = &gcc_pcie_rscc_xo_clk_src.clkr,\n\t[GCC_PCIE_THROTTLE_CFG_CLK] = &gcc_pcie_throttle_cfg_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,\n\t[GCC_QMIP_DISP1_AHB_CLK] = &gcc_qmip_disp1_ahb_clk.clkr,\n\t[GCC_QMIP_DISP1_ROT_AHB_CLK] = &gcc_qmip_disp1_rot_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_ROT_AHB_CLK] = &gcc_qmip_disp_rot_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_CVP_AHB_CLK] = &gcc_qmip_video_cvp_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_QSPI0_CLK] = &gcc_qupv3_wrap0_qspi0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_DIV_CLK_SRC] = &gcc_qupv3_wrap0_s4_div_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,\n\t[GCC_QUPV3_WRAP1_QSPI0_CLK] = &gcc_qupv3_wrap1_qspi0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_DIV_CLK_SRC] = &gcc_qupv3_wrap1_s4_div_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK] = &gcc_qupv3_wrap1_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK_SRC] = &gcc_qupv3_wrap1_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK] = &gcc_qupv3_wrap1_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK_SRC] = &gcc_qupv3_wrap1_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_2X_CLK] = &gcc_qupv3_wrap2_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP2_CORE_CLK] = &gcc_qupv3_wrap2_core_clk.clkr,\n\t[GCC_QUPV3_WRAP2_QSPI0_CLK] = &gcc_qupv3_wrap2_qspi0_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK] = &gcc_qupv3_wrap2_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S0_CLK_SRC] = &gcc_qupv3_wrap2_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK] = &gcc_qupv3_wrap2_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S1_CLK_SRC] = &gcc_qupv3_wrap2_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK] = &gcc_qupv3_wrap2_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S2_CLK_SRC] = &gcc_qupv3_wrap2_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK] = &gcc_qupv3_wrap2_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S3_CLK_SRC] = &gcc_qupv3_wrap2_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK] = &gcc_qupv3_wrap2_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S4_CLK_SRC] = &gcc_qupv3_wrap2_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S4_DIV_CLK_SRC] = &gcc_qupv3_wrap2_s4_div_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK] = &gcc_qupv3_wrap2_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S5_CLK_SRC] = &gcc_qupv3_wrap2_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK] = &gcc_qupv3_wrap2_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S6_CLK_SRC] = &gcc_qupv3_wrap2_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP2_S7_CLK] = &gcc_qupv3_wrap2_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP2_S7_CLK_SRC] = &gcc_qupv3_wrap2_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_M_AHB_CLK] = &gcc_qupv3_wrap_2_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_2_S_AHB_CLK] = &gcc_qupv3_wrap_2_s_ahb_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK_SRC] = &gcc_sdcc4_apps_clk_src.clkr,\n\t[GCC_SYS_NOC_USB_AXI_CLK] = &gcc_sys_noc_usb_axi_clk.clkr,\n\t[GCC_UFS_1_CARD_CLKREF_CLK] = &gcc_ufs_1_card_clkref_clk.clkr,\n\t[GCC_UFS_CARD_AHB_CLK] = &gcc_ufs_card_ahb_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK] = &gcc_ufs_card_axi_clk.clkr,\n\t[GCC_UFS_CARD_AXI_CLK_SRC] = &gcc_ufs_card_axi_clk_src.clkr,\n\t[GCC_UFS_CARD_AXI_HW_CTL_CLK] = &gcc_ufs_card_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_CLKREF_CLK] = &gcc_ufs_card_clkref_clk.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK] = &gcc_ufs_card_ice_core_clk.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_CLK_SRC] = &gcc_ufs_card_ice_core_clk_src.clkr,\n\t[GCC_UFS_CARD_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_card_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK] = &gcc_ufs_card_phy_aux_clk.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_CLK_SRC] = &gcc_ufs_card_phy_aux_clk_src.clkr,\n\t[GCC_UFS_CARD_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_card_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_0_CLK] = &gcc_ufs_card_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_0_CLK_SRC] = &gcc_ufs_card_rx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_1_CLK] = &gcc_ufs_card_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_CARD_RX_SYMBOL_1_CLK_SRC] = &gcc_ufs_card_rx_symbol_1_clk_src.clkr,\n\t[GCC_UFS_CARD_TX_SYMBOL_0_CLK] = &gcc_ufs_card_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_CARD_TX_SYMBOL_0_CLK_SRC] = &gcc_ufs_card_tx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK] = &gcc_ufs_card_unipro_core_clk.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_card_unipro_core_clk_src.clkr,\n\t[GCC_UFS_CARD_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_card_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] = &gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_rx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK] = &gcc_ufs_phy_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_1_CLK_SRC] = &gcc_ufs_phy_rx_symbol_1_clk_src.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK_SRC] = &gcc_ufs_phy_tx_symbol_0_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] = &gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] = &gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,\n\t[GCC_UFS_REF_CLKREF_CLK] = &gcc_ufs_ref_clkref_clk.clkr,\n\t[GCC_USB2_HS0_CLKREF_CLK] = &gcc_usb2_hs0_clkref_clk.clkr,\n\t[GCC_USB2_HS1_CLKREF_CLK] = &gcc_usb2_hs1_clkref_clk.clkr,\n\t[GCC_USB2_HS2_CLKREF_CLK] = &gcc_usb2_hs2_clkref_clk.clkr,\n\t[GCC_USB2_HS3_CLKREF_CLK] = &gcc_usb2_hs3_clkref_clk.clkr,\n\t[GCC_USB30_MP_MASTER_CLK] = &gcc_usb30_mp_master_clk.clkr,\n\t[GCC_USB30_MP_MASTER_CLK_SRC] = &gcc_usb30_mp_master_clk_src.clkr,\n\t[GCC_USB30_MP_MOCK_UTMI_CLK] = &gcc_usb30_mp_mock_utmi_clk.clkr,\n\t[GCC_USB30_MP_MOCK_UTMI_CLK_SRC] = &gcc_usb30_mp_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_MP_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_mp_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_MP_SLEEP_CLK] = &gcc_usb30_mp_sleep_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] = &gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK] = &gcc_usb30_sec_master_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK_SRC] = &gcc_usb30_sec_master_clk_src.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK] = &gcc_usb30_sec_mock_utmi_clk.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK_SRC] = &gcc_usb30_sec_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_sec_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_SEC_SLEEP_CLK] = &gcc_usb30_sec_sleep_clk.clkr,\n\t[GCC_USB34_PRIM_PHY_PIPE_CLK_SRC] = &gcc_usb34_prim_phy_pipe_clk_src.clkr,\n\t[GCC_USB34_SEC_PHY_PIPE_CLK_SRC] = &gcc_usb34_sec_phy_pipe_clk_src.clkr,\n\t[GCC_USB3_MP0_CLKREF_CLK] = &gcc_usb3_mp0_clkref_clk.clkr,\n\t[GCC_USB3_MP1_CLKREF_CLK] = &gcc_usb3_mp1_clkref_clk.clkr,\n\t[GCC_USB3_MP_PHY_AUX_CLK] = &gcc_usb3_mp_phy_aux_clk.clkr,\n\t[GCC_USB3_MP_PHY_AUX_CLK_SRC] = &gcc_usb3_mp_phy_aux_clk_src.clkr,\n\t[GCC_USB3_MP_PHY_COM_AUX_CLK] = &gcc_usb3_mp_phy_com_aux_clk.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_0_CLK] = &gcc_usb3_mp_phy_pipe_0_clk.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_0_CLK_SRC] = &gcc_usb3_mp_phy_pipe_0_clk_src.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_1_CLK] = &gcc_usb3_mp_phy_pipe_1_clk.clkr,\n\t[GCC_USB3_MP_PHY_PIPE_1_CLK_SRC] = &gcc_usb3_mp_phy_pipe_1_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK_SRC] = &gcc_usb3_prim_phy_pipe_clk_src.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK] = &gcc_usb3_sec_phy_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_AUX_CLK_SRC] = &gcc_usb3_sec_phy_aux_clk_src.clkr,\n\t[GCC_USB3_SEC_PHY_COM_AUX_CLK] = &gcc_usb3_sec_phy_com_aux_clk.clkr,\n\t[GCC_USB3_SEC_PHY_PIPE_CLK] = &gcc_usb3_sec_phy_pipe_clk.clkr,\n\t[GCC_USB3_SEC_PHY_PIPE_CLK_SRC] = &gcc_usb3_sec_phy_pipe_clk_src.clkr,\n\t[GCC_USB4_1_CFG_AHB_CLK] = &gcc_usb4_1_cfg_ahb_clk.clkr,\n\t[GCC_USB4_1_DP_CLK] = &gcc_usb4_1_dp_clk.clkr,\n\t[GCC_USB4_1_MASTER_CLK] = &gcc_usb4_1_master_clk.clkr,\n\t[GCC_USB4_1_MASTER_CLK_SRC] = &gcc_usb4_1_master_clk_src.clkr,\n\t[GCC_USB4_1_PHY_DP_CLK_SRC] = &gcc_usb4_1_phy_dp_clk_src.clkr,\n\t[GCC_USB4_1_PHY_P2RR2P_PIPE_CLK] = &gcc_usb4_1_phy_p2rr2p_pipe_clk.clkr,\n\t[GCC_USB4_1_PHY_P2RR2P_PIPE_CLK_SRC] = &gcc_usb4_1_phy_p2rr2p_pipe_clk_src.clkr,\n\t[GCC_USB4_1_PHY_PCIE_PIPE_CLK] = &gcc_usb4_1_phy_pcie_pipe_clk.clkr,\n\t[GCC_USB4_1_PHY_PCIE_PIPE_CLK_SRC] = &gcc_usb4_1_phy_pcie_pipe_clk_src.clkr,\n\t[GCC_USB4_1_PHY_PCIE_PIPE_MUX_CLK_SRC] = &gcc_usb4_1_phy_pcie_pipe_mux_clk_src.clkr,\n\t[GCC_USB4_1_PHY_PCIE_PIPEGMUX_CLK_SRC] = &gcc_usb4_1_phy_pcie_pipegmux_clk_src.clkr,\n\t[GCC_USB4_1_PHY_RX0_CLK] = &gcc_usb4_1_phy_rx0_clk.clkr,\n\t[GCC_USB4_1_PHY_RX0_CLK_SRC] = &gcc_usb4_1_phy_rx0_clk_src.clkr,\n\t[GCC_USB4_1_PHY_RX1_CLK] = &gcc_usb4_1_phy_rx1_clk.clkr,\n\t[GCC_USB4_1_PHY_RX1_CLK_SRC] = &gcc_usb4_1_phy_rx1_clk_src.clkr,\n\t[GCC_USB4_1_PHY_SYS_CLK_SRC] = &gcc_usb4_1_phy_sys_clk_src.clkr,\n\t[GCC_USB4_1_PHY_USB_PIPE_CLK] = &gcc_usb4_1_phy_usb_pipe_clk.clkr,\n\t[GCC_USB4_1_SB_IF_CLK] = &gcc_usb4_1_sb_if_clk.clkr,\n\t[GCC_USB4_1_SB_IF_CLK_SRC] = &gcc_usb4_1_sb_if_clk_src.clkr,\n\t[GCC_USB4_1_SYS_CLK] = &gcc_usb4_1_sys_clk.clkr,\n\t[GCC_USB4_1_TMU_CLK] = &gcc_usb4_1_tmu_clk.clkr,\n\t[GCC_USB4_1_TMU_CLK_SRC] = &gcc_usb4_1_tmu_clk_src.clkr,\n\t[GCC_USB4_CFG_AHB_CLK] = &gcc_usb4_cfg_ahb_clk.clkr,\n\t[GCC_USB4_CLKREF_CLK] = &gcc_usb4_clkref_clk.clkr,\n\t[GCC_USB4_DP_CLK] = &gcc_usb4_dp_clk.clkr,\n\t[GCC_USB4_EUD_CLKREF_CLK] = &gcc_usb4_eud_clkref_clk.clkr,\n\t[GCC_USB4_MASTER_CLK] = &gcc_usb4_master_clk.clkr,\n\t[GCC_USB4_MASTER_CLK_SRC] = &gcc_usb4_master_clk_src.clkr,\n\t[GCC_USB4_PHY_DP_CLK_SRC] = &gcc_usb4_phy_dp_clk_src.clkr,\n\t[GCC_USB4_PHY_P2RR2P_PIPE_CLK] = &gcc_usb4_phy_p2rr2p_pipe_clk.clkr,\n\t[GCC_USB4_PHY_P2RR2P_PIPE_CLK_SRC] = &gcc_usb4_phy_p2rr2p_pipe_clk_src.clkr,\n\t[GCC_USB4_PHY_PCIE_PIPE_CLK] = &gcc_usb4_phy_pcie_pipe_clk.clkr,\n\t[GCC_USB4_PHY_PCIE_PIPE_CLK_SRC] = &gcc_usb4_phy_pcie_pipe_clk_src.clkr,\n\t[GCC_USB4_PHY_PCIE_PIPE_MUX_CLK_SRC] = &gcc_usb4_phy_pcie_pipe_mux_clk_src.clkr,\n\t[GCC_USB4_PHY_PCIE_PIPEGMUX_CLK_SRC] = &gcc_usb4_phy_pcie_pipegmux_clk_src.clkr,\n\t[GCC_USB4_PHY_RX0_CLK] = &gcc_usb4_phy_rx0_clk.clkr,\n\t[GCC_USB4_PHY_RX0_CLK_SRC] = &gcc_usb4_phy_rx0_clk_src.clkr,\n\t[GCC_USB4_PHY_RX1_CLK] = &gcc_usb4_phy_rx1_clk.clkr,\n\t[GCC_USB4_PHY_RX1_CLK_SRC] = &gcc_usb4_phy_rx1_clk_src.clkr,\n\t[GCC_USB4_PHY_SYS_CLK_SRC] = &gcc_usb4_phy_sys_clk_src.clkr,\n\t[GCC_USB4_PHY_USB_PIPE_CLK] = &gcc_usb4_phy_usb_pipe_clk.clkr,\n\t[GCC_USB4_SB_IF_CLK] = &gcc_usb4_sb_if_clk.clkr,\n\t[GCC_USB4_SB_IF_CLK_SRC] = &gcc_usb4_sb_if_clk_src.clkr,\n\t[GCC_USB4_SYS_CLK] = &gcc_usb4_sys_clk.clkr,\n\t[GCC_USB4_TMU_CLK] = &gcc_usb4_tmu_clk.clkr,\n\t[GCC_USB4_TMU_CLK_SRC] = &gcc_usb4_tmu_clk_src.clkr,\n\t[GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,\n\t[GCC_VIDEO_AXI1_CLK] = &gcc_video_axi1_clk.clkr,\n\t[GCC_VIDEO_CVP_THROTTLE_CLK] = &gcc_video_cvp_throttle_clk.clkr,\n\t[GCC_VIDEO_VCODEC_THROTTLE_CLK] = &gcc_video_vcodec_throttle_clk.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sc8280xp_resets[] = {\n\t[GCC_EMAC0_BCR] = { 0xaa000 },\n\t[GCC_EMAC1_BCR] = { 0xba000 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x6c014 },\n\t[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0x6c020 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x6c01c },\n\t[GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR] = { 0x6c028 },\n\t[GCC_PCIE_0_TUNNEL_BCR] = { 0xa4000 },\n\t[GCC_PCIE_1_LINK_DOWN_BCR] = { 0x8e014 },\n\t[GCC_PCIE_1_NOCSR_COM_PHY_BCR] = { 0x8e020 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x8e01c },\n\t[GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR] = { 0x8e000 },\n\t[GCC_PCIE_1_TUNNEL_BCR] = { 0x8d000 },\n\t[GCC_PCIE_2A_BCR] = { 0x9d000 },\n\t[GCC_PCIE_2A_LINK_DOWN_BCR] = { 0x9d13c },\n\t[GCC_PCIE_2A_NOCSR_COM_PHY_BCR] = { 0x9d148 },\n\t[GCC_PCIE_2A_PHY_BCR] = { 0x9d144 },\n\t[GCC_PCIE_2A_PHY_NOCSR_COM_PHY_BCR] = { 0x9d14c },\n\t[GCC_PCIE_2B_BCR] = { 0x9e000 },\n\t[GCC_PCIE_2B_LINK_DOWN_BCR] = { 0x9e084 },\n\t[GCC_PCIE_2B_NOCSR_COM_PHY_BCR] = { 0x9e090 },\n\t[GCC_PCIE_2B_PHY_BCR] = { 0x9e08c },\n\t[GCC_PCIE_2B_PHY_NOCSR_COM_PHY_BCR] = { 0x9e094 },\n\t[GCC_PCIE_3A_BCR] = { 0xa0000 },\n\t[GCC_PCIE_3A_LINK_DOWN_BCR] = { 0xa00f0 },\n\t[GCC_PCIE_3A_NOCSR_COM_PHY_BCR] = { 0xa00fc },\n\t[GCC_PCIE_3A_PHY_BCR] = { 0xa00e0 },\n\t[GCC_PCIE_3A_PHY_NOCSR_COM_PHY_BCR] = { 0xa00e4 },\n\t[GCC_PCIE_3B_BCR] = { 0xa2000 },\n\t[GCC_PCIE_3B_LINK_DOWN_BCR] = { 0xa20e0 },\n\t[GCC_PCIE_3B_NOCSR_COM_PHY_BCR] = { 0xa20ec },\n\t[GCC_PCIE_3B_PHY_BCR] = { 0xa20e8 },\n\t[GCC_PCIE_3B_PHY_NOCSR_COM_PHY_BCR] = { 0xa20f0 },\n\t[GCC_PCIE_4_BCR] = { 0x6b000 },\n\t[GCC_PCIE_4_LINK_DOWN_BCR] = { 0x6b300 },\n\t[GCC_PCIE_4_NOCSR_COM_PHY_BCR] = { 0x6b30c },\n\t[GCC_PCIE_4_PHY_BCR] = { 0x6b308 },\n\t[GCC_PCIE_4_PHY_NOCSR_COM_PHY_BCR] = { 0x6b310 },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x6f00c },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x6f010 },\n\t[GCC_PCIE_RSCC_BCR] = { 0xae000 },\n\t[GCC_QUSB2PHY_HS0_MP_BCR] = { 0x12008 },\n\t[GCC_QUSB2PHY_HS1_MP_BCR] = { 0x1200c },\n\t[GCC_QUSB2PHY_HS2_MP_BCR] = { 0x12010 },\n\t[GCC_QUSB2PHY_HS3_MP_BCR] = { 0x12014 },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },\n\t[GCC_SDCC2_BCR] = { 0x14000 },\n\t[GCC_SDCC4_BCR] = { 0x16000 },\n\t[GCC_UFS_CARD_BCR] = { 0x75000 },\n\t[GCC_UFS_PHY_BCR] = { 0x77000 },\n\t[GCC_USB2_PHY_PRIM_BCR] = { 0x50028 },\n\t[GCC_USB2_PHY_SEC_BCR] = { 0x5002c },\n\t[GCC_USB30_MP_BCR] = { 0xab000 },\n\t[GCC_USB30_PRIM_BCR] = { 0xf000 },\n\t[GCC_USB30_SEC_BCR] = { 0x10000 },\n\t[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008 },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x50014 },\n\t[GCC_USB3_PHY_PRIM_BCR] = { 0x50000 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x5000c },\n\t[GCC_USB3_UNIPHY_MP0_BCR] = { 0x50018 },\n\t[GCC_USB3_UNIPHY_MP1_BCR] = { 0x5001c },\n\t[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x50004 },\n\t[GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010 },\n\t[GCC_USB3UNIPHY_PHY_MP0_BCR] = { 0x50020 },\n\t[GCC_USB3UNIPHY_PHY_MP1_BCR] = { 0x50024 },\n\t[GCC_USB4_1_BCR] = { 0xb8000 },\n\t[GCC_USB4_1_DP_PHY_PRIM_BCR] = { 0xb9020 },\n\t[GCC_USB4_1_DPPHY_AUX_BCR] = { 0xb9024 },\n\t[GCC_USB4_1_PHY_PRIM_BCR] = { 0xb9018 },\n\t[GCC_USB4_BCR] = { 0x2a000 },\n\t[GCC_USB4_DP_PHY_PRIM_BCR] = { 0x4a008 },\n\t[GCC_USB4_DPPHY_AUX_BCR] = { 0x4a00c },\n\t[GCC_USB4_PHY_PRIM_BCR] = { 0x4a000 },\n\t[GCC_USB4PHY_1_PHY_PRIM_BCR] = { 0xb901c },\n\t[GCC_USB4PHY_PHY_PRIM_BCR] = { 0x4a004 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },\n\t[GCC_VIDEO_BCR] = { 0x28000 },\n\t[GCC_VIDEO_AXI0_CLK_ARES] = { 0x28010, 2 },\n\t[GCC_VIDEO_AXI1_CLK_ARES] = { 0x28018, 2 },\n};\n\nstatic struct gdsc *gcc_sc8280xp_gdscs[] = {\n\t[PCIE_0_TUNNEL_GDSC] = &pcie_0_tunnel_gdsc,\n\t[PCIE_1_TUNNEL_GDSC] = &pcie_1_tunnel_gdsc,\n\t[PCIE_2A_GDSC] = &pcie_2a_gdsc,\n\t[PCIE_2B_GDSC] = &pcie_2b_gdsc,\n\t[PCIE_3A_GDSC] = &pcie_3a_gdsc,\n\t[PCIE_3B_GDSC] = &pcie_3b_gdsc,\n\t[PCIE_4_GDSC] = &pcie_4_gdsc,\n\t[UFS_CARD_GDSC] = &ufs_card_gdsc,\n\t[UFS_PHY_GDSC] = &ufs_phy_gdsc,\n\t[USB30_MP_GDSC] = &usb30_mp_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n\t[USB30_SEC_GDSC] = &usb30_sec_gdsc,\n\t[EMAC_0_GDSC] = &emac_0_gdsc,\n\t[EMAC_1_GDSC] = &emac_1_gdsc,\n\t[USB4_1_GDSC] = &usb4_1_gdsc,\n\t[USB4_GDSC] = &usb4_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC] = &hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC] = &hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC] = &hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc,\n\t[HLOS1_VOTE_MMNOC_MMU_TBU_SF1_GDSC] = &hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU0_GDSC] = &hlos1_vote_turing_mmu_tbu0_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU1_GDSC] = &hlos1_vote_turing_mmu_tbu1_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU2_GDSC] = &hlos1_vote_turing_mmu_tbu2_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU3_GDSC] = &hlos1_vote_turing_mmu_tbu3_gdsc,\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap2_s7_clk_src),\n};\n\nstatic const struct regmap_config gcc_sc8280xp_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xc3014,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sc8280xp_desc = {\n\t.config = &gcc_sc8280xp_regmap_config,\n\t.clks = gcc_sc8280xp_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sc8280xp_clocks),\n\t.resets = gcc_sc8280xp_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sc8280xp_resets),\n\t.gdscs = gcc_sc8280xp_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sc8280xp_gdscs),\n};\n\nstatic int gcc_sc8280xp_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tret = devm_pm_runtime_enable(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret)\n\t\treturn ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sc8280xp_desc);\n\tif (IS_ERR(regmap)) {\n\t\tret = PTR_ERR(regmap);\n\t\tgoto err_put_rpm;\n\t}\n\n\t \n\tregmap_update_bits(regmap, 0x26004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x26020, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x27004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x27028, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x71004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x28004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x28028, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xbb004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0xbb028, BIT(0), BIT(0));\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks, ARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\tgoto err_put_rpm;\n\n\tret = qcom_cc_really_probe(pdev, &gcc_sc8280xp_desc, regmap);\n\tif (ret)\n\t\tgoto err_put_rpm;\n\n\tpm_runtime_put(&pdev->dev);\n\n\treturn 0;\n\nerr_put_rpm:\n\tpm_runtime_put_sync(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic const struct of_device_id gcc_sc8280xp_match_table[] = {\n\t{ .compatible = \"qcom,gcc-sc8280xp\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sc8280xp_match_table);\n\nstatic struct platform_driver gcc_sc8280xp_driver = {\n\t.probe = gcc_sc8280xp_probe,\n\t.driver = {\n\t\t.name = \"gcc-sc8280xp\",\n\t\t.of_match_table = gcc_sc8280xp_match_table,\n\t},\n};\n\nstatic int __init gcc_sc8280xp_init(void)\n{\n\treturn platform_driver_register(&gcc_sc8280xp_driver);\n}\nsubsys_initcall(gcc_sc8280xp_init);\n\nstatic void __exit gcc_sc8280xp_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sc8280xp_driver);\n}\nmodule_exit(gcc_sc8280xp_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm SC8280XP GCC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}