
**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "vdd_sweep.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "C:/Users/katerina/Desktop/ptyxiaki/ptm_library/PTM_Models.lib" 
.STMLIB "../../../ccdd_xor_32-pspicefiles/ccdd_xor_32.stl" 
* From [PSPICE NETLIST] section of C:\Users\katerina\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 2ns 0 
.STEP LIN PARAM vdd_nominal 1 2.5 0.5 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\ROOT.net" 



**** INCLUDING ROOT.net ****
* source CCDD_XOR_32
C_C3         0 N20409  1f  TC=0,0 
C_C4         0 N20361  1f  TC=0,0 
V_B         N20923 0  
+PULSE {vdd_nominal} 0 0 10p 10p 4n 8n
C_C2         0 N01229  1f  TC=0,0 
V_C         N20935 0  
+PULSE {vdd_nominal} 0 0 10p 10p 8n 16n
M_ccdd_gate_not_R_M2         N20361 N20409 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_R_M1         N20361 N20409 N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_M1         N12507 N20409 N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_M2         N12507 CLK N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_not_B_M2         ccdd_gate_N07012 N20923 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_B_M1         ccdd_gate_N07012 N20923 N01008 N01008
+  pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_not_D_M2         ccdd_gate_N07028 N20947 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_D_M1         ccdd_gate_N07028 N20947 N01008 N01008
+  pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_not_A_M2         ccdd_gate_N07004 N20911 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_A_M1         ccdd_gate_N07004 N20911 N01008 N01008
+  pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_M4         N20409 N12507 N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_M5         ccdd_gate_N06401 CLK 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_M3         N20409 CLK N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_not_L_M2         N01229 N12507 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_L_M1         N01229 N12507 N01008 N01008 pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_ccdd_gate_xor/xnor_M2         ccdd_gate_xor/xnor_N00723 N20911
+  ccdd_gate_N06401 ccdd_gate_N06401 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M7         ccdd_gate_xor/xnor_N00763 ccdd_gate_N07020
+  ccdd_gate_xor/xnor_N00809 ccdd_gate_xor/xnor_N00809 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M9         ccdd_gate_xor/xnor_N00767 ccdd_gate_N07020
+  ccdd_gate_xor/xnor_N00739 ccdd_gate_xor/xnor_N00739 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M11         N12507 ccdd_gate_N07028
+  ccdd_gate_xor/xnor_N00763 ccdd_gate_xor/xnor_N00763 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M10         ccdd_gate_xor/xnor_N00767 N20935
+  ccdd_gate_xor/xnor_N00809 ccdd_gate_xor/xnor_N00809 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M3         ccdd_gate_xor/xnor_N00739 ccdd_gate_N07012
+  ccdd_gate_xor/xnor_N00723 ccdd_gate_xor/xnor_N00723 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M5         ccdd_gate_xor/xnor_N00809 ccdd_gate_N07012
+  ccdd_gate_xor/xnor_N00719 ccdd_gate_xor/xnor_N00719 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M14         N12507 N20947 ccdd_gate_xor/xnor_N00767
+  ccdd_gate_xor/xnor_N00767 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M6         ccdd_gate_xor/xnor_N00739 N20923
+  ccdd_gate_xor/xnor_N00719 ccdd_gate_xor/xnor_N00719 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M13         N20409 ccdd_gate_N07028
+  ccdd_gate_xor/xnor_N00767 ccdd_gate_xor/xnor_N00767 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M12         N20409 N20947 ccdd_gate_xor/xnor_N00763
+  ccdd_gate_xor/xnor_N00763 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M4         ccdd_gate_xor/xnor_N00809 N20923
+  ccdd_gate_xor/xnor_N00723 ccdd_gate_xor/xnor_N00723 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M8         ccdd_gate_xor/xnor_N00763 N20935
+  ccdd_gate_xor/xnor_N00739 ccdd_gate_xor/xnor_N00739 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_xor/xnor_M1         ccdd_gate_xor/xnor_N00719 ccdd_gate_N07004
+  ccdd_gate_N06401 ccdd_gate_N06401 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_C_M2         ccdd_gate_N07020 N20935 0 0 nMOS_32nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_ccdd_gate_not_C_M1         ccdd_gate_N07020 N20935 N01008 N01008
+  pMOS_32nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
C_C1         0 N12507  1f  TC=0,0 
V_CLK         CLK 0  
+PULSE {vdd_nominal} 0 0 10p 10p 0.5n 1n
V_D         N20947 0  
+PULSE {vdd_nominal} 0 0 10p 10p 16n 32n
V_VDD         N01008 0 {vdd_nominal}
V_A         N20911 0  
+PULSE {vdd_nominal} 0 0 10p 10p 2n 4n
.PARAM  n_size_l=50nm p_to_n_ratio=1.15 p_size_w={ p_to_n_ratio * n_size_w }
+  n_size_w=800nm p_size_l={n_size_l} vdd_nominal=1

**** RESUMING vdd_sweep.cir ****
.END

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               nMOS_32nm_PTM   pMOS_32nm_PTM   
               NMOS            PMOS            
  T_Measured   27              27            
   T_Current   27              27            
       LEVEL    5               5            
           L   50.000000E-09   50.000000E-09 
           W   50.000000E-09   50.000000E-09 
         VTO     .98666         -.98666      
          KP   42.000000E-06   42.000000E-06 
       GAMMA    1               1            
         PHI     .7              .7          
      LAMBDA     .5              .5          
         RSH    5               5            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO   85.000000E-12   85.000000E-12 
        CGDO   85.000000E-12   85.000000E-12 
        CGBO   25.600000E-12   25.600000E-12 
         TOX  100.000000E-09  100.000000E-09 
          XJ   50.000000E-09   10.000000E-09 
       DELTA     .01             .01         
      DIOMOD    1               1            
         VFB    -.55            -.55         
          K1     .4              .4          
          K2    0               -.01         
        LETA     .1              .1          
        WETA     .25             .25         
          U0     .042            .016        
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            
        VTH0     .63            -.5808       
          K3    0               0            
        DVT0    1               1            
        DVT1    2               2            
          UA  600.000000E-12    2.000000E-09 
          UB    1.200000E-18  500.000000E-21 
          UC    0               0            
        VSAT  155.000000E+03  135.000000E+03 
        RDSW  190             240            
        VOFF    -.1144          -.1          
     NFACTOR    1.6             1.8          
        CDSC    0               0            
        PCLM     .02             .12         
      PDIBL1    1.000000E-03    1.000000E-03 
      PDIBL2    1.000000E-03    1.000000E-03 
       DROUT     .5                          
      PSCBE1  814.000000E+06  814.000000E+06 
      PSCBE2  100.000000E-09  958.000000E-09 
          A0    1               1            
          A1    0               0            
          A2    1               1            
         UA1    4.310000E-09    4.310000E-09 
         UB1    7.610000E-18    7.610000E-18 
         UC1  -56.000000E-12  -56.000000E-12 
        PVAG   10.000000E-21   10.000000E-21 
        KETA     .04                         
        ETA0     .0115           .0115       
        ETAB    0               0            
        DVT2    0                            
        DSUB     .1              .1          
       NGATE  100.000000E+21  100.000000E+21 
      MOBMOD    0               0            
         AGS                   10.000000E-21 
       DVT1W    0               0            
       DVT2W    0               0            
        PRWG    0               0            
     PDIBLCB   -5.000000E-03   34.000000E-09 
      ALPHA0     .074            .074        
        CGSL  265.300000E-12  265.300000E-12 
        CGDL  265.300000E-12  265.300000E-12 
        WINT    5.000000E-09    5.000000E-09 
    PARAMCHK    1               1            
     VERSION    4               4            
      ALPHA1    5.000000E-03    5.000000E-03 
        TOXM    1.600000E-09    1.620000E-09 
         TPB    5.000000E-03    5.000000E-03 
         TCJ    1.000000E-03    1.000000E-03 
       TPBSW    5.000000E-03    5.000000E-03 
       TCJSW    1.000000E-03    1.000000E-03 
      TPBSWG    5.000000E-03    5.000000E-03 
      TCJSWG    1.000000E-03    1.000000E-03 
        NOFF     .9              .9          
      VOFFCV     .02             .02         
         COX  700.000000E-06  700.000000E-06 
          E0    1.000000E+12    1.000000E+12 
    rbodyMod    1               1            
    rgateMod    1               1            
      geoMod    1               1            
      igcMod    1               1            
      igbMod    1               1            
        toxe    1.600000E-09    1.620000E-09 
        toxp    1.300000E-09    1.300000E-09 
        dtox  300.000000E-12  320.000000E-12 
        ndep    4.120000E+18    3.070000E+18 
         nsd  200.000000E+18  200.000000E+18 
       dvtp0   10.000000E-12   10.000000E-12 
       dvtp1     .1              .05         
        lpe0    0               0            
        minv     .05             .05         
         rsw   75              75            
         rdw   75              75            
      fprout     .2              .2          
       pdits     .01             .08         
      pditsd     .23             .23         
      pditsl    2.300000E+06    2.300000E+06 
       agidl  200.000000E-06  200.000000E-06 
       bgidl    2.100000E+09    2.100000E+09 
       cgidl  200.000000E-06  200.000000E-06 
        aigc     .015211        9.700000E-03 
        bigc    2.743200E-03    1.250000E-03 
        cigc    2.000000E-03  800.000000E-06 
       aigsd     .015211        9.700000E-03 
       bigsd    2.743200E-03    1.250000E-03 
       cigsd    2.000000E-03  800.000000E-06 
     aigbacc     .012            .012        
     bigbacc    2.800000E-03    2.800000E-03 
     cigbacc    2.000000E-03    2.000000E-03 
     aigbinv     .014            .014        
     bigbinv    4.000000E-03    4.000000E-03 
     cigbinv    4.000000E-03    4.000000E-03 
      xrcrg2    5               5            
      toxref    1.600000E-09    1.600000E-09 
    ijthdfwd     .01             .01         
    ijthsfwd     .01             .01         
    ijthdrev    1.000000E-03    1.000000E-03 
    ijthsrev    1.000000E-03    1.000000E-03 
       gbmin  100.000000E-12  100.000000E-12 
        rbdb   15              15            
        rbsb   15              15            
        rbpb    5               5            
        rbps   15              15            
        rbpd   15              15            
     ckappas     .03             .03         
     ckappad     .03             .03         
         dwj    0               0            
        rshg     .4              .4          
      CJSWGD  500.000000E-12  500.000000E-12 
      PBSWGD    1               1            
      MJSWGD     .33             .33         
      CJSWGS  300.000000E-12  300.000000E-12 
      PBSWGS    1               1            
      MJSWGS     .33             .33         
        JSWS   10.000000E-12   10.000000E-12 
       JSWGS  100.000000E-12  100.000000E-12 
        JSWD   10.000000E-12   10.000000E-12 
       JSWGD  100.000000E-12  100.000000E-12 


Model-Specific Temperatures During Sweep  Param value = 1

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C

 ****     CURRENT STEP                     PARAM VDD_NOMINAL =    1     


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  CLK)    1.0000  (N01008)    1.0000 (N01229)    1.0000 (N12507)     .0314     

(N20361) 47.08E-09 (N20409)     .9942 (N20911)    1.0000 (N20923)    1.0000     

(N20935)    1.0000 (N20947)    1.0000 (ccdd_gate_N06401)     .0063              

(ccdd_gate_N07004) 40.61E-09          (ccdd_gate_N07012) 40.61E-09              

(ccdd_gate_N07020) 40.61E-09          (ccdd_gate_N07028) 40.61E-09              

(ccdd_gate_xor/xnor_N00719)     .4215 (ccdd_gate_xor/xnor_N00723)     .0128     

(ccdd_gate_xor/xnor_N00739)     .4344 (ccdd_gate_xor/xnor_N00763)     .4998     

(ccdd_gate_xor/xnor_N00767)     .0256 (ccdd_gate_xor/xnor_N00809)     .0194 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_B          0.000E+00
    V_C          0.000E+00
    V_CLK        0.000E+00
    V_D          0.000E+00
    V_VDD       -8.693E-07
    V_A          0.000E+00

    TOTAL POWER DISSIPATION   8.69E-07  WATTS


Model-Specific Temperatures During Sweep  Param value = 1.5

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C

 ****     CURRENT STEP                     PARAM VDD_NOMINAL =    1.5   


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  CLK)    1.5000  (N01008)    1.5000 (N01229)    1.4999 (N12507)     .1706     

(N20361) 342.8E-09 (N20409)    1.4616 (N20911)    1.5000 (N20923)    1.5000     

(N20935)    1.5000 (N20947)    1.5000 (ccdd_gate_N06401)     .0347              

(ccdd_gate_N07004) 113.5E-09          (ccdd_gate_N07012) 113.5E-09              

(ccdd_gate_N07020) 113.5E-09          (ccdd_gate_N07028) 113.5E-09              

(ccdd_gate_xor/xnor_N00719)     .6046 (ccdd_gate_xor/xnor_N00723)     .0714     

(ccdd_gate_xor/xnor_N00739)     .6295 (ccdd_gate_xor/xnor_N00763)     .6973     

(ccdd_gate_xor/xnor_N00767)     .1432 (ccdd_gate_xor/xnor_N00809)     .1108 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_B          0.000E+00
    V_C          0.000E+00
    V_CLK        0.000E+00
    V_D          0.000E+00
    V_VDD       -1.059E-05
    V_A          0.000E+00

    TOTAL POWER DISSIPATION   1.59E-05  WATTS


Model-Specific Temperatures During Sweep  Param value = 2

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C

 ****     CURRENT STEP                     PARAM VDD_NOMINAL =    2     


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  CLK)    2.0000  (N01008)    2.0000 (N01229)    1.9554 (N12507)     .3375     

(N20361) 5.084E-06 (N20409)    1.9106 (N20911)    2.0000 (N20923)    2.0000     

(N20935)    2.0000 (N20947)    2.0000 (ccdd_gate_N06401)     .0697              

(ccdd_gate_N07004) 350.7E-09          (ccdd_gate_N07012) 350.7E-09              

(ccdd_gate_N07020) 350.7E-09          (ccdd_gate_N07028) 350.7E-09              

(ccdd_gate_xor/xnor_N00719)     .7604 (ccdd_gate_xor/xnor_N00723)     .1459     

(ccdd_gate_xor/xnor_N00739)     .8011 (ccdd_gate_xor/xnor_N00763)     .8871     

(ccdd_gate_xor/xnor_N00767)     .2897 (ccdd_gate_xor/xnor_N00809)     .2309 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_B          0.000E+00
    V_C          0.000E+00
    V_CLK        0.000E+00
    V_D          0.000E+00
    V_VDD       -4.724E-05
    V_A          0.000E+00

    TOTAL POWER DISSIPATION   9.45E-05  WATTS


Model-Specific Temperatures During Sweep  Param value = 2.5

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C

 ****     CURRENT STEP                     PARAM VDD_NOMINAL =    2.5   


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(  CLK)    2.5000  (N01008)    2.5000 (N01229)    1.2730 (N12507)     .4972     

(N20361) 81.54E-06 (N20409)    2.3514 (N20911)    2.5000 (N20923)    2.5000     

(N20935)    2.5000 (N20947)    2.5000 (ccdd_gate_N06401)     .1039              

(ccdd_gate_N07004) 852.5E-09          (ccdd_gate_N07012) 852.5E-09              

(ccdd_gate_N07020) 852.5E-09          (ccdd_gate_N07028) 852.5E-09              

(ccdd_gate_xor/xnor_N00719)     .9031 (ccdd_gate_xor/xnor_N00723)     .2201     

(ccdd_gate_xor/xnor_N00739)     .9576 (ccdd_gate_xor/xnor_N00763)    1.0600     

(ccdd_gate_xor/xnor_N00767)     .4335 (ccdd_gate_xor/xnor_N00809)     .3543 




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_B          0.000E+00
    V_C          0.000E+00
    V_CLK        0.000E+00
    V_D          0.000E+00
    V_VDD       -1.381E-04
    V_A          0.000E+00

    TOTAL POWER DISSIPATION   3.45E-04  WATTS



          JOB CONCLUDED

**** 10/21/17 20:34:47 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "ROOT-vdd_sweep"  [ C:\USERS\KATERINA\DESKTOP\SYNODEUTIKO_YLIKO\gates\ccdd\XOR\32nm\ccdd_xor_32-PSpiceFiles\ROOT\vdd_swe


 ****     JOB STATISTICS SUMMARY

 ****     CURRENT STEP                     PARAM VDD_NOMINAL =    2.5   


******************************************************************************



  Total job time (using Solver 1)   =         .27
