mkdir -p build
yosys -p "read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../dvp_axis/dvp_axis.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/SB_I2C.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json"

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog -sv ../../rtl/sobel/sobel.sv ../../rtl/sobel/../fifo_sync/fifo_sync.sv ../../rtl/sobel/../dvp_axis/dvp_axis.sv ../../rtl/sobel/../conv2d/conv2d.sv ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv ../../rtl/sobel/../counter/counter.sv ../../rtl/sobel/../rgb2gray/rgb2gray.sv ../../rtl/sobel/../magnitude/magnitude.sv ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv ../../rtl/sobel/../../submodules/imports/sync2.sv ../../rtl/sobel/../../submodules/imports/elastic.sv ../../rtl/sobel/../../submodules/imports/SB_I2C.sv ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv; synth_ice40 -top sobel -json build/sobel.json' --

1. Executing Verilog-2005 frontend: ../../rtl/sobel/sobel.sv
Parsing SystemVerilog input from `../../rtl/sobel/sobel.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../../rtl/sobel/sobel.sv:102)
Warning: Yosys has only limited support for tri-state logic at the moment. (../../rtl/sobel/sobel.sv:103)
Generating RTLIL representation for module `\sobel'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../rtl/sobel/../fifo_sync/fifo_sync.sv
Parsing SystemVerilog input from `../../rtl/sobel/../fifo_sync/fifo_sync.sv' to AST representation.
Generating RTLIL representation for module `\fifo_sync'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../rtl/sobel/../dvp_axis/dvp_axis.sv
Parsing SystemVerilog input from `../../rtl/sobel/../dvp_axis/dvp_axis.sv' to AST representation.
Generating RTLIL representation for module `\dvp_axis'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../rtl/sobel/../conv2d/conv2d.sv
Parsing SystemVerilog input from `../../rtl/sobel/../conv2d/conv2d.sv' to AST representation.
Generating RTLIL representation for module `\conv2d'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv
Parsing SystemVerilog input from `../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv' to AST representation.
Generating RTLIL representation for module `\ramdelaybuffer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv
Parsing SystemVerilog input from `../../rtl/sobel/../sync_ram_block/sync_ram_block.sv' to AST representation.
Generating RTLIL representation for module `\sync_ram_block'.
sync_ram_block: depth_p is 128, width_p is 32
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../rtl/sobel/../counter/counter.sv
Parsing SystemVerilog input from `../../rtl/sobel/../counter/counter.sv' to AST representation.
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../rtl/sobel/../rgb2gray/rgb2gray.sv
Parsing SystemVerilog input from `../../rtl/sobel/../rgb2gray/rgb2gray.sv' to AST representation.
Generating RTLIL representation for module `\rgb2gray'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../rtl/sobel/../magnitude/magnitude.sv
Parsing SystemVerilog input from `../../rtl/sobel/../magnitude/magnitude.sv' to AST representation.
Generating RTLIL representation for module `\magnitude'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv
Parsing SystemVerilog input from `../../rtl/sobel/../i2c_fsm/i2c_fsm.sv' to AST representation.
Generating RTLIL representation for module `\i2c_fsm'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/sync2.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/sync2.sv' to AST representation.
Generating RTLIL representation for module `\sync2'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/elastic.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/elastic.sv' to AST representation.
Generating RTLIL representation for module `\elastic'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_I2C.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_I2C.sv' to AST representation.
Generating RTLIL representation for module `\SB_I2C'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_MAC16.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_MAC16.sv' to AST representation.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv
Parsing SystemVerilog input from `../../rtl/sobel/../../submodules/imports/SB_PLL40_PAD.sv' to AST representation.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Successfully finished Verilog frontend.

16. Executing SYNTH_ICE40 pass.

16.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Replacing existing blackbox module `\SB_PLL40_PAD' at /usr/bin/../share/yosys/ice40/cells_sim.v:749.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Replacing existing blackbox module `\SB_I2C' at /usr/bin/../share/yosys/ice40/cells_sim.v:1001.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Replacing existing blackbox module `\SB_MAC16' at /usr/bin/../share/yosys/ice40/cells_sim.v:1263.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

16.2. Executing HIERARCHY pass (managing design hierarchy).

16.2.1. Analyzing design hierarchy..
Top module:  \sobel
Used module:     \counter
Used module:     \magnitude
Used module:         \elastic
Used module:     \conv2d
Used module:         \ramdelaybuffer
Used module:             \sync_ram_block
Used module:     \fifo_sync
Used module:     \dvp_axis
Used module:     \i2c_fsm
Used module:     \sync2

16.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 9
Parameter \MAX_VAL_P = 479
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479'.

16.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 10
Parameter \MAX_VAL_P = 639
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639'.

16.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\magnitude'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\magnitude\WIDTH_P=8'.

16.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\conv2d'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 640
Generating RTLIL representation for module `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640'.
Warning: Replacing memory \conv_window with list of registers. See ../../rtl/sobel/../conv2d/conv2d.sv:49

16.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo_sync'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512'.

16.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\dvp_axis'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\dvp_axis\WIDTH_P=8'.

16.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Generating RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Found cached RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sync2'.
Parameter \WIDTH_P = 1
Found cached RTLIL representation for module `$paramod\sync2\WIDTH_P=1'.

16.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 8
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8'.

16.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 16
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16: depth_p is 16, width_p is 8

16.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 31
Parameter \DELAY_A_P = 31
Parameter \DELAY_B_P = 15
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.

16.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

16.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Generating RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.16. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 13
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13: depth_p is 13, width_p is 8

16.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.19. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 4
Parameter \MAX_VAL_P = 12
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.

16.2.20. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         \elastic
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         \ramdelaybuffer
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13
Used module:             $paramod\counter\WIDTH_P=4\MAX_VAL_P=12
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         \sync_ram_block
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=4\MAX_VAL_P=8
Used module:     $paramod\sync2\WIDTH_P=1

16.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 16
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=16'.

16.2.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ramdelaybuffer'.
Parameter \WIDTH_P = 8
Parameter \DELAY_P = 1279
Parameter \DELAY_A_P = 1279
Parameter \DELAY_B_P = 639
Generating RTLIL representation for module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639'.

16.2.23. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 512
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512: depth_p is 512, width_p is 8

16.2.24. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             \elastic
Used module:             \sync_ram_block
Used module:             \counter
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=4\MAX_VAL_P=8
Used module:     $paramod\sync2\WIDTH_P=1

16.2.25. Executing AST frontend in derive mode using pre-parsed AST for module `\elastic'.
Parameter \WIDTH_P = 8
Found cached RTLIL representation for module `$paramod\elastic\WIDTH_P=8'.

16.2.26. Executing AST frontend in derive mode using pre-parsed AST for module `\sync_ram_block'.
Parameter \WIDTH_P = 8
Parameter \DEPTH_P = 1280
Generating RTLIL representation for module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280'.
$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280: depth_p is 1280, width_p is 8

16.2.27. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Generating RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.28. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.29. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH_P = 11
Parameter \MAX_VAL_P = 1279
Found cached RTLIL representation for module `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279'.

16.2.30. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=4\MAX_VAL_P=8
Used module:     $paramod\sync2\WIDTH_P=1

16.2.31. Analyzing design hierarchy..
Top module:  \sobel
Used module:     $paramod\counter\WIDTH_P=9\MAX_VAL_P=479
Used module:     $paramod\counter\WIDTH_P=10\MAX_VAL_P=639
Used module:     $paramod\magnitude\WIDTH_P=8
Used module:         $paramod\elastic\WIDTH_P=16
Used module:     $paramod\conv2d\WIDTH_P=8\DEPTH_P=640
Used module:         $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639
Used module:             $paramod\elastic\WIDTH_P=8
Used module:             $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280
Used module:             $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279
Used module:     $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512
Used module:         $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512
Used module:     $paramod\dvp_axis\WIDTH_P=8
Used module:     \i2c_fsm
Used module:         $paramod\counter\WIDTH_P=4\MAX_VAL_P=8
Used module:     $paramod\sync2\WIDTH_P=1
Removing unused module `$paramod\counter\WIDTH_P=4\MAX_VAL_P=12'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=13'.
Removing unused module `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=31\DELAY_A_P=31\DELAY_B_P=15'.
Removing unused module `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=16'.
Removing unused module `\elastic'.
Removing unused module `\sync2'.
Removing unused module `\magnitude'.
Removing unused module `\rgb2gray'.
Removing unused module `\counter'.
Removing unused module `\sync_ram_block'.
Removing unused module `\ramdelaybuffer'.
Removing unused module `\conv2d'.
Removing unused module `\dvp_axis'.
Removing unused module `\fifo_sync'.
Removed 14 unused modules.

16.3. Executing PROC pass (convert processes to netlists).

16.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$561'.
Found and cleaned up 1 empty switch in `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:37$527'.
Removing empty process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:37$527'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$735'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$735'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$722'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:24$722'.
Found and cleaned up 2 empty switches in `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$709'.
Removing empty process `$paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.$proc$../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:20$709'.
Cleaned up 6 empty switches.

16.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544 in module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Removed 1 dead cases from process $proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524 in module $paramod\magnitude\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524 in module $paramod\magnitude\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521 in module $paramod\magnitude\WIDTH_P=8.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$447 in module $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$380 in module $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$737 in module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$730 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$728 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Marked 12 switch rules as full_case in process $proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367 in module i2c_fsm.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:64$364 in module i2c_fsm.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$653 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$651 in module $paramod\elastic\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$646 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$644 in module $paramod\elastic\WIDTH_P=16.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$717 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$715 in module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Marked 4 switch rules as full_case in process $proc$../../rtl/sobel/../counter/counter.sv:41$593 in module $paramod\counter\WIDTH_P=4\MAX_VAL_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590 in module $paramod\sync2\WIDTH_P=1.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586 in module $paramod\dvp_axis\WIDTH_P=8.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$581 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$577 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 1 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$573 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 2 switch rules as full_case in process $proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$569 in module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Marked 3 switch rules as full_case in process $proc$../../rtl/sobel/sobel.sv:262$24 in module sobel.
Removed a total of 1 dead cases.

16.3.3. Executing PROC_INIT pass (extract init attributes).

16.3.4. Executing PROC_ARST pass (detect async resets in processes).

16.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$561'.
     1/2: $0\gy_o[15:0]
     2/2: $0\gx_o[15:0]
Creating decoders for process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
     1/14: $2\r[31:0]
     2/14: $1\r[31:0]
     3/14: $1\c[31:0]
     4/14: $0\c[31:0]
     5/14: $0\r[31:0]
     6/14: $0\conv_window[8][7:0]
     7/14: $0\conv_window[7][7:0]
     8/14: $0\conv_window[6][7:0]
     9/14: $0\conv_window[5][7:0]
    10/14: $0\conv_window[4][7:0]
    11/14: $0\conv_window[3][7:0]
    12/14: $0\conv_window[2][7:0]
    13/14: $0\conv_window[1][7:0]
    14/14: $0\conv_window[0][7:0]
Creating decoders for process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
     1/1024: $0\lut_mem[1023][15:0]
     2/1024: $0\lut_mem[1022][15:0]
     3/1024: $0\lut_mem[1021][15:0]
     4/1024: $0\lut_mem[1020][15:0]
     5/1024: $0\lut_mem[1019][15:0]
     6/1024: $0\lut_mem[1018][15:0]
     7/1024: $0\lut_mem[1017][15:0]
     8/1024: $0\lut_mem[1016][15:0]
     9/1024: $0\lut_mem[1015][15:0]
    10/1024: $0\lut_mem[1014][15:0]
    11/1024: $0\lut_mem[1013][15:0]
    12/1024: $0\lut_mem[1012][15:0]
    13/1024: $0\lut_mem[1011][15:0]
    14/1024: $0\lut_mem[1010][15:0]
    15/1024: $0\lut_mem[1009][15:0]
    16/1024: $0\lut_mem[1008][15:0]
    17/1024: $0\lut_mem[1007][15:0]
    18/1024: $0\lut_mem[1006][15:0]
    19/1024: $0\lut_mem[1005][15:0]
    20/1024: $0\lut_mem[1004][15:0]
    21/1024: $0\lut_mem[1003][15:0]
    22/1024: $0\lut_mem[1002][15:0]
    23/1024: $0\lut_mem[1001][15:0]
    24/1024: $0\lut_mem[1000][15:0]
    25/1024: $0\lut_mem[999][15:0]
    26/1024: $0\lut_mem[998][15:0]
    27/1024: $0\lut_mem[997][15:0]
    28/1024: $0\lut_mem[996][15:0]
    29/1024: $0\lut_mem[995][15:0]
    30/1024: $0\lut_mem[994][15:0]
    31/1024: $0\lut_mem[993][15:0]
    32/1024: $0\lut_mem[992][15:0]
    33/1024: $0\lut_mem[991][15:0]
    34/1024: $0\lut_mem[990][15:0]
    35/1024: $0\lut_mem[989][15:0]
    36/1024: $0\lut_mem[988][15:0]
    37/1024: $0\lut_mem[987][15:0]
    38/1024: $0\lut_mem[986][15:0]
    39/1024: $0\lut_mem[985][15:0]
    40/1024: $0\lut_mem[984][15:0]
    41/1024: $0\lut_mem[983][15:0]
    42/1024: $0\lut_mem[982][15:0]
    43/1024: $0\lut_mem[981][15:0]
    44/1024: $0\lut_mem[980][15:0]
    45/1024: $0\lut_mem[979][15:0]
    46/1024: $0\lut_mem[978][15:0]
    47/1024: $0\lut_mem[977][15:0]
    48/1024: $0\lut_mem[976][15:0]
    49/1024: $0\lut_mem[975][15:0]
    50/1024: $0\lut_mem[974][15:0]
    51/1024: $0\lut_mem[973][15:0]
    52/1024: $0\lut_mem[972][15:0]
    53/1024: $0\lut_mem[971][15:0]
    54/1024: $0\lut_mem[970][15:0]
    55/1024: $0\lut_mem[969][15:0]
    56/1024: $0\lut_mem[968][15:0]
    57/1024: $0\lut_mem[967][15:0]
    58/1024: $0\lut_mem[966][15:0]
    59/1024: $0\lut_mem[965][15:0]
    60/1024: $0\lut_mem[964][15:0]
    61/1024: $0\lut_mem[963][15:0]
    62/1024: $0\lut_mem[962][15:0]
    63/1024: $0\lut_mem[961][15:0]
    64/1024: $0\lut_mem[960][15:0]
    65/1024: $0\lut_mem[959][15:0]
    66/1024: $0\lut_mem[958][15:0]
    67/1024: $0\lut_mem[957][15:0]
    68/1024: $0\lut_mem[956][15:0]
    69/1024: $0\lut_mem[955][15:0]
    70/1024: $0\lut_mem[954][15:0]
    71/1024: $0\lut_mem[953][15:0]
    72/1024: $0\lut_mem[952][15:0]
    73/1024: $0\lut_mem[951][15:0]
    74/1024: $0\lut_mem[950][15:0]
    75/1024: $0\lut_mem[949][15:0]
    76/1024: $0\lut_mem[948][15:0]
    77/1024: $0\lut_mem[947][15:0]
    78/1024: $0\lut_mem[946][15:0]
    79/1024: $0\lut_mem[945][15:0]
    80/1024: $0\lut_mem[944][15:0]
    81/1024: $0\lut_mem[943][15:0]
    82/1024: $0\lut_mem[942][15:0]
    83/1024: $0\lut_mem[941][15:0]
    84/1024: $0\lut_mem[940][15:0]
    85/1024: $0\lut_mem[939][15:0]
    86/1024: $0\lut_mem[938][15:0]
    87/1024: $0\lut_mem[937][15:0]
    88/1024: $0\lut_mem[936][15:0]
    89/1024: $0\lut_mem[935][15:0]
    90/1024: $0\lut_mem[934][15:0]
    91/1024: $0\lut_mem[933][15:0]
    92/1024: $0\lut_mem[932][15:0]
    93/1024: $0\lut_mem[931][15:0]
    94/1024: $0\lut_mem[930][15:0]
    95/1024: $0\lut_mem[929][15:0]
    96/1024: $0\lut_mem[928][15:0]
    97/1024: $0\lut_mem[927][15:0]
    98/1024: $0\lut_mem[926][15:0]
    99/1024: $0\lut_mem[925][15:0]
   100/1024: $0\lut_mem[924][15:0]
   101/1024: $0\lut_mem[923][15:0]
   102/1024: $0\lut_mem[922][15:0]
   103/1024: $0\lut_mem[921][15:0]
   104/1024: $0\lut_mem[920][15:0]
   105/1024: $0\lut_mem[919][15:0]
   106/1024: $0\lut_mem[918][15:0]
   107/1024: $0\lut_mem[917][15:0]
   108/1024: $0\lut_mem[916][15:0]
   109/1024: $0\lut_mem[915][15:0]
   110/1024: $0\lut_mem[914][15:0]
   111/1024: $0\lut_mem[913][15:0]
   112/1024: $0\lut_mem[912][15:0]
   113/1024: $0\lut_mem[911][15:0]
   114/1024: $0\lut_mem[910][15:0]
   115/1024: $0\lut_mem[909][15:0]
   116/1024: $0\lut_mem[908][15:0]
   117/1024: $0\lut_mem[907][15:0]
   118/1024: $0\lut_mem[906][15:0]
   119/1024: $0\lut_mem[905][15:0]
   120/1024: $0\lut_mem[904][15:0]
   121/1024: $0\lut_mem[903][15:0]
   122/1024: $0\lut_mem[902][15:0]
   123/1024: $0\lut_mem[901][15:0]
   124/1024: $0\lut_mem[900][15:0]
   125/1024: $0\lut_mem[899][15:0]
   126/1024: $0\lut_mem[898][15:0]
   127/1024: $0\lut_mem[897][15:0]
   128/1024: $0\lut_mem[896][15:0]
   129/1024: $0\lut_mem[895][15:0]
   130/1024: $0\lut_mem[894][15:0]
   131/1024: $0\lut_mem[893][15:0]
   132/1024: $0\lut_mem[892][15:0]
   133/1024: $0\lut_mem[891][15:0]
   134/1024: $0\lut_mem[890][15:0]
   135/1024: $0\lut_mem[889][15:0]
   136/1024: $0\lut_mem[888][15:0]
   137/1024: $0\lut_mem[887][15:0]
   138/1024: $0\lut_mem[886][15:0]
   139/1024: $0\lut_mem[885][15:0]
   140/1024: $0\lut_mem[884][15:0]
   141/1024: $0\lut_mem[883][15:0]
   142/1024: $0\lut_mem[882][15:0]
   143/1024: $0\lut_mem[881][15:0]
   144/1024: $0\lut_mem[880][15:0]
   145/1024: $0\lut_mem[879][15:0]
   146/1024: $0\lut_mem[878][15:0]
   147/1024: $0\lut_mem[877][15:0]
   148/1024: $0\lut_mem[876][15:0]
   149/1024: $0\lut_mem[875][15:0]
   150/1024: $0\lut_mem[874][15:0]
   151/1024: $0\lut_mem[873][15:0]
   152/1024: $0\lut_mem[872][15:0]
   153/1024: $0\lut_mem[871][15:0]
   154/1024: $0\lut_mem[870][15:0]
   155/1024: $0\lut_mem[869][15:0]
   156/1024: $0\lut_mem[868][15:0]
   157/1024: $0\lut_mem[867][15:0]
   158/1024: $0\lut_mem[866][15:0]
   159/1024: $0\lut_mem[865][15:0]
   160/1024: $0\lut_mem[864][15:0]
   161/1024: $0\lut_mem[863][15:0]
   162/1024: $0\lut_mem[862][15:0]
   163/1024: $0\lut_mem[861][15:0]
   164/1024: $0\lut_mem[860][15:0]
   165/1024: $0\lut_mem[859][15:0]
   166/1024: $0\lut_mem[858][15:0]
   167/1024: $0\lut_mem[857][15:0]
   168/1024: $0\lut_mem[856][15:0]
   169/1024: $0\lut_mem[855][15:0]
   170/1024: $0\lut_mem[854][15:0]
   171/1024: $0\lut_mem[853][15:0]
   172/1024: $0\lut_mem[852][15:0]
   173/1024: $0\lut_mem[851][15:0]
   174/1024: $0\lut_mem[850][15:0]
   175/1024: $0\lut_mem[849][15:0]
   176/1024: $0\lut_mem[848][15:0]
   177/1024: $0\lut_mem[847][15:0]
   178/1024: $0\lut_mem[846][15:0]
   179/1024: $0\lut_mem[845][15:0]
   180/1024: $0\lut_mem[844][15:0]
   181/1024: $0\lut_mem[843][15:0]
   182/1024: $0\lut_mem[842][15:0]
   183/1024: $0\lut_mem[841][15:0]
   184/1024: $0\lut_mem[840][15:0]
   185/1024: $0\lut_mem[839][15:0]
   186/1024: $0\lut_mem[838][15:0]
   187/1024: $0\lut_mem[837][15:0]
   188/1024: $0\lut_mem[836][15:0]
   189/1024: $0\lut_mem[835][15:0]
   190/1024: $0\lut_mem[834][15:0]
   191/1024: $0\lut_mem[833][15:0]
   192/1024: $0\lut_mem[832][15:0]
   193/1024: $0\lut_mem[831][15:0]
   194/1024: $0\lut_mem[830][15:0]
   195/1024: $0\lut_mem[829][15:0]
   196/1024: $0\lut_mem[828][15:0]
   197/1024: $0\lut_mem[827][15:0]
   198/1024: $0\lut_mem[826][15:0]
   199/1024: $0\lut_mem[825][15:0]
   200/1024: $0\lut_mem[824][15:0]
   201/1024: $0\lut_mem[823][15:0]
   202/1024: $0\lut_mem[822][15:0]
   203/1024: $0\lut_mem[821][15:0]
   204/1024: $0\lut_mem[820][15:0]
   205/1024: $0\lut_mem[819][15:0]
   206/1024: $0\lut_mem[818][15:0]
   207/1024: $0\lut_mem[817][15:0]
   208/1024: $0\lut_mem[816][15:0]
   209/1024: $0\lut_mem[815][15:0]
   210/1024: $0\lut_mem[814][15:0]
   211/1024: $0\lut_mem[813][15:0]
   212/1024: $0\lut_mem[812][15:0]
   213/1024: $0\lut_mem[811][15:0]
   214/1024: $0\lut_mem[810][15:0]
   215/1024: $0\lut_mem[809][15:0]
   216/1024: $0\lut_mem[808][15:0]
   217/1024: $0\lut_mem[807][15:0]
   218/1024: $0\lut_mem[806][15:0]
   219/1024: $0\lut_mem[805][15:0]
   220/1024: $0\lut_mem[804][15:0]
   221/1024: $0\lut_mem[803][15:0]
   222/1024: $0\lut_mem[802][15:0]
   223/1024: $0\lut_mem[801][15:0]
   224/1024: $0\lut_mem[800][15:0]
   225/1024: $0\lut_mem[799][15:0]
   226/1024: $0\lut_mem[798][15:0]
   227/1024: $0\lut_mem[797][15:0]
   228/1024: $0\lut_mem[796][15:0]
   229/1024: $0\lut_mem[795][15:0]
   230/1024: $0\lut_mem[794][15:0]
   231/1024: $0\lut_mem[793][15:0]
   232/1024: $0\lut_mem[792][15:0]
   233/1024: $0\lut_mem[791][15:0]
   234/1024: $0\lut_mem[790][15:0]
   235/1024: $0\lut_mem[789][15:0]
   236/1024: $0\lut_mem[788][15:0]
   237/1024: $0\lut_mem[787][15:0]
   238/1024: $0\lut_mem[786][15:0]
   239/1024: $0\lut_mem[785][15:0]
   240/1024: $0\lut_mem[784][15:0]
   241/1024: $0\lut_mem[783][15:0]
   242/1024: $0\lut_mem[782][15:0]
   243/1024: $0\lut_mem[781][15:0]
   244/1024: $0\lut_mem[780][15:0]
   245/1024: $0\lut_mem[779][15:0]
   246/1024: $0\lut_mem[778][15:0]
   247/1024: $0\lut_mem[777][15:0]
   248/1024: $0\lut_mem[776][15:0]
   249/1024: $0\lut_mem[775][15:0]
   250/1024: $0\lut_mem[774][15:0]
   251/1024: $0\lut_mem[773][15:0]
   252/1024: $0\lut_mem[772][15:0]
   253/1024: $0\lut_mem[771][15:0]
   254/1024: $0\lut_mem[770][15:0]
   255/1024: $0\lut_mem[769][15:0]
   256/1024: $0\lut_mem[768][15:0]
   257/1024: $0\lut_mem[767][15:0]
   258/1024: $0\lut_mem[766][15:0]
   259/1024: $0\lut_mem[765][15:0]
   260/1024: $0\lut_mem[764][15:0]
   261/1024: $0\lut_mem[763][15:0]
   262/1024: $0\lut_mem[762][15:0]
   263/1024: $0\lut_mem[761][15:0]
   264/1024: $0\lut_mem[760][15:0]
   265/1024: $0\lut_mem[759][15:0]
   266/1024: $0\lut_mem[758][15:0]
   267/1024: $0\lut_mem[757][15:0]
   268/1024: $0\lut_mem[756][15:0]
   269/1024: $0\lut_mem[755][15:0]
   270/1024: $0\lut_mem[754][15:0]
   271/1024: $0\lut_mem[753][15:0]
   272/1024: $0\lut_mem[752][15:0]
   273/1024: $0\lut_mem[751][15:0]
   274/1024: $0\lut_mem[750][15:0]
   275/1024: $0\lut_mem[749][15:0]
   276/1024: $0\lut_mem[748][15:0]
   277/1024: $0\lut_mem[747][15:0]
   278/1024: $0\lut_mem[746][15:0]
   279/1024: $0\lut_mem[745][15:0]
   280/1024: $0\lut_mem[744][15:0]
   281/1024: $0\lut_mem[743][15:0]
   282/1024: $0\lut_mem[742][15:0]
   283/1024: $0\lut_mem[741][15:0]
   284/1024: $0\lut_mem[740][15:0]
   285/1024: $0\lut_mem[739][15:0]
   286/1024: $0\lut_mem[738][15:0]
   287/1024: $0\lut_mem[737][15:0]
   288/1024: $0\lut_mem[736][15:0]
   289/1024: $0\lut_mem[735][15:0]
   290/1024: $0\lut_mem[734][15:0]
   291/1024: $0\lut_mem[733][15:0]
   292/1024: $0\lut_mem[732][15:0]
   293/1024: $0\lut_mem[731][15:0]
   294/1024: $0\lut_mem[730][15:0]
   295/1024: $0\lut_mem[729][15:0]
   296/1024: $0\lut_mem[728][15:0]
   297/1024: $0\lut_mem[727][15:0]
   298/1024: $0\lut_mem[726][15:0]
   299/1024: $0\lut_mem[725][15:0]
   300/1024: $0\lut_mem[724][15:0]
   301/1024: $0\lut_mem[723][15:0]
   302/1024: $0\lut_mem[722][15:0]
   303/1024: $0\lut_mem[721][15:0]
   304/1024: $0\lut_mem[720][15:0]
   305/1024: $0\lut_mem[719][15:0]
   306/1024: $0\lut_mem[718][15:0]
   307/1024: $0\lut_mem[717][15:0]
   308/1024: $0\lut_mem[716][15:0]
   309/1024: $0\lut_mem[715][15:0]
   310/1024: $0\lut_mem[714][15:0]
   311/1024: $0\lut_mem[713][15:0]
   312/1024: $0\lut_mem[712][15:0]
   313/1024: $0\lut_mem[711][15:0]
   314/1024: $0\lut_mem[710][15:0]
   315/1024: $0\lut_mem[709][15:0]
   316/1024: $0\lut_mem[708][15:0]
   317/1024: $0\lut_mem[707][15:0]
   318/1024: $0\lut_mem[706][15:0]
   319/1024: $0\lut_mem[705][15:0]
   320/1024: $0\lut_mem[704][15:0]
   321/1024: $0\lut_mem[703][15:0]
   322/1024: $0\lut_mem[702][15:0]
   323/1024: $0\lut_mem[701][15:0]
   324/1024: $0\lut_mem[700][15:0]
   325/1024: $0\lut_mem[699][15:0]
   326/1024: $0\lut_mem[698][15:0]
   327/1024: $0\lut_mem[697][15:0]
   328/1024: $0\lut_mem[696][15:0]
   329/1024: $0\lut_mem[695][15:0]
   330/1024: $0\lut_mem[694][15:0]
   331/1024: $0\lut_mem[693][15:0]
   332/1024: $0\lut_mem[692][15:0]
   333/1024: $0\lut_mem[691][15:0]
   334/1024: $0\lut_mem[690][15:0]
   335/1024: $0\lut_mem[689][15:0]
   336/1024: $0\lut_mem[688][15:0]
   337/1024: $0\lut_mem[687][15:0]
   338/1024: $0\lut_mem[686][15:0]
   339/1024: $0\lut_mem[685][15:0]
   340/1024: $0\lut_mem[684][15:0]
   341/1024: $0\lut_mem[683][15:0]
   342/1024: $0\lut_mem[682][15:0]
   343/1024: $0\lut_mem[681][15:0]
   344/1024: $0\lut_mem[680][15:0]
   345/1024: $0\lut_mem[679][15:0]
   346/1024: $0\lut_mem[678][15:0]
   347/1024: $0\lut_mem[677][15:0]
   348/1024: $0\lut_mem[676][15:0]
   349/1024: $0\lut_mem[675][15:0]
   350/1024: $0\lut_mem[674][15:0]
   351/1024: $0\lut_mem[673][15:0]
   352/1024: $0\lut_mem[672][15:0]
   353/1024: $0\lut_mem[671][15:0]
   354/1024: $0\lut_mem[670][15:0]
   355/1024: $0\lut_mem[669][15:0]
   356/1024: $0\lut_mem[668][15:0]
   357/1024: $0\lut_mem[667][15:0]
   358/1024: $0\lut_mem[666][15:0]
   359/1024: $0\lut_mem[665][15:0]
   360/1024: $0\lut_mem[664][15:0]
   361/1024: $0\lut_mem[663][15:0]
   362/1024: $0\lut_mem[662][15:0]
   363/1024: $0\lut_mem[661][15:0]
   364/1024: $0\lut_mem[660][15:0]
   365/1024: $0\lut_mem[659][15:0]
   366/1024: $0\lut_mem[658][15:0]
   367/1024: $0\lut_mem[657][15:0]
   368/1024: $0\lut_mem[656][15:0]
   369/1024: $0\lut_mem[655][15:0]
   370/1024: $0\lut_mem[654][15:0]
   371/1024: $0\lut_mem[653][15:0]
   372/1024: $0\lut_mem[652][15:0]
   373/1024: $0\lut_mem[651][15:0]
   374/1024: $0\lut_mem[650][15:0]
   375/1024: $0\lut_mem[649][15:0]
   376/1024: $0\lut_mem[648][15:0]
   377/1024: $0\lut_mem[647][15:0]
   378/1024: $0\lut_mem[646][15:0]
   379/1024: $0\lut_mem[645][15:0]
   380/1024: $0\lut_mem[644][15:0]
   381/1024: $0\lut_mem[643][15:0]
   382/1024: $0\lut_mem[642][15:0]
   383/1024: $0\lut_mem[641][15:0]
   384/1024: $0\lut_mem[640][15:0]
   385/1024: $0\lut_mem[639][15:0]
   386/1024: $0\lut_mem[638][15:0]
   387/1024: $0\lut_mem[637][15:0]
   388/1024: $0\lut_mem[636][15:0]
   389/1024: $0\lut_mem[635][15:0]
   390/1024: $0\lut_mem[634][15:0]
   391/1024: $0\lut_mem[633][15:0]
   392/1024: $0\lut_mem[632][15:0]
   393/1024: $0\lut_mem[631][15:0]
   394/1024: $0\lut_mem[630][15:0]
   395/1024: $0\lut_mem[629][15:0]
   396/1024: $0\lut_mem[628][15:0]
   397/1024: $0\lut_mem[627][15:0]
   398/1024: $0\lut_mem[626][15:0]
   399/1024: $0\lut_mem[625][15:0]
   400/1024: $0\lut_mem[624][15:0]
   401/1024: $0\lut_mem[623][15:0]
   402/1024: $0\lut_mem[622][15:0]
   403/1024: $0\lut_mem[621][15:0]
   404/1024: $0\lut_mem[620][15:0]
   405/1024: $0\lut_mem[619][15:0]
   406/1024: $0\lut_mem[618][15:0]
   407/1024: $0\lut_mem[617][15:0]
   408/1024: $0\lut_mem[616][15:0]
   409/1024: $0\lut_mem[615][15:0]
   410/1024: $0\lut_mem[614][15:0]
   411/1024: $0\lut_mem[613][15:0]
   412/1024: $0\lut_mem[612][15:0]
   413/1024: $0\lut_mem[611][15:0]
   414/1024: $0\lut_mem[610][15:0]
   415/1024: $0\lut_mem[609][15:0]
   416/1024: $0\lut_mem[608][15:0]
   417/1024: $0\lut_mem[607][15:0]
   418/1024: $0\lut_mem[606][15:0]
   419/1024: $0\lut_mem[605][15:0]
   420/1024: $0\lut_mem[604][15:0]
   421/1024: $0\lut_mem[603][15:0]
   422/1024: $0\lut_mem[602][15:0]
   423/1024: $0\lut_mem[601][15:0]
   424/1024: $0\lut_mem[600][15:0]
   425/1024: $0\lut_mem[599][15:0]
   426/1024: $0\lut_mem[598][15:0]
   427/1024: $0\lut_mem[597][15:0]
   428/1024: $0\lut_mem[596][15:0]
   429/1024: $0\lut_mem[595][15:0]
   430/1024: $0\lut_mem[594][15:0]
   431/1024: $0\lut_mem[593][15:0]
   432/1024: $0\lut_mem[592][15:0]
   433/1024: $0\lut_mem[591][15:0]
   434/1024: $0\lut_mem[590][15:0]
   435/1024: $0\lut_mem[589][15:0]
   436/1024: $0\lut_mem[588][15:0]
   437/1024: $0\lut_mem[587][15:0]
   438/1024: $0\lut_mem[586][15:0]
   439/1024: $0\lut_mem[585][15:0]
   440/1024: $0\lut_mem[584][15:0]
   441/1024: $0\lut_mem[583][15:0]
   442/1024: $0\lut_mem[582][15:0]
   443/1024: $0\lut_mem[581][15:0]
   444/1024: $0\lut_mem[580][15:0]
   445/1024: $0\lut_mem[579][15:0]
   446/1024: $0\lut_mem[578][15:0]
   447/1024: $0\lut_mem[577][15:0]
   448/1024: $0\lut_mem[576][15:0]
   449/1024: $0\lut_mem[575][15:0]
   450/1024: $0\lut_mem[574][15:0]
   451/1024: $0\lut_mem[573][15:0]
   452/1024: $0\lut_mem[572][15:0]
   453/1024: $0\lut_mem[571][15:0]
   454/1024: $0\lut_mem[570][15:0]
   455/1024: $0\lut_mem[569][15:0]
   456/1024: $0\lut_mem[568][15:0]
   457/1024: $0\lut_mem[567][15:0]
   458/1024: $0\lut_mem[566][15:0]
   459/1024: $0\lut_mem[565][15:0]
   460/1024: $0\lut_mem[564][15:0]
   461/1024: $0\lut_mem[563][15:0]
   462/1024: $0\lut_mem[562][15:0]
   463/1024: $0\lut_mem[561][15:0]
   464/1024: $0\lut_mem[560][15:0]
   465/1024: $0\lut_mem[559][15:0]
   466/1024: $0\lut_mem[558][15:0]
   467/1024: $0\lut_mem[557][15:0]
   468/1024: $0\lut_mem[556][15:0]
   469/1024: $0\lut_mem[555][15:0]
   470/1024: $0\lut_mem[554][15:0]
   471/1024: $0\lut_mem[553][15:0]
   472/1024: $0\lut_mem[552][15:0]
   473/1024: $0\lut_mem[551][15:0]
   474/1024: $0\lut_mem[550][15:0]
   475/1024: $0\lut_mem[549][15:0]
   476/1024: $0\lut_mem[548][15:0]
   477/1024: $0\lut_mem[547][15:0]
   478/1024: $0\lut_mem[546][15:0]
   479/1024: $0\lut_mem[545][15:0]
   480/1024: $0\lut_mem[544][15:0]
   481/1024: $0\lut_mem[543][15:0]
   482/1024: $0\lut_mem[542][15:0]
   483/1024: $0\lut_mem[541][15:0]
   484/1024: $0\lut_mem[540][15:0]
   485/1024: $0\lut_mem[539][15:0]
   486/1024: $0\lut_mem[538][15:0]
   487/1024: $0\lut_mem[537][15:0]
   488/1024: $0\lut_mem[536][15:0]
   489/1024: $0\lut_mem[535][15:0]
   490/1024: $0\lut_mem[534][15:0]
   491/1024: $0\lut_mem[533][15:0]
   492/1024: $0\lut_mem[532][15:0]
   493/1024: $0\lut_mem[531][15:0]
   494/1024: $0\lut_mem[530][15:0]
   495/1024: $0\lut_mem[529][15:0]
   496/1024: $0\lut_mem[528][15:0]
   497/1024: $0\lut_mem[527][15:0]
   498/1024: $0\lut_mem[526][15:0]
   499/1024: $0\lut_mem[525][15:0]
   500/1024: $0\lut_mem[524][15:0]
   501/1024: $0\lut_mem[523][15:0]
   502/1024: $0\lut_mem[522][15:0]
   503/1024: $0\lut_mem[521][15:0]
   504/1024: $0\lut_mem[520][15:0]
   505/1024: $0\lut_mem[519][15:0]
   506/1024: $0\lut_mem[518][15:0]
   507/1024: $0\lut_mem[517][15:0]
   508/1024: $0\lut_mem[516][15:0]
   509/1024: $0\lut_mem[515][15:0]
   510/1024: $0\lut_mem[514][15:0]
   511/1024: $0\lut_mem[513][15:0]
   512/1024: $0\lut_mem[512][15:0]
   513/1024: $0\lut_mem[511][15:0]
   514/1024: $0\lut_mem[510][15:0]
   515/1024: $0\lut_mem[509][15:0]
   516/1024: $0\lut_mem[508][15:0]
   517/1024: $0\lut_mem[507][15:0]
   518/1024: $0\lut_mem[506][15:0]
   519/1024: $0\lut_mem[505][15:0]
   520/1024: $0\lut_mem[504][15:0]
   521/1024: $0\lut_mem[503][15:0]
   522/1024: $0\lut_mem[502][15:0]
   523/1024: $0\lut_mem[501][15:0]
   524/1024: $0\lut_mem[500][15:0]
   525/1024: $0\lut_mem[499][15:0]
   526/1024: $0\lut_mem[498][15:0]
   527/1024: $0\lut_mem[497][15:0]
   528/1024: $0\lut_mem[496][15:0]
   529/1024: $0\lut_mem[495][15:0]
   530/1024: $0\lut_mem[494][15:0]
   531/1024: $0\lut_mem[493][15:0]
   532/1024: $0\lut_mem[492][15:0]
   533/1024: $0\lut_mem[491][15:0]
   534/1024: $0\lut_mem[490][15:0]
   535/1024: $0\lut_mem[489][15:0]
   536/1024: $0\lut_mem[488][15:0]
   537/1024: $0\lut_mem[487][15:0]
   538/1024: $0\lut_mem[486][15:0]
   539/1024: $0\lut_mem[485][15:0]
   540/1024: $0\lut_mem[484][15:0]
   541/1024: $0\lut_mem[483][15:0]
   542/1024: $0\lut_mem[482][15:0]
   543/1024: $0\lut_mem[481][15:0]
   544/1024: $0\lut_mem[480][15:0]
   545/1024: $0\lut_mem[479][15:0]
   546/1024: $0\lut_mem[478][15:0]
   547/1024: $0\lut_mem[477][15:0]
   548/1024: $0\lut_mem[476][15:0]
   549/1024: $0\lut_mem[475][15:0]
   550/1024: $0\lut_mem[474][15:0]
   551/1024: $0\lut_mem[473][15:0]
   552/1024: $0\lut_mem[472][15:0]
   553/1024: $0\lut_mem[471][15:0]
   554/1024: $0\lut_mem[470][15:0]
   555/1024: $0\lut_mem[469][15:0]
   556/1024: $0\lut_mem[468][15:0]
   557/1024: $0\lut_mem[467][15:0]
   558/1024: $0\lut_mem[466][15:0]
   559/1024: $0\lut_mem[465][15:0]
   560/1024: $0\lut_mem[464][15:0]
   561/1024: $0\lut_mem[463][15:0]
   562/1024: $0\lut_mem[462][15:0]
   563/1024: $0\lut_mem[461][15:0]
   564/1024: $0\lut_mem[460][15:0]
   565/1024: $0\lut_mem[459][15:0]
   566/1024: $0\lut_mem[458][15:0]
   567/1024: $0\lut_mem[457][15:0]
   568/1024: $0\lut_mem[456][15:0]
   569/1024: $0\lut_mem[455][15:0]
   570/1024: $0\lut_mem[454][15:0]
   571/1024: $0\lut_mem[453][15:0]
   572/1024: $0\lut_mem[452][15:0]
   573/1024: $0\lut_mem[451][15:0]
   574/1024: $0\lut_mem[450][15:0]
   575/1024: $0\lut_mem[449][15:0]
   576/1024: $0\lut_mem[448][15:0]
   577/1024: $0\lut_mem[447][15:0]
   578/1024: $0\lut_mem[446][15:0]
   579/1024: $0\lut_mem[445][15:0]
   580/1024: $0\lut_mem[444][15:0]
   581/1024: $0\lut_mem[443][15:0]
   582/1024: $0\lut_mem[442][15:0]
   583/1024: $0\lut_mem[441][15:0]
   584/1024: $0\lut_mem[440][15:0]
   585/1024: $0\lut_mem[439][15:0]
   586/1024: $0\lut_mem[438][15:0]
   587/1024: $0\lut_mem[437][15:0]
   588/1024: $0\lut_mem[436][15:0]
   589/1024: $0\lut_mem[435][15:0]
   590/1024: $0\lut_mem[434][15:0]
   591/1024: $0\lut_mem[433][15:0]
   592/1024: $0\lut_mem[432][15:0]
   593/1024: $0\lut_mem[431][15:0]
   594/1024: $0\lut_mem[430][15:0]
   595/1024: $0\lut_mem[429][15:0]
   596/1024: $0\lut_mem[428][15:0]
   597/1024: $0\lut_mem[427][15:0]
   598/1024: $0\lut_mem[426][15:0]
   599/1024: $0\lut_mem[425][15:0]
   600/1024: $0\lut_mem[424][15:0]
   601/1024: $0\lut_mem[423][15:0]
   602/1024: $0\lut_mem[422][15:0]
   603/1024: $0\lut_mem[421][15:0]
   604/1024: $0\lut_mem[420][15:0]
   605/1024: $0\lut_mem[419][15:0]
   606/1024: $0\lut_mem[418][15:0]
   607/1024: $0\lut_mem[417][15:0]
   608/1024: $0\lut_mem[416][15:0]
   609/1024: $0\lut_mem[415][15:0]
   610/1024: $0\lut_mem[414][15:0]
   611/1024: $0\lut_mem[413][15:0]
   612/1024: $0\lut_mem[412][15:0]
   613/1024: $0\lut_mem[411][15:0]
   614/1024: $0\lut_mem[410][15:0]
   615/1024: $0\lut_mem[409][15:0]
   616/1024: $0\lut_mem[408][15:0]
   617/1024: $0\lut_mem[407][15:0]
   618/1024: $0\lut_mem[406][15:0]
   619/1024: $0\lut_mem[405][15:0]
   620/1024: $0\lut_mem[404][15:0]
   621/1024: $0\lut_mem[403][15:0]
   622/1024: $0\lut_mem[402][15:0]
   623/1024: $0\lut_mem[401][15:0]
   624/1024: $0\lut_mem[400][15:0]
   625/1024: $0\lut_mem[399][15:0]
   626/1024: $0\lut_mem[398][15:0]
   627/1024: $0\lut_mem[397][15:0]
   628/1024: $0\lut_mem[396][15:0]
   629/1024: $0\lut_mem[395][15:0]
   630/1024: $0\lut_mem[394][15:0]
   631/1024: $0\lut_mem[393][15:0]
   632/1024: $0\lut_mem[392][15:0]
   633/1024: $0\lut_mem[391][15:0]
   634/1024: $0\lut_mem[390][15:0]
   635/1024: $0\lut_mem[389][15:0]
   636/1024: $0\lut_mem[388][15:0]
   637/1024: $0\lut_mem[387][15:0]
   638/1024: $0\lut_mem[386][15:0]
   639/1024: $0\lut_mem[385][15:0]
   640/1024: $0\lut_mem[384][15:0]
   641/1024: $0\lut_mem[383][15:0]
   642/1024: $0\lut_mem[382][15:0]
   643/1024: $0\lut_mem[381][15:0]
   644/1024: $0\lut_mem[380][15:0]
   645/1024: $0\lut_mem[379][15:0]
   646/1024: $0\lut_mem[378][15:0]
   647/1024: $0\lut_mem[377][15:0]
   648/1024: $0\lut_mem[376][15:0]
   649/1024: $0\lut_mem[375][15:0]
   650/1024: $0\lut_mem[374][15:0]
   651/1024: $0\lut_mem[373][15:0]
   652/1024: $0\lut_mem[372][15:0]
   653/1024: $0\lut_mem[371][15:0]
   654/1024: $0\lut_mem[370][15:0]
   655/1024: $0\lut_mem[369][15:0]
   656/1024: $0\lut_mem[368][15:0]
   657/1024: $0\lut_mem[367][15:0]
   658/1024: $0\lut_mem[366][15:0]
   659/1024: $0\lut_mem[365][15:0]
   660/1024: $0\lut_mem[364][15:0]
   661/1024: $0\lut_mem[363][15:0]
   662/1024: $0\lut_mem[362][15:0]
   663/1024: $0\lut_mem[361][15:0]
   664/1024: $0\lut_mem[360][15:0]
   665/1024: $0\lut_mem[359][15:0]
   666/1024: $0\lut_mem[358][15:0]
   667/1024: $0\lut_mem[357][15:0]
   668/1024: $0\lut_mem[356][15:0]
   669/1024: $0\lut_mem[355][15:0]
   670/1024: $0\lut_mem[354][15:0]
   671/1024: $0\lut_mem[353][15:0]
   672/1024: $0\lut_mem[352][15:0]
   673/1024: $0\lut_mem[351][15:0]
   674/1024: $0\lut_mem[350][15:0]
   675/1024: $0\lut_mem[349][15:0]
   676/1024: $0\lut_mem[348][15:0]
   677/1024: $0\lut_mem[347][15:0]
   678/1024: $0\lut_mem[346][15:0]
   679/1024: $0\lut_mem[345][15:0]
   680/1024: $0\lut_mem[344][15:0]
   681/1024: $0\lut_mem[343][15:0]
   682/1024: $0\lut_mem[342][15:0]
   683/1024: $0\lut_mem[341][15:0]
   684/1024: $0\lut_mem[340][15:0]
   685/1024: $0\lut_mem[339][15:0]
   686/1024: $0\lut_mem[338][15:0]
   687/1024: $0\lut_mem[337][15:0]
   688/1024: $0\lut_mem[336][15:0]
   689/1024: $0\lut_mem[335][15:0]
   690/1024: $0\lut_mem[334][15:0]
   691/1024: $0\lut_mem[333][15:0]
   692/1024: $0\lut_mem[332][15:0]
   693/1024: $0\lut_mem[331][15:0]
   694/1024: $0\lut_mem[330][15:0]
   695/1024: $0\lut_mem[329][15:0]
   696/1024: $0\lut_mem[328][15:0]
   697/1024: $0\lut_mem[327][15:0]
   698/1024: $0\lut_mem[326][15:0]
   699/1024: $0\lut_mem[325][15:0]
   700/1024: $0\lut_mem[324][15:0]
   701/1024: $0\lut_mem[323][15:0]
   702/1024: $0\lut_mem[322][15:0]
   703/1024: $0\lut_mem[321][15:0]
   704/1024: $0\lut_mem[320][15:0]
   705/1024: $0\lut_mem[319][15:0]
   706/1024: $0\lut_mem[318][15:0]
   707/1024: $0\lut_mem[317][15:0]
   708/1024: $0\lut_mem[316][15:0]
   709/1024: $0\lut_mem[315][15:0]
   710/1024: $0\lut_mem[314][15:0]
   711/1024: $0\lut_mem[313][15:0]
   712/1024: $0\lut_mem[312][15:0]
   713/1024: $0\lut_mem[311][15:0]
   714/1024: $0\lut_mem[310][15:0]
   715/1024: $0\lut_mem[309][15:0]
   716/1024: $0\lut_mem[308][15:0]
   717/1024: $0\lut_mem[307][15:0]
   718/1024: $0\lut_mem[306][15:0]
   719/1024: $0\lut_mem[305][15:0]
   720/1024: $0\lut_mem[304][15:0]
   721/1024: $0\lut_mem[303][15:0]
   722/1024: $0\lut_mem[302][15:0]
   723/1024: $0\lut_mem[301][15:0]
   724/1024: $0\lut_mem[300][15:0]
   725/1024: $0\lut_mem[299][15:0]
   726/1024: $0\lut_mem[298][15:0]
   727/1024: $0\lut_mem[297][15:0]
   728/1024: $0\lut_mem[296][15:0]
   729/1024: $0\lut_mem[295][15:0]
   730/1024: $0\lut_mem[294][15:0]
   731/1024: $0\lut_mem[293][15:0]
   732/1024: $0\lut_mem[292][15:0]
   733/1024: $0\lut_mem[291][15:0]
   734/1024: $0\lut_mem[290][15:0]
   735/1024: $0\lut_mem[289][15:0]
   736/1024: $0\lut_mem[288][15:0]
   737/1024: $0\lut_mem[287][15:0]
   738/1024: $0\lut_mem[286][15:0]
   739/1024: $0\lut_mem[285][15:0]
   740/1024: $0\lut_mem[284][15:0]
   741/1024: $0\lut_mem[283][15:0]
   742/1024: $0\lut_mem[282][15:0]
   743/1024: $0\lut_mem[281][15:0]
   744/1024: $0\lut_mem[280][15:0]
   745/1024: $0\lut_mem[279][15:0]
   746/1024: $0\lut_mem[278][15:0]
   747/1024: $0\lut_mem[277][15:0]
   748/1024: $0\lut_mem[276][15:0]
   749/1024: $0\lut_mem[275][15:0]
   750/1024: $0\lut_mem[274][15:0]
   751/1024: $0\lut_mem[273][15:0]
   752/1024: $0\lut_mem[272][15:0]
   753/1024: $0\lut_mem[271][15:0]
   754/1024: $0\lut_mem[270][15:0]
   755/1024: $0\lut_mem[269][15:0]
   756/1024: $0\lut_mem[268][15:0]
   757/1024: $0\lut_mem[267][15:0]
   758/1024: $0\lut_mem[266][15:0]
   759/1024: $0\lut_mem[265][15:0]
   760/1024: $0\lut_mem[264][15:0]
   761/1024: $0\lut_mem[263][15:0]
   762/1024: $0\lut_mem[262][15:0]
   763/1024: $0\lut_mem[261][15:0]
   764/1024: $0\lut_mem[260][15:0]
   765/1024: $0\lut_mem[259][15:0]
   766/1024: $0\lut_mem[258][15:0]
   767/1024: $0\lut_mem[257][15:0]
   768/1024: $0\lut_mem[256][15:0]
   769/1024: $0\lut_mem[255][15:0]
   770/1024: $0\lut_mem[254][15:0]
   771/1024: $0\lut_mem[253][15:0]
   772/1024: $0\lut_mem[252][15:0]
   773/1024: $0\lut_mem[251][15:0]
   774/1024: $0\lut_mem[250][15:0]
   775/1024: $0\lut_mem[249][15:0]
   776/1024: $0\lut_mem[248][15:0]
   777/1024: $0\lut_mem[247][15:0]
   778/1024: $0\lut_mem[246][15:0]
   779/1024: $0\lut_mem[245][15:0]
   780/1024: $0\lut_mem[244][15:0]
   781/1024: $0\lut_mem[243][15:0]
   782/1024: $0\lut_mem[242][15:0]
   783/1024: $0\lut_mem[241][15:0]
   784/1024: $0\lut_mem[240][15:0]
   785/1024: $0\lut_mem[239][15:0]
   786/1024: $0\lut_mem[238][15:0]
   787/1024: $0\lut_mem[237][15:0]
   788/1024: $0\lut_mem[236][15:0]
   789/1024: $0\lut_mem[235][15:0]
   790/1024: $0\lut_mem[234][15:0]
   791/1024: $0\lut_mem[233][15:0]
   792/1024: $0\lut_mem[232][15:0]
   793/1024: $0\lut_mem[231][15:0]
   794/1024: $0\lut_mem[230][15:0]
   795/1024: $0\lut_mem[229][15:0]
   796/1024: $0\lut_mem[228][15:0]
   797/1024: $0\lut_mem[227][15:0]
   798/1024: $0\lut_mem[226][15:0]
   799/1024: $0\lut_mem[225][15:0]
   800/1024: $0\lut_mem[224][15:0]
   801/1024: $0\lut_mem[223][15:0]
   802/1024: $0\lut_mem[222][15:0]
   803/1024: $0\lut_mem[221][15:0]
   804/1024: $0\lut_mem[220][15:0]
   805/1024: $0\lut_mem[219][15:0]
   806/1024: $0\lut_mem[218][15:0]
   807/1024: $0\lut_mem[217][15:0]
   808/1024: $0\lut_mem[216][15:0]
   809/1024: $0\lut_mem[215][15:0]
   810/1024: $0\lut_mem[214][15:0]
   811/1024: $0\lut_mem[213][15:0]
   812/1024: $0\lut_mem[212][15:0]
   813/1024: $0\lut_mem[211][15:0]
   814/1024: $0\lut_mem[210][15:0]
   815/1024: $0\lut_mem[209][15:0]
   816/1024: $0\lut_mem[208][15:0]
   817/1024: $0\lut_mem[207][15:0]
   818/1024: $0\lut_mem[206][15:0]
   819/1024: $0\lut_mem[205][15:0]
   820/1024: $0\lut_mem[204][15:0]
   821/1024: $0\lut_mem[203][15:0]
   822/1024: $0\lut_mem[202][15:0]
   823/1024: $0\lut_mem[201][15:0]
   824/1024: $0\lut_mem[200][15:0]
   825/1024: $0\lut_mem[199][15:0]
   826/1024: $0\lut_mem[198][15:0]
   827/1024: $0\lut_mem[197][15:0]
   828/1024: $0\lut_mem[196][15:0]
   829/1024: $0\lut_mem[195][15:0]
   830/1024: $0\lut_mem[194][15:0]
   831/1024: $0\lut_mem[193][15:0]
   832/1024: $0\lut_mem[192][15:0]
   833/1024: $0\lut_mem[191][15:0]
   834/1024: $0\lut_mem[190][15:0]
   835/1024: $0\lut_mem[189][15:0]
   836/1024: $0\lut_mem[188][15:0]
   837/1024: $0\lut_mem[187][15:0]
   838/1024: $0\lut_mem[186][15:0]
   839/1024: $0\lut_mem[185][15:0]
   840/1024: $0\lut_mem[184][15:0]
   841/1024: $0\lut_mem[183][15:0]
   842/1024: $0\lut_mem[182][15:0]
   843/1024: $0\lut_mem[181][15:0]
   844/1024: $0\lut_mem[180][15:0]
   845/1024: $0\lut_mem[179][15:0]
   846/1024: $0\lut_mem[178][15:0]
   847/1024: $0\lut_mem[177][15:0]
   848/1024: $0\lut_mem[176][15:0]
   849/1024: $0\lut_mem[175][15:0]
   850/1024: $0\lut_mem[174][15:0]
   851/1024: $0\lut_mem[173][15:0]
   852/1024: $0\lut_mem[172][15:0]
   853/1024: $0\lut_mem[171][15:0]
   854/1024: $0\lut_mem[170][15:0]
   855/1024: $0\lut_mem[169][15:0]
   856/1024: $0\lut_mem[168][15:0]
   857/1024: $0\lut_mem[167][15:0]
   858/1024: $0\lut_mem[166][15:0]
   859/1024: $0\lut_mem[165][15:0]
   860/1024: $0\lut_mem[164][15:0]
   861/1024: $0\lut_mem[163][15:0]
   862/1024: $0\lut_mem[162][15:0]
   863/1024: $0\lut_mem[161][15:0]
   864/1024: $0\lut_mem[160][15:0]
   865/1024: $0\lut_mem[159][15:0]
   866/1024: $0\lut_mem[158][15:0]
   867/1024: $0\lut_mem[157][15:0]
   868/1024: $0\lut_mem[156][15:0]
   869/1024: $0\lut_mem[155][15:0]
   870/1024: $0\lut_mem[154][15:0]
   871/1024: $0\lut_mem[153][15:0]
   872/1024: $0\lut_mem[152][15:0]
   873/1024: $0\lut_mem[151][15:0]
   874/1024: $0\lut_mem[150][15:0]
   875/1024: $0\lut_mem[149][15:0]
   876/1024: $0\lut_mem[148][15:0]
   877/1024: $0\lut_mem[147][15:0]
   878/1024: $0\lut_mem[146][15:0]
   879/1024: $0\lut_mem[145][15:0]
   880/1024: $0\lut_mem[144][15:0]
   881/1024: $0\lut_mem[143][15:0]
   882/1024: $0\lut_mem[142][15:0]
   883/1024: $0\lut_mem[141][15:0]
   884/1024: $0\lut_mem[140][15:0]
   885/1024: $0\lut_mem[139][15:0]
   886/1024: $0\lut_mem[138][15:0]
   887/1024: $0\lut_mem[137][15:0]
   888/1024: $0\lut_mem[136][15:0]
   889/1024: $0\lut_mem[135][15:0]
   890/1024: $0\lut_mem[134][15:0]
   891/1024: $0\lut_mem[133][15:0]
   892/1024: $0\lut_mem[132][15:0]
   893/1024: $0\lut_mem[131][15:0]
   894/1024: $0\lut_mem[130][15:0]
   895/1024: $0\lut_mem[129][15:0]
   896/1024: $0\lut_mem[128][15:0]
   897/1024: $0\lut_mem[127][15:0]
   898/1024: $0\lut_mem[126][15:0]
   899/1024: $0\lut_mem[125][15:0]
   900/1024: $0\lut_mem[124][15:0]
   901/1024: $0\lut_mem[123][15:0]
   902/1024: $0\lut_mem[122][15:0]
   903/1024: $0\lut_mem[121][15:0]
   904/1024: $0\lut_mem[120][15:0]
   905/1024: $0\lut_mem[119][15:0]
   906/1024: $0\lut_mem[118][15:0]
   907/1024: $0\lut_mem[117][15:0]
   908/1024: $0\lut_mem[116][15:0]
   909/1024: $0\lut_mem[115][15:0]
   910/1024: $0\lut_mem[114][15:0]
   911/1024: $0\lut_mem[113][15:0]
   912/1024: $0\lut_mem[112][15:0]
   913/1024: $0\lut_mem[111][15:0]
   914/1024: $0\lut_mem[110][15:0]
   915/1024: $0\lut_mem[109][15:0]
   916/1024: $0\lut_mem[108][15:0]
   917/1024: $0\lut_mem[107][15:0]
   918/1024: $0\lut_mem[106][15:0]
   919/1024: $0\lut_mem[105][15:0]
   920/1024: $0\lut_mem[104][15:0]
   921/1024: $0\lut_mem[103][15:0]
   922/1024: $0\lut_mem[102][15:0]
   923/1024: $0\lut_mem[101][15:0]
   924/1024: $0\lut_mem[100][15:0]
   925/1024: $0\lut_mem[99][15:0]
   926/1024: $0\lut_mem[98][15:0]
   927/1024: $0\lut_mem[97][15:0]
   928/1024: $0\lut_mem[96][15:0]
   929/1024: $0\lut_mem[95][15:0]
   930/1024: $0\lut_mem[94][15:0]
   931/1024: $0\lut_mem[93][15:0]
   932/1024: $0\lut_mem[92][15:0]
   933/1024: $0\lut_mem[91][15:0]
   934/1024: $0\lut_mem[90][15:0]
   935/1024: $0\lut_mem[89][15:0]
   936/1024: $0\lut_mem[88][15:0]
   937/1024: $0\lut_mem[87][15:0]
   938/1024: $0\lut_mem[86][15:0]
   939/1024: $0\lut_mem[85][15:0]
   940/1024: $0\lut_mem[84][15:0]
   941/1024: $0\lut_mem[83][15:0]
   942/1024: $0\lut_mem[82][15:0]
   943/1024: $0\lut_mem[81][15:0]
   944/1024: $0\lut_mem[80][15:0]
   945/1024: $0\lut_mem[79][15:0]
   946/1024: $0\lut_mem[78][15:0]
   947/1024: $0\lut_mem[77][15:0]
   948/1024: $0\lut_mem[76][15:0]
   949/1024: $0\lut_mem[75][15:0]
   950/1024: $0\lut_mem[74][15:0]
   951/1024: $0\lut_mem[73][15:0]
   952/1024: $0\lut_mem[72][15:0]
   953/1024: $0\lut_mem[71][15:0]
   954/1024: $0\lut_mem[70][15:0]
   955/1024: $0\lut_mem[69][15:0]
   956/1024: $0\lut_mem[68][15:0]
   957/1024: $0\lut_mem[67][15:0]
   958/1024: $0\lut_mem[66][15:0]
   959/1024: $0\lut_mem[65][15:0]
   960/1024: $0\lut_mem[64][15:0]
   961/1024: $0\lut_mem[63][15:0]
   962/1024: $0\lut_mem[62][15:0]
   963/1024: $0\lut_mem[61][15:0]
   964/1024: $0\lut_mem[60][15:0]
   965/1024: $0\lut_mem[59][15:0]
   966/1024: $0\lut_mem[58][15:0]
   967/1024: $0\lut_mem[57][15:0]
   968/1024: $0\lut_mem[56][15:0]
   969/1024: $0\lut_mem[55][15:0]
   970/1024: $0\lut_mem[54][15:0]
   971/1024: $0\lut_mem[53][15:0]
   972/1024: $0\lut_mem[52][15:0]
   973/1024: $0\lut_mem[51][15:0]
   974/1024: $0\lut_mem[50][15:0]
   975/1024: $0\lut_mem[49][15:0]
   976/1024: $0\lut_mem[48][15:0]
   977/1024: $0\lut_mem[47][15:0]
   978/1024: $0\lut_mem[46][15:0]
   979/1024: $0\lut_mem[45][15:0]
   980/1024: $0\lut_mem[44][15:0]
   981/1024: $0\lut_mem[43][15:0]
   982/1024: $0\lut_mem[42][15:0]
   983/1024: $0\lut_mem[41][15:0]
   984/1024: $0\lut_mem[40][15:0]
   985/1024: $0\lut_mem[39][15:0]
   986/1024: $0\lut_mem[38][15:0]
   987/1024: $0\lut_mem[37][15:0]
   988/1024: $0\lut_mem[36][15:0]
   989/1024: $0\lut_mem[35][15:0]
   990/1024: $0\lut_mem[34][15:0]
   991/1024: $0\lut_mem[33][15:0]
   992/1024: $0\lut_mem[32][15:0]
   993/1024: $0\lut_mem[31][15:0]
   994/1024: $0\lut_mem[30][15:0]
   995/1024: $0\lut_mem[29][15:0]
   996/1024: $0\lut_mem[28][15:0]
   997/1024: $0\lut_mem[27][15:0]
   998/1024: $0\lut_mem[26][15:0]
   999/1024: $0\lut_mem[25][15:0]
  1000/1024: $0\lut_mem[24][15:0]
  1001/1024: $0\lut_mem[23][15:0]
  1002/1024: $0\lut_mem[22][15:0]
  1003/1024: $0\lut_mem[21][15:0]
  1004/1024: $0\lut_mem[20][15:0]
  1005/1024: $0\lut_mem[19][15:0]
  1006/1024: $0\lut_mem[18][15:0]
  1007/1024: $0\lut_mem[17][15:0]
  1008/1024: $0\lut_mem[16][15:0]
  1009/1024: $0\lut_mem[15][15:0]
  1010/1024: $0\lut_mem[14][15:0]
  1011/1024: $0\lut_mem[13][15:0]
  1012/1024: $0\lut_mem[12][15:0]
  1013/1024: $0\lut_mem[11][15:0]
  1014/1024: $0\lut_mem[10][15:0]
  1015/1024: $0\lut_mem[9][15:0]
  1016/1024: $0\lut_mem[8][15:0]
  1017/1024: $0\lut_mem[7][15:0]
  1018/1024: $0\lut_mem[6][15:0]
  1019/1024: $0\lut_mem[5][15:0]
  1020/1024: $0\lut_mem[4][15:0]
  1021/1024: $0\lut_mem[3][15:0]
  1022/1024: $0\lut_mem[2][15:0]
  1023/1024: $0\lut_mem[1][15:0]
  1024/1024: $0\lut_mem[0][15:0]
Creating decoders for process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524'.
     1/2: $1$mem2reg_rd$\lut_mem$../../rtl/sobel/../magnitude/magnitude.sv:183$520_DATA[15:0]$526
     2/2: $0$mem2reg_rd$\lut_mem$../../rtl/sobel/../magnitude/magnitude.sv:183$520_DATA[15:0]$525
Creating decoders for process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
     1/3: $0\valid_r[0:0]
     2/3: $0\gy_sq_r[15:0]
     3/3: $0\gx_sq_r[15:0]
Creating decoders for process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$447'.
     1/1: $0\count_l[9:0]
Creating decoders for process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$380'.
     1/1: $0\count_l[8:0]
Creating decoders for process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$737'.
     1/1: $0\count_l[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$730'.
     1/1: $0\rd_addr_b_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$728'.
     1/1: $0\rd_addr_a_r[10:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_DATA[7:0]$726
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_ADDR[10:0]$725
Creating decoders for process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
     1/26: $11\next_state[3:0]
     2/26: $10\next_state[3:0]
     3/26: $9\next_state[3:0]
     4/26: $8\next_state[3:0]
     5/26: $7\next_state[3:0]
     6/26: $6\next_state[3:0]
     7/26: $5\next_state[3:0]
     8/26: $4\next_state[3:0]
     9/26: $3\next_state[3:0]
    10/26: $2\next_state[3:0]
    11/26: $1\next_state[3:0]
    12/26: $1\done_o[0:0]
    13/26: $1\sbdati_o[7:0]
    14/26: $1\sbadri_o[3:0]
    15/26: $1\sbstb_o[0:0]
    16/26: $1\sbwr_o[0:0]
    17/26: $1\current_data[7:0]
    18/26: $1\current_reg[15:0]
    19/26: $0\next_state[3:0]
    20/26: $0\done_o[0:0]
    21/26: $0\sbdati_o[7:0]
    22/26: $0\sbadri_o[3:0]
    23/26: $0\sbstb_o[0:0]
    24/26: $0\sbwr_o[0:0]
    25/26: $0\current_data[7:0]
    26/26: $0\current_reg[15:0]
Creating decoders for process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:64$364'.
     1/1: $0\state[3:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$653'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$651'.
     1/1: $0\data_o_reg[7:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$646'.
     1/1: $0\valid_o_reg[0:0]
Creating decoders for process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$644'.
     1/1: $0\data_o_reg[15:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$717'.
     1/1: $0\rd_addr_b_r[8:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$715'.
     1/1: $0\rd_addr_a_r[8:0]
Creating decoders for process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
     1/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714
     2/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_DATA[7:0]$713
     3/3: $0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_ADDR[8:0]$712
Creating decoders for process `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8.$proc$../../rtl/sobel/../counter/counter.sv:41$593'.
     1/1: $0\count_l[3:0]
Creating decoders for process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590'.
     1/2: $0\sync_m[0:0]
     2/2: $0\sync_o[0:0]
Creating decoders for process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
     1/5: $0\data_d[7:0]
     2/5: $0\hsync_d[0:0]
     3/5: $0\tvalid_o[0:0]
     4/5: $0\tlast_o[0:0]
     5/5: $0\tdata_o[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$581'.
     1/1: $0\data_o_bypass_l[7:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$577'.
     1/1: $0\rd_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$573'.
     1/1: $0\wr_ptr_l[9:0]
Creating decoders for process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$569'.
     1/3: $2\rd_ptr_next_w[9:0]
     2/3: $1\rd_ptr_next_w[9:0]
     3/3: $0\rd_ptr_next_w[9:0]
Creating decoders for process `\sobel.$proc$../../rtl/sobel/sobel.sv:262$24'.
     1/2: $0\v_cnt[9:0]
     2/2: $0\h_cnt[9:0]

16.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[0]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[2]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[3]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[4]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[5]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[6]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[7]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[8]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[9]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[10]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[11]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[12]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[13]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[14]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[15]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[16]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[17]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[18]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[19]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[20]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[21]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[22]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[23]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[24]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[25]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[26]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[27]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[28]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[29]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[30]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[31]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[32]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[33]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[34]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[35]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[36]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[37]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[38]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[39]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[40]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[41]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[42]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[43]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[44]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[45]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[46]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[47]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[48]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[49]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[50]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[51]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[52]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[53]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[54]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[55]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[56]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[57]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[58]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[59]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[60]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[61]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[62]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[63]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[64]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[65]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[66]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[67]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[68]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[69]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[70]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[71]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[72]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[73]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[74]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[75]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[76]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[77]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[78]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[79]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[80]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[81]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[82]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[83]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[84]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[85]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[86]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[87]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[88]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[89]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[90]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[91]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[92]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[93]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[94]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[95]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[96]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[97]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[98]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[99]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[100]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[101]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[102]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[103]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[104]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[105]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[106]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[107]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[108]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[109]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[110]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[111]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[112]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[113]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[114]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[115]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[116]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[117]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[118]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[119]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[120]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[121]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[122]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[123]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[124]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[125]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[126]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[127]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[128]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[129]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[130]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[131]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[132]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[133]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[134]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[135]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[136]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[137]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[138]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[139]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[140]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[141]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[142]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[143]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[144]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[145]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[146]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[147]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[148]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[149]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[150]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[151]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[152]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[153]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[154]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[155]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[156]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[157]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[158]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[159]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[160]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[161]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[162]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[163]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[164]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[165]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[166]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[167]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[168]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[169]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[170]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[171]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[172]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[173]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[174]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[175]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[176]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[177]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[178]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[179]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[180]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[181]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[182]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[183]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[184]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[185]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[186]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[187]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[188]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[189]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[190]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[191]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[192]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[193]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[194]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[195]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[196]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[197]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[198]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[199]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[200]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[201]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[202]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[203]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[204]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[205]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[206]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[207]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[208]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[209]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[210]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[211]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[212]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[213]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[214]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[215]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[216]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[217]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[218]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[219]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[220]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[221]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[222]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[223]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[224]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[225]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[226]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[227]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[228]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[229]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[230]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[231]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[232]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[233]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[234]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[235]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[236]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[237]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[238]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[239]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[240]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[241]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[242]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[243]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[244]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[245]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[246]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[247]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[248]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[249]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[250]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[251]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[252]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[253]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[254]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[255]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[256]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[257]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[258]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[259]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[260]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[261]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[262]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[263]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[264]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[265]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[266]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[267]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[268]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[269]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[270]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[271]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[272]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[273]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[274]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[275]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[276]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[277]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[278]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[279]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[280]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[281]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[282]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[283]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[284]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[285]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[286]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[287]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[288]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[289]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[290]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[291]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[292]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[293]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[294]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[295]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[296]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[297]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[298]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[299]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[300]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[301]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[302]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[303]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[304]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[305]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[306]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[307]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[308]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[309]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[310]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[311]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[312]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[313]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[314]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[315]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[316]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[317]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[318]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[319]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[320]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[321]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[322]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[323]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[324]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[325]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[326]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[327]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[328]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[329]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[330]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[331]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[332]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[333]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[334]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[335]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[336]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[337]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[338]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[339]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[340]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[341]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[342]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[343]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[344]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[345]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[346]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[347]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[348]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[349]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[350]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[351]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[352]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[353]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[354]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[355]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[356]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[357]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[358]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[359]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[360]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[361]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[362]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[363]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[364]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[365]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[366]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[367]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[368]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[369]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[370]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[371]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[372]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[373]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[374]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[375]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[376]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[377]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[378]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[379]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[380]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[381]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[382]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[383]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[384]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[385]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[386]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[387]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[388]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[389]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[390]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[391]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[392]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[393]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[394]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[395]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[396]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[397]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[398]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[399]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[400]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[401]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[402]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[403]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[404]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[405]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[406]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[407]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[408]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[409]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[410]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[411]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[412]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[413]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[414]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[415]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[416]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[417]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[418]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[419]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[420]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[421]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[422]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[423]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[424]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[425]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[426]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[427]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[428]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[429]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[430]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[431]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[432]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[433]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[434]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[435]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[436]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[437]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[438]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[439]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[440]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[441]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[442]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[443]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[444]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[445]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[446]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[447]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[448]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[449]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[450]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[451]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[452]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[453]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[454]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[455]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[456]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[457]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[458]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[459]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[460]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[461]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[462]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[463]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[464]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[465]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[466]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[467]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[468]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[469]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[470]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[471]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[472]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[473]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[474]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[475]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[476]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[477]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[478]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[479]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[480]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[481]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[482]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[483]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[484]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[485]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[486]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[487]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[488]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[489]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[490]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[491]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[492]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[493]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[494]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[495]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[496]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[497]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[498]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[499]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[500]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[501]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[502]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[503]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[504]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[505]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[506]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[507]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[508]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[509]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[510]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[511]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[512]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[513]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[514]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[515]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[516]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[517]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[518]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[519]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[520]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[521]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[522]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[523]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[524]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[525]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[526]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[527]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[528]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[529]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[530]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[531]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[532]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[533]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[534]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[535]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[536]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[537]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[538]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[539]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[540]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[541]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[542]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[543]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[544]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[545]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[546]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[547]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[548]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[549]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[550]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[551]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[552]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[553]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[554]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[555]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[556]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[557]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[558]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[559]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[560]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[561]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[562]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[563]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[564]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[565]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[566]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[567]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[568]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[569]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[570]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[571]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[572]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[573]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[574]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[575]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[576]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[577]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[578]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[579]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[580]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[581]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[582]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[583]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[584]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[585]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[586]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[587]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[588]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[589]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[590]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[591]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[592]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[593]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[594]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[595]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[596]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[597]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[598]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[599]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[600]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[601]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[602]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[603]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[604]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[605]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[606]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[607]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[608]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[609]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[610]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[611]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[612]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[613]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[614]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[615]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[616]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[617]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[618]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[619]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[620]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[621]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[622]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[623]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[624]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[625]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[626]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[627]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[628]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[629]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[630]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[631]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[632]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[633]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[634]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[635]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[636]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[637]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[638]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[639]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[640]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[641]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[642]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[643]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[644]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[645]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[646]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[647]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[648]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[649]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[650]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[651]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[652]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[653]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[654]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[655]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[656]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[657]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[658]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[659]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[660]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[661]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[662]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[663]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[664]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[665]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[666]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[667]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[668]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[669]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[670]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[671]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[672]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[673]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[674]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[675]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[676]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[677]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[678]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[679]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[680]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[681]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[682]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[683]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[684]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[685]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[686]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[687]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[688]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[689]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[690]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[691]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[692]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[693]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[694]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[695]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[696]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[697]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[698]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[699]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[700]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[701]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[702]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[703]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[704]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[705]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[706]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[707]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[708]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[709]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[710]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[711]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[712]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[713]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[714]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[715]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[716]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[717]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[718]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[719]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[720]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[721]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[722]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[723]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[724]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[725]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[726]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[727]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[728]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[729]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[730]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[731]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[732]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[733]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[734]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[735]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[736]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[737]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[738]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[739]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[740]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[741]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[742]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[743]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[744]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[745]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[746]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[747]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[748]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[749]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[750]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[751]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[752]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[753]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[754]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[755]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[756]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[757]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[758]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[759]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[760]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[761]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[762]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[763]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[764]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[765]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[766]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[767]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[768]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[769]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[770]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[771]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[772]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[773]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[774]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[775]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[776]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[777]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[778]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[779]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[780]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[781]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[782]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[783]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[784]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[785]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[786]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[787]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[788]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[789]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[790]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[791]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[792]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[793]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[794]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[795]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[796]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[797]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[798]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[799]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[800]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[801]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[802]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[803]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[804]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[805]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[806]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[807]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[808]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[809]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[810]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[811]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[812]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[813]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[814]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[815]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[816]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[817]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[818]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[819]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[820]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[821]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[822]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[823]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[824]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[825]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[826]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[827]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[828]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[829]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[830]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[831]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[832]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[833]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[834]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[835]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[836]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[837]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[838]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[839]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[840]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[841]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[842]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[843]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[844]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[845]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[846]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[847]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[848]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[849]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[850]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[851]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[852]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[853]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[854]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[855]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[856]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[857]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[858]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[859]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[860]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[861]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[862]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[863]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[864]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[865]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[866]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[867]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[868]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[869]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[870]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[871]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[872]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[873]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[874]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[875]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[876]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[877]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[878]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[879]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[880]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[881]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[882]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[883]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[884]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[885]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[886]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[887]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[888]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[889]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[890]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[891]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[892]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[893]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[894]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[895]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[896]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[897]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[898]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[899]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[900]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[901]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[902]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[903]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[904]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[905]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[906]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[907]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[908]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[909]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[910]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[911]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[912]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[913]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[914]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[915]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[916]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[917]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[918]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[919]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[920]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[921]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[922]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[923]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[924]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[925]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[926]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[927]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[928]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[929]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[930]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[931]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[932]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[933]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[934]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[935]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[936]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[937]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[938]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[939]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[940]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[941]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[942]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[943]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[944]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[945]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[946]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[947]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[948]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[949]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[950]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[951]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[952]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[953]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[954]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[955]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[956]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[957]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[958]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[959]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[960]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[961]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[962]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[963]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[964]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[965]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[966]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[967]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[968]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[969]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[970]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[971]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[972]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[973]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[974]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[975]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[976]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[977]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[978]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[979]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[980]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[981]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[982]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[983]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[984]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[985]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[986]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[987]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[988]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[989]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[990]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[991]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[992]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[993]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[994]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[995]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[996]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[997]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[998]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[999]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1000]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1001]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1002]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1003]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1004]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1005]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1006]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1007]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1008]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1009]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1010]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1011]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1012]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1013]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1014]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1015]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1016]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1017]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1018]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1019]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1020]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1021]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1022]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.\lut_mem[1023]' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
No latch inferred for signal `$paramod\magnitude\WIDTH_P=8.$mem2reg_rd$\lut_mem$../../rtl/sobel/../magnitude/magnitude.sv:183$520_DATA' from process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524'.
No latch inferred for signal `\i2c_fsm.\sbwr_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\sbstb_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\sbadri_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\sbdati_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\done_o' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\next_state' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\current_reg' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `\i2c_fsm.\current_data' from process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
No latch inferred for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_next_w' from process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$569'.

16.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gx_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$561'.
  created $dff cell `$procdff$2324' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\gy_o' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$561'.
  created $dff cell `$procdff$2325' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\r' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2326' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\c' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2327' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[0]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2328' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[1]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2329' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[2]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2330' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[3]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2331' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[4]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2332' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[5]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2333' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[6]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2334' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[7]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2335' with positive edge clock.
Creating register for signal `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.\conv_window[8]' using process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
  created $dff cell `$procdff$2336' with positive edge clock.
Creating register for signal `$paramod\magnitude\WIDTH_P=8.\gx_sq_r' using process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
  created $dff cell `$procdff$2337' with positive edge clock.
Creating register for signal `$paramod\magnitude\WIDTH_P=8.\gy_sq_r' using process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
  created $dff cell `$procdff$2338' with positive edge clock.
Creating register for signal `$paramod\magnitude\WIDTH_P=8.\valid_r' using process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
  created $dff cell `$procdff$2339' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.\count_l' using process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$447'.
  created $dff cell `$procdff$2340' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.\count_l' using process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$380'.
  created $dff cell `$procdff$2341' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.\count_l' using process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$737'.
  created $dff cell `$procdff$2342' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$730'.
  created $dff cell `$procdff$2343' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$728'.
  created $dff cell `$procdff$2344' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
  created $dff cell `$procdff$2345' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
  created $dff cell `$procdff$2346' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
  created $dff cell `$procdff$2347' with positive edge clock.
Creating register for signal `\i2c_fsm.\state' using process `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:64$364'.
  created $dff cell `$procdff$2348' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$653'.
  created $dff cell `$procdff$2349' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=8.\data_o_reg' using process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$651'.
  created $dff cell `$procdff$2350' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\valid_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$646'.
  created $dff cell `$procdff$2351' with positive edge clock.
Creating register for signal `$paramod\elastic\WIDTH_P=16.\data_o_reg' using process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$644'.
  created $dff cell `$procdff$2352' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\rd_addr_b_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$717'.
  created $dff cell `$procdff$2353' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.\rd_addr_a_r' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$715'.
  created $dff cell `$procdff$2354' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_ADDR' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
  created $dff cell `$procdff$2355' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_DATA' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
  created $dff cell `$procdff$2356' with positive edge clock.
Creating register for signal `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN' using process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
  created $dff cell `$procdff$2357' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8.\count_l' using process `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8.$proc$../../rtl/sobel/../counter/counter.sv:41$593'.
  created $dff cell `$procdff$2358' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_o' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590'.
  created $dff cell `$procdff$2359' with positive edge clock.
Creating register for signal `$paramod\sync2\WIDTH_P=1.\sync_m' using process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590'.
  created $dff cell `$procdff$2360' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tdata_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
  created $dff cell `$procdff$2361' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tlast_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
  created $dff cell `$procdff$2362' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\tvalid_o' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
  created $dff cell `$procdff$2363' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\hsync_d' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
  created $dff cell `$procdff$2364' with positive edge clock.
Creating register for signal `$paramod\dvp_axis\WIDTH_P=8.\data_d' using process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
  created $dff cell `$procdff$2365' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\data_o_bypass_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$581'.
  created $dff cell `$procdff$2366' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\rd_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$577'.
  created $dff cell `$procdff$2367' with positive edge clock.
Creating register for signal `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.\wr_ptr_l' using process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$573'.
  created $dff cell `$procdff$2368' with positive edge clock.
Creating register for signal `\sobel.\h_cnt' using process `\sobel.$proc$../../rtl/sobel/sobel.sv:262$24'.
  created $dff cell `$procdff$2369' with positive edge clock.
Creating register for signal `\sobel.\v_cnt' using process `\sobel.$proc$../../rtl/sobel/sobel.sv:262$24'.
  created $dff cell `$procdff$2370' with positive edge clock.

16.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:98$561'.
Found and cleaned up 2 empty switches in `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
Removing empty process `$paramod\conv2d\WIDTH_P=8\DEPTH_P=640.$proc$../../rtl/sobel/../conv2d/conv2d.sv:45$544'.
Removing empty process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$528'.
Found and cleaned up 1 empty switch in `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524'.
Removing empty process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:3$524'.
Found and cleaned up 3 empty switches in `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
Removing empty process `$paramod\magnitude\WIDTH_P=8.$proc$../../rtl/sobel/../magnitude/magnitude.sv:169$521'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$447'.
Removing empty process `$paramod\counter\WIDTH_P=10\MAX_VAL_P=639.$proc$../../rtl/sobel/../counter/counter.sv:41$447'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$380'.
Removing empty process `$paramod\counter\WIDTH_P=9\MAX_VAL_P=479.$proc$../../rtl/sobel/../counter/counter.sv:41$380'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$737'.
Removing empty process `$paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.$proc$../../rtl/sobel/../counter/counter.sv:41$737'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$730'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$730'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$728'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$728'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$724'.
Found and cleaned up 12 empty switches in `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
Removing empty process `i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:86$367'.
Found and cleaned up 1 empty switch in `\i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:64$364'.
Removing empty process `i2c_fsm.$proc$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:64$364'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$653'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$653'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$651'.
Removing empty process `$paramod\elastic\WIDTH_P=8.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$651'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$646'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:32$646'.
Found and cleaned up 2 empty switches in `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$644'.
Removing empty process `$paramod\elastic\WIDTH_P=16.$proc$../../rtl/sobel/../../submodules/imports/elastic.sv:23$644'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$717'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:45$717'.
Found and cleaned up 2 empty switches in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$715'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:37$715'.
Found and cleaned up 1 empty switch in `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
Removing empty process `$paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:31$711'.
Found and cleaned up 6 empty switches in `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8.$proc$../../rtl/sobel/../counter/counter.sv:41$593'.
Removing empty process `$paramod\counter\WIDTH_P=4\MAX_VAL_P=8.$proc$../../rtl/sobel/../counter/counter.sv:41$593'.
Found and cleaned up 1 empty switch in `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590'.
Removing empty process `$paramod\sync2\WIDTH_P=1.$proc$../../rtl/sobel/../../submodules/imports/sync2.sv:11$590'.
Found and cleaned up 1 empty switch in `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
Removing empty process `$paramod\dvp_axis\WIDTH_P=8.$proc$../../rtl/sobel/../dvp_axis/dvp_axis.sv:23$586'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$581'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:55$581'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$577'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:47$577'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$573'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:39$573'.
Found and cleaned up 2 empty switches in `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$569'.
Removing empty process `$paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.$proc$../../rtl/sobel/../fifo_sync/fifo_sync.sv:28$569'.
Found and cleaned up 3 empty switches in `\sobel.$proc$../../rtl/sobel/sobel.sv:262$24'.
Removing empty process `sobel.$proc$../../rtl/sobel/sobel.sv:262$24'.
Cleaned up 74 empty switches.

16.4. Executing FLATTEN pass (flatten design).
Using template $paramod\sync2\WIDTH_P=1 for cells of type $paramod\sync2\WIDTH_P=1.
Using template i2c_fsm for cells of type i2c_fsm.
Using template $paramod\magnitude\WIDTH_P=8 for cells of type $paramod\magnitude\WIDTH_P=8.
Using template $paramod\conv2d\WIDTH_P=8\DEPTH_P=640 for cells of type $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Using template $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\dvp_axis\WIDTH_P=8 for cells of type $paramod\dvp_axis\WIDTH_P=8.
Using template $paramod\counter\WIDTH_P=10\MAX_VAL_P=639 for cells of type $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Using template $paramod\counter\WIDTH_P=9\MAX_VAL_P=479 for cells of type $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Using template $paramod\counter\WIDTH_P=4\MAX_VAL_P=8 for cells of type $paramod\counter\WIDTH_P=4\MAX_VAL_P=8.
Using template $paramod\elastic\WIDTH_P=16 for cells of type $paramod\elastic\WIDTH_P=16.
Using template $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639 for cells of type $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Using template $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279 for cells of type $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Using template $paramod\elastic\WIDTH_P=8 for cells of type $paramod\elastic\WIDTH_P=8.
Using template $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280 for cells of type $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
<suppressed ~19 debug messages>
No more expansions possible.
Deleting now unused module $paramod\conv2d\WIDTH_P=8\DEPTH_P=640.
Deleting now unused module $paramod\magnitude\WIDTH_P=8.
Deleting now unused module $paramod\counter\WIDTH_P=10\MAX_VAL_P=639.
Deleting now unused module $paramod\counter\WIDTH_P=9\MAX_VAL_P=479.
Deleting now unused module $paramod\counter\WIDTH_P=11\MAX_VAL_P=1279.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=1280.
Deleting now unused module i2c_fsm.
Deleting now unused module $paramod\elastic\WIDTH_P=8.
Deleting now unused module $paramod\elastic\WIDTH_P=16.
Deleting now unused module $paramod\sync_ram_block\WIDTH_P=8\DEPTH_P=512.
Deleting now unused module $paramod\ramdelaybuffer\WIDTH_P=8\DELAY_P=1279\DELAY_A_P=1279\DELAY_B_P=639.
Deleting now unused module $paramod\counter\WIDTH_P=4\MAX_VAL_P=8.
Deleting now unused module $paramod\sync2\WIDTH_P=1.
Deleting now unused module $paramod\dvp_axis\WIDTH_P=8.
Deleting now unused module $paramod\fifo_sync\WIDTH_P=8\DEPTH_P=512.

16.5. Executing TRIBUF pass.

16.6. Executing DEMINOUT pass (demote inout ports to input or output).

16.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~207 debug messages>

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 219 unused cells and 1709 unused wires.
<suppressed ~233 debug messages>

16.9. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

16.10. Executing OPT pass (performing simple optimizations).

16.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

16.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\rstn_cam_sync.$procmux$2265: \rstn_i -> 1'1
      Replacing known input bits on port B of cell $techmap\rstn_mclk_sync.$procmux$2265: \rstn_i -> 1'1
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:243$18: \sobel_conv2d.gx_o -> { 1'0 \sobel_conv2d.gx_o [14:0] }
      Replacing known input bits on port A of cell $ternary$../../rtl/sobel/sobel.sv:244$21: \sobel_conv2d.gy_o -> { 1'0 \sobel_conv2d.gy_o [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$1997.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2006.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2016.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2027.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2039.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2052.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2066.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2081.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2097.
    dead port 2/2 on $mux $techmap\cam_i2c_cfg.$procmux$2114.
    dead port 2/2 on $mux $techmap\cam_fifo.$procmux$2304.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$ternary$../../rtl/sobel/../counter/counter.sv:29$746.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$ternary$../../rtl/sobel/../counter/counter.sv:29$746.
    dead port 2/2 on $mux $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$ternary$../../rtl/sobel/../counter/counter.sv:29$746.
Removed 14 multiplexer ports.
<suppressed ~83 debug messages>

16.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$2137: { $techmap\cam_i2c_cfg.$procmux$2115_CMP $techmap\cam_i2c_cfg.$procmux$2098_CMP $techmap\cam_i2c_cfg.$procmux$2082_CMP $techmap\cam_i2c_cfg.$procmux$2067_CMP $techmap\cam_i2c_cfg.$procmux$2040_CMP $techmap\cam_i2c_cfg.$procmux$2017_CMP $auto$opt_reduce.cc:132:opt_mux$2372 $techmap\cam_i2c_cfg.$procmux$1998_CMP }
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$2151: { $techmap\cam_i2c_cfg.$procmux$2115_CMP $auto$opt_reduce.cc:132:opt_mux$2376 $auto$opt_reduce.cc:132:opt_mux$2374 }
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$2165: $auto$opt_reduce.cc:132:opt_mux$2378
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$2179: $auto$opt_reduce.cc:132:opt_mux$2380
    New ctrl vector for $pmux cell $techmap\cam_i2c_cfg.$procmux$2191: { $techmap\cam_i2c_cfg.$procmux$2197_CMP $techmap\cam_i2c_cfg.$procmux$2196_CMP $techmap\cam_i2c_cfg.$procmux$2195_CMP $techmap\cam_i2c_cfg.$procmux$2194_CMP $auto$opt_reduce.cc:132:opt_mux$2382 }
    Consolidated identical input bits for $mux cell $techmap\cam_fifo.sync_fifo_ram.$procmux$2242:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714
      New ports: A=1'0, B=1'1, Y=$techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0]
      New connections: $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [7:1] = { $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] $techmap\cam_fifo.sync_fifo_ram.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$710_EN[7:0]$714 [0] }
    Consolidated identical input bits for $mux cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1985:
      Old ports: A=8'00000000, B=8'11111111, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727
      New ports: A=1'0, B=1'1, Y=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0]
      New connections: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [7:1] = { $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$0$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$723_EN[7:0]$727 [0] }
    New ctrl vector for $pmux cell $techmap\sobel_magnitude.$procmux$883: { $techmap\sobel_magnitude.$procmux$1907_CMP $auto$opt_reduce.cc:132:opt_mux$2504 $auto$opt_reduce.cc:132:opt_mux$2502 $auto$opt_reduce.cc:132:opt_mux$2500 $auto$opt_reduce.cc:132:opt_mux$2498 $auto$opt_reduce.cc:132:opt_mux$2496 $auto$opt_reduce.cc:132:opt_mux$2494 $auto$opt_reduce.cc:132:opt_mux$2492 $auto$opt_reduce.cc:132:opt_mux$2490 $auto$opt_reduce.cc:132:opt_mux$2488 $auto$opt_reduce.cc:132:opt_mux$2486 $auto$opt_reduce.cc:132:opt_mux$2484 $auto$opt_reduce.cc:132:opt_mux$2482 $auto$opt_reduce.cc:132:opt_mux$2480 $auto$opt_reduce.cc:132:opt_mux$2478 $auto$opt_reduce.cc:132:opt_mux$2476 $auto$opt_reduce.cc:132:opt_mux$2474 $auto$opt_reduce.cc:132:opt_mux$2472 $auto$opt_reduce.cc:132:opt_mux$2470 $auto$opt_reduce.cc:132:opt_mux$2468 $auto$opt_reduce.cc:132:opt_mux$2466 $auto$opt_reduce.cc:132:opt_mux$2464 $auto$opt_reduce.cc:132:opt_mux$2462 $auto$opt_reduce.cc:132:opt_mux$2460 $auto$opt_reduce.cc:132:opt_mux$2458 $auto$opt_reduce.cc:132:opt_mux$2456 $auto$opt_reduce.cc:132:opt_mux$2454 $auto$opt_reduce.cc:132:opt_mux$2452 $auto$opt_reduce.cc:132:opt_mux$2450 $auto$opt_reduce.cc:132:opt_mux$2448 $auto$opt_reduce.cc:132:opt_mux$2446 $auto$opt_reduce.cc:132:opt_mux$2444 $auto$opt_reduce.cc:132:opt_mux$2442 $auto$opt_reduce.cc:132:opt_mux$2440 $auto$opt_reduce.cc:132:opt_mux$2438 $auto$opt_reduce.cc:132:opt_mux$2436 $auto$opt_reduce.cc:132:opt_mux$2434 $auto$opt_reduce.cc:132:opt_mux$2432 $auto$opt_reduce.cc:132:opt_mux$2430 $auto$opt_reduce.cc:132:opt_mux$2428 $auto$opt_reduce.cc:132:opt_mux$2426 $auto$opt_reduce.cc:132:opt_mux$2424 $auto$opt_reduce.cc:132:opt_mux$2422 $auto$opt_reduce.cc:132:opt_mux$2420 $auto$opt_reduce.cc:132:opt_mux$2418 $auto$opt_reduce.cc:132:opt_mux$2416 $auto$opt_reduce.cc:132:opt_mux$2414 $auto$opt_reduce.cc:132:opt_mux$2412 $auto$opt_reduce.cc:132:opt_mux$2410 $auto$opt_reduce.cc:132:opt_mux$2408 $auto$opt_reduce.cc:132:opt_mux$2406 $auto$opt_reduce.cc:132:opt_mux$2404 $auto$opt_reduce.cc:132:opt_mux$2402 $auto$opt_reduce.cc:132:opt_mux$2400 $auto$opt_reduce.cc:132:opt_mux$2398 $auto$opt_reduce.cc:132:opt_mux$2396 $auto$opt_reduce.cc:132:opt_mux$2394 $auto$opt_reduce.cc:132:opt_mux$2392 $auto$opt_reduce.cc:132:opt_mux$2390 $auto$opt_reduce.cc:132:opt_mux$2388 $auto$opt_reduce.cc:132:opt_mux$2386 $auto$opt_reduce.cc:132:opt_mux$2384 $techmap\sobel_magnitude.$procmux$884_CMP }
  Optimizing cells in module \sobel.
Performed a total of 8 changes.

16.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

16.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 89 unused wires.
<suppressed ~9 debug messages>

16.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.9. Rerunning OPT passes. (Maybe there is more to do..)

16.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~80 debug messages>

16.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.10.16. Finished OPT passes. (There is nothing left to do.)

16.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 bits (of 32) from port B of cell sobel.$ge$../../rtl/sobel/sobel.sv:98$1 ($ge).
Removed top 22 bits (of 32) from port B of cell sobel.$lt$../../rtl/sobel/sobel.sv:98$2 ($lt).
Removed top 23 bits (of 32) from port B of cell sobel.$ge$../../rtl/sobel/sobel.sv:99$5 ($ge).
Removed top 23 bits (of 32) from port B of cell sobel.$lt$../../rtl/sobel/sobel.sv:99$6 ($lt).
Removed top 22 bits (of 32) from port B of cell sobel.$lt$../../rtl/sobel/sobel.sv:100$9 ($lt).
Removed top 23 bits (of 32) from port B of cell sobel.$lt$../../rtl/sobel/sobel.sv:100$10 ($lt).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:243$18 ($mux).
Removed top 8 bits (of 16) from mux cell sobel.$ternary$../../rtl/sobel/sobel.sv:244$21 ($mux).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2203_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2202_CMP0 ($eq).
Removed top 2 bits (of 16) from mux cell sobel.$techmap\cam_i2c_cfg.$procmux$2199 ($pmux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2197_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2196_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2195_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2194_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2193_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell sobel.$techmap\cam_i2c_cfg.$procmux$2191 ($pmux).
Removed top 3 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2115_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2098_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2082_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2067_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2053_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2040_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell sobel.$techmap\cam_i2c_cfg.$procmux$2028_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell sobel.$techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:180$369 ($mux).
Removed top 9 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1906_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1905_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1904_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1903_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1902_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1901_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1900_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1899_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1898_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1897_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1896_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1895_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1894_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1893_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1892_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1891_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1890_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1889_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1888_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1887_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1886_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1885_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1884_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1883_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1882_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1881_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1880_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1879_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1878_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1877_CMP0 ($eq).
Removed top 5 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1876_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1875_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1874_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1873_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1872_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1871_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1870_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1869_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1868_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1867_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1866_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1865_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1864_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1863_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1862_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1861_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1860_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1859_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1858_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1857_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1856_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1855_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1854_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1853_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1852_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1851_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1850_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1849_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1848_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1847_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1846_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1845_CMP0 ($eq).
Removed top 4 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1844_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1843_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1842_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1841_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1840_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1839_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1838_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1837_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1836_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1835_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1834_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1833_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1832_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1831_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1830_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1829_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1828_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1827_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1826_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1825_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1824_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1823_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1822_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1821_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1820_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1819_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1818_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1817_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1816_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1815_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1814_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1813_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1812_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1811_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1810_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1809_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1808_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1807_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1806_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1805_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1804_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1803_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1802_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1801_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1800_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1799_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1798_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1797_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1796_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1795_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1794_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1793_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1792_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1791_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1790_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1789_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1788_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1787_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1786_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1785_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1784_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1783_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1782_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1781_CMP0 ($eq).
Removed top 3 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1780_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1779_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1778_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1777_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1776_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1775_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1774_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1773_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1772_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1771_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1770_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1769_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1768_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1767_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1766_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1765_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1764_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1763_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1762_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1761_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1760_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1759_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1758_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1757_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1756_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1755_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1754_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1753_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1752_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1751_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1750_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1749_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1748_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1747_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1746_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1745_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1744_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1743_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1742_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1741_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1740_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1739_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1738_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1737_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1736_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1735_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1734_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1733_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1732_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1731_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1730_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1729_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1728_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1727_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1726_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1725_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1724_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1723_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1722_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1721_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1720_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1719_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1718_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1717_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1716_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1715_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1714_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1713_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1712_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1711_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1710_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1709_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1708_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1707_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1706_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1705_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1704_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1703_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1702_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1701_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1700_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1699_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1698_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1697_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1696_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1695_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1694_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1693_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1692_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1691_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1690_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1689_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1688_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1687_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1686_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1685_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1684_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1683_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1682_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1681_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1680_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1679_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1678_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1677_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1676_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1675_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1674_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1673_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1672_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1671_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1670_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1669_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1668_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1667_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1666_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1665_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1664_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1663_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1662_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1661_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1660_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1659_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1658_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1657_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1656_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1655_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1654_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1653_CMP0 ($eq).
Removed top 2 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1652_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1651_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1650_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1649_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1648_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1647_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1646_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1645_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1644_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1643_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1642_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1641_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1640_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1639_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1638_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1637_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1636_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1635_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1634_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1633_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1632_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1631_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1630_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1629_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1628_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1627_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1626_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1625_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1624_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1623_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1622_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1621_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1620_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1619_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1618_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1617_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1616_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1615_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1614_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1613_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1612_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1611_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1610_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1609_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1608_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1607_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1606_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1605_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1604_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1603_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1602_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1601_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1600_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1599_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1598_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1597_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1596_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1595_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1594_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1593_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1592_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1591_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1590_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1589_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1588_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1587_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1586_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1585_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1584_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1583_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1582_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1581_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1580_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1579_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1578_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1577_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1576_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1575_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1574_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1573_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1572_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1571_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1570_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1569_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1568_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1567_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1566_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1565_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1564_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1563_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1562_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1561_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1560_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1559_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1558_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1557_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1556_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1555_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1554_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1553_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1552_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1551_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1550_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1549_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1548_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1547_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1546_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1545_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1544_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1543_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1542_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1541_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1540_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1539_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1538_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1537_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1536_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1535_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1534_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1533_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1532_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1531_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1530_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1529_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1528_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1527_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1526_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1525_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1524_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1523_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1522_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1521_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1520_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1519_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1518_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1517_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1516_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1515_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1514_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1513_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1512_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1511_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1510_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1509_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1508_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1507_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1506_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1505_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1504_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1503_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1502_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1501_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1500_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1499_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1498_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1497_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1496_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1495_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1494_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1493_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1492_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1491_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1490_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1489_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1488_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1487_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1486_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1485_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1484_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1483_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1482_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1481_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1480_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1479_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1478_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1477_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1476_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1475_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1474_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1473_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1472_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1471_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1470_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1469_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1468_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1467_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1466_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1465_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1464_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1463_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1462_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1461_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1460_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1459_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1458_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1457_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1456_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1455_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1454_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1453_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1452_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1451_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1450_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1449_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1448_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1447_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1446_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1445_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1444_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1443_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1442_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1441_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1440_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1439_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1438_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1437_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1436_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1435_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1434_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1433_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1432_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1431_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1430_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1429_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1428_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1427_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1426_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1425_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1424_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1423_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1422_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1421_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1420_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1419_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1418_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1417_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1416_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1415_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1414_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1413_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1412_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1411_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1410_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1409_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1408_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1407_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1406_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1405_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1404_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1403_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1402_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1401_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1400_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1399_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1398_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1397_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_magnitude.$procmux$1396_CMP0 ($eq).
Removed top 7 bits (of 16) from mux cell sobel.$techmap\sobel_magnitude.$procmux$883 ($pmux).
Removed top 7 bits (of 16) from mux cell sobel.$techmap\sobel_magnitude.$ternary$../../rtl/sobel/../magnitude/magnitude.sv:183$523 ($mux).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$558 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$555 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$552 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
Removed top 7 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$549 ($add).
Removed top 7 bits (of 16) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Removed top 6 bits (of 16) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Converting cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add) from signed to unsigned.
Removed top 5 bits (of 16) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Removed top 1 bits (of 9) from port A of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Removed top 1 bits (of 10) from port B of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Removed top 1 bits (of 11) from port Y of cell sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
Removed top 8 bits (of 16) from FF cell sobel.$techmap\sobel_magnitude.magnitude_elastic.$procdff$2352 ($dff).
Removed top 8 bits (of 16) from mux cell sobel.$techmap\sobel_magnitude.magnitude_elastic.$procmux$2230 ($mux).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procdff$2357 ($dff).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$2246 ($mux).
Removed cell sobel.$techmap\cam_fifo.sync_fifo_ram.$procmux$2244 ($mux).
Removed top 7 bits (of 8) from FF cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procdff$2347 ($dff).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1989 ($mux).
Removed cell sobel.$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1987 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$add$../../rtl/sobel/sobel.sv:243$17 ($add).
Removed top 8 bits (of 16) from port A of cell sobel.$add$../../rtl/sobel/sobel.sv:243$17 ($add).
Removed top 8 bits (of 16) from port Y of cell sobel.$add$../../rtl/sobel/sobel.sv:244$20 ($add).
Removed top 8 bits (of 16) from port A of cell sobel.$add$../../rtl/sobel/sobel.sv:244$20 ($add).
Removed top 1 bits (of 9) from mux cell sobel.$techmap\sobel_magnitude.$ternary$../../rtl/sobel/../magnitude/magnitude.sv:183$523 ($mux).
Removed top 8 bits (of 16) from port Y of cell sobel.$not$../../rtl/sobel/sobel.sv:243$16 ($not).
Removed top 8 bits (of 16) from port A of cell sobel.$not$../../rtl/sobel/sobel.sv:243$16 ($not).
Removed top 8 bits (of 16) from port Y of cell sobel.$not$../../rtl/sobel/sobel.sv:244$19 ($not).
Removed top 8 bits (of 16) from port A of cell sobel.$not$../../rtl/sobel/sobel.sv:244$19 ($not).
Removed top 1 bits (of 9) from mux cell sobel.$techmap\sobel_magnitude.$procmux$883 ($pmux).
Removed top 8 bits (of 16) from wire sobel.$add$../../rtl/sobel/sobel.sv:243$17_Y.
Removed top 8 bits (of 16) from wire sobel.$not$../../rtl/sobel/sobel.sv:243$16_Y.
Removed top 8 bits (of 16) from wire sobel.$not$../../rtl/sobel/sobel.sv:244$19_Y.
Removed top 1 bits (of 4) from wire sobel.$techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:180$369_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551_Y.
Removed top 8 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554_Y.
Removed top 6 bits (of 16) from wire sobel.$techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557_Y.
Removed top 8 bits (of 16) from wire sobel.$techmap\sobel_magnitude.$0$mem2reg_rd$\lut_mem$../../rtl/sobel/../magnitude/magnitude.sv:183$520_DATA[15:0]$525.
Removed top 8 bits (of 16) from wire sobel.$techmap\sobel_magnitude.magnitude_elastic.$0\data_o_reg[15:0].
Removed top 3 bits (of 8) from wire sobel.cam_i2c_cfg.current_data.
Removed top 2 bits (of 16) from wire sobel.cam_i2c_cfg.current_reg.
Removed top 8 bits (of 16) from wire sobel.mag_data.
Removed top 8 bits (of 16) from wire sobel.sobel_magnitude.mag_o.
Removed top 8 bits (of 16) from wire sobel.sobel_magnitude.mag_w.
Removed top 8 bits (of 16) from wire sobel.sobel_magnitude.magnitude_elastic.data_o.
Removed top 8 bits (of 16) from wire sobel.sobel_magnitude.magnitude_elastic.data_o_reg.

16.12. Executing PEEPOPT pass (run peephole optimizers).

16.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

16.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module sobel that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$733 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o }.
    Found 1 candidates: $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732
    Analyzing resource sharing with $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732 ($memrd):
      Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o }.
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$733: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o } = 2'11
      Activation pattern for cell $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o } = 2'11
      Size of SAT problem: 1 cells, 63 variables, 129 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o } = 2'11
  Analyzing resource sharing options for $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732 ($memrd):
    Found 1 activation_patterns using ctrl signal { \sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i \rstn_cam_sync.sync_o }.
    No candidates found.
  Analyzing resource sharing options for $techmap\cam_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$719 ($memrd):
    Found 1 activation_patterns using ctrl signal \cam_fifo.bypass_w.
    No candidates found.

16.15. Executing TECHMAP pass (map to technology primitives).

16.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

16.15.2. Continuing TECHMAP pass.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~16796 debug messages>

16.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 0 unused cells and 60 unused wires.
<suppressed ~1 debug messages>

16.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module sobel:
  creating $macc model for $add$../../rtl/sobel/sobel.sv:243$17 ($add).
  creating $macc model for $add$../../rtl/sobel/sobel.sv:244$20 ($add).
  creating $macc model for $add$../../rtl/sobel/sobel.sv:271$28 ($add).
  creating $macc model for $add$../../rtl/sobel/sobel.sv:274$29 ($add).
  creating $macc model for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$572 ($add).
  creating $macc model for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$549 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$552 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$555 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557 ($add).
  creating $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$558 ($add).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$559 ($sub).
  creating $macc model for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$560 ($sub).
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$555 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$560.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$558 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$560.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$549 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$559.
  merging $macc model for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$552 into $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$559.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551.
  creating $alu model for $macc $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548.
  creating $alu model for $macc $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576.
  creating $alu model for $macc $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$572.
  creating $alu model for $macc $add$../../rtl/sobel/sobel.sv:274$29.
  creating $alu model for $macc $add$../../rtl/sobel/sobel.sv:271$28.
  creating $alu model for $macc $add$../../rtl/sobel/sobel.sv:244$20.
  creating $alu model for $macc $add$../../rtl/sobel/sobel.sv:243$17.
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:95$559: $auto$alumacc.cc:354:replace_macc$2554
  creating $macc cell for $techmap\sobel_conv2d.$sub$../../rtl/sobel/../conv2d/conv2d.sv:96$560: $auto$alumacc.cc:354:replace_macc$2555
  creating $alu model for $ge$../../rtl/sobel/sobel.sv:98$1 ($ge): new $alu
  creating $alu model for $ge$../../rtl/sobel/sobel.sv:99$5 ($ge): new $alu
  creating $alu model for $lt$../../rtl/sobel/sobel.sv:100$10 ($lt): new $alu
  creating $alu model for $lt$../../rtl/sobel/sobel.sv:100$9 ($lt): new $alu
  creating $alu model for $lt$../../rtl/sobel/sobel.sv:98$2 ($lt): new $alu
  creating $alu model for $lt$../../rtl/sobel/sobel.sv:99$6 ($lt): new $alu
  creating $alu cell for $lt$../../rtl/sobel/sobel.sv:99$6: $auto$alumacc.cc:474:replace_alu$2562
  creating $alu cell for $lt$../../rtl/sobel/sobel.sv:98$2: $auto$alumacc.cc:474:replace_alu$2573
  creating $alu cell for $lt$../../rtl/sobel/sobel.sv:100$9: $auto$alumacc.cc:474:replace_alu$2578
  creating $alu cell for $lt$../../rtl/sobel/sobel.sv:100$10: $auto$alumacc.cc:474:replace_alu$2583
  creating $alu cell for $ge$../../rtl/sobel/sobel.sv:99$5: $auto$alumacc.cc:474:replace_alu$2594
  creating $alu cell for $ge$../../rtl/sobel/sobel.sv:98$1: $auto$alumacc.cc:474:replace_alu$2603
  creating $alu cell for $add$../../rtl/sobel/sobel.sv:243$17: $auto$alumacc.cc:474:replace_alu$2616
  creating $alu cell for $add$../../rtl/sobel/sobel.sv:244$20: $auto$alumacc.cc:474:replace_alu$2619
  creating $alu cell for $add$../../rtl/sobel/sobel.sv:271$28: $auto$alumacc.cc:474:replace_alu$2622
  creating $alu cell for $add$../../rtl/sobel/sobel.sv:274$29: $auto$alumacc.cc:474:replace_alu$2625
  creating $alu cell for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:32$572: $auto$alumacc.cc:474:replace_alu$2628
  creating $alu cell for $techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576: $auto$alumacc.cc:474:replace_alu$2631
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:90$548: $auto$alumacc.cc:474:replace_alu$2634
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:91$551: $auto$alumacc.cc:474:replace_alu$2637
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:92$554: $auto$alumacc.cc:474:replace_alu$2640
  creating $alu cell for $techmap\sobel_conv2d.$add$../../rtl/sobel/../conv2d/conv2d.sv:93$557: $auto$alumacc.cc:474:replace_alu$2643
  created 16 $alu and 2 $macc cells.

16.19. Executing OPT pass (performing simple optimizations).

16.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

16.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2565: { $auto$alumacc.cc:490:replace_alu$2563 [0] $auto$alumacc.cc:490:replace_alu$2563 [1] $auto$alumacc.cc:490:replace_alu$2563 [2] $auto$alumacc.cc:490:replace_alu$2563 [3] $auto$alumacc.cc:490:replace_alu$2563 [4] $auto$alumacc.cc:490:replace_alu$2563 [5] $auto$alumacc.cc:490:replace_alu$2563 [6] $auto$alumacc.cc:490:replace_alu$2563 [7] $auto$alumacc.cc:490:replace_alu$2563 [8] $auto$alumacc.cc:490:replace_alu$2563 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2586: { $auto$alumacc.cc:490:replace_alu$2584 [0] $auto$alumacc.cc:490:replace_alu$2584 [1] $auto$alumacc.cc:490:replace_alu$2584 [2] $auto$alumacc.cc:490:replace_alu$2584 [3] $auto$alumacc.cc:490:replace_alu$2584 [4] $auto$alumacc.cc:490:replace_alu$2584 [5] $auto$alumacc.cc:490:replace_alu$2584 [6] $auto$alumacc.cc:490:replace_alu$2584 [7] $auto$alumacc.cc:490:replace_alu$2584 [8] $auto$alumacc.cc:490:replace_alu$2584 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2599: { $auto$alumacc.cc:490:replace_alu$2595 [0] $auto$alumacc.cc:490:replace_alu$2595 [1] $auto$alumacc.cc:490:replace_alu$2595 [2] $auto$alumacc.cc:490:replace_alu$2595 [3] $auto$alumacc.cc:490:replace_alu$2595 [4] $auto$alumacc.cc:490:replace_alu$2595 [5] $auto$alumacc.cc:490:replace_alu$2595 [6] $auto$alumacc.cc:490:replace_alu$2595 [7] $auto$alumacc.cc:490:replace_alu$2595 [8] $auto$alumacc.cc:490:replace_alu$2595 [9] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$2606: { $auto$alumacc.cc:490:replace_alu$2604 [0] $auto$alumacc.cc:490:replace_alu$2604 [1] $auto$alumacc.cc:490:replace_alu$2604 [2] $auto$alumacc.cc:490:replace_alu$2604 [3] $auto$alumacc.cc:490:replace_alu$2604 [4] $auto$alumacc.cc:490:replace_alu$2604 [5] $auto$alumacc.cc:490:replace_alu$2604 [6] $auto$alumacc.cc:490:replace_alu$2604 [7] $auto$alumacc.cc:490:replace_alu$2604 [8] $auto$alumacc.cc:490:replace_alu$2604 [9] }
    New ctrl vector for $pmux cell $techmap\sobel_magnitude.$procmux$883: { $auto$opt_reduce.cc:132:opt_mux$2504 $auto$opt_reduce.cc:132:opt_mux$2500 $auto$opt_reduce.cc:132:opt_mux$2498 $auto$opt_reduce.cc:132:opt_mux$2496 $auto$opt_reduce.cc:132:opt_mux$2494 $auto$opt_reduce.cc:132:opt_mux$2492 $auto$opt_reduce.cc:132:opt_mux$2490 $auto$opt_reduce.cc:132:opt_mux$2488 $auto$opt_reduce.cc:132:opt_mux$2486 $auto$opt_reduce.cc:132:opt_mux$2484 $auto$opt_reduce.cc:132:opt_mux$2482 $auto$opt_reduce.cc:132:opt_mux$2480 $auto$opt_reduce.cc:132:opt_mux$2478 $auto$opt_reduce.cc:132:opt_mux$2476 $auto$opt_reduce.cc:132:opt_mux$2474 $auto$opt_reduce.cc:132:opt_mux$2472 $auto$opt_reduce.cc:132:opt_mux$2470 $auto$opt_reduce.cc:132:opt_mux$2468 $auto$opt_reduce.cc:132:opt_mux$2466 $auto$opt_reduce.cc:132:opt_mux$2464 $auto$opt_reduce.cc:132:opt_mux$2462 $auto$opt_reduce.cc:132:opt_mux$2460 $auto$opt_reduce.cc:132:opt_mux$2458 $auto$opt_reduce.cc:132:opt_mux$2456 $auto$opt_reduce.cc:132:opt_mux$2454 $auto$opt_reduce.cc:132:opt_mux$2452 $auto$opt_reduce.cc:132:opt_mux$2450 $auto$opt_reduce.cc:132:opt_mux$2448 $auto$opt_reduce.cc:132:opt_mux$2446 $auto$opt_reduce.cc:132:opt_mux$2444 $auto$opt_reduce.cc:132:opt_mux$2649 $auto$opt_reduce.cc:132:opt_mux$2440 $auto$opt_reduce.cc:132:opt_mux$2438 $auto$opt_reduce.cc:132:opt_mux$2436 $auto$opt_reduce.cc:132:opt_mux$2434 $auto$opt_reduce.cc:132:opt_mux$2432 $auto$opt_reduce.cc:132:opt_mux$2430 $auto$opt_reduce.cc:132:opt_mux$2428 $auto$opt_reduce.cc:132:opt_mux$2426 $auto$opt_reduce.cc:132:opt_mux$2424 $auto$opt_reduce.cc:132:opt_mux$2422 $auto$opt_reduce.cc:132:opt_mux$2420 $auto$opt_reduce.cc:132:opt_mux$2418 $auto$opt_reduce.cc:132:opt_mux$2416 $auto$opt_reduce.cc:132:opt_mux$2414 $auto$opt_reduce.cc:132:opt_mux$2412 $auto$opt_reduce.cc:132:opt_mux$2410 $auto$opt_reduce.cc:132:opt_mux$2408 $auto$opt_reduce.cc:132:opt_mux$2647 $auto$opt_reduce.cc:132:opt_mux$2404 $auto$opt_reduce.cc:132:opt_mux$2402 $auto$opt_reduce.cc:132:opt_mux$2400 $auto$opt_reduce.cc:132:opt_mux$2398 $auto$opt_reduce.cc:132:opt_mux$2396 $auto$opt_reduce.cc:132:opt_mux$2394 $auto$opt_reduce.cc:132:opt_mux$2392 $auto$opt_reduce.cc:132:opt_mux$2390 $auto$opt_reduce.cc:132:opt_mux$2388 $auto$opt_reduce.cc:132:opt_mux$2386 $auto$opt_reduce.cc:132:opt_mux$2384 $techmap\sobel_magnitude.$procmux$884_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2646: { $techmap\sobel_magnitude.$procmux$1268_CMP $techmap\sobel_magnitude.$procmux$1237_CMP $techmap\sobel_magnitude.$procmux$1206_CMP $techmap\sobel_magnitude.$procmux$1175_CMP $techmap\sobel_magnitude.$procmux$1144_CMP $techmap\sobel_magnitude.$procmux$1113_CMP $techmap\sobel_magnitude.$procmux$1082_CMP $techmap\sobel_magnitude.$procmux$1051_CMP $techmap\sobel_magnitude.$procmux$1020_CMP $techmap\sobel_magnitude.$procmux$989_CMP $techmap\sobel_magnitude.$procmux$958_CMP $techmap\sobel_magnitude.$procmux$927_CMP $techmap\sobel_magnitude.$procmux$896_CMP $techmap\sobel_magnitude.$procmux$1905_CMP $techmap\sobel_magnitude.$procmux$1874_CMP $techmap\sobel_magnitude.$procmux$1843_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2648: { $techmap\sobel_magnitude.$procmux$1844_CMP $techmap\sobel_magnitude.$procmux$1813_CMP $techmap\sobel_magnitude.$procmux$1782_CMP $techmap\sobel_magnitude.$procmux$1751_CMP $techmap\sobel_magnitude.$procmux$1720_CMP $techmap\sobel_magnitude.$procmux$1689_CMP $techmap\sobel_magnitude.$procmux$1658_CMP $techmap\sobel_magnitude.$procmux$1627_CMP $techmap\sobel_magnitude.$procmux$1596_CMP $techmap\sobel_magnitude.$procmux$1565_CMP $techmap\sobel_magnitude.$procmux$1534_CMP $techmap\sobel_magnitude.$procmux$1503_CMP $techmap\sobel_magnitude.$procmux$1472_CMP $techmap\sobel_magnitude.$procmux$1441_CMP $techmap\sobel_magnitude.$procmux$1410_CMP $techmap\sobel_magnitude.$procmux$1379_CMP $techmap\sobel_magnitude.$procmux$1348_CMP $techmap\sobel_magnitude.$procmux$1317_CMP $techmap\sobel_magnitude.$procmux$1286_CMP $techmap\sobel_magnitude.$procmux$1255_CMP $techmap\sobel_magnitude.$procmux$1224_CMP $techmap\sobel_magnitude.$procmux$1193_CMP $techmap\sobel_magnitude.$procmux$1162_CMP $techmap\sobel_magnitude.$procmux$1131_CMP $techmap\sobel_magnitude.$procmux$1100_CMP $techmap\sobel_magnitude.$procmux$1069_CMP $techmap\sobel_magnitude.$procmux$1038_CMP $techmap\sobel_magnitude.$procmux$1007_CMP $techmap\sobel_magnitude.$procmux$976_CMP $techmap\sobel_magnitude.$procmux$945_CMP $techmap\sobel_magnitude.$procmux$914_CMP $techmap\sobel_magnitude.$procmux$1907_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2646: { $techmap\sobel_magnitude.$procmux$1905_CMP $techmap\sobel_magnitude.$procmux$1874_CMP $techmap\sobel_magnitude.$procmux$1843_CMP $techmap\sobel_magnitude.$procmux$1268_CMP $techmap\sobel_magnitude.$procmux$1237_CMP $techmap\sobel_magnitude.$procmux$1206_CMP $techmap\sobel_magnitude.$procmux$1175_CMP $techmap\sobel_magnitude.$procmux$1144_CMP $techmap\sobel_magnitude.$procmux$1113_CMP $techmap\sobel_magnitude.$procmux$1082_CMP $techmap\sobel_magnitude.$procmux$1051_CMP $techmap\sobel_magnitude.$procmux$1020_CMP $techmap\sobel_magnitude.$procmux$989_CMP $techmap\sobel_magnitude.$procmux$958_CMP $techmap\sobel_magnitude.$procmux$927_CMP $techmap\sobel_magnitude.$procmux$896_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$2648: { $techmap\sobel_magnitude.$procmux$1907_CMP $techmap\sobel_magnitude.$procmux$1844_CMP $techmap\sobel_magnitude.$procmux$1813_CMP $techmap\sobel_magnitude.$procmux$1782_CMP $techmap\sobel_magnitude.$procmux$1751_CMP $techmap\sobel_magnitude.$procmux$1720_CMP $techmap\sobel_magnitude.$procmux$1689_CMP $techmap\sobel_magnitude.$procmux$1658_CMP $techmap\sobel_magnitude.$procmux$1627_CMP $techmap\sobel_magnitude.$procmux$1596_CMP $techmap\sobel_magnitude.$procmux$1565_CMP $techmap\sobel_magnitude.$procmux$1534_CMP $techmap\sobel_magnitude.$procmux$1503_CMP $techmap\sobel_magnitude.$procmux$1472_CMP $techmap\sobel_magnitude.$procmux$1441_CMP $techmap\sobel_magnitude.$procmux$1410_CMP $techmap\sobel_magnitude.$procmux$1379_CMP $techmap\sobel_magnitude.$procmux$1348_CMP $techmap\sobel_magnitude.$procmux$1317_CMP $techmap\sobel_magnitude.$procmux$1286_CMP $techmap\sobel_magnitude.$procmux$1255_CMP $techmap\sobel_magnitude.$procmux$1224_CMP $techmap\sobel_magnitude.$procmux$1193_CMP $techmap\sobel_magnitude.$procmux$1162_CMP $techmap\sobel_magnitude.$procmux$1131_CMP $techmap\sobel_magnitude.$procmux$1100_CMP $techmap\sobel_magnitude.$procmux$1069_CMP $techmap\sobel_magnitude.$procmux$1038_CMP $techmap\sobel_magnitude.$procmux$1007_CMP $techmap\sobel_magnitude.$procmux$976_CMP $techmap\sobel_magnitude.$procmux$945_CMP $techmap\sobel_magnitude.$procmux$914_CMP }
  Optimizing cells in module \sobel.
Performed a total of 9 changes.

16.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 7 unused cells and 13 unused wires.
<suppressed ~12 debug messages>

16.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.19.9. Rerunning OPT passes. (Maybe there is more to do..)

16.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~76 debug messages>

16.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.19.16. Finished OPT passes. (There is nothing left to do.)

16.20. Executing FSM pass (extract and optimize FSM).

16.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking sobel.cam_i2c_cfg.state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking sobel.mag_data as FSM state register:
    Users of register don't seem to benefit from recoding.

16.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.21. Executing OPT pass (performing simple optimizations).

16.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.21.5. Finished fast OPT passes.

16.22. Executing MEMORY pass.

16.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cam_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$721' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$734' in module `\sobel': merged $dff to cell.
Checking cell `$techmap\cam_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$719' in module `\sobel': merged address $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732' in module `\sobel': merged address $dff to cell.
Checking cell `$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$733' in module `\sobel': merged address $dff to cell.

16.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 8 unused cells and 8 unused wires.
<suppressed ~10 debug messages>

16.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cam_fifo.sync_fifo_ram.mem_array' in module `\sobel':
  $techmap\cam_fifo.sync_fifo_ram.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$721 ($memwr)
  $techmap\cam_fifo.sync_fifo_ram.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$719 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\sobel_conv2d.line_buffer.sync_ram_delay.mem_array' in module `\sobel':
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memwr$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:33$734 ($memwr)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:54$733 ($memrd)
  $techmap\sobel_conv2d.line_buffer.sync_ram_delay.$memrd$\mem_array$../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:53$732 ($memrd)

16.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing sobel.cam_fifo.sync_fifo_ram.mem_array:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=25, cells=4, acells=1
    Efficiency for rule 2.2: efficiency=50, cells=2, acells=1
    Efficiency for rule 2.1: efficiency=100, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=50, cells=2, acells=2
    Selected rule 2.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: cam_fifo.sync_fifo_ram.mem_array.0.0.0
        Adding extra logic for transparent port A1.1.
Processing sobel.sobel_conv2d.line_buffer.sync_ram_delay.mem_array:
  Properties: ports=3 bits=10240 rports=2 wports=1 dbits=8 abits=11 words=1280
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=8 bwaste=2048 waste=2048 efficiency=50
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=256 dwaste=0 bwaste=2048 waste=2048 efficiency=83
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=4096 efficiency=41
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=3072 waste=3072 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=6144 efficiency=31
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=768 dwaste=0 bwaste=1536 waste=1536 efficiency=62
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=3072 efficiency=31
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=31, cells=8, acells=1
    Efficiency for rule 2.2: efficiency=31, cells=8, acells=2
    Efficiency for rule 2.1: efficiency=41, cells=6, acells=3
    Efficiency for rule 1.1: efficiency=25, cells=10, acells=5
    Selected rule 2.1 with efficiency 41.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \cam_pclk_i.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 1 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 0>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 2 1>: sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.2.1
        Adding extra logic for transparent port A1.2.

16.25. Executing TECHMAP pass (map to technology primitives).

16.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

16.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~56 debug messages>

16.26. Executing ICE40_BRAMINIT pass.

16.27. Executing OPT pass (performing simple optimizations).

16.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~111 debug messages>

16.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

16.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

16.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 5 unused cells and 200 unused wires.
<suppressed ~6 debug messages>

16.27.5. Finished fast OPT passes.

16.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

16.29. Executing OPT pass (performing simple optimizations).

16.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

16.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$2151:
      Old ports: A=4'0000, B=12'000110000111, Y=\cam_i2c_cfg.sbadri_o
      New ports: A=3'000, B=9'001100011, Y={ \cam_i2c_cfg.sbadri_o [3] \cam_i2c_cfg.sbadri_o [1:0] }
      New connections: \cam_i2c_cfg.sbadri_o [2] = \cam_i2c_cfg.sbadri_o [1]
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$2191:
      Old ports: A=5'00000, B=25'0010000010101000001100001, Y=\cam_i2c_cfg.current_data
      New ports: A=4'0000, B=20'01000010110000110001, Y={ \cam_i2c_cfg.current_data [4] \cam_i2c_cfg.current_data [2:0] }
      New connections: \cam_i2c_cfg.current_data [3] = 1'0
    Consolidated identical input bits for $pmux cell $techmap\cam_i2c_cfg.$procmux$2199:
      Old ports: A=14'00000000000000, B=126'000001000000110000110000000000001101000000000011010000010000110100001000001101000011110001000011100000010000010000000100000000, Y=\cam_i2c_cfg.current_reg
      New ports: A=7'0000000, B=63'010001111000001110000111000111100101110011010111001001000100000, Y={ \cam_i2c_cfg.current_reg [9:8] \cam_i2c_cfg.current_reg [6] \cam_i2c_cfg.current_reg [3:0] }
      New connections: { \cam_i2c_cfg.current_reg [13:10] \cam_i2c_cfg.current_reg [7] \cam_i2c_cfg.current_reg [5:4] } = { \cam_i2c_cfg.current_reg [3] \cam_i2c_cfg.current_reg [3] 5'00000 }
    Consolidated identical input bits for $mux cell $techmap\cam_i2c_cfg.$ternary$../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:180$369:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$2508 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$2508 [2] $auto$wreduce.cc:455:run$2508 [0] }
      New connections: $auto$wreduce.cc:455:run$2508 [1] = $auto$wreduce.cc:455:run$2508 [0]
  Optimizing cells in module \sobel.
Performed a total of 4 changes.

16.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

16.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.9. Rerunning OPT passes. (Maybe there is more to do..)

16.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \sobel..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

16.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \sobel.
Performed a total of 0 changes.

16.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

16.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.29.16. Finished OPT passes. (There is nothing left to do.)

16.30. Executing TECHMAP pass (map to technology primitives).

16.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

16.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=10\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=10\Y_WIDTH=10 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=9\Y_WIDTH=10 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=13 for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 $auto$wreduce.cc:455:run$2511 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2512 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[2] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
  add { 1'0 $auto$wreduce.cc:455:run$2509 [9:0] } (11 bits, signed)
  sub { 1'0 $auto$wreduce.cc:455:run$2510 [9:0] } (11 bits, signed)
  add { 1'0 \sobel_conv2d.conv_window[8] } (9 bits, signed)
  sub { 1'0 \sobel_conv2d.conv_window[6] } (9 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=60 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1926 debug messages>

16.31. Executing ICE40_OPT pass (performing simple optimizations).

16.31.1. Running ICE40 specific optimizations.

16.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~6922 debug messages>

16.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~39723 debug messages>
Removed a total of 13241 cells.

16.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 416 unused cells and 5651 unused wires.
<suppressed ~418 debug messages>

16.31.6. Rerunning OPT passes. (Removed registers in this run.)

16.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2562.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2562.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2573.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2583.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2562.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2594.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2562.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2603.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2616.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2616.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2619.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$2619.BB [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2622.slice[0].carry: CO=\v_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2625.slice[0].carry: CO=\h_cnt [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2628.slice[0].carry: CO=\cam_fifo.rd_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2631.slice[0].carry: CO=\cam_fifo.wr_ptr_l [0]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2634.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2637.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2640.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2643.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4286.slice[11].carry: CO=$auto$maccmap.cc:240:synth$4286.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4286.slice[12].carry: CO=$auto$maccmap.cc:240:synth$4286.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4286.slice[13].carry: CO=$auto$maccmap.cc:240:synth$4286.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4286.slice[14].carry: CO=$auto$maccmap.cc:240:synth$4286.C [14]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4309.slice[11].carry: CO=$auto$maccmap.cc:240:synth$4309.C [11]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4309.slice[12].carry: CO=$auto$maccmap.cc:240:synth$4309.C [12]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4309.slice[13].carry: CO=$auto$maccmap.cc:240:synth$4309.C [13]
Optimized away SB_CARRY cell sobel.$auto$maccmap.cc:240:synth$4309.slice[14].carry: CO=$auto$maccmap.cc:240:synth$4309.C [14]
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2616.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2619.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2622.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2625.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2628.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2631.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2634.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2637.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2640.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$alumacc.cc:474:replace_alu$2643.slice[1].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$4286.slice[15].adder back to logic.
Mapping SB_LUT4 cell sobel.$auto$maccmap.cc:240:synth$4309.slice[15].adder back to logic.

16.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~214 debug messages>

16.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

16.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 4 unused cells and 38 unused wires.
<suppressed ~5 debug messages>

16.31.12. Rerunning OPT passes. (Removed registers in this run.)

16.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2573.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2603.slice[1].carry: CO=1'1

16.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.18. Rerunning OPT passes. (Removed registers in this run.)

16.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2573.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2603.slice[2].carry: CO=1'1

16.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.24. Rerunning OPT passes. (Removed registers in this run.)

16.31.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2573.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[3].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2603.slice[3].carry: CO=1'1

16.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.30. Rerunning OPT passes. (Removed registers in this run.)

16.31.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2573.slice[4].carry: CO=\h_cnt [4]
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[4].carry: CO=1'1
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2603.slice[4].carry: CO=\h_cnt [4]

16.31.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.34. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.36. Rerunning OPT passes. (Removed registers in this run.)

16.31.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[5].carry: CO=1'1

16.31.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.40. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.42. Rerunning OPT passes. (Removed registers in this run.)

16.31.43. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[6].carry: CO=1'1

16.31.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.46. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.48. Rerunning OPT passes. (Removed registers in this run.)

16.31.49. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell sobel.$auto$alumacc.cc:474:replace_alu$2578.slice[7].carry: CO=\h_cnt [7]

16.31.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.52. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.54. Rerunning OPT passes. (Removed registers in this run.)

16.31.55. Running ICE40 specific optimizations.

16.31.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.31.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.31.58. Executing OPT_RMDFF pass (remove dff with constant values).

16.31.59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.31.60. Finished OPT passes. (There is nothing left to do.)

16.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

16.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module sobel:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3081 to $_DFFE_PP_ for $0\h_cnt[9:0] [1] -> \h_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3090 to $_DFFE_PP_ for $0\v_cnt[9:0] [0] -> \v_cnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3091 to $_DFFE_PP_ for $0\v_cnt[9:0] [1] -> \v_cnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3092 to $_DFFE_PP_ for $0\v_cnt[9:0] [2] -> \v_cnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3093 to $_DFFE_PP_ for $0\v_cnt[9:0] [3] -> \v_cnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3094 to $_DFFE_PP_ for $0\v_cnt[9:0] [4] -> \v_cnt [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3095 to $_DFFE_PP_ for $0\v_cnt[9:0] [5] -> \v_cnt [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3096 to $_DFFE_PP_ for $0\v_cnt[9:0] [6] -> \v_cnt [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3097 to $_DFFE_PP_ for $0\v_cnt[9:0] [7] -> \v_cnt [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3098 to $_DFFE_PP_ for $0\v_cnt[9:0] [8] -> \v_cnt [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$3099 to $_DFFE_PP_ for $0\v_cnt[9:0] [9] -> \v_cnt [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34329 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [0] -> \sobel_conv2d.conv_window[0] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34330 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [1] -> \sobel_conv2d.conv_window[0] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34331 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [2] -> \sobel_conv2d.conv_window[0] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34332 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [3] -> \sobel_conv2d.conv_window[0] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34333 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [4] -> \sobel_conv2d.conv_window[0] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34334 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [5] -> \sobel_conv2d.conv_window[0] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34335 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [6] -> \sobel_conv2d.conv_window[0] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34336 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[0][7:0] [7] -> \sobel_conv2d.conv_window[0] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34347 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [0] -> \sobel_conv2d.conv_window[8] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34348 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [1] -> \sobel_conv2d.conv_window[8] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34349 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [2] -> \sobel_conv2d.conv_window[8] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34350 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [3] -> \sobel_conv2d.conv_window[8] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34351 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [4] -> \sobel_conv2d.conv_window[8] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34352 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [5] -> \sobel_conv2d.conv_window[8] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34353 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [6] -> \sobel_conv2d.conv_window[8] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34354 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[8][7:0] [7] -> \sobel_conv2d.conv_window[8] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34355 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [0] -> \sobel_conv2d.conv_window[7] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34356 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [1] -> \sobel_conv2d.conv_window[7] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34357 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [2] -> \sobel_conv2d.conv_window[7] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34358 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [3] -> \sobel_conv2d.conv_window[7] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34359 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [4] -> \sobel_conv2d.conv_window[7] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34360 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [5] -> \sobel_conv2d.conv_window[7] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34361 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [6] -> \sobel_conv2d.conv_window[7] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34362 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[7][7:0] [7] -> \sobel_conv2d.conv_window[7] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34363 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [0] -> \sobel_conv2d.conv_window[6] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34364 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [1] -> \sobel_conv2d.conv_window[6] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34365 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [2] -> \sobel_conv2d.conv_window[6] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34366 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [3] -> \sobel_conv2d.conv_window[6] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34367 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [4] -> \sobel_conv2d.conv_window[6] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34368 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [5] -> \sobel_conv2d.conv_window[6] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34369 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [6] -> \sobel_conv2d.conv_window[6] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34370 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[6][7:0] [7] -> \sobel_conv2d.conv_window[6] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34371 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [0] -> \sobel_conv2d.conv_window[5] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34372 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [1] -> \sobel_conv2d.conv_window[5] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34373 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [2] -> \sobel_conv2d.conv_window[5] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34374 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [3] -> \sobel_conv2d.conv_window[5] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34375 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [4] -> \sobel_conv2d.conv_window[5] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34376 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [5] -> \sobel_conv2d.conv_window[5] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34377 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [6] -> \sobel_conv2d.conv_window[5] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34378 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[5][7:0] [7] -> \sobel_conv2d.conv_window[5] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34379 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [0] -> \sobel_conv2d.conv_window[4] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34380 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [1] -> \sobel_conv2d.conv_window[4] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34381 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [2] -> \sobel_conv2d.conv_window[4] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34382 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [3] -> \sobel_conv2d.conv_window[4] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34383 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [4] -> \sobel_conv2d.conv_window[4] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34384 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [5] -> \sobel_conv2d.conv_window[4] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34385 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [6] -> \sobel_conv2d.conv_window[4] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34386 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[4][7:0] [7] -> \sobel_conv2d.conv_window[4] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34387 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [0] -> \sobel_conv2d.conv_window[3] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34388 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [1] -> \sobel_conv2d.conv_window[3] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34389 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [2] -> \sobel_conv2d.conv_window[3] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34390 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [3] -> \sobel_conv2d.conv_window[3] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34391 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [4] -> \sobel_conv2d.conv_window[3] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34392 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [5] -> \sobel_conv2d.conv_window[3] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34393 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [6] -> \sobel_conv2d.conv_window[3] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34394 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[3][7:0] [7] -> \sobel_conv2d.conv_window[3] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34395 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [0] -> \sobel_conv2d.conv_window[2] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34396 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [1] -> \sobel_conv2d.conv_window[2] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34397 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [2] -> \sobel_conv2d.conv_window[2] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34398 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [3] -> \sobel_conv2d.conv_window[2] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34399 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [4] -> \sobel_conv2d.conv_window[2] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34400 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [5] -> \sobel_conv2d.conv_window[2] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34401 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [6] -> \sobel_conv2d.conv_window[2] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34402 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[2][7:0] [7] -> \sobel_conv2d.conv_window[2] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34403 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [0] -> \sobel_conv2d.conv_window[1] [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34404 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [1] -> \sobel_conv2d.conv_window[1] [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34405 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [2] -> \sobel_conv2d.conv_window[1] [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34406 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [3] -> \sobel_conv2d.conv_window[1] [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34407 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [4] -> \sobel_conv2d.conv_window[1] [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34408 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [5] -> \sobel_conv2d.conv_window[1] [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34409 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [6] -> \sobel_conv2d.conv_window[1] [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34410 to $_DFFE_PP_ for $techmap\sobel_conv2d.$0\conv_window[1][7:0] [7] -> \sobel_conv2d.conv_window[1] [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34590 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [0] -> \cam_fifo.wr_ptr_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34591 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [1] -> \cam_fifo.wr_ptr_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34592 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [2] -> \cam_fifo.wr_ptr_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34593 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [3] -> \cam_fifo.wr_ptr_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34594 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [4] -> \cam_fifo.wr_ptr_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34595 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [5] -> \cam_fifo.wr_ptr_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34596 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [6] -> \cam_fifo.wr_ptr_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34597 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [7] -> \cam_fifo.wr_ptr_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34598 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [8] -> \cam_fifo.wr_ptr_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34599 to $_DFFE_PP_ for $techmap\cam_fifo.$0\wr_ptr_l[9:0] [9] -> \cam_fifo.wr_ptr_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34610 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [0] -> \cam_fifo.data_o_bypass_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34611 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [1] -> \cam_fifo.data_o_bypass_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34612 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [2] -> \cam_fifo.data_o_bypass_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34613 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [3] -> \cam_fifo.data_o_bypass_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34614 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [4] -> \cam_fifo.data_o_bypass_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34615 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [5] -> \cam_fifo.data_o_bypass_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34616 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [6] -> \cam_fifo.data_o_bypass_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34617 to $_DFFE_PP_ for $techmap\cam_fifo.$0\data_o_bypass_l[7:0] [7] -> \cam_fifo.data_o_bypass_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34868 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[3:0] [0] -> \cam_i2c_cfg.reg_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34869 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[3:0] [1] -> \cam_i2c_cfg.reg_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34870 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[3:0] [2] -> \cam_i2c_cfg.reg_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34871 to $_DFFE_PP_ for $techmap\cam_i2c_cfg.reg_counter.$0\count_l[3:0] [3] -> \cam_i2c_cfg.reg_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34952 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34953 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34954 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34955 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34956 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34957 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34958 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34959 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34960 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34961 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$34962 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_b.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35070 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35071 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35072 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35073 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35074 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35075 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35076 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35077 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35078 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35079 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35080 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.rd_ptr_counter_a.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35524 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [0] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35525 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [1] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35526 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [2] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35527 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [3] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35528 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [4] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35529 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [5] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35530 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [6] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35531 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [7] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35532 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [8] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35533 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [9] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$35534 to $_DFFE_PP_ for $techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$0\count_l[10:0] [10] -> \sobel_conv2d.line_buffer.wr_ptr_counter.count_l [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4558 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gy_sq_r[15:0] [11] -> \sobel_magnitude.gy_sq_r [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4559 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gy_sq_r[15:0] [12] -> \sobel_magnitude.gy_sq_r [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4560 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gy_sq_r[15:0] [13] -> \sobel_magnitude.gy_sq_r [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4561 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gy_sq_r[15:0] [14] -> \sobel_magnitude.gy_sq_r [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4562 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gy_sq_r[15:0] [15] -> \sobel_magnitude.gy_sq_r [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4574 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gx_sq_r[15:0] [11] -> \sobel_magnitude.gx_sq_r [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4575 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gx_sq_r[15:0] [12] -> \sobel_magnitude.gx_sq_r [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4576 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gx_sq_r[15:0] [13] -> \sobel_magnitude.gx_sq_r [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4577 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gx_sq_r[15:0] [14] -> \sobel_magnitude.gx_sq_r [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$4578 to $_DFFE_PP_ for $techmap\sobel_magnitude.$0\gx_sq_r[15:0] [15] -> \sobel_magnitude.gx_sq_r [15].

16.34. Executing TECHMAP pass (map to technology primitives).

16.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

16.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~269 debug messages>

16.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~360 debug messages>

16.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in sobel.

16.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in sobel.
  Merging $auto$simplemap.cc:277:simplemap_mux$35883 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [10], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35861 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34847 (A=1'0, B=\hm0360_dvp_axis.data_d [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34839 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34848 (A=1'0, B=\hm0360_dvp_axis.data_d [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34849 (A=1'0, B=\hm0360_dvp_axis.data_d [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34850 (A=1'0, B=\hm0360_dvp_axis.data_d [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34851 (A=1'0, B=\hm0360_dvp_axis.data_d [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34852 (A=1'0, B=\hm0360_dvp_axis.data_d [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34853 (A=1'0, B=\hm0360_dvp_axis.data_d [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34854 (A=1'0, B=\hm0360_dvp_axis.data_d [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3070 (A=1'0, B=$procmux$2319_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3080 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3071 (A=1'0, B=$procmux$2319_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3072 (A=1'0, B=$procmux$2319_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3082 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3073 (A=1'0, B=$procmux$2319_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3083 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3074 (A=1'0, B=$procmux$2319_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3084 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3075 (A=1'0, B=$procmux$2319_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3085 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3076 (A=1'0, B=$procmux$2319_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3086 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3077 (A=1'0, B=$procmux$2319_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3087 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3079 (A=1'0, B=$procmux$2319_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3089 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3030 (A=1'0, B=$procmux$2311_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3031 (A=1'0, B=$procmux$2311_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3032 (A=1'0, B=$procmux$2311_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3033 (A=1'0, B=$procmux$2311_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3034 (A=1'0, B=$procmux$2311_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3035 (A=1'0, B=$procmux$2311_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3036 (A=1'0, B=$procmux$2311_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3037 (A=1'0, B=$procmux$2311_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3038 (A=1'0, B=$procmux$2311_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3026 (A=1'0, B=\rstn_cam_sync.sync_m, S=\rstn_i) into $auto$simplemap.cc:420:simplemap_dff$3109 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34971 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35089 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3423 (A=1'0, B=\cam_i2c_cfg.next_state [2], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3039 (A=1'0, B=$procmux$2311_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35881 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35859 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34444 (A=1'0, B=\sobel_conv2d.conv_window[1] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34445 (A=1'0, B=\sobel_conv2d.conv_window[1] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34446 (A=1'0, B=\sobel_conv2d.conv_window[1] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34447 (A=1'0, B=\sobel_conv2d.conv_window[1] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34448 (A=1'0, B=\sobel_conv2d.conv_window[1] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34449 (A=1'0, B=\sobel_conv2d.conv_window[1] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34450 (A=1'0, B=\sobel_conv2d.conv_window[1] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34571 (A=1'0, B=\sobel_conv2d.data_i [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34572 (A=1'0, B=\sobel_conv2d.data_i [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34573 (A=1'0, B=\sobel_conv2d.data_i [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34574 (A=1'0, B=\sobel_conv2d.data_i [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34575 (A=1'0, B=\sobel_conv2d.data_i [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34576 (A=1'0, B=\sobel_conv2d.data_i [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34577 (A=1'0, B=\sobel_conv2d.data_i [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34578 (A=1'0, B=\sobel_conv2d.data_i [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34556 (A=1'0, B=\sobel_conv2d.conv_window[8] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34557 (A=1'0, B=\sobel_conv2d.conv_window[8] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34558 (A=1'0, B=\sobel_conv2d.conv_window[8] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34559 (A=1'0, B=\sobel_conv2d.conv_window[8] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34560 (A=1'0, B=\sobel_conv2d.conv_window[8] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34561 (A=1'0, B=\sobel_conv2d.conv_window[8] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34555 (A=1'0, B=\sobel_conv2d.conv_window[8] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34562 (A=1'0, B=\sobel_conv2d.conv_window[8] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34540 (A=1'0, B=\sobel_conv2d.conv_window[7] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34541 (A=1'0, B=\sobel_conv2d.conv_window[7] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34542 (A=1'0, B=\sobel_conv2d.conv_window[7] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34543 (A=1'0, B=\sobel_conv2d.conv_window[7] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34544 (A=1'0, B=\sobel_conv2d.conv_window[7] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34545 (A=1'0, B=\sobel_conv2d.conv_window[7] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34539 (A=1'0, B=\sobel_conv2d.conv_window[7] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34546 (A=1'0, B=\sobel_conv2d.conv_window[7] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34524 (A=1'0, B=\sobel_conv2d.ram_row1 [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34525 (A=1'0, B=\sobel_conv2d.ram_row1 [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34526 (A=1'0, B=\sobel_conv2d.ram_row1 [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34527 (A=1'0, B=\sobel_conv2d.ram_row1 [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34528 (A=1'0, B=\sobel_conv2d.ram_row1 [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34529 (A=1'0, B=\sobel_conv2d.ram_row1 [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34523 (A=1'0, B=\sobel_conv2d.ram_row1 [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34530 (A=1'0, B=\sobel_conv2d.ram_row1 [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34508 (A=1'0, B=\sobel_conv2d.conv_window[5] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34509 (A=1'0, B=\sobel_conv2d.conv_window[5] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34510 (A=1'0, B=\sobel_conv2d.conv_window[5] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34511 (A=1'0, B=\sobel_conv2d.conv_window[5] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34512 (A=1'0, B=\sobel_conv2d.conv_window[5] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34513 (A=1'0, B=\sobel_conv2d.conv_window[5] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34507 (A=1'0, B=\sobel_conv2d.conv_window[5] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34514 (A=1'0, B=\sobel_conv2d.conv_window[5] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34492 (A=1'0, B=\sobel_conv2d.conv_window[4] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34493 (A=1'0, B=\sobel_conv2d.conv_window[4] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34494 (A=1'0, B=\sobel_conv2d.conv_window[4] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34495 (A=1'0, B=\sobel_conv2d.conv_window[4] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34496 (A=1'0, B=\sobel_conv2d.conv_window[4] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34497 (A=1'0, B=\sobel_conv2d.conv_window[4] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34491 (A=1'0, B=\sobel_conv2d.conv_window[4] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34498 (A=1'0, B=\sobel_conv2d.conv_window[4] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34476 (A=1'0, B=\sobel_conv2d.ram_row0 [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34477 (A=1'0, B=\sobel_conv2d.ram_row0 [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34478 (A=1'0, B=\sobel_conv2d.ram_row0 [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34479 (A=1'0, B=\sobel_conv2d.ram_row0 [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34480 (A=1'0, B=\sobel_conv2d.ram_row0 [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34481 (A=1'0, B=\sobel_conv2d.ram_row0 [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34475 (A=1'0, B=\sobel_conv2d.ram_row0 [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34482 (A=1'0, B=\sobel_conv2d.ram_row0 [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34460 (A=1'0, B=\sobel_conv2d.conv_window[2] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34461 (A=1'0, B=\sobel_conv2d.conv_window[2] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34462 (A=1'0, B=\sobel_conv2d.conv_window[2] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34463 (A=1'0, B=\sobel_conv2d.conv_window[2] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34464 (A=1'0, B=\sobel_conv2d.conv_window[2] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34465 (A=1'0, B=\sobel_conv2d.conv_window[2] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34459 (A=1'0, B=\sobel_conv2d.conv_window[2] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34466 (A=1'0, B=\sobel_conv2d.conv_window[2] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34623 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34619 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$38681 [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34620 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34621 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34622 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34624 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34625 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34626 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34627 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34337 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34600 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34338 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34601 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34339 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34602 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34340 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34603 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34341 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34604 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34342 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34343 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34618 (A=1'0, B=$techmap\cam_fifo.$add$../../rtl/sobel/../fifo_sync/fifo_sync.sv:43$576_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34344 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34346 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34648 (A=1'0, B=\hm0360_dvp_axis.tdata_o [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34649 (A=1'0, B=\hm0360_dvp_axis.tdata_o [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34650 (A=1'0, B=\hm0360_dvp_axis.tdata_o [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34651 (A=1'0, B=\hm0360_dvp_axis.tdata_o [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34652 (A=1'0, B=\hm0360_dvp_axis.tdata_o [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34653 (A=1'0, B=\hm0360_dvp_axis.tdata_o [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34654 (A=1'0, B=\hm0360_dvp_axis.tdata_o [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34859 (A=1'0, B=\cam_data_i [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34655 (A=1'0, B=\hm0360_dvp_axis.tdata_o [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34863 (A=1'0, B=\cam_data_i [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34836 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34345 (A=1'0, B=$techmap\cam_fifo.$2\rd_ptr_next_w[9:0] [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34858 (A=1'0, B=\cam_data_i [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34857 (A=1'0, B=\cam_data_i [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34860 (A=1'0, B=\cam_data_i [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34861 (A=1'0, B=\cam_data_i [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34862 (A=1'0, B=\cam_data_i [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34856 (A=1'0, B=\cam_data_i [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4497 (A=$auto$memory_bram.cc:837:replace_cell$2674, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4481) into $auto$simplemap.cc:420:simplemap_dff$4498 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2871 (A=\cam_fifo.sync_fifo_ram.wr_en_i, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$35193) into $auto$simplemap.cc:420:simplemap_dff$2868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34443 (A=1'0, B=\sobel_conv2d.conv_window[1] [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34855 (A=1'0, B=\hm0360_dvp_axis.hsync_d, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34838 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34828 (A=1'0, B=\hm0360_dvp_axis.hsync_i, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34837 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34873 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$2255_Y [1], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34874 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$2255_Y [2], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34911 (A=1'0, B=\sobel_magnitude.valid_r, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34907 (A=1'0, B=\sobel_magnitude.mag_w [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34872 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$2255_Y [0], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34908 (A=1'0, B=\sobel_magnitude.mag_w [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34875 (A=1'0, B=$techmap\cam_i2c_cfg.reg_counter.$procmux$2255_Y [3], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34910 (A=1'0, B=\sobel_magnitude.mag_w [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34963 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34964 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34965 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34966 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34967 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34968 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34969 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34909 (A=1'0, B=\sobel_magnitude.mag_w [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$34970 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34972 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$34973 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_b.$procmux$1966_Y [10], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$34962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35058 (A=1'0, B=\sobel_conv2d.line_buffer.rd_ptr_counter_a.up_i, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35057 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35081 (A=1'1, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35082 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35083 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35072 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35084 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35085 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35086 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35087 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3422 (A=1'0, B=\cam_i2c_cfg.next_state [1], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35088 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35090 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4290 (A=1'0, B=\i2c_done_sync.sync_m, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4292 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35091 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.rd_ptr_counter_a.$procmux$1966_Y [10], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35535 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35536 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35537 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35538 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35539 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35540 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35541 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3424 (A=1'0, B=\cam_i2c_cfg.next_state [3], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35542 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35544 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35545 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [10], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35829 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35830 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35831 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35832 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35833 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35834 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35835 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35543 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.wr_ptr_counter.$procmux$1966_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$35836 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35847 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35838 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35849 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35839 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [10], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35850 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35873 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [0], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35851 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35874 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [1], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35852 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35875 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [2], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35853 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35876 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [3], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35854 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35877 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [4], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35855 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35878 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [5], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35879 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [6], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35857 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35837 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1980_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35848 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35880 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [7], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35858 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$35882 (A=1'0, B=$techmap\sobel_conv2d.line_buffer.sync_ram_delay.$procmux$1975_Y [9], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$35860 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3421 (A=1'0, B=\cam_i2c_cfg.next_state [0], S=\rstn_mclk_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4293 (A=1'0, B=\i2c_done_sync.sync_i, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4291 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$2959 (A=$auto$memory_bram.cc:837:replace_cell$2672, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4434) into $auto$simplemap.cc:420:simplemap_dff$4332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4345 (A=$auto$memory_bram.cc:837:replace_cell$2672, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4481) into $auto$simplemap.cc:420:simplemap_dff$4346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4627 (A=1'0, B=\sobel_conv2d.line_buffer.stream_pipe.valid_o_reg, S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4546 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4370 (A=$auto$memory_bram.cc:837:replace_cell$2673, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4434) into $auto$simplemap.cc:420:simplemap_dff$4371 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$3078 (A=1'0, B=$procmux$2319_Y [8], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$3088 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4392 (A=$auto$memory_bram.cc:837:replace_cell$2673, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4481) into $auto$simplemap.cc:420:simplemap_dff$4393 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4450 (A=$auto$memory_bram.cc:837:replace_cell$2674, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$4434) into $auto$simplemap.cc:420:simplemap_dff$4451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4541 (A=1'0, B=\sobel_magnitude.gy_mac_o [11], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4542 (A=1'0, B=\sobel_magnitude.gy_mac_o [12], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4543 (A=1'0, B=\sobel_magnitude.gy_mac_o [13], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4544 (A=1'0, B=\sobel_magnitude.gy_mac_o [14], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4545 (A=1'0, B=\sobel_magnitude.gy_mac_o [15], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4590 (A=1'0, B=\sobel_magnitude.gx_mac_o [11], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4591 (A=1'0, B=\sobel_magnitude.gx_mac_o [12], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4592 (A=1'0, B=\sobel_magnitude.gx_mac_o [13], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4593 (A=1'0, B=\sobel_magnitude.gx_mac_o [14], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4594 (A=1'0, B=\sobel_magnitude.gx_mac_o [15], S=\rstn_cam_sync.sync_o) into $auto$simplemap.cc:420:simplemap_dff$4578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$3027 (A=1'0, B=\rstn_mclk_sync.sync_m, S=\rstn_i) into $auto$simplemap.cc:420:simplemap_dff$3029 (SB_DFF).

16.39. Executing ICE40_OPT pass (performing simple optimizations).

16.39.1. Running ICE40 specific optimizations.

16.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.
<suppressed ~370 debug messages>

16.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
<suppressed ~1923 debug messages>
Removed a total of 641 cells.

16.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

16.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..
Removed 197 unused cells and 1806 unused wires.
<suppressed ~198 debug messages>

16.39.6. Rerunning OPT passes. (Removed registers in this run.)

16.39.7. Running ICE40 specific optimizations.

16.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module sobel.

16.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\sobel'.
Removed a total of 0 cells.

16.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

16.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \sobel..

16.39.12. Finished OPT passes. (There is nothing left to do.)

16.40. Executing TECHMAP pass (map to technology primitives).

16.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

16.40.2. Continuing TECHMAP pass.
No more expansions possible.

16.41. Executing ABC pass (technology mapping using ABC).

16.41.1. Extracting gate netlist of module `\sobel' to `<abc-temp-dir>/input.blif'..
Extracted 4707 gates and 5059 wires to a netlist network with 350 inputs and 314 outputs.

16.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     518.
ABC: Participating nodes from both networks       =    1195.
ABC: Participating nodes from the first network   =     517. (  64.95 % of nodes)
ABC: Participating nodes from the second network  =     678. (  85.18 % of nodes)
ABC: Node pairs (any polarity)                    =     517. (  64.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =     400. (  50.25 % of names can be moved)
ABC: Total runtime =     0.03 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

16.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1590
ABC RESULTS:        internal signals:     4395
ABC RESULTS:           input signals:      350
ABC RESULTS:          output signals:      314
Removing temp directory.
Removed 0 unused cells and 3384 unused wires.

16.42. Executing TECHMAP pass (map to technology primitives).

16.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010001001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
No more expansions possible.
<suppressed ~1917 debug messages>
Removed 0 unused cells and 1590 unused wires.

16.43. Executing HIERARCHY pass (managing design hierarchy).

16.43.1. Analyzing design hierarchy..
Top module:  \sobel

16.43.2. Analyzing design hierarchy..
Top module:  \sobel
Removed 0 unused modules.

16.44. Printing statistics.

=== sobel ===

   Number of wires:               2191
   Number of wire bits:          18899
   Number of public wires:        1275
   Number of public wire bits:   17699
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1316
     $_TBUF_                         2
     SB_CARRY                      137
     SB_DFF                         40
     SB_DFFESR                     144
     SB_DFFESS                       4
     SB_DFFSR                       81
     SB_I2C                          1
     SB_LUT4                       897
     SB_MAC16                        2
     SB_PLL40_PAD                    1
     SB_RAM40_4K                     7

16.45. Executing CHECK pass (checking for obvious problems).
checking module sobel..
found and reported 0 problems.

16.46. Executing JSON backend.

Warnings: 3 unique messages, 4 total
End of script. Logfile hash: d70d87c0ac
CPU: user 4.50s system 0.02s, MEM: 160.80 MB total, 154.88 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 27x opt_clean (0 sec), 20% 26x opt_expr (0 sec), ...
nextpnr-ice40 --up5k --package sg48 --json build/sobel.json --pcf icebreaker.pcf --asc build/sobel.asc
Info: constrained 'mclk_i' to bel 'X12/Y31/io1'
Info: constraining clock net 'mclk_i' to 12.00 MHz
Info: constrained 'rstn_i' to bel 'X16/Y0/io0'
Info: constrained 'cam_data_i[7]' to bel 'X9/Y31/io0'
Info: constrained 'cam_data_i[6]' to bel 'X8/Y31/io0'
Info: constrained 'cam_data_i[5]' to bel 'X8/Y31/io1'
Info: constrained 'cam_data_i[4]' to bel 'X9/Y31/io1'
Info: constrained 'cam_data_i[3]' to bel 'X13/Y31/io1'
Info: constrained 'cam_data_i[2]' to bel 'X16/Y31/io0'
Info: constrained 'cam_data_i[1]' to bel 'X16/Y31/io1'
Info: constrained 'cam_data_i[0]' to bel 'X17/Y31/io0'
Info: constrained 'cam_vsync_i' to bel 'X7/Y0/io0'
Info: constrained 'cam_hsync_i' to bel 'X8/Y0/io0'
Info: constrained 'cam_pclk_i' to bel 'X5/Y0/io0'
Info: constrained 'cam_xclk_o' to bel 'X6/Y0/io0'
Info: constrained 'cam_scl_io' to bel 'X9/Y0/io1'
Info: constrained 'cam_sda_io' to bel 'X9/Y0/io0'
Info: constrained 'dvi_data_o[2]' to bel 'X19/Y31/io0'
Info: constrained 'dvi_data_o[1]' to bel 'X19/Y31/io1'
Info: constrained 'dvi_de_o' to bel 'X18/Y31/io0'
Info: constrained 'dvi_vsync_o' to bel 'X18/Y31/io1'
Info: constrained 'dvi_data_o[3]' to bel 'X18/Y0/io1'
Info: constrained 'dvi_pclk_o' to bel 'X19/Y0/io1'
Info: constrained 'dvi_data_o[0]' to bel 'X21/Y0/io1'
Info: constrained 'dvi_hsync_o' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      782 LCs used as LUT4 only
Info:      115 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      154 LCs used as DFF only
Info: Packing carries..
Info:       57 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'cam_pll' to X12/Y31/pll_3
Info: Packing special functions..
Info:   constrained SB_I2C 'cam_i2c' to X0/Y31/i2c_0
Info: Packing PLLs..
Info:     Input frequency of PLL 'cam_pll' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'cam_pll' is constrained to 768.0 MHz
Info:     Derived frequency constraint of 24.0 MHz for net cam_xclk_o$SB_IO_OUT
Info: Promoting globals..
Info: promoting dvi_pclk_o$SB_IO_OUT (fanout 275)
Info: promoting $abc$41489$auto$rtlil.cc:1969:NotGate$41043 [reset] (fanout 212)
Info: promoting $abc$41489$auto$dff2dffe.cc:158:make_patterns_logic$38920 [cen] (fanout 75)
Info: promoting $abc$41489$auto$dff2dffe.cc:158:make_patterns_logic$39568 [cen] (fanout 17)
Info: promoting cam_xclk_o$SB_IO_OUT (fanout 10)
Info: Constraining chains...
Info:       19 LCs used to legalise carry chains.
Info: Checksum: 0x843abc48

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xaa110d42

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1129/ 5280    21%
Info: 	        ICESTORM_RAM:     7/   30    23%
Info: 	               SB_IO:    24/   96    25%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     1/    2    50%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 26 cells based on constraints.
Info: Creating initial analytic placement for 994 cells, random placement wirelen = 29310.
Info:     at initial placer iter 0, wirelen = 816
Info:     at initial placer iter 1, wirelen = 799
Info:     at initial placer iter 2, wirelen = 681
Info:     at initial placer iter 3, wirelen = 650
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 640, spread = 6309, legal = 7000; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 860, spread = 5766, legal = 6857; time = 0.01s
Info:     at iteration #3, type ALL: wirelen solved = 890, spread = 5165, legal = 5668; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 1080, spread = 4634, legal = 5339; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 1216, spread = 4581, legal = 5424; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 1316, spread = 4397, legal = 5363; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 1331, spread = 4621, legal = 5254; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 1555, spread = 4549, legal = 5746; time = 0.01s
Info:     at iteration #9, type ALL: wirelen solved = 1621, spread = 4487, legal = 5366; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 1565, spread = 4278, legal = 5320; time = 0.01s
Info:     at iteration #11, type ALL: wirelen solved = 1653, spread = 4596, legal = 5355; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 1884, spread = 4708, legal = 6024; time = 0.01s
Info: HeAP Placer Time: 0.11s
Info:   of which solving equations: 0.08s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.01s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 1125, wirelen = 5254
Info:   at iteration #5: temp = 0.000000, timing cost = 1325, wirelen = 4343
Info:   at iteration #10: temp = 0.000000, timing cost = 1434, wirelen = 4074
Info:   at iteration #15: temp = 0.000000, timing cost = 1246, wirelen = 3983
Info:   at iteration #20: temp = 0.000000, timing cost = 1246, wirelen = 3899
Info:   at iteration #25: temp = 0.000000, timing cost = 1209, wirelen = 3872
Info:   at iteration #26: temp = 0.000000, timing cost = 1209, wirelen = 3872 
Info: SA placement time 0.39s

Info: Max frequency for clock 'dvi_pclk_o$SB_IO_OUT_$glb_clk': 31.97 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'cam_xclk_o$SB_IO_OUT_$glb_clk': 62.31 MHz (PASS at 24.00 MHz)
Info: Clock 'cam_xclk_o$SB_IO_OUT' has no interior paths

Info: Max delay <async>                               -> <async>                              : 4.22 ns
Info: Max delay <async>                               -> posedge cam_xclk_o$SB_IO_OUT         : 9.11 ns
Info: Max delay <async>                               -> posedge cam_xclk_o$SB_IO_OUT_$glb_clk: 11.02 ns
Info: Max delay <async>                               -> posedge dvi_pclk_o$SB_IO_OUT_$glb_clk: 11.02 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT          -> <async>                              : 9.11 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT          -> posedge cam_xclk_o$SB_IO_OUT_$glb_clk: 11.27 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT_$glb_clk -> posedge cam_xclk_o$SB_IO_OUT         : 19.33 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT_$glb_clk -> posedge dvi_pclk_o$SB_IO_OUT_$glb_clk: 7.43 ns
Info: Max delay posedge dvi_pclk_o$SB_IO_OUT_$glb_clk -> <async>                              : 30.27 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 22330,  25231) |*+
Info: [ 25231,  28132) |*+
Info: [ 28132,  31033) |***+
Info: [ 31033,  33934) |***+
Info: [ 33934,  36835) |****+
Info: [ 36835,  39736) |**+
Info: [ 39736,  42637) | 
Info: [ 42637,  45538) | 
Info: [ 45538,  48439) | 
Info: [ 48439,  51340) | 
Info: [ 51340,  54241) |********************+
Info: [ 54241,  57142) |******+
Info: [ 57142,  60043) |************************+
Info: [ 60043,  62944) |***********************+
Info: [ 62944,  65845) |********************+
Info: [ 65845,  68746) |**********************************+
Info: [ 68746,  71647) |********************************************************+
Info: [ 71647,  74548) |***************+
Info: [ 74548,  77449) |***********************+
Info: [ 77449,  80350) |************************************************************ 
Info: Checksum: 0xc2d86f82

Info: Routing..
Info: Setting up routing queue.
Info: Routing 3767 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       51        826 |   51   826 |      2829|       0.03       0.03|
Info:       2000 |      270       1607 |  219   781 |      2082|       0.03       0.06|
Info:       3000 |      380       2497 |  110   890 |      1223|       0.06       0.12|
Info:       4000 |      635       3242 |  255   745 |       556|       0.06       0.18|
Info:       4729 |      775       3832 |  140   590 |         0|       0.10       0.28|
Info: Routing complete.
Info: Router1 time 0.28s
Info: Checksum: 0xc704b968

Info: Critical path report for clock 'dvi_pclk_o$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41991_LC.O
Info:  1.8  3.2    Net cam_fifo.rd_ptr_l[8] budget 7.856000 ns (2,23) -> (2,24)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41494_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:204
Info:                  ../../rtl/sobel/../fifo_sync/fifo_sync.sv:18
Info:  1.3  4.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41494_LC.O
Info:  1.8  6.2    Net $abc$41489$auto$simplemap.cc:250:simplemap_eqne$34769[8]_new_inv_ budget 7.856000 ns (2,24) -> (2,24)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41493_LC.I0
Info:  1.3  7.5  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41493_LC.O
Info:  2.4  9.9    Net $abc$41489$new_n669_ budget 7.856000 ns (2,24) -> (2,25)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41490_LC.I1
Info:  1.2 11.1  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41490_LC.O
Info:  2.4 13.5    Net fifo_valid budget 7.856000 ns (2,25) -> (2,27)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41512_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:218
Info:                  ../../rtl/sobel/../conv2d/conv2d.sv:10
Info:  1.2 14.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41512_LC.O
Info:  1.8 16.5    Net $abc$41489$techmap2813\cam_fifo.sync_fifo_ram.mem_array.0.0.0.A1ADDR_11[0] budget 7.856000 ns (2,27) -> (3,27)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42264_LC.I1
Info:                Defined in:
Info:                  /usr/bin/../share/yosys/ice40/brams_map.v:252
Info:  1.2 17.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42264_LC.O
Info:  1.8 19.5    Net $abc$41489$new_n1478_ budget 7.856000 ns (3,27) -> (3,28)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42265_LC.I1
Info:  1.2 20.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42265_LC.O
Info:  1.8 22.5    Net $abc$41489$new_n1479_ budget 7.855000 ns (3,28) -> (4,27)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41994_LC.I2
Info:  1.2 23.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41994_LC.O
Info:  3.1 26.7    Net $abc$41489$auto$simplemap.cc:256:simplemap_eqne$34752_new_inv_ budget 7.855000 ns (4,27) -> (5,22)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42005_LC.I2
Info:  1.2 27.9  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42005_LC.O
Info:  3.6 31.5    Net fifo_data[5] budget 7.981000 ns (5,22) -> (6,17)
Info:                Sink sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1_RAM.WDATA_10
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:218
Info:                  ../../rtl/sobel/../conv2d/conv2d.sv:22
Info:                  ../../rtl/sobel/../ramdelaybuffer/ramdelaybuffer.sv:72
Info:                  ../../rtl/sobel/../sync_ram_block/sync_ram_block.sv:9
Info:  0.1 31.6  Setup sobel_conv2d.line_buffer.sync_ram_delay.mem_array.0.1.1_RAM.WDATA_10
Info: 11.4 ns logic, 20.3 ns routing

Info: Critical path report for clock 'cam_xclk_o$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source $auto$simplemap.cc:420:simplemap_dff$34868_DFFLC.O
Info:  1.8  3.2    Net cam_i2c_cfg.reg_idx[0] budget 6.884000 ns (1,27) -> (1,28)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41540_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:60
Info:  1.3  4.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41540_LC.O
Info:  1.8  6.2    Net $abc$41489$auto$simplemap.cc:309:simplemap_lut$3124[1]_new_ budget 6.884000 ns (1,28) -> (1,28)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41539_LC.I0
Info:  1.3  7.5  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41539_LC.O
Info:  1.8  9.2    Net $abc$41489$auto$wreduce.cc:455:run$2508[1]_new_inv_ budget 7.090000 ns (1,28) -> (1,27)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41541_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:180
Info:  1.3 10.5  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41541_LC.O
Info:  1.8 12.3    Net $abc$41489$auto$dff2dffe.cc:175:make_patterns_logic$39805 budget 7.089000 ns (1,27) -> (1,27)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41543_LC.I3
Info:  0.9 13.2  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41543_LC.O
Info:  3.0 16.2    Net $abc$41489$auto$dff2dffe.cc:175:make_patterns_logic$39832 budget 7.089000 ns (1,27) -> (1,26)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42211_LC.CEN
Info:  0.1 16.3  Setup $abc$41489$auto$blifparse.cc:492:parse_blif$42211_LC.CEN
Info: 6.2 ns logic, 10.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source cam_pclk_i$sb_io.D_IN_0
Info:  4.6  4.6    Net dvi_pclk_o$SB_IO_OUT budget 83.333000 ns (5,0) -> (19,0)
Info:                Sink dvi_pclk_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:291
Info:                  ../../rtl/sobel/../counter/counter.sv:8
Info: 0.0 ns logic, 4.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge cam_xclk_o$SB_IO_OUT':
Info: curr total
Info:  0.0  0.0  Source cam_scl_io$sb_io.D_IN_0
Info:  7.6  7.6    Net cam_scl_io$SB_IO_IN budget 40.164001 ns (9,0) -> (0,31)
Info:                Sink cam_i2c.SCLI
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:48
Info:  1.5  9.1  Setup cam_i2c.SCLI
Info: 1.5 ns logic, 7.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge cam_xclk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  6.7  6.7    Net rstn_i$SB_IO_IN budget 20.139999 ns (16,0) -> (4,30)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42201_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:109
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.3  8.0  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42201_LC.O
Info:  3.0 10.9    Net $abc$41489$auto$rtlil.cc:1969:NotGate$41097 budget 20.139999 ns (4,30) -> (4,29)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3029_DFFLC.SR
Info:  0.1 11.0  Setup $auto$simplemap.cc:420:simplemap_dff$3029_DFFLC.SR
Info: 1.4 ns logic, 9.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge dvi_pclk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rstn_i$sb_io.D_IN_0
Info:  6.7  6.7    Net rstn_i$SB_IO_IN budget 20.139999 ns (16,0) -> (4,30)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42201_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:109
Info:                  ../../rtl/sobel/../../submodules/imports/sync2.sv:6
Info:  1.3  8.0  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42201_LC.O
Info:  3.4 11.3    Net $abc$41489$auto$rtlil.cc:1969:NotGate$41097 budget 40.973999 ns (4,30) -> (4,30)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$3109_DFFLC.SR
Info:  0.1 11.4  Setup $auto$simplemap.cc:420:simplemap_dff$3109_DFFLC.SR
Info: 1.4 ns logic, 10.0 ns routing

Info: Critical path report for cross-domain path 'posedge cam_xclk_o$SB_IO_OUT' -> '<async>':
Info: curr total
Info:  1.5  1.5  Source cam_i2c.SDAO
Info:  8.0  9.5    Net i2c_sda_o budget 81.833000 ns (0,31) -> (9,0)
Info:                Sink cam_sda_io$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:52
Info: 1.5 ns logic, 8.0 ns routing

Info: Critical path report for cross-domain path 'posedge cam_xclk_o$SB_IO_OUT' -> 'posedge cam_xclk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  1.5  1.5  Source cam_i2c.SBACKO
Info:  3.0  4.5    Net i2c_sback budget 12.275000 ns (0,31) -> (2,29)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42086_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:55
Info:  1.3  5.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42086_LC.O
Info:  1.8  7.5    Net $abc$41489$techmap$techmap\cam_i2c_cfg.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$4098_Y[1]_new_ budget 6.884000 ns (2,29) -> (2,30)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42279_LC.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:108
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:185
Info:                  /usr/bin/../share/yosys/techmap.v:434
Info:  1.2  8.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42279_LC.O
Info:  1.8 10.5    Net $abc$41489$new_n1493_ budget 6.884000 ns (2,30) -> (2,29)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42280_LC.I3
Info:  0.8 11.3  Setup $abc$41489$auto$blifparse.cc:492:parse_blif$42280_LC.I3
Info: 4.8 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge cam_xclk_o$SB_IO_OUT_$glb_clk' -> 'posedge cam_xclk_o$SB_IO_OUT':
Info: curr total
Info:  1.4  1.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42280_LC.O
Info:  1.8  3.2    Net cam_i2c_cfg.state[0] budget 5.483000 ns (2,29) -> (2,29)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41520_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:58
Info:  1.3  4.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41520_LC.O
Info:  1.8  6.2    Net $abc$41489$auto$simplemap.cc:309:simplemap_lut$3176[2]_new_ budget 5.483000 ns (2,29) -> (2,28)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42097_LC.I1
Info:  1.2  7.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42097_LC.O
Info:  1.8  9.2    Net $abc$41489$techmap$techmap\cam_i2c_cfg.$procmux$2117.$and$/usr/bin/../share/yosys/techmap.v:434$4100_Y[3]_new_ budget 5.483000 ns (2,28) -> (1,29)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42108_LC.I2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:108
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:185
Info:                  /usr/bin/../share/yosys/techmap.v:434
Info:  1.2 10.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42108_LC.O
Info:  1.8 12.2    Net $abc$41489$techmap$techmap\cam_i2c_cfg.$procmux$2137.$and$/usr/bin/../share/yosys/techmap.v:434$3904_Y[2]_new_ budget 5.483000 ns (1,29) -> (1,30)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42107_LC.I3
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:108
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:175
Info:                  /usr/bin/../share/yosys/techmap.v:434
Info:  0.9 13.0  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42107_LC.O
Info:  1.8 14.8    Net $abc$41489$new_n1321_ budget 5.482000 ns (1,30) -> (1,30)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42106_LC.I0
Info:  1.3 16.1  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42106_LC.O
Info:  2.4 18.5    Net i2c_sbdati[2] budget 5.482000 ns (1,30) -> (0,31)
Info:                Sink cam_i2c.SBDATI2
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:60
Info:  1.5 20.0  Setup cam_i2c.SBDATI2
Info: 8.8 ns logic, 11.2 ns routing

Info: Critical path report for cross-domain path 'posedge cam_xclk_o$SB_IO_OUT_$glb_clk' -> 'posedge dvi_pclk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42280_LC.O
Info:  1.8  3.2    Net cam_i2c_cfg.state[0] budget 5.483000 ns (2,29) -> (2,29)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41520_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:136
Info:                  ../../rtl/sobel/../i2c_fsm/i2c_fsm.sv:58
Info:  1.3  4.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41520_LC.O
Info:  1.8  6.2    Net $abc$41489$auto$simplemap.cc:309:simplemap_lut$3176[2]_new_ budget 39.712002 ns (2,29) -> (2,28)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41519_LC.I0
Info:  1.2  7.4  Setup $abc$41489$auto$blifparse.cc:492:parse_blif$41519_LC.I0
Info: 3.9 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path 'posedge dvi_pclk_o$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41681_LC.O
Info:  3.1  4.4    Net v_cnt[0] budget 0.000000 ns (15,23) -> (15,19)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$42206_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:72
Info:  1.3  5.7  Source $abc$41489$auto$blifparse.cc:492:parse_blif$42206_LC.O
Info:  1.8  7.5    Net $auto$alumacc.cc:474:replace_alu$2562.C[1] budget 0.000000 ns (15,19) -> (14,20)
Info:                Sink $nextpnr_ICESTORM_LC_17.I1
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:99
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.7  8.2  Source $nextpnr_ICESTORM_LC_17.COUT
Info:  0.0  8.2    Net $nextpnr_ICESTORM_LC_17$O budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[1].carry$CARRY.CIN
Info:  0.3  8.4  Source $auto$alumacc.cc:474:replace_alu$2583.slice[1].carry$CARRY.COUT
Info:  0.0  8.4    Net $auto$alumacc.cc:474:replace_alu$2583.C[2] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  8.7  Source $auto$alumacc.cc:474:replace_alu$2583.slice[2].carry$CARRY.COUT
Info:  0.0  8.7    Net $auto$alumacc.cc:474:replace_alu$2583.C[3] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.0  Source $auto$alumacc.cc:474:replace_alu$2583.slice[3].carry$CARRY.COUT
Info:  0.0  9.0    Net $auto$alumacc.cc:474:replace_alu$2583.C[4] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.3  Source $auto$alumacc.cc:474:replace_alu$2583.slice[4].carry$CARRY.COUT
Info:  0.0  9.3    Net $auto$alumacc.cc:474:replace_alu$2583.C[5] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.6  Source $auto$alumacc.cc:474:replace_alu$2583.slice[5].carry$CARRY.COUT
Info:  0.0  9.6    Net $auto$alumacc.cc:474:replace_alu$2583.C[6] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3  9.8  Source $auto$alumacc.cc:474:replace_alu$2583.slice[6].carry$CARRY.COUT
Info:  0.0  9.8    Net $auto$alumacc.cc:474:replace_alu$2583.C[7] budget 0.000000 ns (14,20) -> (14,20)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.1  Source $auto$alumacc.cc:474:replace_alu$2583.slice[7].carry$CARRY.COUT
Info:  0.6 10.7    Net $auto$alumacc.cc:474:replace_alu$2583.C[8] budget 0.560000 ns (14,20) -> (14,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 10.9  Source $auto$alumacc.cc:474:replace_alu$2583.slice[8].carry$CARRY.COUT
Info:  0.0 10.9    Net $auto$alumacc.cc:474:replace_alu$2583.C[9] budget 0.000000 ns (14,21) -> (14,21)
Info:                Sink $auto$alumacc.cc:474:replace_alu$2583.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:100
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.3 11.2  Source $auto$alumacc.cc:474:replace_alu$2583.slice[9].carry$CARRY.COUT
Info:  0.7 11.9    Net $nextpnr_ICESTORM_LC_18$I3 budget 0.660000 ns (14,21) -> (14,21)
Info:                Sink $nextpnr_ICESTORM_LC_18.I3
Info:  0.9 12.8  Source $nextpnr_ICESTORM_LC_18.O
Info:  2.4 15.2    Net $abc$41489$auto$alumacc.cc:491:replace_alu$2585[9] budget 45.522999 ns (14,21) -> (14,23)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41655_LC.I2
Info:  1.2 16.4  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41655_LC.O
Info:  2.3 18.7    Net dvi_de_o$SB_IO_OUT budget 9.104000 ns (14,23) -> (12,23)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41677_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:23
Info:  1.3 20.0  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41677_LC.O
Info:  3.1 23.0    Net $abc$41489$logic_and$../../rtl/sobel/sobel.sv:260$22_Y_new_ budget 9.104000 ns (12,23) -> (12,17)
Info:                Sink $abc$41489$auto$blifparse.cc:492:parse_blif$41680_LC.I0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:260
Info:  1.3 24.3  Source $abc$41489$auto$blifparse.cc:492:parse_blif$41680_LC.O
Info:  6.2 30.5    Net dvi_data_o[3]$SB_IO_OUT budget 9.104000 ns (12,17) -> (18,0)
Info:                Sink dvi_data_o[3]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../../rtl/sobel/sobel.sv:19
Info: 10.5 ns logic, 20.0 ns routing

Info: Max frequency for clock 'dvi_pclk_o$SB_IO_OUT_$glb_clk': 31.60 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'cam_xclk_o$SB_IO_OUT_$glb_clk': 61.53 MHz (PASS at 24.00 MHz)
Info: Clock 'cam_xclk_o$SB_IO_OUT' has no interior paths

Info: Max delay <async>                               -> <async>                              : 4.63 ns
Info: Max delay <async>                               -> posedge cam_xclk_o$SB_IO_OUT         : 9.10 ns
Info: Max delay <async>                               -> posedge cam_xclk_o$SB_IO_OUT_$glb_clk: 11.03 ns
Info: Max delay <async>                               -> posedge dvi_pclk_o$SB_IO_OUT_$glb_clk: 11.43 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT          -> <async>                              : 9.53 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT          -> posedge cam_xclk_o$SB_IO_OUT_$glb_clk: 11.31 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT_$glb_clk -> posedge cam_xclk_o$SB_IO_OUT         : 19.98 ns
Info: Max delay posedge cam_xclk_o$SB_IO_OUT_$glb_clk -> posedge dvi_pclk_o$SB_IO_OUT_$glb_clk: 7.43 ns
Info: Max delay posedge dvi_pclk_o$SB_IO_OUT_$glb_clk -> <async>                              : 30.50 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 21682,  24615) |+
Info: [ 24615,  27548) |*+
Info: [ 27548,  30481) |*+
Info: [ 30481,  33414) |**+
Info: [ 33414,  36347) |****+
Info: [ 36347,  39280) |**+
Info: [ 39280,  42213) | 
Info: [ 42213,  45146) | 
Info: [ 45146,  48079) | 
Info: [ 48079,  51012) | 
Info: [ 51012,  53945) |***************+
Info: [ 53945,  56878) |**+
Info: [ 56878,  59811) |**+
Info: [ 59811,  62744) |**************************************+
Info: [ 62744,  65677) |****************+
Info: [ 65677,  68610) |*************+
Info: [ 68610,  71543) |*****+
Info: [ 71543,  74476) |************************************************************ 
Info: [ 74476,  77409) |*****************+
Info: [ 77409,  80342) |*********************************************+

Info: Program finished normally.
icepack build/sobel.asc build/sobel.bin
