// Seed: 2633030781
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input wor  id_2,
    input wire id_3,
    input tri0 id_4,
    input wire id_5
);
  wor id_7;
  assign id_7 = id_7 && id_3 && 1;
  wire id_8;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri id_9,
    output supply1 id_10
);
  wire id_12;
  id_13(
      id_1, id_8
  ); module_0(
      id_0, id_0, id_8, id_3, id_2, id_8
  );
endmodule
