
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -296.09

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -24.42

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -24.42

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   17.97   36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.97    0.02   36.04 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.84    7.29   43.33 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.84    0.01   43.34 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.34   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.34   data arrival time
-----------------------------------------------------------------------------
                                 34.95   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.57   28.63   42.08   42.08 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.63    0.14   42.22 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.93   80.18   70.57  112.79 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 80.18    0.02  112.81 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.91   35.59  148.40 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.91    0.00  148.40 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.21   29.40  177.81 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.21    0.13  177.94 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.75   11.51   21.17  199.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.52    0.15  199.25 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.45   20.48  219.73 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.03  219.76 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.04   24.17  243.93 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  243.94 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.98    9.66   28.46  272.40 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.03  272.42 ^ resp_msg[13] (out)
                                272.42   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.42   data arrival time
-----------------------------------------------------------------------------
                                -24.42   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.57   28.63   42.08   42.08 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.63    0.14   42.22 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.93   80.18   70.57  112.79 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 80.18    0.02  112.81 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.48    9.91   35.59  148.40 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.91    0.00  148.40 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.61   14.21   29.40  177.81 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.21    0.13  177.94 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.75   11.51   21.17  199.10 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.52    0.15  199.25 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.60   16.45   20.48  219.73 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.03  219.76 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.04   24.17  243.93 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  243.94 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.98    9.66   28.46  272.40 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.66    0.03  272.42 ^ resp_msg[13] (out)
                                272.42   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -272.42   data arrival time
-----------------------------------------------------------------------------
                                -24.42   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.2299346923828

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7163

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.562273025512695

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8057

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 35

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.36   42.36 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  67.20  109.56 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.88  147.44 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.77  165.21 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.51  185.72 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.21  205.94 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.20  223.14 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.60  249.74 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.98  275.71 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.76  286.47 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.62  312.09 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.10 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.10   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.81  299.19   library setup time
         299.19   data required time
---------------------------------------------------------
         299.19   data required time
        -312.10   data arrival time
---------------------------------------------------------
         -12.91   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.03   36.03 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.31   43.33 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.34 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.34   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.34   data arrival time
---------------------------------------------------------
          34.95   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
272.4240

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-24.4240

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.965436

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
