Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  3 14:05:14 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.112      -31.779                     33                  411        0.179        0.000                      0                  411        3.500        0.000                       0                   246  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.112      -31.779                     33                  411        0.179        0.000                      0                  411        3.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           33  Failing Endpoints,  Worst Slack       -1.112ns,  Total Violation      -31.779ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 4.810ns (55.425%)  route 3.868ns (44.575%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.035    14.068    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[4]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 4.810ns (55.425%)  route 3.868ns (44.575%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.035    14.068    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[5]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 4.810ns (55.425%)  route 3.868ns (44.575%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.035    14.068    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[6]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.112ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 4.810ns (55.425%)  route 3.868ns (44.575%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.035    14.068    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y42         FDRE                                         r  inst_ClockGen/counter_reg[7]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -14.068    
  -------------------------------------------------------------------
                         slack                                 -1.112    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.810ns (55.481%)  route 3.860ns (44.519%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.026    14.059    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[28]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.335    12.958    inst_ClockGen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.810ns (55.481%)  route 3.860ns (44.519%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.026    14.059    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[29]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.335    12.958    inst_ClockGen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.810ns (55.481%)  route 3.860ns (44.519%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.026    14.059    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[30]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.335    12.958    inst_ClockGen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.810ns (55.481%)  route 3.860ns (44.519%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.026    14.059    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    12.937    inst_ClockGen/Clk
    SLICE_X39Y48         FDRE                                         r  inst_ClockGen/counter_reg[31]/C
                         clock pessimism              0.391    13.328    
                         clock uncertainty           -0.035    13.293    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.335    12.958    inst_ClockGen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.810ns (56.317%)  route 3.731ns (43.683%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.897    13.930    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  inst_ClockGen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y41         FDRE                                         r  inst_ClockGen/counter_reg[0]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 -0.974    

Slack (VIOLATED) :        -0.974ns  (required time - arrival time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_ClockGen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.810ns (56.317%)  route 3.731ns (43.683%))
  Logic Levels:           14  (CARRY4=9 LUT1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 12.935 - 8.000 ) 
    Source Clock Delay      (SCD):    5.389ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.755     5.389    inst_i2c/inst_i2cm/clk
    SLICE_X40Y40         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.456     5.845 r  inst_i2c/inst_i2cm/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.461     6.306    inst_ClockGen/ADC_data[2]
    SLICE_X40Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.430 r  inst_ClockGen/counter[0]_i_64/O
                         net (fo=1, routed)           0.000     6.430    inst_ClockGen/counter[0]_i_64_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.980 r  inst_ClockGen/counter_reg[0]_i_46/CO[3]
                         net (fo=1, routed)           0.000     6.980    inst_ClockGen/counter_reg[0]_i_46_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.202 r  inst_ClockGen/counter_reg[0]_i_78/O[0]
                         net (fo=2, routed)           0.577     7.779    inst_ClockGen/counter_reg[0]_i_78_n_7
    SLICE_X41Y39         LUT2 (Prop_lut2_I1_O)        0.295     8.074 r  inst_ClockGen/counter[0]_i_55/O
                         net (fo=2, routed)           0.593     8.667    inst_ClockGen/counter[0]_i_55_n_0
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.327     8.994 r  inst_ClockGen/counter[0]_i_58/O
                         net (fo=1, routed)           0.000     8.994    inst_ClockGen/counter[0]_i_58_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.395 r  inst_ClockGen/counter_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     9.395    inst_ClockGen/counter_reg[0]_i_45_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.708 f  inst_ClockGen/counter_reg[0]_i_47/O[3]
                         net (fo=2, routed)           0.563    10.271    inst_ClockGen/the_value0[10]
    SLICE_X41Y44         LUT1 (Prop_lut1_I0_O)        0.306    10.577 r  inst_ClockGen/counter[0]_i_50/O
                         net (fo=1, routed)           0.000    10.577    inst_ClockGen/counter[0]_i_50_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.127 r  inst_ClockGen/counter_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.127    inst_ClockGen/counter_reg[0]_i_40_n_0
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.461 r  inst_ClockGen/counter_reg[0]_i_31/O[1]
                         net (fo=2, routed)           0.640    12.101    inst_ClockGen/the_value[14]
    SLICE_X40Y43         LUT4 (Prop_lut4_I1_O)        0.303    12.404 r  inst_ClockGen/counter[0]_i_27/O
                         net (fo=1, routed)           0.000    12.404    inst_ClockGen/counter[0]_i_27_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.805 r  inst_ClockGen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    12.805    inst_ClockGen/counter_reg[0]_i_13_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  inst_ClockGen/counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.919    inst_ClockGen/counter_reg[0]_i_3_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  inst_ClockGen/counter_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.897    13.930    inst_ClockGen/counter_reg[0]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  inst_ClockGen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.577    12.935    inst_ClockGen/Clk
    SLICE_X39Y41         FDRE                                         r  inst_ClockGen/counter_reg[1]/C
                         clock pessimism              0.391    13.326    
                         clock uncertainty           -0.035    13.291    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.335    12.956    inst_ClockGen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                 -0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_i2c/adc_channel_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_i2c/data_wr_sig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.591     1.469    inst_i2c/iClk
    SLICE_X37Y42         FDRE                                         r  inst_i2c/adc_channel_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_i2c/adc_channel_sig_reg[0]/Q
                         net (fo=1, routed)           0.097     1.707    inst_i2c/adc_channel_sig[0]
    SLICE_X36Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  inst_i2c/data_wr_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    inst_i2c/data_wr_sig[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  inst_i2c/data_wr_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.860     1.985    inst_i2c/iClk
    SLICE_X36Y42         FDRE                                         r  inst_i2c/data_wr_sig_reg[0]/C
                         clock pessimism             -0.503     1.482    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091     1.573    inst_i2c/data_wr_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_i2c/inst_i2cm/data_rd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/duty_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.863%)  route 0.136ns (49.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.470    inst_i2c/inst_i2cm/clk
    SLICE_X41Y38         FDCE                                         r  inst_i2c/inst_i2cm/data_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  inst_i2c/inst_i2cm/data_rd_reg[0]/Q
                         net (fo=11, routed)          0.136     1.747    inst_pwm/duty_cycle[0]
    SLICE_X43Y39         FDRE                                         r  inst_pwm/duty_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.986    inst_pwm/CLK
    SLICE_X43Y39         FDRE                                         r  inst_pwm/duty_reg_reg[0]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.075     1.561    inst_pwm/duty_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.470    inst_pwm/CLK
    SLICE_X43Y39         FDRE                                         r  inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.144     1.755    inst_pwm/counter_reg[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.048     1.803 r  inst_pwm/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    inst_pwm/p_0_in[2]
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.986    inst_pwm/CLK
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[2]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.131     1.614    inst_pwm/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.130%)  route 0.148ns (43.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.470    inst_pwm/CLK
    SLICE_X43Y39         FDRE                                         r  inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.148     1.759    inst_pwm/counter_reg[0]
    SLICE_X42Y39         LUT5 (Prop_lut5_I1_O)        0.048     1.807 r  inst_pwm/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    inst_pwm/p_0_in[4]
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.986    inst_pwm/CLK
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[4]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.131     1.614    inst_pwm/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.470    inst_pwm/CLK
    SLICE_X43Y39         FDRE                                         r  inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.144     1.755    inst_pwm/counter_reg[0]
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.800 r  inst_pwm/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    inst_pwm/p_0_in[1]
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.986    inst_pwm/CLK
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[1]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120     1.603    inst_pwm/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.468    inst_lcd_master/inst_i2cm/clk
    SLICE_X42Y36         FDCE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.148     1.616 r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.073     1.689    inst_lcd_master/inst_i2cm/FSM_onehot_state_reg_n_0_[8]
    SLICE_X42Y36         LUT3 (Prop_lut3_I0_O)        0.098     1.787 r  inst_lcd_master/inst_i2cm/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    inst_lcd_master/inst_i2cm/FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y36         FDPE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.983    inst_lcd_master/inst_i2cm/clk
    SLICE_X42Y36         FDPE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X42Y36         FDPE (Hold_fdpe_C_D)         0.121     1.589    inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 inst_pwm/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_pwm/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.592     1.470    inst_pwm/CLK
    SLICE_X43Y39         FDRE                                         r  inst_pwm/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_pwm/counter_reg[0]/Q
                         net (fo=9, routed)           0.148     1.759    inst_pwm/counter_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.804 r  inst_pwm/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    inst_pwm/p_0_in[3]
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.861     1.986    inst_pwm/CLK
    SLICE_X42Y39         FDRE                                         r  inst_pwm/counter_reg[3]/C
                         clock pessimism             -0.503     1.483    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121     1.604    inst_pwm/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 inst_lcd_master/ena_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.468    inst_lcd_master/iClk
    SLICE_X40Y35         FDRE                                         r  inst_lcd_master/ena_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_lcd_master/ena_sig_reg/Q
                         net (fo=8, routed)           0.121     1.730    inst_lcd_master/inst_i2cm/ena
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.775 r  inst_lcd_master/inst_i2cm/busy_i_1/O
                         net (fo=1, routed)           0.000     1.775    inst_lcd_master/inst_i2cm/busy_i_1_n_0
    SLICE_X41Y35         FDPE                                         r  inst_lcd_master/inst_i2cm/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.983    inst_lcd_master/inst_i2cm/clk
    SLICE_X41Y35         FDPE                                         r  inst_lcd_master/inst_i2cm/busy_reg/C
                         clock pessimism             -0.502     1.481    
    SLICE_X41Y35         FDPE (Hold_fdpe_C_D)         0.091     1.572    inst_lcd_master/inst_i2cm/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 inst_lcd_master/inst_i2cm/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/ena_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.468    inst_lcd_master/inst_i2cm/clk
    SLICE_X41Y35         FDPE                                         r  inst_lcd_master/inst_i2cm/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  inst_lcd_master/inst_i2cm/busy_reg/Q
                         net (fo=18, routed)          0.122     1.730    inst_lcd_master/busy_sig
    SLICE_X40Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.775 r  inst_lcd_master/ena_sig_i_1/O
                         net (fo=1, routed)           0.000     1.775    inst_lcd_master/p_1_in
    SLICE_X40Y35         FDRE                                         r  inst_lcd_master/ena_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.983    inst_lcd_master/iClk
    SLICE_X40Y35         FDRE                                         r  inst_lcd_master/ena_sig_reg/C
                         clock pessimism             -0.502     1.481    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.091     1.572    inst_lcd_master/ena_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 inst_lcd_master/inst_i2cm/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.468    inst_lcd_master/inst_i2cm/clk
    SLICE_X40Y36         FDPE                                         r  inst_lcd_master/inst_i2cm/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  inst_lcd_master/inst_i2cm/bit_cnt_reg[1]/Q
                         net (fo=14, routed)          0.143     1.752    inst_lcd_master/inst_i2cm/bit_cnt__0[1]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.048     1.800 r  inst_lcd_master/inst_i2cm/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    inst_lcd_master/inst_i2cm/FSM_onehot_state[3]_i_1_n_0
    SLICE_X41Y36         FDCE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     1.983    inst_lcd_master/inst_i2cm/clk
    SLICE_X41Y36         FDCE                                         r  inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.502     1.481    
    SLICE_X41Y36         FDCE (Hold_fdce_C_D)         0.107     1.588    inst_lcd_master/inst_i2cm/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X2Y14    inst_lcd_master/seq_cntr_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y46    adc_channel_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y46    adc_channel_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y46    btn1_deb_last_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y46    channel_load_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X41Y46    inst_ClockGen/clock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y43    inst_ClockGen/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y43    inst_ClockGen/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X39Y44    inst_ClockGen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y33    inst_lcd_master/seq_cntr_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    inst_lcd_master/seq_cntr_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y34    inst_lcd_master/seq_cntr_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y34    inst_lcd_master/delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y34    inst_lcd_master/delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y34    inst_lcd_master/delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33    inst_lcd_master/seq_cntr_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33    inst_lcd_master/seq_cntr_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X35Y33    inst_lcd_master/seq_cntr_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X33Y33    inst_lcd_master/seq_cntr_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y46    adc_channel_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y46    adc_channel_sig_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y46    btn1_deb_last_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y46    channel_load_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y46    inst_ClockGen/clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y43    inst_ClockGen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y43    inst_ClockGen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y44    inst_ClockGen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46    inst_ClockGen/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X39Y46    inst_ClockGen/counter_reg[23]/C



