// Seed: 645327087
module module_0 #(
    parameter id_3 = 32'd28
) (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire _id_3;
  localparam [-1 : -1] id_4 = 1;
  reg  [  id_3 : -1] id_5;
  wire [-1 'b0 : -1] id_6;
  always @(id_1++
  or id_4)
  begin : LABEL_0
    $unsigned(33);
    ;
    id_5 <= (id_4 == id_2);
  end
  wire [-1 : -1] id_7;
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
