--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.300 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 23.900 ns
From           : UARTTXBIG:instTX2|dirTX
To             : UART_dTX2
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.400 ns
From           : UART_RX5
To             : uartRx:instRX5|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 53.76 MHz ( period = 18.600 ns )
From           : uartRx:instRX1|cntStep[2]
To             : uartRx:instRX1|data[1]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 56.18 MHz ( period = 17.800 ns )
From           : UARTTXBIG:instTX4|delay[1]
To             : UARTTXBIG:instTX4|dirTX
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : newUart:instTX1|state.RQROM
To             : newUart:instTX1|rqRom
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 152

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 152

--------------------------------------------------------------------------------------

