// Seed: 3786229140
`define pp_5 0
`define pp_6 0
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  always @(posedge 1, negedge id_2) begin
    id_1 = 1 & 1;
  end
  logic id_6;
  logic id_7;
  type_14(
      id_0 ? id_4 : id_2, 1 * 1 - 1
  );
  assign id_5 = 1 & 1;
  assign id_7 = 1'b0;
endmodule
