Analysis & Synthesis report for CPU
Sat Jan 21 00:15:45 2023
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0|altsyncram_cs61:auto_generated
 16. Source assignments for datapath:data|Mem_dados:md|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated
 17. Parameter Settings for User Entity Instance: datapath:data
 18. Parameter Settings for User Entity Instance: datapath:data|Mem_instr:minst
 19. Parameter Settings for User Entity Instance: datapath:data|ULA:ula
 20. Parameter Settings for User Entity Instance: datapath:data|Mem_dados:md
 21. Parameter Settings for User Entity Instance: datapath:data|Quantum:quantum
 22. Parameter Settings for Inferred Entity Instance: datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0
 23. Parameter Settings for Inferred Entity Instance: datapath:data|Mem_dados:md|altsyncram:ram_rtl_0
 24. Parameter Settings for Inferred Entity Instance: datapath:data|ULA:ula|lpm_mult:Mult0
 25. Parameter Settings for Inferred Entity Instance: datapath:data|ULA:ula|lpm_divide:Div0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "datapath:data|instru_out:So_Flag"
 29. Port Connectivity Checks: "datapath:data|Quantum:quantum"
 30. Port Connectivity Checks: "datapath:data|Mux:muxinputbreak"
 31. Port Connectivity Checks: "datapath:data"
 32. Port Connectivity Checks: "Unidade_controle:UC"
 33. Port Connectivity Checks: "SaidaDados:SaidaData|Negativo:Negativo"
 34. Port Connectivity Checks: "SaidaDados:SaidaData"
 35. Port Connectivity Checks: "SaidaDadosPC:PCNum|Negativo:Negativo"
 36. Port Connectivity Checks: "Debounce:debounce"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jan 21 00:15:44 2023       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,606                                       ;
;     Total combinational functions  ; 6,615                                       ;
;     Dedicated logic registers      ; 2,219                                       ;
; Total registers                    ; 2219                                        ;
; Total pins                         ; 201                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+
; CPU.v                                  ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v                                  ;         ;
; DivFreq.v                              ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/DivFreq.v                              ;         ;
; Extensores.v                           ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Extensores.v                           ;         ;
; Saidadata.v                            ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v                            ;         ;
; Quantum.v                              ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Quantum.v                              ;         ;
; Registradores.v                        ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Registradores.v                        ;         ;
; SaidaDadosPC.v                         ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v                         ;         ;
; Unidade_controle.v                     ; yes             ; User Verilog HDL File                                 ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Unidade_controle.v                     ;         ;
; instrucao.txt                          ; yes             ; Auto-Found File                                       ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/instrucao.txt                          ;         ;
; altsyncram.tdf                         ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                  ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                            ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                         ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal191.inc                         ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                   ;         ;
; a_rdenreg.inc                          ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                             ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                             ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                           ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_cs61.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/altsyncram_cs61.tdf                 ;         ;
; db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif ;         ;
; db/altsyncram_g8d1.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/altsyncram_g8d1.tdf                 ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                     ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                  ;         ;
; multcore.inc                           ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/multcore.inc                     ;         ;
; bypassff.inc                           ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                     ;         ;
; altshift.inc                           ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altshift.inc                     ;         ;
; db/mult_46t.tdf                        ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/mult_46t.tdf                        ;         ;
; lpm_divide.tdf                         ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf                   ;         ;
; abs_divider.inc                        ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc                  ;         ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                                          ; /home/leoenne/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc              ;         ;
; db/lpm_divide_92p.tdf                  ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/lpm_divide_92p.tdf                  ;         ;
; db/abs_divider_4dg.tdf                 ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/abs_divider_4dg.tdf                 ;         ;
; db/alt_u_div_6af.tdf                   ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/alt_u_div_6af.tdf                   ;         ;
; db/add_sub_7pc.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/add_sub_8pc.tdf                     ;         ;
; db/lpm_abs_i0a.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/lpm_abs_i0a.tdf                     ;         ;
+----------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 8,606                  ;
;                                             ;                        ;
; Total combinational functions               ; 6615                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 5246                   ;
;     -- 3 input functions                    ; 1180                   ;
;     -- <=2 input functions                  ; 189                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 5840                   ;
;     -- arithmetic mode                      ; 775                    ;
;                                             ;                        ;
; Total registers                             ; 2219                   ;
;     -- Dedicated logic registers            ; 2219                   ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 201                    ;
; Total memory bits                           ; 65536                  ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 6                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; datapath:data|reduz[1] ;
; Maximum fan-out                             ; 2210                   ;
; Total fan-out                               ; 32832                  ;
; Average fan-out                             ; 3.53                   ;
+---------------------------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |CPU                                         ; 6615 (0)            ; 2219 (0)                  ; 65536       ; 6            ; 0       ; 3         ; 201  ; 0            ; |CPU                                                                                                                                         ; CPU              ; work         ;
;    |DivFreq:freq|                            ; 28 (28)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|DivFreq:freq                                                                                                                            ; DivFreq          ; work         ;
;    |SaidaDados:SaidaData|                    ; 114 (30)            ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData                                                                                                                    ; SaidaDados       ; work         ;
;       |DecodBCD:DecodBCD_Centena|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData|DecodBCD:DecodBCD_Centena                                                                                          ; DecodBCD         ; work         ;
;       |DecodBCD:DecodBCD_Dezena|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData|DecodBCD:DecodBCD_Dezena                                                                                           ; DecodBCD         ; work         ;
;       |DecodBCD:DecodBCD_Unidade|            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData|DecodBCD:DecodBCD_Unidade                                                                                          ; DecodBCD         ; work         ;
;       |DivisaoCasas:DivisaoCasas|            ; 47 (47)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData|DivisaoCasas:DivisaoCasas                                                                                          ; DivisaoCasas     ; work         ;
;       |Negativo:Negativo|                    ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDados:SaidaData|Negativo:Negativo                                                                                                  ; Negativo         ; work         ;
;    |SaidaDadosPC:PCNum|                      ; 106 (24)            ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum                                                                                                                      ; SaidaDadosPC     ; work         ;
;       |DecodBCD:DecodBCD_Centena|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum|DecodBCD:DecodBCD_Centena                                                                                            ; DecodBCD         ; work         ;
;       |DecodBCD:DecodBCD_Dezena|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum|DecodBCD:DecodBCD_Dezena                                                                                             ; DecodBCD         ; work         ;
;       |DecodBCD:DecodBCD_Unidade|            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum|DecodBCD:DecodBCD_Unidade                                                                                            ; DecodBCD         ; work         ;
;       |DivisaoCasas:DivisaoCasas|            ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum|DivisaoCasas:DivisaoCasas                                                                                            ; DivisaoCasas     ; work         ;
;       |Negativo:Negativo|                    ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|SaidaDadosPC:PCNum|Negativo:Negativo                                                                                                    ; Negativo         ; work         ;
;    |Unidade_controle:UC|                     ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|Unidade_controle:UC                                                                                                                     ; Unidade_controle ; work         ;
;    |datapath:data|                           ; 6335 (2)            ; 2147 (2)                  ; 65536       ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|datapath:data                                                                                                                           ; datapath         ; work         ;
;       |Mem_dados:md|                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_dados:md                                                                                                              ; Mem_dados        ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_dados:md|altsyncram:ram_rtl_0                                                                                         ; altsyncram       ; work         ;
;             |altsyncram_g8d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_dados:md|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated                                                          ; altsyncram_g8d1  ; work         ;
;       |Mem_instr:minst|                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_instr:minst                                                                                                           ; Mem_instr        ; work         ;
;          |altsyncram:rom_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0                                                                                      ; altsyncram       ; work         ;
;             |altsyncram_cs61:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0|altsyncram_cs61:auto_generated                                                       ; altsyncram_cs61  ; work         ;
;       |Mux:muxULA|                           ; 1377 (1377)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mux:muxULA                                                                                                                ; Mux              ; work         ;
;       |Mux:muxpc|                            ; 67 (67)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mux:muxpc                                                                                                                 ; Mux              ; work         ;
;       |Mux:store_pc|                         ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mux:store_pc                                                                                                              ; Mux              ; work         ;
;       |Mux_IN:muxinput|                      ; 69 (69)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Mux_IN:muxinput                                                                                                           ; Mux_IN           ; work         ;
;       |Quantum:quantum|                      ; 140 (140)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Quantum:quantum                                                                                                           ; Quantum          ; work         ;
;       |Registradores:Regis|                  ; 2866 (2866)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Registradores:Regis                                                                                                       ; Registradores    ; work         ;
;       |Somador_Padrao:SumP|                  ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|Somador_Padrao:SumP                                                                                                       ; Somador_Padrao   ; work         ;
;       |ULA:ula|                              ; 1750 (464)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula                                                                                                                   ; ULA              ; work         ;
;          |lpm_divide:Div0|                   ; 1258 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0                                                                                                   ; lpm_divide       ; work         ;
;             |lpm_divide_92p:auto_generated|  ; 1258 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p   ; work         ;
;                |abs_divider_4dg:divider|     ; 1258 (62)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg  ; work         ;
;                   |alt_u_div_6af:divider|    ; 1087 (1084)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af    ; work         ;
;                      |add_sub_7pc:add_sub_0| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc      ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc      ; work         ;
;                   |lpm_abs_i0a:my_abs_den|   ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a      ; work         ;
;                   |lpm_abs_i0a:my_abs_num|   ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a      ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_mult:Mult0                                                                                                    ; lpm_mult         ; work         ;
;             |mult_46t:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |CPU|datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated                                                                            ; mult_46t         ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                    ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+
; datapath:data|Mem_dados:md|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                   ;
; datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0|altsyncram_cs61:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768 ; db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------+----------------------------------------------+
; Register name                          ; Reason for Removal                           ;
+----------------------------------------+----------------------------------------------+
; SaidaDados:SaidaData|Display4[2..6]    ; Merged with SaidaDados:SaidaData|Display4[1] ;
; SaidaDadosPC:PCNum|Display4[2..6]      ; Merged with SaidaDadosPC:PCNum|Display4[1]   ;
; SaidaDados:SaidaData|Display4[1]       ; Stuck at VCC due to stuck port data_in       ;
; SaidaDadosPC:PCNum|Display4[1]         ; Stuck at VCC due to stuck port data_in       ;
; Total Number of Removed Registers = 12 ;                                              ;
+----------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2219  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 71    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2163  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SaidaDados:SaidaData|Display1[0]        ; 1       ;
; SaidaDados:SaidaData|Display1[1]        ; 1       ;
; SaidaDados:SaidaData|Display1[2]        ; 1       ;
; SaidaDados:SaidaData|Display1[3]        ; 1       ;
; SaidaDados:SaidaData|Display1[4]        ; 1       ;
; SaidaDados:SaidaData|Display1[5]        ; 1       ;
; SaidaDados:SaidaData|Display1[6]        ; 1       ;
; SaidaDados:SaidaData|Display2[0]        ; 1       ;
; SaidaDados:SaidaData|Display2[1]        ; 1       ;
; SaidaDados:SaidaData|Display2[2]        ; 1       ;
; SaidaDados:SaidaData|Display2[3]        ; 1       ;
; SaidaDados:SaidaData|Display2[4]        ; 1       ;
; SaidaDados:SaidaData|Display2[5]        ; 1       ;
; SaidaDados:SaidaData|Display2[6]        ; 1       ;
; SaidaDados:SaidaData|Display3[0]        ; 1       ;
; SaidaDados:SaidaData|Display3[1]        ; 1       ;
; SaidaDados:SaidaData|Display3[2]        ; 1       ;
; SaidaDados:SaidaData|Display3[3]        ; 1       ;
; SaidaDados:SaidaData|Display3[4]        ; 1       ;
; SaidaDados:SaidaData|Display3[5]        ; 1       ;
; SaidaDados:SaidaData|Display3[6]        ; 1       ;
; SaidaDados:SaidaData|Display4[0]        ; 1       ;
; SaidaDadosPC:PCNum|Display1[0]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[1]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[2]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[3]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[4]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[5]          ; 1       ;
; SaidaDadosPC:PCNum|Display1[6]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[0]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[1]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[2]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[3]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[4]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[5]          ; 1       ;
; SaidaDadosPC:PCNum|Display2[6]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[0]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[1]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[2]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[3]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[4]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[5]          ; 1       ;
; SaidaDadosPC:PCNum|Display3[6]          ; 1       ;
; SaidaDadosPC:PCNum|Display4[0]          ; 1       ;
; Total number of inverted registers = 44 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                            ;
+----------------------------------------+-----------------------------------------+------+
; Register Name                          ; Megafunction                            ; Type ;
+----------------------------------------+-----------------------------------------+------+
; datapath:data|Mem_instr:minst|q[0..31] ; datapath:data|Mem_instr:minst|rom_rtl_0 ; RAM  ;
; datapath:data|Mem_dados:md|q[0..31]    ; datapath:data|Mem_dados:md|ram_rtl_0    ; RAM  ;
+----------------------------------------+-----------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CPU|SaidaDados:SaidaData|LEDs[1]                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |CPU|datapath:data|Registradores:Regis|regsSO[31][1] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |CPU|datapath:data|Quantum:quantum|counter[30]       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |CPU|datapath:data|Quantum:quantum|PcSeguinte[26]    ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |CPU|SaidaDadosPC:PCNum|Display3[1]                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |CPU|SaidaDados:SaidaData|Display2[2]                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|datapath:data|Mux_IN:muxinput|addrout[26]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |CPU|datapath:data|Mux:muxpc|Y[24]                   ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |CPU|datapath:data|Registradores:Regis|Mux152        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; No         ; |CPU|datapath:data|ULA:ula|Add0                      ;
; 22:1               ; 30 bits   ; 420 LEs       ; 240 LEs              ; 180 LEs                ; No         ; |CPU|datapath:data|ULA:ula|Mux25                     ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |CPU|datapath:data|Registradores:Regis|leituraR1[4]  ;
; 65:1               ; 32 bits   ; 1376 LEs      ; 1376 LEs             ; 0 LEs                  ; No         ; |CPU|datapath:data|Mux:muxULA|Y[19]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |CPU|datapath:data|ULA:ula|Add0                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0|altsyncram_cs61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:data|Mem_dados:md|altsyncram:ram_rtl_0|altsyncram_g8d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:data ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; s              ; 0     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:data|Mem_instr:minst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:data|ULA:ula ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; C              ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:data|Mem_dados:md ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                 ;
; ADDR_WIDTH     ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:data|Quantum:quantum ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; posicaoSo       ; 127   ; Signed Integer                                   ;
; Linhatermina_SO ; 258   ; Signed Integer                                   ;
; auxCounter      ; 45    ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0 ;
+------------------------------------+----------------------------------------+-----------------------+
; Parameter Name                     ; Value                                  ; Type                  ;
+------------------------------------+----------------------------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped               ;
; OPERATION_MODE                     ; ROM                                    ; Untyped               ;
; WIDTH_A                            ; 32                                     ; Untyped               ;
; WIDTHAD_A                          ; 10                                     ; Untyped               ;
; NUMWORDS_A                         ; 1024                                   ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped               ;
; WIDTH_B                            ; 1                                      ; Untyped               ;
; WIDTHAD_B                          ; 1                                      ; Untyped               ;
; NUMWORDS_B                         ; 1                                      ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped               ;
; BYTE_SIZE                          ; 8                                      ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped               ;
; INIT_FILE                          ; db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped               ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_cs61                        ; Untyped               ;
+------------------------------------+----------------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:data|Mem_dados:md|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 32                   ; Untyped                              ;
; WIDTHAD_A                          ; 10                   ; Untyped                              ;
; NUMWORDS_A                         ; 1024                 ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 32                   ; Untyped                              ;
; WIDTHAD_B                          ; 10                   ; Untyped                              ;
; NUMWORDS_B                         ; 1024                 ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_g8d1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:data|ULA:ula|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 32           ; Untyped               ;
; LPM_WIDTHB                                     ; 32           ; Untyped               ;
; LPM_WIDTHP                                     ; 64           ; Untyped               ;
; LPM_WIDTHR                                     ; 64           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:data|ULA:ula|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                      ;
; LPM_WIDTHD             ; 32             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 1                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; datapath:data|Mem_dados:md|altsyncram:ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 1                                    ;
; Entity Instance                       ; datapath:data|ULA:ula|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                   ;
;     -- LPM_WIDTHB                     ; 32                                   ;
;     -- LPM_WIDTHP                     ; 64                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data|instru_out:So_Flag"                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RD   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "RD[31..1]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data|Quantum:quantum"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data|Mux:muxinputbreak"                                                                                                                                                   ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; S     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; S[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:data"                                                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SinalMux ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Unidade_controle:UC"                                                                                                                                                      ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SinalMux ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; NotFound ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SaidaDados:SaidaData|Negativo:Negativo"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; BIN[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SaidaDados:SaidaData"                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; LEDs ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (7 bits) it drives; bit(s) "LEDs[10..7]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SaidaDadosPC:PCNum|Negativo:Negativo"                                                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; BIN[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:debounce"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; x    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 201                         ;
; cycloneiii_ff         ; 2219                        ;
;     ENA               ; 2092                        ;
;     ENA SLD           ; 71                          ;
;     plain             ; 56                          ;
; cycloneiii_lcell_comb ; 6661                        ;
;     arith             ; 775                         ;
;         2 data inputs ; 98                          ;
;         3 data inputs ; 677                         ;
;     normal            ; 5886                        ;
;         0 data inputs ; 32                          ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 503                         ;
;         4 data inputs ; 5246                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 157.60                      ;
; Average LUT depth     ; 113.39                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Jan 21 00:14:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Info (16303): Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12090): Entity "Mux" obtained from "CPU.v" instead of from Quartus Prime megafunction library File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 2
Info (12021): Found 11 design units, including 11 entities, in source file CPU.v
    Info (12023): Found entity 1: Mux File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 2
    Info (12023): Found entity 2: Somador_Padrao File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 14
    Info (12023): Found entity 3: ULA File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 36
    Info (12023): Found entity 4: Mem_instr File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 101
    Info (12023): Found entity 5: Mem_dados File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 129
    Info (12023): Found entity 6: instru_out File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 166
    Info (12023): Found entity 7: Mux_IN File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 180
    Info (12023): Found entity 8: aux File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 191
    Info (12023): Found entity 9: Debounce File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 213
    Info (12023): Found entity 10: CPU File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 235
    Info (12023): Found entity 11: datapath File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 305
Info (12021): Found 1 design units, including 1 entities, in source file DivFreq.v
    Info (12023): Found entity 1: DivFreq File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/DivFreq.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file Extensores.v
    Info (12023): Found entity 1: Extensor_Entrada File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Extensores.v Line: 1
    Info (12023): Found entity 2: ExtensorBit File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Extensores.v Line: 15
    Info (12023): Found entity 3: Extensor_bitsB File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Extensores.v Line: 29
Info (12021): Found 4 design units, including 4 entities, in source file Saidadata.v
    Info (12023): Found entity 1: DivisaoCasas File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 1
    Info (12023): Found entity 2: Negativo File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 31
    Info (12023): Found entity 3: DecodBCD File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 56
    Info (12023): Found entity 4: SaidaDados File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file Quantum.v
    Info (12023): Found entity 1: Quantum File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Quantum.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Registradores.v
    Info (12023): Found entity 1: Registradores File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Registradores.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file SaidaDadosPC.v
    Info (12023): Found entity 1: DivisaoCasasPC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 1
    Info (12023): Found entity 2: NegativoPC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 31
    Info (12023): Found entity 3: DecodBCDPC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 56
    Info (12023): Found entity 4: SaidaDadosPC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file Unidade_controle.v
    Info (12023): Found entity 1: Unidade_controle File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Unidade_controle.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at CPU.v(297): created implicit net for "Sdes" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 297
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:debounce" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 242
Info (12128): Elaborating entity "DivFreq" for hierarchy "DivFreq:freq" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 245
Warning (10230): Verilog HDL assignment warning at DivFreq.v(13): truncated value with size 32 to match size of target (20) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/DivFreq.v Line: 13
Info (12128): Elaborating entity "SaidaDadosPC" for hierarchy "SaidaDadosPC:PCNum" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 285
Info (12128): Elaborating entity "Negativo" for hierarchy "SaidaDadosPC:PCNum|Negativo:Negativo" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 95
Warning (10240): Verilog HDL Always Construct warning at Saidadata.v(39): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 39
Info (12128): Elaborating entity "DivisaoCasas" for hierarchy "SaidaDadosPC:PCNum|DivisaoCasas:DivisaoCasas" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 96
Warning (10230): Verilog HDL assignment warning at Saidadata.v(18): truncated value with size 32 to match size of target (4) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 18
Warning (10230): Verilog HDL assignment warning at Saidadata.v(16): truncated value with size 32 to match size of target (4) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 16
Warning (10230): Verilog HDL assignment warning at Saidadata.v(14): truncated value with size 32 to match size of target (4) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 14
Info (12128): Elaborating entity "DecodBCD" for hierarchy "SaidaDadosPC:PCNum|DecodBCD:DecodBCD_Centena" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/SaidaDadosPC.v Line: 97
Info (12128): Elaborating entity "aux" for hierarchy "aux:auxiliar" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 289
Info (12128): Elaborating entity "Extensor_Entrada" for hierarchy "Extensor_Entrada:ExteIn" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 291
Info (12128): Elaborating entity "SaidaDados" for hierarchy "SaidaDados:SaidaData" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 293
Warning (10230): Verilog HDL assignment warning at Saidadata.v(115): truncated value with size 32 to match size of target (11) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/Saidadata.v Line: 115
Info (12128): Elaborating entity "Unidade_controle" for hierarchy "Unidade_controle:UC" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 297
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:data" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 299
Warning (10230): Verilog HDL assignment warning at CPU.v(342): truncated value with size 32 to match size of target (2) File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 342
Info (12128): Elaborating entity "Mem_instr" for hierarchy "datapath:data|Mem_instr:minst" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 348
Warning (10850): Verilog HDL warning at CPU.v(114): number of words (439) in memory file does not match the number of elements in the address range [0:1023] File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 114
Warning (10030): Net "rom.data_a" at CPU.v(110) has no driver or initial value, using a default initial value '0' File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 110
Warning (10030): Net "rom.waddr_a" at CPU.v(110) has no driver or initial value, using a default initial value '0' File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 110
Warning (10030): Net "rom.we_a" at CPU.v(110) has no driver or initial value, using a default initial value '0' File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 110
Info (12128): Elaborating entity "Registradores" for hierarchy "datapath:data|Registradores:Regis" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 350
Info (12128): Elaborating entity "ULA" for hierarchy "datapath:data|ULA:ula" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 352
Info (12128): Elaborating entity "Mem_dados" for hierarchy "datapath:data|Mem_dados:md" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 354
Info (12128): Elaborating entity "Extensor_bitsB" for hierarchy "datapath:data|Extensor_bitsB:dezesseis" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 356
Info (12128): Elaborating entity "ExtensorBit" for hierarchy "datapath:data|ExtensorBit:vinteseis" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 357
Info (12128): Elaborating entity "Mux" for hierarchy "datapath:data|Mux:muxexteout" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 359
Info (12128): Elaborating entity "Quantum" for hierarchy "datapath:data|Quantum:quantum" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 374
Info (12128): Elaborating entity "instru_out" for hierarchy "datapath:data|instru_out:So_Flag" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 375
Info (12128): Elaborating entity "Mux_IN" for hierarchy "datapath:data|Mux_IN:muxinput" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 380
Info (12128): Elaborating entity "Somador_Padrao" for hierarchy "datapath:data|Somador_Padrao:SumP" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 382
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SinalM[1]" is missing source, defaulting to GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 261
Warning (276027): Inferred dual-clock RAM node "datapath:data|Mem_dados:md|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:data|Mem_instr:minst|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:data|Mem_dados:md|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "datapath:data|ULA:ula|Mult0" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:data|ULA:ula|Div0" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 60
Info (12130): Elaborated megafunction instantiation "datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "datapath:data|Mem_instr:minst|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU.ram0_Mem_instr_d6c2048e.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cs61.tdf
    Info (12023): Found entity 1: altsyncram_cs61 File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/altsyncram_cs61.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "datapath:data|Mem_dados:md|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "datapath:data|Mem_dados:md|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8d1.tdf
    Info (12023): Found entity 1: altsyncram_g8d1 File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/altsyncram_g8d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "datapath:data|ULA:ula|lpm_mult:Mult0" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 59
Info (12133): Instantiated megafunction "datapath:data|ULA:ula|lpm_mult:Mult0" with the following parameter: File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 59
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "datapath:data|ULA:ula|lpm_divide:Div0" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 60
Info (12133): Instantiated megafunction "datapath:data|ULA:ula|lpm_divide:Div0" with the following parameter: File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 60
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/lpm_divide_92p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/lpm_abs_i0a.tdf Line: 25
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "datapath:data|ULA:ula|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/db/mult_46t.tdf Line: 91
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 146 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Display4[1]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4[2]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4[3]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4[4]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4[5]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4[6]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 279
    Warning (13410): Pin "Display4PC[1]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "Display4PC[2]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "Display4PC[3]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "Display4PC[4]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "Display4PC[5]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "Display4PC[6]" is stuck at VCC File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 284
    Warning (13410): Pin "so_acess[1]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[2]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[3]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[4]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[5]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[6]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[7]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[8]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[9]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[10]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[11]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[12]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[13]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[14]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[15]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[16]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[17]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[18]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[19]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[20]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[21]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[22]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[23]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[24]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[25]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[26]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[27]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[28]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[29]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[30]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
    Warning (13410): Pin "so_acess[31]" is stuck at GND File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 271
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enter" File: /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/CPU.v Line: 241
Info (21057): Implemented 8974 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 192 output pins
    Info (21061): Implemented 8703 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 1001 megabytes
    Info: Processing ended: Sat Jan 21 00:15:45 2023
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leoenne/Documentos/Lab_computacao_SO/Laboratorio_SO_1/output_files/CPU.map.smsg.


