{"Source Block": ["oh/elink/dv/dv_elink.v@125:135@HdlIdDef", "   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n   \n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@122:132", "   wire \t\telink1_txrd_access;\n   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n"], ["oh/elink/dv/dv_elink.v@128:138", "   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk\n\n"], ["oh/elink/dv/dv_elink.v@127:137", "   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk\n"], ["oh/elink/dv/dv_elink.v@124:134", "\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n"], ["oh/elink/dv/dv_elink.v@123:133", "   wire [PW-1:0] \telink1_txrd_packet;\n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   wire                 emem_wait;\n   wire \t\trxrd_wait;\n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n"]], "Diff Content": {"Delete": [[130, "   wire \t\trxrd_wait;\n"]], "Add": []}}