// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Wed May 25 17:25:15 2022
// Host        : janux-03 running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ ulp_krnl_vadd_1_0_sim_netlist.v
// Design      : ulp_krnl_vadd_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcku15p-ffva1156-2LV-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd
   (ap_local_block,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER);
  output ap_local_block;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;

  wire \<const0> ;
  wire [31:0]\SRL_SIG_reg[0]_3 ;
  wire [31:0]\SRL_SIG_reg[0]_5 ;
  wire [31:0]\SRL_SIG_reg[1]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_6 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_15;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_10;
  wire ap_CS_fsm_state2_16;
  wire ap_CS_fsm_state72;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_rst_reg_1;
  wire ap_rst_reg_2;
  wire ap_start;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_load_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_U0_ap_ready;
  wire ap_sync_reg_load_input_U0_ap_ready_reg_n_2;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_read/rs_rreq/load_p2_11 ;
  wire \bus_write/buff_wdata/push ;
  wire compute_add_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire compute_add_U0_in2_stream_read;
  wire compute_add_U0_n_10;
  wire compute_add_U0_n_12;
  wire compute_add_U0_n_13;
  wire compute_add_U0_n_14;
  wire compute_add_U0_n_6;
  wire compute_add_U0_n_8;
  wire [31:0]compute_add_U0_out_stream_din;
  wire control_s_axi_U_n_2;
  wire control_s_axi_U_n_231;
  wire control_s_axi_U_n_233;
  wire control_s_axi_U_n_234;
  wire control_s_axi_U_n_3;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire [31:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire gmem0_WREADY;
  wire gmem0_m_axi_U_n_110;
  wire gmem0_m_axi_U_n_111;
  wire gmem0_m_axi_U_n_112;
  wire gmem1_ARREADY;
  wire [31:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire \grp_load_input_1_Pipeline_mem_rd_fu_60/ap_enable_reg_pp0_iter2 ;
  wire \grp_load_input_Pipeline_mem_rd_fu_78/ap_enable_reg_pp0_iter2 ;
  wire \grp_store_result_Pipeline_mem_wr_fu_69/ap_enable_reg_pp0_iter2 ;
  wire icmp_ln65_fu_70_p2;
  wire icmp_ln65_fu_88_p2;
  wire icmp_ln65_reg_106;
  wire icmp_ln65_reg_124;
  wire icmp_ln86_fu_79_p2;
  wire [63:2]in1;
  wire in1_stream_U_n_4;
  wire in1_stream_empty_n;
  wire in1_stream_full_n;
  wire [63:2]in2;
  wire in2_stream_U_n_4;
  wire [30:0]in2_stream_dout;
  wire in2_stream_empty_n;
  wire in2_stream_full_n;
  wire interrupt;
  wire [31:0]load_input_1_U0_in2_stream_din;
  wire load_input_1_U0_m_axi_gmem1_ARVALID;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire load_input_1_U0_n_10;
  wire load_input_1_U0_n_6;
  wire [31:0]load_input_U0_in1_stream_din;
  wire load_input_U0_m_axi_gmem0_ARVALID;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire load_input_U0_n_10;
  wire load_input_U0_n_13;
  wire load_input_U0_n_16;
  wire load_input_U0_n_9;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_14;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]out_r;
  wire out_r_c_U_n_4;
  wire out_r_c_U_n_5;
  wire out_r_c_U_n_6;
  wire [63:2]out_r_c_dout;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire [31:0]out_stream_dout;
  wire out_stream_empty_n;
  wire out_stream_full_n;
  wire p_0_in;
  wire [1:1]p_0_in_17;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire shiftReg_addr;
  wire shiftReg_addr_4;
  wire shiftReg_ce;
  wire shiftReg_ce_7;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire [31:0]size;
  wire [31:0]size_c11_dout;
  wire size_c11_empty_n;
  wire size_c11_full_n;
  wire [31:0]size_c_dout;
  wire size_c_empty_n;
  wire size_c_full_n;
  wire start_for_compute_add_U0_full_n;
  wire start_for_store_result_U0_U_n_5;
  wire start_for_store_result_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_12;
  wire store_result_U0_ap_ready;
  wire store_result_U0_ap_start;
  wire store_result_U0_m_axi_gmem0_AWVALID;
  wire [31:0]store_result_U0_m_axi_gmem0_WDATA;
  wire store_result_U0_m_axi_gmem0_WVALID;
  wire store_result_U0_n_10;
  wire store_result_U0_n_14;
  wire store_result_U0_n_16;
  wire store_result_U0_n_18;
  wire store_result_U0_n_19;
  wire store_result_U0_n_21;
  wire store_result_U0_n_22;
  wire store_result_U0_n_23;
  wire store_result_U0_n_24;
  wire store_result_U0_n_25;
  wire store_result_U0_n_26;
  wire store_result_U0_n_27;
  wire store_result_U0_n_28;
  wire store_result_U0_n_29;
  wire store_result_U0_n_30;
  wire store_result_U0_n_31;
  wire store_result_U0_n_32;
  wire store_result_U0_n_33;
  wire store_result_U0_n_34;
  wire store_result_U0_n_35;
  wire store_result_U0_n_36;
  wire store_result_U0_n_37;
  wire store_result_U0_n_38;
  wire store_result_U0_n_39;
  wire store_result_U0_n_40;
  wire store_result_U0_n_41;
  wire store_result_U0_n_42;
  wire store_result_U0_n_43;
  wire store_result_U0_n_44;
  wire store_result_U0_n_45;
  wire store_result_U0_n_46;
  wire store_result_U0_n_47;
  wire store_result_U0_n_48;
  wire store_result_U0_n_49;
  wire store_result_U0_n_50;
  wire store_result_U0_n_51;
  wire store_result_U0_n_52;
  wire store_result_U0_out_r_read;
  wire task_ap_done;
  wire [61:0]trunc_ln86_1_reg_118;
  wire trunc_ln86_1_reg_1180;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_n_inv_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_1),
        .Q(ap_rst_n_inv),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_rst_reg_2),
        .Q(ap_rst_reg_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_rst_reg_2_i_1
       (.I0(ap_rst_n),
        .O(p_0_in));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ap_rst_reg_2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(ap_rst_reg_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(out_r_c_U_n_6),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready),
        .R(ap_sync_reg_load_input_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_load_input_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_load_input_1_U0_ap_ready),
        .Q(ap_sync_reg_load_input_1_U0_ap_ready),
        .R(ap_sync_reg_load_input_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_load_input_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_load_input_U0_ap_ready),
        .Q(ap_sync_reg_load_input_U0_ap_ready_reg_n_2),
        .R(ap_sync_reg_load_input_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_compute_add compute_add_U0
       (.D(size_c11_dout),
        .E(compute_add_U0_n_6),
        .Q(ap_CS_fsm_state1),
        .\add_ln80_reg_117_reg[31] (compute_add_U0_out_stream_din),
        .\add_ln80_reg_117_reg[31]_0 (\SRL_SIG_reg[0]_5 ),
        .\add_ln80_reg_117_reg[31]_1 (\SRL_SIG_reg[1]_6 ),
        .\add_ln80_reg_117_reg[31]_2 (\SRL_SIG_reg[0]_3 ),
        .\add_ln80_reg_117_reg[31]_3 (\SRL_SIG_reg[1]_2 ),
        .\ap_CS_fsm_reg[0]_0 (compute_add_U0_n_10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(compute_add_U0_n_8),
        .ap_enable_reg_pp0_iter2_reg(compute_add_U0_n_12),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_ap_ready(compute_add_U0_ap_ready),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .compute_add_U0_in2_stream_read(compute_add_U0_in2_stream_read),
        .in1_stream_empty_n(in1_stream_empty_n),
        .in2_stream_dout(in2_stream_dout),
        .in2_stream_empty_n(in2_stream_empty_n),
        .internal_empty_n_reg(compute_add_U0_n_13),
        .internal_empty_n_reg_0(compute_add_U0_n_14),
        .internal_full_n_reg(shiftReg_ce),
        .internal_full_n_reg_0(load_input_U0_n_10),
        .mOutPtr110_out(mOutPtr110_out_1),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .mOutPtr110_out_1(mOutPtr110_out),
        .\mOutPtr_reg[1] (load_input_U0_n_13),
        .\mOutPtr_reg[1]_0 (load_input_1_U0_n_10),
        .out_stream_full_n(out_stream_full_n),
        .shiftReg_addr(shiftReg_addr_4),
        .shiftReg_addr_2(shiftReg_addr),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c_full_n(size_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_control_s_axi control_s_axi_U
       (.CO(icmp_ln65_fu_88_p2),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q(size),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(control_s_axi_U_n_231),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_233),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg_0(control_s_axi_U_n_234),
        .ap_sync_reg_load_input_U0_ap_ready(ap_sync_reg_load_input_U0_ap_ready),
        .auto_restart_done_reg_0(control_s_axi_U_n_3),
        .auto_restart_status_reg_0(control_s_axi_U_n_2),
        .in(out_r),
        .in1(in1),
        .in2(in2),
        .\int_size_reg[30]_0 (icmp_ln65_fu_70_p2),
        .interrupt(interrupt),
        .out_r_c_full_n(out_r_c_full_n),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .start_for_store_result_U0_full_n(start_for_store_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .store_result_U0_ap_ready(store_result_U0_ap_ready),
        .task_ap_done(task_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_entry_proc entry_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(out_r_c_U_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi gmem0_m_axi_U
       (.D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .Q(store_result_U0_m_axi_gmem0_WDATA),
        .WEBWE(store_result_U0_m_axi_gmem0_WVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_store_result_Pipeline_mem_wr_fu_69/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem0_ARLEN ),
        .\data_p1_reg[31] (gmem0_RDATA),
        .\data_p1_reg[67] ({\^m_axi_gmem0_AWLEN ,\^m_axi_gmem0_AWADDR }),
        .\data_p2_reg[61] (trunc_ln86_1_reg_118),
        .\data_p2_reg[95] ({store_result_U0_n_21,store_result_U0_n_22,store_result_U0_n_23,store_result_U0_n_24,store_result_U0_n_25,store_result_U0_n_26,store_result_U0_n_27,store_result_U0_n_28,store_result_U0_n_29,store_result_U0_n_30,store_result_U0_n_31,store_result_U0_n_32,store_result_U0_n_33,store_result_U0_n_34,store_result_U0_n_35,store_result_U0_n_36,store_result_U0_n_37,store_result_U0_n_38,store_result_U0_n_39,store_result_U0_n_40,store_result_U0_n_41,store_result_U0_n_42,store_result_U0_n_43,store_result_U0_n_44,store_result_U0_n_45,store_result_U0_n_46,store_result_U0_n_47,store_result_U0_n_48,store_result_U0_n_49,store_result_U0_n_50,store_result_U0_n_51,store_result_U0_n_52}),
        .\data_p2_reg[95]_0 (size),
        .data_vld_reg({ap_CS_fsm_state72,ap_CS_fsm_state2_16}),
        .empty_n_reg(gmem0_m_axi_U_n_112),
        .full_n_reg(m_axi_gmem0_RREADY),
        .full_n_reg_0(m_axi_gmem0_BREADY),
        .full_n_reg_1(gmem0_m_axi_U_n_110),
        .full_n_reg_2(store_result_U0_n_10),
        .gmem0_ARREADY(gmem0_ARREADY),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .icmp_ln65_reg_124(icmp_ln65_reg_124),
        .in1(in1),
        .load_input_U0_m_axi_gmem0_ARVALID(load_input_U0_m_axi_gmem0_ARVALID),
        .load_input_U0_m_axi_gmem0_RREADY(load_input_U0_m_axi_gmem0_RREADY),
        .load_p2(\bus_read/rs_rreq/load_p2_11 ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .p_0_in(p_0_in_17),
        .push(\bus_write/buff_wdata/push ),
        .\q_reg[36] ({m_axi_gmem0_WLAST,m_axi_gmem0_WSTRB,m_axi_gmem0_WDATA}),
        .s_ready_t_reg(gmem0_m_axi_U_n_111),
        .s_ready_t_reg_0(ap_CS_fsm_state2_10),
        .\state_reg[0] (gmem0_RVALID),
        .store_result_U0_m_axi_gmem0_AWVALID(store_result_U0_m_axi_gmem0_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi gmem1_m_axi_U
       (.D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .Q(ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p1_reg[31] (gmem1_RDATA),
        .\data_p2_reg[95] (size),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .icmp_ln65_reg_106(icmp_ln65_reg_106),
        .in2(in2),
        .load_input_1_U0_m_axi_gmem1_ARVALID(load_input_1_U0_m_axi_gmem1_ARVALID),
        .load_input_1_U0_m_axi_gmem1_RREADY(load_input_1_U0_m_axi_gmem1_RREADY),
        .load_p2(\bus_read/rs_rreq/load_p2 ),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\state_reg[0] (gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S in1_stream_U
       (.E(compute_add_U0_n_6),
        .Q(\SRL_SIG_reg[0]_3 ),
        .\SRL_SIG_reg[0][31] (load_input_U0_in1_stream_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_8),
        .\SRL_SIG_reg[1][31] (\SRL_SIG_reg[1]_2 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_load_input_Pipeline_mem_rd_fu_78/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_in2_stream_read(compute_add_U0_in2_stream_read),
        .in1_stream_empty_n(in1_stream_empty_n),
        .in1_stream_full_n(in1_stream_full_n),
        .internal_empty_n_reg_0(load_input_U0_n_13),
        .internal_full_n_reg_0(in1_stream_U_n_4),
        .internal_full_n_reg_1(compute_add_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_0),
        .shiftReg_addr(shiftReg_addr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_0 in2_stream_U
       (.E(compute_add_U0_n_8),
        .Q(\SRL_SIG_reg[1]_6 ),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0]_5 ),
        .\SRL_SIG_reg[0][31]_0 (load_input_1_U0_in2_stream_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_load_input_1_Pipeline_mem_rd_fu_60/ap_enable_reg_pp0_iter2 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_in2_stream_read(compute_add_U0_in2_stream_read),
        .in2_stream_dout(in2_stream_dout),
        .in2_stream_empty_n(in2_stream_empty_n),
        .in2_stream_full_n(in2_stream_full_n),
        .internal_empty_n_reg_0(load_input_1_U0_n_10),
        .internal_full_n_reg_0(in2_stream_U_n_4),
        .internal_full_n_reg_1(compute_add_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out),
        .shiftReg_addr(shiftReg_addr_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_1 load_input_1_U0
       (.D(load_input_1_U0_m_axi_gmem1_ARVALID),
        .Q({ap_CS_fsm_state2,load_input_1_U0_n_6}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_load_input_1_Pipeline_mem_rd_fu_60/ap_enable_reg_pp0_iter2 ),
        .ap_loop_init_int_reg(in2_stream_U_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_reg_load_input_1_U0_ap_ready(ap_sync_reg_load_input_1_U0_ap_ready),
        .gmem1_ARREADY(gmem1_ARREADY),
        .\gmem1_addr_read_reg_133_reg[31] (load_input_1_U0_in2_stream_din),
        .\gmem1_addr_read_reg_133_reg[31]_0 (gmem1_RDATA),
        .icmp_ln65_reg_106(icmp_ln65_reg_106),
        .\icmp_ln65_reg_106_reg[0]_0 (load_input_1_U0_n_10),
        .\icmp_ln65_reg_106_reg[0]_1 (icmp_ln65_fu_70_p2),
        .\icmp_ln65_reg_129_reg[0] (gmem1_RVALID),
        .in2_stream_full_n(in2_stream_full_n),
        .internal_full_n_reg(shiftReg_ce_7),
        .load_input_1_U0_m_axi_gmem1_RREADY(load_input_1_U0_m_axi_gmem1_RREADY),
        .load_p2(\bus_read/rs_rreq/load_p2 ),
        .\trunc_ln65_reg_110_reg[30]_0 (size[30:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input load_input_U0
       (.CO(icmp_ln65_fu_88_p2),
        .D(load_input_U0_m_axi_gmem0_ARVALID),
        .E(load_input_U0_n_9),
        .Q(ap_CS_fsm_state2_10),
        .\ap_CS_fsm_reg[72]_0 (load_input_U0_n_13),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(\grp_load_input_Pipeline_mem_rd_fu_78/ap_enable_reg_pp0_iter2 ),
        .ap_loop_init_int_reg(in1_stream_U_n_4),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_load_input_U0_ap_ready(ap_sync_load_input_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_load_input_1_U0_ap_ready(ap_sync_reg_load_input_1_U0_ap_ready),
        .ap_sync_reg_load_input_U0_ap_ready_reg(ap_sync_reg_load_input_U0_ap_ready_reg_n_2),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_read_reg_133_reg[31] (load_input_U0_in1_stream_din),
        .\gmem0_addr_read_reg_133_reg[31]_0 (gmem0_RDATA),
        .icmp_ln65_reg_124(icmp_ln65_reg_124),
        .\icmp_ln65_reg_129_reg[0] (gmem0_RVALID),
        .in1_stream_full_n(in1_stream_full_n),
        .int_ap_idle_reg(load_input_1_U0_n_6),
        .int_ap_start_reg(load_input_U0_n_10),
        .int_ap_start_reg_0(load_input_U0_n_16),
        .int_ap_start_reg_1(start_for_store_result_U0_U_n_5),
        .internal_full_n_reg(shiftReg_ce_9),
        .internal_full_n_reg_0(shiftReg_ce_8),
        .load_input_U0_m_axi_gmem0_RREADY(load_input_U0_m_axi_gmem0_RREADY),
        .load_p2(\bus_read/rs_rreq/load_p2_11 ),
        .\mOutPtr_reg[1] (ap_CS_fsm_state1),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c11_full_n(size_c11_full_n),
        .size_c_full_n(size_c_full_n),
        .start_for_compute_add_U0_full_n(start_for_compute_add_U0_full_n),
        .start_once_reg(start_once_reg_12),
        .\trunc_ln65_reg_128_reg[30]_0 (size[30:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w64_d4_S out_r_c_U
       (.E(store_result_U0_n_16),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .in(out_r),
        .internal_empty_n_reg_0(out_r_c_U_n_4),
        .internal_empty_n_reg_1(control_s_axi_U_n_234),
        .internal_full_n_reg_0(out_r_c_U_n_5),
        .internal_full_n_reg_1(out_r_c_U_n_6),
        .internal_full_n_reg_2(store_result_U0_n_19),
        .mOutPtr110_out(mOutPtr110_out_13),
        .out(out_r_c_dout),
        .out_r_c_empty_n(out_r_c_empty_n),
        .out_r_c_full_n(out_r_c_full_n),
        .size_c_empty_n(size_c_empty_n),
        .start_for_store_result_U0_full_n(start_for_store_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .store_result_U0_ap_start(store_result_U0_ap_start),
        .store_result_U0_out_r_read(store_result_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_1 out_stream_U
       (.D(out_stream_dout),
        .E(store_result_U0_n_14),
        .\SRL_SIG_reg[0][31] (compute_add_U0_out_stream_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(store_result_U0_n_18),
        .mOutPtr110_out(mOutPtr110_out_14),
        .out_stream_empty_n(out_stream_empty_n),
        .out_stream_full_n(out_stream_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_2 size_c11_U
       (.D(size_c11_dout),
        .E(load_input_U0_n_9),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][31] (size),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_9),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .internal_empty_n_reg_0(load_input_U0_n_10),
        .mOutPtr110_out(mOutPtr110_out_1),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c11_full_n(size_c11_full_n),
        .size_c_full_n(size_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_3 size_c_U
       (.CO(icmp_ln86_fu_79_p2),
        .D(size_c_dout),
        .E(trunc_ln86_1_reg_1180),
        .Q(ap_CS_fsm_state1_15),
        .\SRL_SIG_reg[0][31] (size_c11_dout),
        .\SRL_SIG_reg[1][0] (ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .internal_empty_n_reg_0(compute_add_U0_n_10),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c_empty_n(size_c_empty_n),
        .size_c_full_n(size_c_full_n),
        .store_result_U0_out_r_read(store_result_U0_out_r_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_start_for_compute_add_U0 start_for_compute_add_U0_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .compute_add_U0_ap_ready(compute_add_U0_ap_ready),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_load_input_U0_ap_ready_reg_n_2),
        .start_for_compute_add_U0_full_n(start_for_compute_add_U0_full_n),
        .start_once_reg(start_once_reg_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_start_for_store_result_U0 start_for_store_result_U0_U
       (.Q(ap_CS_fsm_state1_15),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .int_ap_idle_reg(load_input_U0_n_16),
        .int_ap_idle_reg_0(control_s_axi_U_n_233),
        .int_ap_idle_reg_1(ap_CS_fsm_state1),
        .internal_full_n_reg_0(start_for_store_result_U0_U_n_5),
        .out_r_c_full_n(out_r_c_full_n),
        .start_for_store_result_U0_full_n(start_for_store_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .store_result_U0_ap_ready(store_result_U0_ap_ready),
        .store_result_U0_ap_start(store_result_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_store_result store_result_U0
       (.CO(icmp_ln86_fu_79_p2),
        .D(store_result_U0_m_axi_gmem0_AWVALID),
        .E(store_result_U0_n_14),
        .Q({ap_CS_fsm_state72,ap_CS_fsm_state2_16,ap_CS_fsm_state1_15}),
        .WEBWE(store_result_U0_m_axi_gmem0_WVALID),
        .\ap_CS_fsm[1]_i_3__1_0 (gmem0_m_axi_U_n_111),
        .\ap_CS_fsm_reg[0]_0 (out_r_c_U_n_4),
        .\ap_CS_fsm_reg[71]_0 (gmem0_m_axi_U_n_112),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(store_result_U0_n_16),
        .ap_done_reg_reg_1(control_s_axi_U_n_231),
        .ap_enable_reg_pp0_iter2(\grp_store_result_Pipeline_mem_wr_fu_69/ap_enable_reg_pp0_iter2 ),
        .ap_loop_init_int_reg(gmem0_m_axi_U_n_110),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(store_result_U0_n_10),
        .gmem0_AWREADY(gmem0_AWREADY),
        .gmem0_BVALID(gmem0_BVALID),
        .gmem0_WREADY(gmem0_WREADY),
        .int_task_ap_done_reg(control_s_axi_U_n_2),
        .int_task_ap_done_reg_0(control_s_axi_U_n_3),
        .internal_empty_n_reg(store_result_U0_n_18),
        .internal_empty_n_reg_0(store_result_U0_n_19),
        .mOutPtr110_out(mOutPtr110_out_14),
        .mOutPtr110_out_0(mOutPtr110_out_13),
        .\mOutPtr_reg[1] (compute_add_U0_n_12),
        .\mOutPtr_reg[2] (control_s_axi_U_n_234),
        .out_r_c_empty_n(out_r_c_empty_n),
        .out_stream_empty_n(out_stream_empty_n),
        .p_0_in(p_0_in_17),
        .push(\bus_write/buff_wdata/push ),
        .size_c_empty_n(size_c_empty_n),
        .\size_read_reg_108_reg[31]_0 ({store_result_U0_n_21,store_result_U0_n_22,store_result_U0_n_23,store_result_U0_n_24,store_result_U0_n_25,store_result_U0_n_26,store_result_U0_n_27,store_result_U0_n_28,store_result_U0_n_29,store_result_U0_n_30,store_result_U0_n_31,store_result_U0_n_32,store_result_U0_n_33,store_result_U0_n_34,store_result_U0_n_35,store_result_U0_n_36,store_result_U0_n_37,store_result_U0_n_38,store_result_U0_n_39,store_result_U0_n_40,store_result_U0_n_41,store_result_U0_n_42,store_result_U0_n_43,store_result_U0_n_44,store_result_U0_n_45,store_result_U0_n_46,store_result_U0_n_47,store_result_U0_n_48,store_result_U0_n_49,store_result_U0_n_50,store_result_U0_n_51,store_result_U0_n_52}),
        .\size_read_reg_108_reg[31]_1 (size_c_dout),
        .store_result_U0_ap_ready(store_result_U0_ap_ready),
        .store_result_U0_ap_start(store_result_U0_ap_start),
        .store_result_U0_out_r_read(store_result_U0_out_r_read),
        .task_ap_done(task_ap_done),
        .\tmp_reg_141_reg[31] (store_result_U0_m_axi_gmem0_WDATA),
        .\tmp_reg_141_reg[31]_0 (out_stream_dout),
        .\trunc_ln86_1_reg_118_reg[61]_0 (trunc_ln86_1_reg_118),
        .\trunc_ln86_1_reg_118_reg[61]_1 (trunc_ln86_1_reg_1180),
        .\trunc_ln86_1_reg_118_reg[61]_2 (out_r_c_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_compute_add
   (compute_add_U0_in2_stream_read,
    compute_add_U0_ap_ready,
    Q,
    mOutPtr110_out,
    E,
    mOutPtr110_out_0,
    ap_enable_reg_pp0_iter1_reg,
    mOutPtr110_out_1,
    \ap_CS_fsm_reg[0]_0 ,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter2_reg,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \add_ln80_reg_117_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    in2_stream_empty_n,
    in1_stream_empty_n,
    out_stream_full_n,
    size_c11_empty_n,
    compute_add_U0_ap_start,
    size_c_full_n,
    internal_full_n_reg_0,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    D,
    in2_stream_dout,
    shiftReg_addr,
    \add_ln80_reg_117_reg[31]_0 ,
    \add_ln80_reg_117_reg[31]_1 ,
    shiftReg_addr_2,
    \add_ln80_reg_117_reg[31]_2 ,
    \add_ln80_reg_117_reg[31]_3 );
  output compute_add_U0_in2_stream_read;
  output compute_add_U0_ap_ready;
  output [0:0]Q;
  output mOutPtr110_out;
  output [0:0]E;
  output mOutPtr110_out_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output mOutPtr110_out_1;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter2_reg;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [31:0]\add_ln80_reg_117_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input in2_stream_empty_n;
  input in1_stream_empty_n;
  input out_stream_full_n;
  input size_c11_empty_n;
  input compute_add_U0_ap_start;
  input size_c_full_n;
  input internal_full_n_reg_0;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[1]_0 ;
  input [31:0]D;
  input [30:0]in2_stream_dout;
  input shiftReg_addr;
  input [31:0]\add_ln80_reg_117_reg[31]_0 ;
  input [31:0]\add_ln80_reg_117_reg[31]_1 ;
  input shiftReg_addr_2;
  input [31:0]\add_ln80_reg_117_reg[31]_2 ;
  input [31:0]\add_ln80_reg_117_reg[31]_3 ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\add_ln80_reg_117_reg[31] ;
  wire [31:0]\add_ln80_reg_117_reg[31]_0 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_1 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_2 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_3 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [2:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_rst_n_inv;
  wire compute_add_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire compute_add_U0_in2_stream_read;
  wire grp_compute_add_Pipeline_execute_fu_50_ap_start_reg;
  wire grp_compute_add_Pipeline_execute_fu_50_n_6;
  wire in1_stream_empty_n;
  wire [30:0]in2_stream_dout;
  wire in2_stream_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire out_stream_full_n;
  wire shiftReg_addr;
  wire shiftReg_addr_2;
  wire size_c11_empty_n;
  wire size_c_full_n;
  wire [31:0]size_read_reg_61;

  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q),
        .I1(size_c_full_n),
        .I2(compute_add_U0_ap_start),
        .I3(size_c11_empty_n),
        .I4(ap_CS_fsm_state2),
        .I5(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_compute_add_Pipeline_execute grp_compute_add_Pipeline_execute_fu_50
       (.D({ap_NS_fsm[2],ap_NS_fsm[0]}),
        .E(E),
        .Q({ap_CS_fsm_state3,ap_CS_fsm_state2,Q}),
        .\add_ln80_reg_117_reg[31]_0 (\add_ln80_reg_117_reg[31] ),
        .\add_ln80_reg_117_reg[31]_1 (\add_ln80_reg_117_reg[31]_0 ),
        .\add_ln80_reg_117_reg[31]_2 (\add_ln80_reg_117_reg[31]_1 ),
        .\add_ln80_reg_117_reg[31]_3 (\add_ln80_reg_117_reg[31]_2 ),
        .\add_ln80_reg_117_reg[31]_4 (\add_ln80_reg_117_reg[31]_3 ),
        .\ap_CS_fsm_reg[1] (grp_compute_add_Pipeline_execute_fu_50_n_6),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .compute_add_U0_ap_ready(compute_add_U0_ap_ready),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .compute_add_U0_in2_stream_read(compute_add_U0_in2_stream_read),
        .grp_compute_add_Pipeline_execute_fu_50_ap_start_reg(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .icmp_ln78_fu_83_p2_carry__0_0(size_read_reg_61),
        .in1_stream_empty_n(in1_stream_empty_n),
        .in2_stream_dout(in2_stream_dout),
        .in2_stream_empty_n(in2_stream_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out_0(mOutPtr110_out_0),
        .mOutPtr110_out_1(mOutPtr110_out_1),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\mOutPtr_reg[1]_0 (\mOutPtr_reg[1]_0 ),
        .out_stream_full_n(out_stream_full_n),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_addr_2(shiftReg_addr_2),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c_full_n(size_c_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_compute_add_Pipeline_execute_fu_50_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_compute_add_Pipeline_execute_fu_50_n_6),
        .Q(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    internal_empty_n_i_2__1
       (.I0(Q),
        .I1(compute_add_U0_ap_start),
        .I2(size_c11_empty_n),
        .I3(size_c_full_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[1]_i_4 
       (.I0(Q),
        .I1(size_c_full_n),
        .I2(compute_add_U0_ap_start),
        .I3(size_c11_empty_n),
        .I4(internal_full_n_reg_0),
        .O(mOutPtr110_out));
  FDRE \size_read_reg_61_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(size_read_reg_61[0]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(size_read_reg_61[10]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(size_read_reg_61[11]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(size_read_reg_61[12]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(size_read_reg_61[13]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(size_read_reg_61[14]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(size_read_reg_61[15]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(size_read_reg_61[16]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(size_read_reg_61[17]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(size_read_reg_61[18]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(size_read_reg_61[19]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(size_read_reg_61[1]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(size_read_reg_61[20]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(size_read_reg_61[21]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(size_read_reg_61[22]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(size_read_reg_61[23]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(size_read_reg_61[24]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(size_read_reg_61[25]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(size_read_reg_61[26]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(size_read_reg_61[27]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(size_read_reg_61[28]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(size_read_reg_61[29]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(size_read_reg_61[2]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(size_read_reg_61[30]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(size_read_reg_61[31]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(size_read_reg_61[3]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(size_read_reg_61[4]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(size_read_reg_61[5]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(size_read_reg_61[6]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(size_read_reg_61[7]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(size_read_reg_61[8]),
        .R(1'b0));
  FDRE \size_read_reg_61_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(size_read_reg_61[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_compute_add_Pipeline_execute
   (compute_add_U0_in2_stream_read,
    D,
    compute_add_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    E,
    mOutPtr110_out_0,
    ap_enable_reg_pp0_iter1_reg_0,
    mOutPtr110_out_1,
    internal_full_n_reg,
    ap_enable_reg_pp0_iter2_reg_0,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    \add_ln80_reg_117_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    grp_compute_add_Pipeline_execute_fu_50_ap_start_reg,
    Q,
    in2_stream_empty_n,
    in1_stream_empty_n,
    out_stream_full_n,
    size_c11_empty_n,
    compute_add_U0_ap_start,
    size_c_full_n,
    icmp_ln78_fu_83_p2_carry__0_0,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    in2_stream_dout,
    shiftReg_addr,
    \add_ln80_reg_117_reg[31]_1 ,
    \add_ln80_reg_117_reg[31]_2 ,
    shiftReg_addr_2,
    \add_ln80_reg_117_reg[31]_3 ,
    \add_ln80_reg_117_reg[31]_4 );
  output compute_add_U0_in2_stream_read;
  output [1:0]D;
  output compute_add_U0_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]E;
  output mOutPtr110_out_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output mOutPtr110_out_1;
  output [0:0]internal_full_n_reg;
  output ap_enable_reg_pp0_iter2_reg_0;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [31:0]\add_ln80_reg_117_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_compute_add_Pipeline_execute_fu_50_ap_start_reg;
  input [2:0]Q;
  input in2_stream_empty_n;
  input in1_stream_empty_n;
  input out_stream_full_n;
  input size_c11_empty_n;
  input compute_add_U0_ap_start;
  input size_c_full_n;
  input [31:0]icmp_ln78_fu_83_p2_carry__0_0;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[1]_0 ;
  input [30:0]in2_stream_dout;
  input shiftReg_addr;
  input [31:0]\add_ln80_reg_117_reg[31]_1 ;
  input [31:0]\add_ln80_reg_117_reg[31]_2 ;
  input shiftReg_addr_2;
  input [31:0]\add_ln80_reg_117_reg[31]_3 ;
  input [31:0]\add_ln80_reg_117_reg[31]_4 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [31:0]add_ln80_fu_100_p2;
  wire \add_ln80_reg_117[15]_i_10_n_2 ;
  wire \add_ln80_reg_117[15]_i_11_n_2 ;
  wire \add_ln80_reg_117[15]_i_12_n_2 ;
  wire \add_ln80_reg_117[15]_i_13_n_2 ;
  wire \add_ln80_reg_117[15]_i_14_n_2 ;
  wire \add_ln80_reg_117[15]_i_15_n_2 ;
  wire \add_ln80_reg_117[15]_i_16_n_2 ;
  wire \add_ln80_reg_117[15]_i_17_n_2 ;
  wire \add_ln80_reg_117[23]_i_10_n_2 ;
  wire \add_ln80_reg_117[23]_i_11_n_2 ;
  wire \add_ln80_reg_117[23]_i_12_n_2 ;
  wire \add_ln80_reg_117[23]_i_13_n_2 ;
  wire \add_ln80_reg_117[23]_i_14_n_2 ;
  wire \add_ln80_reg_117[23]_i_15_n_2 ;
  wire \add_ln80_reg_117[23]_i_16_n_2 ;
  wire \add_ln80_reg_117[23]_i_17_n_2 ;
  wire \add_ln80_reg_117[31]_i_10_n_2 ;
  wire \add_ln80_reg_117[31]_i_11_n_2 ;
  wire \add_ln80_reg_117[31]_i_12_n_2 ;
  wire \add_ln80_reg_117[31]_i_13_n_2 ;
  wire \add_ln80_reg_117[31]_i_14_n_2 ;
  wire \add_ln80_reg_117[31]_i_15_n_2 ;
  wire \add_ln80_reg_117[31]_i_16_n_2 ;
  wire \add_ln80_reg_117[31]_i_17_n_2 ;
  wire \add_ln80_reg_117[7]_i_10_n_2 ;
  wire \add_ln80_reg_117[7]_i_11_n_2 ;
  wire \add_ln80_reg_117[7]_i_12_n_2 ;
  wire \add_ln80_reg_117[7]_i_13_n_2 ;
  wire \add_ln80_reg_117[7]_i_14_n_2 ;
  wire \add_ln80_reg_117[7]_i_15_n_2 ;
  wire \add_ln80_reg_117[7]_i_16_n_2 ;
  wire \add_ln80_reg_117[7]_i_17_n_2 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_2 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_3 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_4 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_5 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_6 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_7 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_8 ;
  wire \add_ln80_reg_117_reg[15]_i_1_n_9 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_2 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_3 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_4 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_5 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_6 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_7 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_8 ;
  wire \add_ln80_reg_117_reg[23]_i_1_n_9 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_0 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_1 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_2 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_3 ;
  wire [31:0]\add_ln80_reg_117_reg[31]_4 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_3 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_4 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_5 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_6 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_7 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_8 ;
  wire \add_ln80_reg_117_reg[31]_i_2_n_9 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_2 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_3 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_4 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_5 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_6 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_7 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_8 ;
  wire \add_ln80_reg_117_reg[7]_i_1_n_9 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n_inv;
  wire compute_add_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire compute_add_U0_in2_stream_read;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_compute_add_Pipeline_execute_fu_50_ap_ready;
  wire grp_compute_add_Pipeline_execute_fu_50_ap_start_reg;
  wire [30:0]i_1_fu_89_p2;
  wire i_fu_42;
  wire \i_fu_42_reg_n_2_[0] ;
  wire \i_fu_42_reg_n_2_[10] ;
  wire \i_fu_42_reg_n_2_[11] ;
  wire \i_fu_42_reg_n_2_[12] ;
  wire \i_fu_42_reg_n_2_[13] ;
  wire \i_fu_42_reg_n_2_[14] ;
  wire \i_fu_42_reg_n_2_[15] ;
  wire \i_fu_42_reg_n_2_[16] ;
  wire \i_fu_42_reg_n_2_[17] ;
  wire \i_fu_42_reg_n_2_[18] ;
  wire \i_fu_42_reg_n_2_[19] ;
  wire \i_fu_42_reg_n_2_[1] ;
  wire \i_fu_42_reg_n_2_[20] ;
  wire \i_fu_42_reg_n_2_[21] ;
  wire \i_fu_42_reg_n_2_[22] ;
  wire \i_fu_42_reg_n_2_[23] ;
  wire \i_fu_42_reg_n_2_[24] ;
  wire \i_fu_42_reg_n_2_[25] ;
  wire \i_fu_42_reg_n_2_[26] ;
  wire \i_fu_42_reg_n_2_[27] ;
  wire \i_fu_42_reg_n_2_[28] ;
  wire \i_fu_42_reg_n_2_[29] ;
  wire \i_fu_42_reg_n_2_[2] ;
  wire \i_fu_42_reg_n_2_[30] ;
  wire \i_fu_42_reg_n_2_[3] ;
  wire \i_fu_42_reg_n_2_[4] ;
  wire \i_fu_42_reg_n_2_[5] ;
  wire \i_fu_42_reg_n_2_[6] ;
  wire \i_fu_42_reg_n_2_[7] ;
  wire \i_fu_42_reg_n_2_[8] ;
  wire \i_fu_42_reg_n_2_[9] ;
  wire icmp_ln78_fu_83_p2;
  wire [31:0]icmp_ln78_fu_83_p2_carry__0_0;
  wire icmp_ln78_fu_83_p2_carry__0_n_3;
  wire icmp_ln78_fu_83_p2_carry__0_n_4;
  wire icmp_ln78_fu_83_p2_carry__0_n_5;
  wire icmp_ln78_fu_83_p2_carry__0_n_6;
  wire icmp_ln78_fu_83_p2_carry__0_n_7;
  wire icmp_ln78_fu_83_p2_carry__0_n_8;
  wire icmp_ln78_fu_83_p2_carry__0_n_9;
  wire icmp_ln78_fu_83_p2_carry_n_2;
  wire icmp_ln78_fu_83_p2_carry_n_3;
  wire icmp_ln78_fu_83_p2_carry_n_4;
  wire icmp_ln78_fu_83_p2_carry_n_5;
  wire icmp_ln78_fu_83_p2_carry_n_6;
  wire icmp_ln78_fu_83_p2_carry_n_7;
  wire icmp_ln78_fu_83_p2_carry_n_8;
  wire icmp_ln78_fu_83_p2_carry_n_9;
  wire in1_stream_empty_n;
  wire [30:0]in2_stream_dout;
  wire in2_stream_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire out_stream_full_n;
  wire shiftReg_addr;
  wire shiftReg_addr_2;
  wire size_c11_empty_n;
  wire size_c_full_n;
  wire [7:7]\NLW_add_ln80_reg_117_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:0]NLW_icmp_ln78_fu_83_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln78_fu_83_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8000888800000000)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(out_stream_full_n),
        .I1(Q[2]),
        .I2(in2_stream_empty_n),
        .I3(in1_stream_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter2),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_10 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [15]),
        .I2(\add_ln80_reg_117_reg[31]_2 [15]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [15]),
        .I5(\add_ln80_reg_117_reg[31]_4 [15]),
        .O(\add_ln80_reg_117[15]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_11 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [14]),
        .I2(\add_ln80_reg_117_reg[31]_2 [14]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [14]),
        .I5(\add_ln80_reg_117_reg[31]_4 [14]),
        .O(\add_ln80_reg_117[15]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_12 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [13]),
        .I2(\add_ln80_reg_117_reg[31]_2 [13]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [13]),
        .I5(\add_ln80_reg_117_reg[31]_4 [13]),
        .O(\add_ln80_reg_117[15]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_13 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [12]),
        .I2(\add_ln80_reg_117_reg[31]_2 [12]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [12]),
        .I5(\add_ln80_reg_117_reg[31]_4 [12]),
        .O(\add_ln80_reg_117[15]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_14 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [11]),
        .I2(\add_ln80_reg_117_reg[31]_2 [11]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [11]),
        .I5(\add_ln80_reg_117_reg[31]_4 [11]),
        .O(\add_ln80_reg_117[15]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_15 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [10]),
        .I2(\add_ln80_reg_117_reg[31]_2 [10]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [10]),
        .I5(\add_ln80_reg_117_reg[31]_4 [10]),
        .O(\add_ln80_reg_117[15]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_16 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [9]),
        .I2(\add_ln80_reg_117_reg[31]_2 [9]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [9]),
        .I5(\add_ln80_reg_117_reg[31]_4 [9]),
        .O(\add_ln80_reg_117[15]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[15]_i_17 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [8]),
        .I2(\add_ln80_reg_117_reg[31]_2 [8]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [8]),
        .I5(\add_ln80_reg_117_reg[31]_4 [8]),
        .O(\add_ln80_reg_117[15]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_10 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [23]),
        .I2(\add_ln80_reg_117_reg[31]_2 [23]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [23]),
        .I5(\add_ln80_reg_117_reg[31]_4 [23]),
        .O(\add_ln80_reg_117[23]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_11 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [22]),
        .I2(\add_ln80_reg_117_reg[31]_2 [22]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [22]),
        .I5(\add_ln80_reg_117_reg[31]_4 [22]),
        .O(\add_ln80_reg_117[23]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_12 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [21]),
        .I2(\add_ln80_reg_117_reg[31]_2 [21]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [21]),
        .I5(\add_ln80_reg_117_reg[31]_4 [21]),
        .O(\add_ln80_reg_117[23]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_13 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [20]),
        .I2(\add_ln80_reg_117_reg[31]_2 [20]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [20]),
        .I5(\add_ln80_reg_117_reg[31]_4 [20]),
        .O(\add_ln80_reg_117[23]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_14 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [19]),
        .I2(\add_ln80_reg_117_reg[31]_2 [19]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [19]),
        .I5(\add_ln80_reg_117_reg[31]_4 [19]),
        .O(\add_ln80_reg_117[23]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_15 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [18]),
        .I2(\add_ln80_reg_117_reg[31]_2 [18]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [18]),
        .I5(\add_ln80_reg_117_reg[31]_4 [18]),
        .O(\add_ln80_reg_117[23]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_16 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [17]),
        .I2(\add_ln80_reg_117_reg[31]_2 [17]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [17]),
        .I5(\add_ln80_reg_117_reg[31]_4 [17]),
        .O(\add_ln80_reg_117[23]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[23]_i_17 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [16]),
        .I2(\add_ln80_reg_117_reg[31]_2 [16]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [16]),
        .I5(\add_ln80_reg_117_reg[31]_4 [16]),
        .O(\add_ln80_reg_117[23]_i_17_n_2 ));
  LUT5 #(
    .INIT(32'h8F8F008F)) 
    \add_ln80_reg_117[31]_i_1 
       (.I0(in2_stream_empty_n),
        .I1(in1_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(out_stream_full_n),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_10 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [31]),
        .I2(\add_ln80_reg_117_reg[31]_2 [31]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [31]),
        .I5(\add_ln80_reg_117_reg[31]_4 [31]),
        .O(\add_ln80_reg_117[31]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_11 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [30]),
        .I2(\add_ln80_reg_117_reg[31]_2 [30]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [30]),
        .I5(\add_ln80_reg_117_reg[31]_4 [30]),
        .O(\add_ln80_reg_117[31]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_12 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [29]),
        .I2(\add_ln80_reg_117_reg[31]_2 [29]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [29]),
        .I5(\add_ln80_reg_117_reg[31]_4 [29]),
        .O(\add_ln80_reg_117[31]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_13 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [28]),
        .I2(\add_ln80_reg_117_reg[31]_2 [28]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [28]),
        .I5(\add_ln80_reg_117_reg[31]_4 [28]),
        .O(\add_ln80_reg_117[31]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_14 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [27]),
        .I2(\add_ln80_reg_117_reg[31]_2 [27]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [27]),
        .I5(\add_ln80_reg_117_reg[31]_4 [27]),
        .O(\add_ln80_reg_117[31]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_15 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [26]),
        .I2(\add_ln80_reg_117_reg[31]_2 [26]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [26]),
        .I5(\add_ln80_reg_117_reg[31]_4 [26]),
        .O(\add_ln80_reg_117[31]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_16 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [25]),
        .I2(\add_ln80_reg_117_reg[31]_2 [25]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [25]),
        .I5(\add_ln80_reg_117_reg[31]_4 [25]),
        .O(\add_ln80_reg_117[31]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[31]_i_17 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [24]),
        .I2(\add_ln80_reg_117_reg[31]_2 [24]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [24]),
        .I5(\add_ln80_reg_117_reg[31]_4 [24]),
        .O(\add_ln80_reg_117[31]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_10 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [7]),
        .I2(\add_ln80_reg_117_reg[31]_2 [7]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [7]),
        .I5(\add_ln80_reg_117_reg[31]_4 [7]),
        .O(\add_ln80_reg_117[7]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_11 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [6]),
        .I2(\add_ln80_reg_117_reg[31]_2 [6]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [6]),
        .I5(\add_ln80_reg_117_reg[31]_4 [6]),
        .O(\add_ln80_reg_117[7]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_12 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [5]),
        .I2(\add_ln80_reg_117_reg[31]_2 [5]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [5]),
        .I5(\add_ln80_reg_117_reg[31]_4 [5]),
        .O(\add_ln80_reg_117[7]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_13 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [4]),
        .I2(\add_ln80_reg_117_reg[31]_2 [4]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [4]),
        .I5(\add_ln80_reg_117_reg[31]_4 [4]),
        .O(\add_ln80_reg_117[7]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_14 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [3]),
        .I2(\add_ln80_reg_117_reg[31]_2 [3]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [3]),
        .I5(\add_ln80_reg_117_reg[31]_4 [3]),
        .O(\add_ln80_reg_117[7]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_15 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [2]),
        .I2(\add_ln80_reg_117_reg[31]_2 [2]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [2]),
        .I5(\add_ln80_reg_117_reg[31]_4 [2]),
        .O(\add_ln80_reg_117[7]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_16 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [1]),
        .I2(\add_ln80_reg_117_reg[31]_2 [1]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [1]),
        .I5(\add_ln80_reg_117_reg[31]_4 [1]),
        .O(\add_ln80_reg_117[7]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \add_ln80_reg_117[7]_i_17 
       (.I0(shiftReg_addr),
        .I1(\add_ln80_reg_117_reg[31]_1 [0]),
        .I2(\add_ln80_reg_117_reg[31]_2 [0]),
        .I3(shiftReg_addr_2),
        .I4(\add_ln80_reg_117_reg[31]_3 [0]),
        .I5(\add_ln80_reg_117_reg[31]_4 [0]),
        .O(\add_ln80_reg_117[7]_i_17_n_2 ));
  FDRE \add_ln80_reg_117_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[0]),
        .Q(\add_ln80_reg_117_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[10]),
        .Q(\add_ln80_reg_117_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[11]),
        .Q(\add_ln80_reg_117_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[12]),
        .Q(\add_ln80_reg_117_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[13]),
        .Q(\add_ln80_reg_117_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[14]),
        .Q(\add_ln80_reg_117_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[15]),
        .Q(\add_ln80_reg_117_reg[31]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_reg_117_reg[15]_i_1 
       (.CI(\add_ln80_reg_117_reg[7]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\add_ln80_reg_117_reg[15]_i_1_n_2 ,\add_ln80_reg_117_reg[15]_i_1_n_3 ,\add_ln80_reg_117_reg[15]_i_1_n_4 ,\add_ln80_reg_117_reg[15]_i_1_n_5 ,\add_ln80_reg_117_reg[15]_i_1_n_6 ,\add_ln80_reg_117_reg[15]_i_1_n_7 ,\add_ln80_reg_117_reg[15]_i_1_n_8 ,\add_ln80_reg_117_reg[15]_i_1_n_9 }),
        .DI(in2_stream_dout[15:8]),
        .O(add_ln80_fu_100_p2[15:8]),
        .S({\add_ln80_reg_117[15]_i_10_n_2 ,\add_ln80_reg_117[15]_i_11_n_2 ,\add_ln80_reg_117[15]_i_12_n_2 ,\add_ln80_reg_117[15]_i_13_n_2 ,\add_ln80_reg_117[15]_i_14_n_2 ,\add_ln80_reg_117[15]_i_15_n_2 ,\add_ln80_reg_117[15]_i_16_n_2 ,\add_ln80_reg_117[15]_i_17_n_2 }));
  FDRE \add_ln80_reg_117_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[16]),
        .Q(\add_ln80_reg_117_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[17]),
        .Q(\add_ln80_reg_117_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[18]),
        .Q(\add_ln80_reg_117_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[19]),
        .Q(\add_ln80_reg_117_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[1]),
        .Q(\add_ln80_reg_117_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[20]),
        .Q(\add_ln80_reg_117_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[21]),
        .Q(\add_ln80_reg_117_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[22]),
        .Q(\add_ln80_reg_117_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[23]),
        .Q(\add_ln80_reg_117_reg[31]_0 [23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_reg_117_reg[23]_i_1 
       (.CI(\add_ln80_reg_117_reg[15]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\add_ln80_reg_117_reg[23]_i_1_n_2 ,\add_ln80_reg_117_reg[23]_i_1_n_3 ,\add_ln80_reg_117_reg[23]_i_1_n_4 ,\add_ln80_reg_117_reg[23]_i_1_n_5 ,\add_ln80_reg_117_reg[23]_i_1_n_6 ,\add_ln80_reg_117_reg[23]_i_1_n_7 ,\add_ln80_reg_117_reg[23]_i_1_n_8 ,\add_ln80_reg_117_reg[23]_i_1_n_9 }),
        .DI(in2_stream_dout[23:16]),
        .O(add_ln80_fu_100_p2[23:16]),
        .S({\add_ln80_reg_117[23]_i_10_n_2 ,\add_ln80_reg_117[23]_i_11_n_2 ,\add_ln80_reg_117[23]_i_12_n_2 ,\add_ln80_reg_117[23]_i_13_n_2 ,\add_ln80_reg_117[23]_i_14_n_2 ,\add_ln80_reg_117[23]_i_15_n_2 ,\add_ln80_reg_117[23]_i_16_n_2 ,\add_ln80_reg_117[23]_i_17_n_2 }));
  FDRE \add_ln80_reg_117_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[24]),
        .Q(\add_ln80_reg_117_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[25]),
        .Q(\add_ln80_reg_117_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[26]),
        .Q(\add_ln80_reg_117_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[27]),
        .Q(\add_ln80_reg_117_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[28]),
        .Q(\add_ln80_reg_117_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[29]),
        .Q(\add_ln80_reg_117_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[2]),
        .Q(\add_ln80_reg_117_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[30]),
        .Q(\add_ln80_reg_117_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[31]),
        .Q(\add_ln80_reg_117_reg[31]_0 [31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_reg_117_reg[31]_i_2 
       (.CI(\add_ln80_reg_117_reg[23]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln80_reg_117_reg[31]_i_2_CO_UNCONNECTED [7],\add_ln80_reg_117_reg[31]_i_2_n_3 ,\add_ln80_reg_117_reg[31]_i_2_n_4 ,\add_ln80_reg_117_reg[31]_i_2_n_5 ,\add_ln80_reg_117_reg[31]_i_2_n_6 ,\add_ln80_reg_117_reg[31]_i_2_n_7 ,\add_ln80_reg_117_reg[31]_i_2_n_8 ,\add_ln80_reg_117_reg[31]_i_2_n_9 }),
        .DI({1'b0,in2_stream_dout[30:24]}),
        .O(add_ln80_fu_100_p2[31:24]),
        .S({\add_ln80_reg_117[31]_i_10_n_2 ,\add_ln80_reg_117[31]_i_11_n_2 ,\add_ln80_reg_117[31]_i_12_n_2 ,\add_ln80_reg_117[31]_i_13_n_2 ,\add_ln80_reg_117[31]_i_14_n_2 ,\add_ln80_reg_117[31]_i_15_n_2 ,\add_ln80_reg_117[31]_i_16_n_2 ,\add_ln80_reg_117[31]_i_17_n_2 }));
  FDRE \add_ln80_reg_117_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[3]),
        .Q(\add_ln80_reg_117_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[4]),
        .Q(\add_ln80_reg_117_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[5]),
        .Q(\add_ln80_reg_117_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[6]),
        .Q(\add_ln80_reg_117_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[7]),
        .Q(\add_ln80_reg_117_reg[31]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln80_reg_117_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln80_reg_117_reg[7]_i_1_n_2 ,\add_ln80_reg_117_reg[7]_i_1_n_3 ,\add_ln80_reg_117_reg[7]_i_1_n_4 ,\add_ln80_reg_117_reg[7]_i_1_n_5 ,\add_ln80_reg_117_reg[7]_i_1_n_6 ,\add_ln80_reg_117_reg[7]_i_1_n_7 ,\add_ln80_reg_117_reg[7]_i_1_n_8 ,\add_ln80_reg_117_reg[7]_i_1_n_9 }),
        .DI(in2_stream_dout[7:0]),
        .O(add_ln80_fu_100_p2[7:0]),
        .S({\add_ln80_reg_117[7]_i_10_n_2 ,\add_ln80_reg_117[7]_i_11_n_2 ,\add_ln80_reg_117[7]_i_12_n_2 ,\add_ln80_reg_117[7]_i_13_n_2 ,\add_ln80_reg_117[7]_i_14_n_2 ,\add_ln80_reg_117[7]_i_15_n_2 ,\add_ln80_reg_117[7]_i_16_n_2 ,\add_ln80_reg_117[7]_i_17_n_2 }));
  FDRE \add_ln80_reg_117_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[8]),
        .Q(\add_ln80_reg_117_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \add_ln80_reg_117_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln80_fu_100_p2[9]),
        .Q(\add_ln80_reg_117_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h80AA80AA000080AA)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(in2_stream_empty_n),
        .I2(in1_stream_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_stream_full_n),
        .O(ap_done_reg1));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF080FF80)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(in2_stream_empty_n),
        .I1(in1_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(out_stream_full_n),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_2),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_compute_add_Pipeline_execute_fu_50_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_13 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln78_fu_83_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .E(i_fu_42),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_5),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(flow_control_loop_pipe_sequential_init_U_n_2),
        .compute_add_U0_ap_ready(compute_add_U0_ap_ready),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .grp_compute_add_Pipeline_execute_fu_50_ap_ready(grp_compute_add_Pipeline_execute_fu_50_ap_ready),
        .grp_compute_add_Pipeline_execute_fu_50_ap_start_reg(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .\i_fu_42_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}),
        .\i_fu_42_reg[30] (i_1_fu_89_p2),
        .\i_fu_42_reg[30]_0 ({\i_fu_42_reg_n_2_[30] ,\i_fu_42_reg_n_2_[29] ,\i_fu_42_reg_n_2_[28] ,\i_fu_42_reg_n_2_[27] ,\i_fu_42_reg_n_2_[26] ,\i_fu_42_reg_n_2_[25] ,\i_fu_42_reg_n_2_[24] ,\i_fu_42_reg_n_2_[23] ,\i_fu_42_reg_n_2_[22] ,\i_fu_42_reg_n_2_[21] ,\i_fu_42_reg_n_2_[20] ,\i_fu_42_reg_n_2_[19] ,\i_fu_42_reg_n_2_[18] ,\i_fu_42_reg_n_2_[17] ,\i_fu_42_reg_n_2_[16] ,\i_fu_42_reg_n_2_[15] ,\i_fu_42_reg_n_2_[14] ,\i_fu_42_reg_n_2_[13] ,\i_fu_42_reg_n_2_[12] ,\i_fu_42_reg_n_2_[11] ,\i_fu_42_reg_n_2_[10] ,\i_fu_42_reg_n_2_[9] ,\i_fu_42_reg_n_2_[8] ,\i_fu_42_reg_n_2_[7] ,\i_fu_42_reg_n_2_[6] ,\i_fu_42_reg_n_2_[5] ,\i_fu_42_reg_n_2_[4] ,\i_fu_42_reg_n_2_[3] ,\i_fu_42_reg_n_2_[2] ,\i_fu_42_reg_n_2_[1] ,\i_fu_42_reg_n_2_[0] }),
        .icmp_ln78_fu_83_p2_carry__0(icmp_ln78_fu_83_p2_carry__0_0),
        .in1_stream_empty_n(in1_stream_empty_n),
        .in2_stream_empty_n(in2_stream_empty_n),
        .internal_full_n_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .out_stream_full_n(out_stream_full_n),
        .size_c11_empty_n(size_c11_empty_n),
        .size_c_full_n(size_c_full_n),
        .\size_read_reg_61_reg[15] ({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}));
  FDRE \i_fu_42_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[0]),
        .Q(\i_fu_42_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[10]),
        .Q(\i_fu_42_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[11]),
        .Q(\i_fu_42_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[12]),
        .Q(\i_fu_42_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[13]),
        .Q(\i_fu_42_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[14]),
        .Q(\i_fu_42_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[15]),
        .Q(\i_fu_42_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[16]),
        .Q(\i_fu_42_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[17]),
        .Q(\i_fu_42_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[18]),
        .Q(\i_fu_42_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[19]),
        .Q(\i_fu_42_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[1]),
        .Q(\i_fu_42_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[20]),
        .Q(\i_fu_42_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[21]),
        .Q(\i_fu_42_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[22]),
        .Q(\i_fu_42_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[23]),
        .Q(\i_fu_42_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[24]),
        .Q(\i_fu_42_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[25]),
        .Q(\i_fu_42_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[26]),
        .Q(\i_fu_42_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[27]),
        .Q(\i_fu_42_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[28]),
        .Q(\i_fu_42_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[29]),
        .Q(\i_fu_42_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[2]),
        .Q(\i_fu_42_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[30]),
        .Q(\i_fu_42_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[3]),
        .Q(\i_fu_42_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[4]),
        .Q(\i_fu_42_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[5]),
        .Q(\i_fu_42_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[6]),
        .Q(\i_fu_42_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[7]),
        .Q(\i_fu_42_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[8]),
        .Q(\i_fu_42_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  FDRE \i_fu_42_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_42),
        .D(i_1_fu_89_p2[9]),
        .Q(\i_fu_42_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln78_fu_83_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln78_fu_83_p2_carry_n_2,icmp_ln78_fu_83_p2_carry_n_3,icmp_ln78_fu_83_p2_carry_n_4,icmp_ln78_fu_83_p2_carry_n_5,icmp_ln78_fu_83_p2_carry_n_6,icmp_ln78_fu_83_p2_carry_n_7,icmp_ln78_fu_83_p2_carry_n_8,icmp_ln78_fu_83_p2_carry_n_9}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33}),
        .O(NLW_icmp_ln78_fu_83_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln78_fu_83_p2_carry__0
       (.CI(icmp_ln78_fu_83_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({icmp_ln78_fu_83_p2,icmp_ln78_fu_83_p2_carry__0_n_3,icmp_ln78_fu_83_p2_carry__0_n_4,icmp_ln78_fu_83_p2_carry__0_n_5,icmp_ln78_fu_83_p2_carry__0_n_6,icmp_ln78_fu_83_p2_carry__0_n_7,icmp_ln78_fu_83_p2_carry__0_n_8,icmp_ln78_fu_83_p2_carry__0_n_9}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .O(NLW_icmp_ln78_fu_83_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    internal_empty_n_i_2
       (.I0(Q[2]),
        .I1(in2_stream_empty_n),
        .I2(in1_stream_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(out_stream_full_n),
        .O(compute_add_U0_in2_stream_read));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    internal_full_n_i_2
       (.I0(in1_stream_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\mOutPtr_reg[1] ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h0000FF7F)) 
    internal_full_n_i_2__2
       (.I0(in2_stream_empty_n),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(flow_control_loop_pipe_sequential_init_U_n_3),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg[1] ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .I4(in1_stream_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h65555555)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(flow_control_loop_pipe_sequential_init_U_n_3),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(Q[2]),
        .I4(in2_stream_empty_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h5DDDFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(in1_stream_empty_n),
        .I3(in2_stream_empty_n),
        .I4(Q[2]),
        .I5(out_stream_full_n),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mOutPtr[1]_i_4__0 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(in1_stream_empty_n),
        .I4(\mOutPtr_reg[1] ),
        .O(mOutPtr110_out_0));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mOutPtr[1]_i_4__1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(in2_stream_empty_n),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(mOutPtr110_out_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_control_s_axi
   (auto_restart_status_reg_0,
    auto_restart_done_reg_0,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    Q,
    in,
    in2,
    in1,
    ap_start,
    interrupt,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    CO,
    \int_size_reg[30]_0 ,
    ap_rst_n_inv_reg,
    ap_sync_reg_load_input_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_sync_reg_entry_proc_U0_ap_ready_reg_0,
    s_axi_control_RDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    task_ap_done,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_WVALID,
    s_axi_control_WSTRB,
    s_axi_control_WDATA,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY,
    ap_sync_ready,
    ap_done_reg,
    store_result_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready,
    start_once_reg,
    start_for_store_result_U0_full_n,
    out_r_c_full_n,
    s_axi_control_AWADDR);
  output auto_restart_status_reg_0;
  output auto_restart_done_reg_0;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [31:0]Q;
  output [61:0]in;
  output [61:0]in2;
  output [61:0]in1;
  output ap_start;
  output interrupt;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [0:0]CO;
  output [0:0]\int_size_reg[30]_0 ;
  output ap_rst_n_inv_reg;
  output ap_sync_reg_load_input_U0_ap_ready;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  output [31:0]s_axi_control_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input task_ap_done;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_WSTRB;
  input [31:0]s_axi_control_WDATA;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;
  input ap_sync_ready;
  input ap_done_reg;
  input store_result_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input start_once_reg;
  input start_for_store_result_U0_full_n;
  input out_r_c_full_n;
  input [5:0]s_axi_control_AWADDR;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_2 ;
  wire \FSM_onehot_rstate[2]_i_1_n_2 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_2 ;
  wire \FSM_onehot_wstate[2]_i_1_n_2 ;
  wire \FSM_onehot_wstate[3]_i_1_n_2 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_0;
  wire ap_sync_reg_load_input_U0_ap_ready;
  wire ar_hs;
  wire auto_restart_done_i_1_n_2;
  wire auto_restart_done_reg_0;
  wire auto_restart_status_i_1_n_2;
  wire auto_restart_status_reg_0;
  wire \icmp_ln65_reg_106[0]_i_10_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_11_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_12_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_13_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_14_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_15_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_16_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_17_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_18_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_19_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_20_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_21_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_22_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_23_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_24_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_25_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_26_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_27_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_28_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_29_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_30_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_31_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_32_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_33_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_34_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_35_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_4_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_5_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_6_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_7_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_8_n_2 ;
  wire \icmp_ln65_reg_106[0]_i_9_n_2 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_3 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_4 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_5 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_6 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_7 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_8 ;
  wire \icmp_ln65_reg_106_reg[0]_i_2_n_9 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_2 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_3 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_4 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_5 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_6 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_7 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_8 ;
  wire \icmp_ln65_reg_106_reg[0]_i_3_n_9 ;
  wire \icmp_ln65_reg_124[0]_i_10_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_11_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_12_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_13_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_14_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_15_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_16_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_17_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_18_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_19_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_20_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_21_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_22_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_23_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_24_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_25_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_26_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_27_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_28_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_29_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_30_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_31_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_32_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_33_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_34_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_35_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_4_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_5_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_6_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_7_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_8_n_2 ;
  wire \icmp_ln65_reg_124[0]_i_9_n_2 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_3 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_4 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_5 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_6 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_7 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_8 ;
  wire \icmp_ln65_reg_124_reg[0]_i_2_n_9 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_2 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_3 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_4 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_5 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_6 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_7 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_8 ;
  wire \icmp_ln65_reg_124_reg[0]_i_3_n_9 ;
  wire [61:0]in;
  wire [61:0]in1;
  wire [61:0]in2;
  wire int_ap_continue0;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_2;
  wire int_ap_ready_i_2_n_2;
  wire int_ap_start1;
  wire int_ap_start_i_1_n_2;
  wire int_auto_restart_i_1_n_2;
  wire int_gie_i_1_n_2;
  wire int_gie_reg_n_2;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_2 ;
  wire \int_ier_reg_n_2_[0] ;
  wire \int_ier_reg_n_2_[2] ;
  wire \int_ier_reg_n_2_[3] ;
  wire \int_ier_reg_n_2_[4] ;
  wire \int_in1[31]_i_1_n_2 ;
  wire \int_in1[31]_i_3_n_2 ;
  wire \int_in1[63]_i_1_n_2 ;
  wire [31:0]int_in1_reg0;
  wire [31:0]int_in1_reg06_out;
  wire \int_in1_reg_n_2_[0] ;
  wire \int_in1_reg_n_2_[1] ;
  wire \int_in2[31]_i_1_n_2 ;
  wire \int_in2[63]_i_1_n_2 ;
  wire [31:0]int_in2_reg0;
  wire [31:0]int_in2_reg03_out;
  wire \int_in2_reg_n_2_[0] ;
  wire \int_in2_reg_n_2_[1] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_2 ;
  wire \int_isr[1]_i_1_n_2 ;
  wire \int_isr[5]_i_1_n_2 ;
  wire \int_isr[5]_i_2_n_2 ;
  wire \int_isr_reg_n_2_[0] ;
  wire \int_isr_reg_n_2_[5] ;
  wire \int_out_r[31]_i_1_n_2 ;
  wire \int_out_r[63]_i_1_n_2 ;
  wire [31:0]int_out_r_reg0;
  wire [31:0]int_out_r_reg01_out;
  wire \int_out_r_reg_n_2_[0] ;
  wire \int_out_r_reg_n_2_[1] ;
  wire [31:0]int_size0;
  wire \int_size[31]_i_1_n_2 ;
  wire \int_size[31]_i_3_n_2 ;
  wire [0:0]\int_size_reg[30]_0 ;
  wire int_task_ap_done;
  wire interrupt;
  wire out_r_c_full_n;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_1_in1_in;
  wire [7:2]p_7_in;
  wire \rdata[0]_i_1_n_2 ;
  wire \rdata[0]_i_2_n_2 ;
  wire \rdata[0]_i_3_n_2 ;
  wire \rdata[0]_i_4_n_2 ;
  wire \rdata[0]_i_5_n_2 ;
  wire \rdata[10]_i_1_n_2 ;
  wire \rdata[10]_i_2_n_2 ;
  wire \rdata[10]_i_3_n_2 ;
  wire \rdata[11]_i_1_n_2 ;
  wire \rdata[11]_i_2_n_2 ;
  wire \rdata[11]_i_3_n_2 ;
  wire \rdata[12]_i_1_n_2 ;
  wire \rdata[12]_i_2_n_2 ;
  wire \rdata[12]_i_3_n_2 ;
  wire \rdata[13]_i_1_n_2 ;
  wire \rdata[13]_i_2_n_2 ;
  wire \rdata[13]_i_3_n_2 ;
  wire \rdata[14]_i_1_n_2 ;
  wire \rdata[14]_i_2_n_2 ;
  wire \rdata[14]_i_3_n_2 ;
  wire \rdata[15]_i_1_n_2 ;
  wire \rdata[15]_i_2_n_2 ;
  wire \rdata[15]_i_3_n_2 ;
  wire \rdata[16]_i_1_n_2 ;
  wire \rdata[16]_i_2_n_2 ;
  wire \rdata[16]_i_3_n_2 ;
  wire \rdata[17]_i_1_n_2 ;
  wire \rdata[17]_i_2_n_2 ;
  wire \rdata[17]_i_3_n_2 ;
  wire \rdata[18]_i_1_n_2 ;
  wire \rdata[18]_i_2_n_2 ;
  wire \rdata[18]_i_3_n_2 ;
  wire \rdata[19]_i_1_n_2 ;
  wire \rdata[19]_i_2_n_2 ;
  wire \rdata[19]_i_3_n_2 ;
  wire \rdata[1]_i_1_n_2 ;
  wire \rdata[1]_i_2_n_2 ;
  wire \rdata[1]_i_3_n_2 ;
  wire \rdata[1]_i_4_n_2 ;
  wire \rdata[20]_i_1_n_2 ;
  wire \rdata[20]_i_2_n_2 ;
  wire \rdata[20]_i_3_n_2 ;
  wire \rdata[21]_i_1_n_2 ;
  wire \rdata[21]_i_2_n_2 ;
  wire \rdata[21]_i_3_n_2 ;
  wire \rdata[22]_i_1_n_2 ;
  wire \rdata[22]_i_2_n_2 ;
  wire \rdata[22]_i_3_n_2 ;
  wire \rdata[23]_i_1_n_2 ;
  wire \rdata[23]_i_2_n_2 ;
  wire \rdata[23]_i_3_n_2 ;
  wire \rdata[24]_i_1_n_2 ;
  wire \rdata[24]_i_2_n_2 ;
  wire \rdata[24]_i_3_n_2 ;
  wire \rdata[25]_i_1_n_2 ;
  wire \rdata[25]_i_2_n_2 ;
  wire \rdata[25]_i_3_n_2 ;
  wire \rdata[26]_i_1_n_2 ;
  wire \rdata[26]_i_2_n_2 ;
  wire \rdata[26]_i_3_n_2 ;
  wire \rdata[27]_i_1_n_2 ;
  wire \rdata[27]_i_2_n_2 ;
  wire \rdata[27]_i_3_n_2 ;
  wire \rdata[28]_i_1_n_2 ;
  wire \rdata[28]_i_2_n_2 ;
  wire \rdata[28]_i_3_n_2 ;
  wire \rdata[29]_i_1_n_2 ;
  wire \rdata[29]_i_2_n_2 ;
  wire \rdata[29]_i_3_n_2 ;
  wire \rdata[2]_i_1_n_2 ;
  wire \rdata[2]_i_2_n_2 ;
  wire \rdata[2]_i_3_n_2 ;
  wire \rdata[2]_i_4_n_2 ;
  wire \rdata[30]_i_1_n_2 ;
  wire \rdata[30]_i_2_n_2 ;
  wire \rdata[30]_i_3_n_2 ;
  wire \rdata[31]_i_1_n_2 ;
  wire \rdata[31]_i_3_n_2 ;
  wire \rdata[31]_i_4_n_2 ;
  wire \rdata[31]_i_5_n_2 ;
  wire \rdata[31]_i_6_n_2 ;
  wire \rdata[31]_i_7_n_2 ;
  wire \rdata[31]_i_8_n_2 ;
  wire \rdata[3]_i_1_n_2 ;
  wire \rdata[3]_i_2_n_2 ;
  wire \rdata[3]_i_3_n_2 ;
  wire \rdata[3]_i_4_n_2 ;
  wire \rdata[4]_i_1_n_2 ;
  wire \rdata[4]_i_2_n_2 ;
  wire \rdata[4]_i_3_n_2 ;
  wire \rdata[4]_i_4_n_2 ;
  wire \rdata[5]_i_1_n_2 ;
  wire \rdata[5]_i_2_n_2 ;
  wire \rdata[5]_i_3_n_2 ;
  wire \rdata[5]_i_4_n_2 ;
  wire \rdata[5]_i_5_n_2 ;
  wire \rdata[6]_i_1_n_2 ;
  wire \rdata[6]_i_2_n_2 ;
  wire \rdata[6]_i_3_n_2 ;
  wire \rdata[7]_i_1_n_2 ;
  wire \rdata[7]_i_2_n_2 ;
  wire \rdata[7]_i_3_n_2 ;
  wire \rdata[7]_i_4_n_2 ;
  wire \rdata[7]_i_5_n_2 ;
  wire \rdata[8]_i_1_n_2 ;
  wire \rdata[8]_i_2_n_2 ;
  wire \rdata[8]_i_3_n_2 ;
  wire \rdata[9]_i_1_n_2 ;
  wire \rdata[9]_i_2_n_2 ;
  wire \rdata[9]_i_3_n_2 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire start_for_store_result_U0_full_n;
  wire start_once_reg;
  wire store_result_U0_ap_ready;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_2_[0] ;
  wire \waddr_reg_n_2_[1] ;
  wire \waddr_reg_n_2_[2] ;
  wire \waddr_reg_n_2_[3] ;
  wire \waddr_reg_n_2_[4] ;
  wire \waddr_reg_n_2_[5] ;
  wire [7:0]\NLW_icmp_ln65_reg_106_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln65_reg_106_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln65_reg_124_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln65_reg_124_reg[0]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_2 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_2 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_2 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_2 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h01010100)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n_inv),
        .I1(p_7_in[4]),
        .I2(auto_restart_status_reg_0),
        .I3(ap_done_reg),
        .I4(store_result_U0_ap_ready),
        .O(ap_rst_n_inv_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    ap_sync_reg_load_input_1_U0_ap_ready_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_start),
        .I2(ap_sync_ready),
        .O(ap_sync_reg_load_input_U0_ap_ready));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    auto_restart_done_i_1
       (.I0(auto_restart_status_reg_0),
        .I1(ap_idle),
        .I2(p_7_in[2]),
        .I3(p_7_in[4]),
        .I4(auto_restart_done_reg_0),
        .O(auto_restart_done_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_done_i_1_n_2),
        .Q(auto_restart_done_reg_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_7_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_0),
        .O(auto_restart_status_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_2),
        .Q(auto_restart_status_reg_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_10 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\icmp_ln65_reg_106[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_11 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\icmp_ln65_reg_106[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_12 
       (.I0(Q[31]),
        .I1(Q[30]),
        .O(\icmp_ln65_reg_106[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_13 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\icmp_ln65_reg_106[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_14 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\icmp_ln65_reg_106[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_15 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\icmp_ln65_reg_106[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_16 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\icmp_ln65_reg_106[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_17 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\icmp_ln65_reg_106[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_18 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\icmp_ln65_reg_106[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_19 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\icmp_ln65_reg_106[0]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_20 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\icmp_ln65_reg_106[0]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_21 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\icmp_ln65_reg_106[0]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_22 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\icmp_ln65_reg_106[0]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_23 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\icmp_ln65_reg_106[0]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_24 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\icmp_ln65_reg_106[0]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_25 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\icmp_ln65_reg_106[0]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_26 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\icmp_ln65_reg_106[0]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_27 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\icmp_ln65_reg_106[0]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_28 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\icmp_ln65_reg_106[0]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_29 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\icmp_ln65_reg_106[0]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_30 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\icmp_ln65_reg_106[0]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_31 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\icmp_ln65_reg_106[0]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_32 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\icmp_ln65_reg_106[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_33 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\icmp_ln65_reg_106[0]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_34 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\icmp_ln65_reg_106[0]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_106[0]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\icmp_ln65_reg_106[0]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln65_reg_106[0]_i_4 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\icmp_ln65_reg_106[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_5 
       (.I0(Q[29]),
        .I1(Q[28]),
        .O(\icmp_ln65_reg_106[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_6 
       (.I0(Q[27]),
        .I1(Q[26]),
        .O(\icmp_ln65_reg_106[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_7 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\icmp_ln65_reg_106[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_8 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\icmp_ln65_reg_106[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_106[0]_i_9 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\icmp_ln65_reg_106[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln65_reg_106_reg[0]_i_2 
       (.CI(\icmp_ln65_reg_106_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({\int_size_reg[30]_0 ,\icmp_ln65_reg_106_reg[0]_i_2_n_3 ,\icmp_ln65_reg_106_reg[0]_i_2_n_4 ,\icmp_ln65_reg_106_reg[0]_i_2_n_5 ,\icmp_ln65_reg_106_reg[0]_i_2_n_6 ,\icmp_ln65_reg_106_reg[0]_i_2_n_7 ,\icmp_ln65_reg_106_reg[0]_i_2_n_8 ,\icmp_ln65_reg_106_reg[0]_i_2_n_9 }),
        .DI({\icmp_ln65_reg_106[0]_i_4_n_2 ,\icmp_ln65_reg_106[0]_i_5_n_2 ,\icmp_ln65_reg_106[0]_i_6_n_2 ,\icmp_ln65_reg_106[0]_i_7_n_2 ,\icmp_ln65_reg_106[0]_i_8_n_2 ,\icmp_ln65_reg_106[0]_i_9_n_2 ,\icmp_ln65_reg_106[0]_i_10_n_2 ,\icmp_ln65_reg_106[0]_i_11_n_2 }),
        .O(\NLW_icmp_ln65_reg_106_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln65_reg_106[0]_i_12_n_2 ,\icmp_ln65_reg_106[0]_i_13_n_2 ,\icmp_ln65_reg_106[0]_i_14_n_2 ,\icmp_ln65_reg_106[0]_i_15_n_2 ,\icmp_ln65_reg_106[0]_i_16_n_2 ,\icmp_ln65_reg_106[0]_i_17_n_2 ,\icmp_ln65_reg_106[0]_i_18_n_2 ,\icmp_ln65_reg_106[0]_i_19_n_2 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln65_reg_106_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln65_reg_106_reg[0]_i_3_n_2 ,\icmp_ln65_reg_106_reg[0]_i_3_n_3 ,\icmp_ln65_reg_106_reg[0]_i_3_n_4 ,\icmp_ln65_reg_106_reg[0]_i_3_n_5 ,\icmp_ln65_reg_106_reg[0]_i_3_n_6 ,\icmp_ln65_reg_106_reg[0]_i_3_n_7 ,\icmp_ln65_reg_106_reg[0]_i_3_n_8 ,\icmp_ln65_reg_106_reg[0]_i_3_n_9 }),
        .DI({\icmp_ln65_reg_106[0]_i_20_n_2 ,\icmp_ln65_reg_106[0]_i_21_n_2 ,\icmp_ln65_reg_106[0]_i_22_n_2 ,\icmp_ln65_reg_106[0]_i_23_n_2 ,\icmp_ln65_reg_106[0]_i_24_n_2 ,\icmp_ln65_reg_106[0]_i_25_n_2 ,\icmp_ln65_reg_106[0]_i_26_n_2 ,\icmp_ln65_reg_106[0]_i_27_n_2 }),
        .O(\NLW_icmp_ln65_reg_106_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln65_reg_106[0]_i_28_n_2 ,\icmp_ln65_reg_106[0]_i_29_n_2 ,\icmp_ln65_reg_106[0]_i_30_n_2 ,\icmp_ln65_reg_106[0]_i_31_n_2 ,\icmp_ln65_reg_106[0]_i_32_n_2 ,\icmp_ln65_reg_106[0]_i_33_n_2 ,\icmp_ln65_reg_106[0]_i_34_n_2 ,\icmp_ln65_reg_106[0]_i_35_n_2 }));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_10 
       (.I0(Q[19]),
        .I1(Q[18]),
        .O(\icmp_ln65_reg_124[0]_i_10_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_11 
       (.I0(Q[17]),
        .I1(Q[16]),
        .O(\icmp_ln65_reg_124[0]_i_11_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_12 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\icmp_ln65_reg_124[0]_i_12_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_13 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\icmp_ln65_reg_124[0]_i_13_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_14 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\icmp_ln65_reg_124[0]_i_14_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_15 
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(\icmp_ln65_reg_124[0]_i_15_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_16 
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(\icmp_ln65_reg_124[0]_i_16_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_17 
       (.I0(Q[21]),
        .I1(Q[20]),
        .O(\icmp_ln65_reg_124[0]_i_17_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_18 
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(\icmp_ln65_reg_124[0]_i_18_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_19 
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(\icmp_ln65_reg_124[0]_i_19_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_20 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\icmp_ln65_reg_124[0]_i_20_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_21 
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(\icmp_ln65_reg_124[0]_i_21_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_22 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\icmp_ln65_reg_124[0]_i_22_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_23 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\icmp_ln65_reg_124[0]_i_23_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_24 
       (.I0(Q[7]),
        .I1(Q[6]),
        .O(\icmp_ln65_reg_124[0]_i_24_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_25 
       (.I0(Q[5]),
        .I1(Q[4]),
        .O(\icmp_ln65_reg_124[0]_i_25_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_26 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\icmp_ln65_reg_124[0]_i_26_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_27 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\icmp_ln65_reg_124[0]_i_27_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_28 
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\icmp_ln65_reg_124[0]_i_28_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_29 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\icmp_ln65_reg_124[0]_i_29_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_30 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\icmp_ln65_reg_124[0]_i_30_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_31 
       (.I0(Q[9]),
        .I1(Q[8]),
        .O(\icmp_ln65_reg_124[0]_i_31_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_32 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\icmp_ln65_reg_124[0]_i_32_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_33 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\icmp_ln65_reg_124[0]_i_33_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_34 
       (.I0(Q[3]),
        .I1(Q[2]),
        .O(\icmp_ln65_reg_124[0]_i_34_n_2 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln65_reg_124[0]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\icmp_ln65_reg_124[0]_i_35_n_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln65_reg_124[0]_i_4 
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(\icmp_ln65_reg_124[0]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_5 
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(\icmp_ln65_reg_124[0]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_6 
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(\icmp_ln65_reg_124[0]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_7 
       (.I0(Q[25]),
        .I1(Q[24]),
        .O(\icmp_ln65_reg_124[0]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_8 
       (.I0(Q[23]),
        .I1(Q[22]),
        .O(\icmp_ln65_reg_124[0]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln65_reg_124[0]_i_9 
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(\icmp_ln65_reg_124[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln65_reg_124_reg[0]_i_2 
       (.CI(\icmp_ln65_reg_124_reg[0]_i_3_n_2 ),
        .CI_TOP(1'b0),
        .CO({CO,\icmp_ln65_reg_124_reg[0]_i_2_n_3 ,\icmp_ln65_reg_124_reg[0]_i_2_n_4 ,\icmp_ln65_reg_124_reg[0]_i_2_n_5 ,\icmp_ln65_reg_124_reg[0]_i_2_n_6 ,\icmp_ln65_reg_124_reg[0]_i_2_n_7 ,\icmp_ln65_reg_124_reg[0]_i_2_n_8 ,\icmp_ln65_reg_124_reg[0]_i_2_n_9 }),
        .DI({\icmp_ln65_reg_124[0]_i_4_n_2 ,\icmp_ln65_reg_124[0]_i_5_n_2 ,\icmp_ln65_reg_124[0]_i_6_n_2 ,\icmp_ln65_reg_124[0]_i_7_n_2 ,\icmp_ln65_reg_124[0]_i_8_n_2 ,\icmp_ln65_reg_124[0]_i_9_n_2 ,\icmp_ln65_reg_124[0]_i_10_n_2 ,\icmp_ln65_reg_124[0]_i_11_n_2 }),
        .O(\NLW_icmp_ln65_reg_124_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln65_reg_124[0]_i_12_n_2 ,\icmp_ln65_reg_124[0]_i_13_n_2 ,\icmp_ln65_reg_124[0]_i_14_n_2 ,\icmp_ln65_reg_124[0]_i_15_n_2 ,\icmp_ln65_reg_124[0]_i_16_n_2 ,\icmp_ln65_reg_124[0]_i_17_n_2 ,\icmp_ln65_reg_124[0]_i_18_n_2 ,\icmp_ln65_reg_124[0]_i_19_n_2 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln65_reg_124_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln65_reg_124_reg[0]_i_3_n_2 ,\icmp_ln65_reg_124_reg[0]_i_3_n_3 ,\icmp_ln65_reg_124_reg[0]_i_3_n_4 ,\icmp_ln65_reg_124_reg[0]_i_3_n_5 ,\icmp_ln65_reg_124_reg[0]_i_3_n_6 ,\icmp_ln65_reg_124_reg[0]_i_3_n_7 ,\icmp_ln65_reg_124_reg[0]_i_3_n_8 ,\icmp_ln65_reg_124_reg[0]_i_3_n_9 }),
        .DI({\icmp_ln65_reg_124[0]_i_20_n_2 ,\icmp_ln65_reg_124[0]_i_21_n_2 ,\icmp_ln65_reg_124[0]_i_22_n_2 ,\icmp_ln65_reg_124[0]_i_23_n_2 ,\icmp_ln65_reg_124[0]_i_24_n_2 ,\icmp_ln65_reg_124[0]_i_25_n_2 ,\icmp_ln65_reg_124[0]_i_26_n_2 ,\icmp_ln65_reg_124[0]_i_27_n_2 }),
        .O(\NLW_icmp_ln65_reg_124_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln65_reg_124[0]_i_28_n_2 ,\icmp_ln65_reg_124[0]_i_29_n_2 ,\icmp_ln65_reg_124[0]_i_30_n_2 ,\icmp_ln65_reg_124[0]_i_31_n_2 ,\icmp_ln65_reg_124[0]_i_32_n_2 ,\icmp_ln65_reg_124[0]_i_33_n_2 ,\icmp_ln65_reg_124[0]_i_34_n_2 ,\icmp_ln65_reg_124[0]_i_35_n_2 }));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    int_ap_continue_i_1
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\int_ier[5]_i_2_n_2 ),
        .I4(\waddr_reg_n_2_[2] ),
        .I5(\waddr_reg_n_2_[3] ),
        .O(int_ap_continue0));
  FDRE int_ap_continue_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_continue0),
        .Q(p_7_in[4]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_3
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_store_result_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_7_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_2),
        .I1(p_7_in[7]),
        .I2(ap_sync_ready),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_2));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_ap_ready_i_2
       (.I0(ar_hs),
        .I1(\rdata[7]_i_5_n_2 ),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(int_ap_ready_i_2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_2),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBBBF888)) 
    int_ap_start_i_1
       (.I0(p_7_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start1),
        .I3(s_axi_control_WDATA[0]),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    int_ap_start_i_3
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_ier[5]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_2),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_isr[5]_i_2_n_2 ),
        .I4(p_7_in[7]),
        .O(int_auto_restart_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_2),
        .Q(p_7_in[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_isr[5]_i_2_n_2 ),
        .I4(int_gie_reg_n_2),
        .O(int_gie_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_2),
        .Q(int_gie_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ier[5]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\int_ier[5]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ier12_out));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \int_ier[5]_i_2 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_2_[0] ),
        .I3(\waddr_reg_n_2_[1] ),
        .I4(\waddr_reg_n_2_[4] ),
        .O(\int_ier[5]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[0]_i_1 
       (.I0(\int_in1_reg_n_2_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[10]_i_1 
       (.I0(in1[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[11]_i_1 
       (.I0(in1[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[12]_i_1 
       (.I0(in1[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[13]_i_1 
       (.I0(in1[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[14]_i_1 
       (.I0(in1[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[15]_i_1 
       (.I0(in1[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[16]_i_1 
       (.I0(in1[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[17]_i_1 
       (.I0(in1[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[18]_i_1 
       (.I0(in1[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[19]_i_1 
       (.I0(in1[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[1]_i_1 
       (.I0(\int_in1_reg_n_2_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[20]_i_1 
       (.I0(in1[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[21]_i_1 
       (.I0(in1[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[22]_i_1 
       (.I0(in1[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[23]_i_1 
       (.I0(in1[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[24]_i_1 
       (.I0(in1[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[25]_i_1 
       (.I0(in1[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[26]_i_1 
       (.I0(in1[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[27]_i_1 
       (.I0(in1[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[28]_i_1 
       (.I0(in1[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[29]_i_1 
       (.I0(in1[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[2]_i_1 
       (.I0(in1[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[30]_i_1 
       (.I0(in1[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg06_out[30]));
  LUT3 #(
    .INIT(8'h10)) 
    \int_in1[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_in1[31]_i_3_n_2 ),
        .O(\int_in1[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[31]_i_2 
       (.I0(in1[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg06_out[31]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_in1[31]_i_3 
       (.I0(\waddr_reg_n_2_[5] ),
        .I1(\waddr_reg_n_2_[4] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_2_[0] ),
        .I5(\waddr_reg_n_2_[1] ),
        .O(\int_in1[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[32]_i_1 
       (.I0(in1[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[33]_i_1 
       (.I0(in1[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[34]_i_1 
       (.I0(in1[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[35]_i_1 
       (.I0(in1[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[36]_i_1 
       (.I0(in1[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[37]_i_1 
       (.I0(in1[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[38]_i_1 
       (.I0(in1[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[39]_i_1 
       (.I0(in1[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[3]_i_1 
       (.I0(in1[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[40]_i_1 
       (.I0(in1[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[41]_i_1 
       (.I0(in1[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[42]_i_1 
       (.I0(in1[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[43]_i_1 
       (.I0(in1[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[44]_i_1 
       (.I0(in1[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[45]_i_1 
       (.I0(in1[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[46]_i_1 
       (.I0(in1[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[47]_i_1 
       (.I0(in1[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[48]_i_1 
       (.I0(in1[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[49]_i_1 
       (.I0(in1[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[4]_i_1 
       (.I0(in1[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[50]_i_1 
       (.I0(in1[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[51]_i_1 
       (.I0(in1[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[52]_i_1 
       (.I0(in1[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[53]_i_1 
       (.I0(in1[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[54]_i_1 
       (.I0(in1[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[55]_i_1 
       (.I0(in1[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[56]_i_1 
       (.I0(in1[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[57]_i_1 
       (.I0(in1[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[58]_i_1 
       (.I0(in1[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[59]_i_1 
       (.I0(in1[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[5]_i_1 
       (.I0(in1[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[60]_i_1 
       (.I0(in1[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[61]_i_1 
       (.I0(in1[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[62]_i_1 
       (.I0(in1[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in1_reg0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_in1[63]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_in1[31]_i_3_n_2 ),
        .O(\int_in1[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[63]_i_2 
       (.I0(in1[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[6]_i_1 
       (.I0(in1[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[7]_i_1 
       (.I0(in1[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[8]_i_1 
       (.I0(in1[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in1[9]_i_1 
       (.I0(in1[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[0]),
        .Q(\int_in1_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[10]),
        .Q(in1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[11]),
        .Q(in1[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[12]),
        .Q(in1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[13]),
        .Q(in1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[14]),
        .Q(in1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[15]),
        .Q(in1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[16]),
        .Q(in1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[17]),
        .Q(in1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[18]),
        .Q(in1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[19]),
        .Q(in1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[1]),
        .Q(\int_in1_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[20]),
        .Q(in1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[21]),
        .Q(in1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[22]),
        .Q(in1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[23]),
        .Q(in1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[24]),
        .Q(in1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[25]),
        .Q(in1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[26]),
        .Q(in1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[27]),
        .Q(in1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[28]),
        .Q(in1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[29]),
        .Q(in1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[2]),
        .Q(in1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[30]),
        .Q(in1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[31]),
        .Q(in1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[32] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[0]),
        .Q(in1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[33] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[1]),
        .Q(in1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[34] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[2]),
        .Q(in1[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[35] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[3]),
        .Q(in1[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[36] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[4]),
        .Q(in1[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[37] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[5]),
        .Q(in1[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[38] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[6]),
        .Q(in1[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[39] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[7]),
        .Q(in1[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[3]),
        .Q(in1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[40] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[8]),
        .Q(in1[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[41] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[9]),
        .Q(in1[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[42] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[10]),
        .Q(in1[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[43] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[11]),
        .Q(in1[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[44] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[12]),
        .Q(in1[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[45] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[13]),
        .Q(in1[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[46] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[14]),
        .Q(in1[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[47] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[15]),
        .Q(in1[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[48] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[16]),
        .Q(in1[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[49] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[17]),
        .Q(in1[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[4]),
        .Q(in1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[50] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[18]),
        .Q(in1[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[51] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[19]),
        .Q(in1[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[52] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[20]),
        .Q(in1[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[53] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[21]),
        .Q(in1[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[54] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[22]),
        .Q(in1[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[55] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[23]),
        .Q(in1[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[56] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[24]),
        .Q(in1[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[57] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[25]),
        .Q(in1[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[58] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[26]),
        .Q(in1[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[59] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[27]),
        .Q(in1[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[5]),
        .Q(in1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[60] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[28]),
        .Q(in1[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[61] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[29]),
        .Q(in1[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[62] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[30]),
        .Q(in1[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[63] 
       (.C(ap_clk),
        .CE(\int_in1[63]_i_1_n_2 ),
        .D(int_in1_reg0[31]),
        .Q(in1[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[6]),
        .Q(in1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[7]),
        .Q(in1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[8]),
        .Q(in1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_in1[31]_i_1_n_2 ),
        .D(int_in1_reg06_out[9]),
        .Q(in1[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[0]_i_1 
       (.I0(\int_in2_reg_n_2_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[10]_i_1 
       (.I0(in2[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[11]_i_1 
       (.I0(in2[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[12]_i_1 
       (.I0(in2[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[13]_i_1 
       (.I0(in2[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[14]_i_1 
       (.I0(in2[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[15]_i_1 
       (.I0(in2[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[16]_i_1 
       (.I0(in2[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[17]_i_1 
       (.I0(in2[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[18]_i_1 
       (.I0(in2[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[19]_i_1 
       (.I0(in2[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[1]_i_1 
       (.I0(\int_in2_reg_n_2_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[20]_i_1 
       (.I0(in2[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[21]_i_1 
       (.I0(in2[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[22]_i_1 
       (.I0(in2[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[23]_i_1 
       (.I0(in2[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[24]_i_1 
       (.I0(in2[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[25]_i_1 
       (.I0(in2[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[26]_i_1 
       (.I0(in2[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[27]_i_1 
       (.I0(in2[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[28]_i_1 
       (.I0(in2[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[29]_i_1 
       (.I0(in2[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[2]_i_1 
       (.I0(in2[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[30]_i_1 
       (.I0(in2[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg03_out[30]));
  LUT3 #(
    .INIT(8'h80)) 
    \int_in2[31]_i_1 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_in1[31]_i_3_n_2 ),
        .O(\int_in2[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[31]_i_2 
       (.I0(in2[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[32]_i_1 
       (.I0(in2[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_in2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[33]_i_1 
       (.I0(in2[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_in2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[34]_i_1 
       (.I0(in2[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_in2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[35]_i_1 
       (.I0(in2[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[36]_i_1 
       (.I0(in2[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[37]_i_1 
       (.I0(in2[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[38]_i_1 
       (.I0(in2[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[39]_i_1 
       (.I0(in2[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[3]_i_1 
       (.I0(in2[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_in2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[40]_i_1 
       (.I0(in2[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[41]_i_1 
       (.I0(in2[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[42]_i_1 
       (.I0(in2[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_in2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[43]_i_1 
       (.I0(in2[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_in2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[44]_i_1 
       (.I0(in2[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_in2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[45]_i_1 
       (.I0(in2[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_in2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[46]_i_1 
       (.I0(in2[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_in2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[47]_i_1 
       (.I0(in2[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_in2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[48]_i_1 
       (.I0(in2[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_in2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[49]_i_1 
       (.I0(in2[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_in2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[4]_i_1 
       (.I0(in2[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_in2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[50]_i_1 
       (.I0(in2[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_in2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[51]_i_1 
       (.I0(in2[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_in2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[52]_i_1 
       (.I0(in2[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_in2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[53]_i_1 
       (.I0(in2[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_in2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[54]_i_1 
       (.I0(in2[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_in2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[55]_i_1 
       (.I0(in2[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_in2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[56]_i_1 
       (.I0(in2[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_in2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[57]_i_1 
       (.I0(in2[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_in2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[58]_i_1 
       (.I0(in2[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_in2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[59]_i_1 
       (.I0(in2[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_in2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[5]_i_1 
       (.I0(in2[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_in2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[60]_i_1 
       (.I0(in2[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_in2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[61]_i_1 
       (.I0(in2[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_in2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[62]_i_1 
       (.I0(in2[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_in2_reg0[30]));
  LUT4 #(
    .INIT(16'h0400)) 
    \int_in2[63]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[3] ),
        .I3(\int_ier[5]_i_2_n_2 ),
        .O(\int_in2[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[63]_i_2 
       (.I0(in2[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_in2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[6]_i_1 
       (.I0(in2[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_in2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[7]_i_1 
       (.I0(in2[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_in2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[8]_i_1 
       (.I0(in2[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_in2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_in2[9]_i_1 
       (.I0(in2[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_in2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[0]),
        .Q(\int_in2_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[10]),
        .Q(in2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[11]),
        .Q(in2[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[12]),
        .Q(in2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[13]),
        .Q(in2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[14]),
        .Q(in2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[15]),
        .Q(in2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[16]),
        .Q(in2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[17]),
        .Q(in2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[18]),
        .Q(in2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[19]),
        .Q(in2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[1]),
        .Q(\int_in2_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[20]),
        .Q(in2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[21]),
        .Q(in2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[22]),
        .Q(in2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[23]),
        .Q(in2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[24]),
        .Q(in2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[25]),
        .Q(in2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[26]),
        .Q(in2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[27]),
        .Q(in2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[28]),
        .Q(in2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[29]),
        .Q(in2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[2]),
        .Q(in2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[30]),
        .Q(in2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[31]),
        .Q(in2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[32] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[0]),
        .Q(in2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[33] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[1]),
        .Q(in2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[34] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[2]),
        .Q(in2[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[35] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[3]),
        .Q(in2[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[36] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[4]),
        .Q(in2[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[37] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[5]),
        .Q(in2[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[38] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[6]),
        .Q(in2[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[39] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[7]),
        .Q(in2[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[3]),
        .Q(in2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[40] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[8]),
        .Q(in2[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[41] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[9]),
        .Q(in2[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[42] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[10]),
        .Q(in2[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[43] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[11]),
        .Q(in2[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[44] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[12]),
        .Q(in2[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[45] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[13]),
        .Q(in2[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[46] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[14]),
        .Q(in2[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[47] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[15]),
        .Q(in2[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[48] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[16]),
        .Q(in2[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[49] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[17]),
        .Q(in2[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[4]),
        .Q(in2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[50] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[18]),
        .Q(in2[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[51] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[19]),
        .Q(in2[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[52] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[20]),
        .Q(in2[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[53] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[21]),
        .Q(in2[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[54] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[22]),
        .Q(in2[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[55] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[23]),
        .Q(in2[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[56] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[24]),
        .Q(in2[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[57] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[25]),
        .Q(in2[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[58] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[26]),
        .Q(in2[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[59] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[27]),
        .Q(in2[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[5]),
        .Q(in2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[60] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[28]),
        .Q(in2[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[61] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[29]),
        .Q(in2[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[62] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[30]),
        .Q(in2[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[63] 
       (.C(ap_clk),
        .CE(\int_in2[63]_i_1_n_2 ),
        .D(int_in2_reg0[31]),
        .Q(in2[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[6]),
        .Q(in2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[7]),
        .Q(in2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[8]),
        .Q(in2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_in2[31]_i_1_n_2 ),
        .D(int_in2_reg03_out[9]),
        .Q(in2[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7F7F777F8F8F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_2_[0] ),
        .I3(store_result_U0_ap_ready),
        .I4(ap_done_reg),
        .I5(\int_isr_reg_n_2_[0] ),
        .O(\int_isr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_2_[3] ),
        .I1(\waddr_reg_n_2_[2] ),
        .I2(\int_ier[5]_i_2_n_2 ),
        .I3(\waddr_reg_n_2_[5] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(p_0_in6_in),
        .I3(ap_sync_ready),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\int_isr[5]_i_2_n_2 ),
        .I4(\int_isr_reg_n_2_[5] ),
        .O(\int_isr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_isr[5]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\int_ier[5]_i_2_n_2 ),
        .O(\int_isr[5]_i_2_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_2 ),
        .Q(p_1_in1_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_2 ),
        .Q(\int_isr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[0]_i_1 
       (.I0(\int_out_r_reg_n_2_[0] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[10]_i_1 
       (.I0(in[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[11]_i_1 
       (.I0(in[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[12]_i_1 
       (.I0(in[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[13]_i_1 
       (.I0(in[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[14]_i_1 
       (.I0(in[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[15]_i_1 
       (.I0(in[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[16]_i_1 
       (.I0(in[14]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[17]_i_1 
       (.I0(in[15]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[18]_i_1 
       (.I0(in[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[19]_i_1 
       (.I0(in[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[1]_i_1 
       (.I0(\int_out_r_reg_n_2_[1] ),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[20]_i_1 
       (.I0(in[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[21]_i_1 
       (.I0(in[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[22]_i_1 
       (.I0(in[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[23]_i_1 
       (.I0(in[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[24]_i_1 
       (.I0(in[22]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[25]_i_1 
       (.I0(in[23]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[26]_i_1 
       (.I0(in[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[27]_i_1 
       (.I0(in[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[28]_i_1 
       (.I0(in[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[29]_i_1 
       (.I0(in[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[2]_i_1 
       (.I0(in[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[30]_i_1 
       (.I0(in[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg01_out[30]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_out_r[31]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\int_ier[5]_i_2_n_2 ),
        .O(\int_out_r[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[31]_i_2 
       (.I0(in[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[32]_i_1 
       (.I0(in[30]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_out_r_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[33]_i_1 
       (.I0(in[31]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_out_r_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[34]_i_1 
       (.I0(in[32]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_out_r_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[35]_i_1 
       (.I0(in[33]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[36]_i_1 
       (.I0(in[34]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[37]_i_1 
       (.I0(in[35]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[38]_i_1 
       (.I0(in[36]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[39]_i_1 
       (.I0(in[37]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[3]_i_1 
       (.I0(in[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_out_r_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[40]_i_1 
       (.I0(in[38]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[41]_i_1 
       (.I0(in[39]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[42]_i_1 
       (.I0(in[40]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_out_r_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[43]_i_1 
       (.I0(in[41]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_out_r_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[44]_i_1 
       (.I0(in[42]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_out_r_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[45]_i_1 
       (.I0(in[43]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_out_r_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[46]_i_1 
       (.I0(in[44]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_out_r_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[47]_i_1 
       (.I0(in[45]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_out_r_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[48]_i_1 
       (.I0(in[46]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_out_r_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[49]_i_1 
       (.I0(in[47]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_out_r_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[4]_i_1 
       (.I0(in[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_out_r_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[50]_i_1 
       (.I0(in[48]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_out_r_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[51]_i_1 
       (.I0(in[49]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_out_r_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[52]_i_1 
       (.I0(in[50]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_out_r_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[53]_i_1 
       (.I0(in[51]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_out_r_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[54]_i_1 
       (.I0(in[52]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_out_r_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[55]_i_1 
       (.I0(in[53]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_out_r_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[56]_i_1 
       (.I0(in[54]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_out_r_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[57]_i_1 
       (.I0(in[55]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_out_r_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[58]_i_1 
       (.I0(in[56]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_out_r_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[59]_i_1 
       (.I0(in[57]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_out_r_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[5]_i_1 
       (.I0(in[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_out_r_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[60]_i_1 
       (.I0(in[58]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_out_r_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[61]_i_1 
       (.I0(in[59]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_out_r_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[62]_i_1 
       (.I0(in[60]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_out_r_reg0[30]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_out_r[63]_i_1 
       (.I0(\waddr_reg_n_2_[2] ),
        .I1(\waddr_reg_n_2_[3] ),
        .I2(\waddr_reg_n_2_[5] ),
        .I3(\int_ier[5]_i_2_n_2 ),
        .O(\int_out_r[63]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[63]_i_2 
       (.I0(in[61]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_out_r_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[6]_i_1 
       (.I0(in[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_out_r_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[7]_i_1 
       (.I0(in[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_out_r_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[8]_i_1 
       (.I0(in[6]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_out_r_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_out_r[9]_i_1 
       (.I0(in[7]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_out_r_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[0]),
        .Q(\int_out_r_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[1]),
        .Q(\int_out_r_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[0]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[1]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[2]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[3]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[4]),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[5]),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[6]),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[7]),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[8]),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[9]),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[10]),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[11]),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[12]),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[13]),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[14]),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[15]),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[16]),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[17]),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[18]),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[19]),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[20]),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[21]),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[22]),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[23]),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[24]),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[25]),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[26]),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[27]),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[28]),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[29]),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[30]),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_out_r[63]_i_1_n_2 ),
        .D(int_out_r_reg0[31]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_r[31]_i_1_n_2 ),
        .D(int_out_r_reg01_out[9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[0]),
        .O(int_size0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[10]_i_1 
       (.I0(Q[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[10]),
        .O(int_size0[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[11]_i_1 
       (.I0(Q[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[11]),
        .O(int_size0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[12]_i_1 
       (.I0(Q[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[12]),
        .O(int_size0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[13]_i_1 
       (.I0(Q[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[13]),
        .O(int_size0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[14]_i_1 
       (.I0(Q[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[14]),
        .O(int_size0[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[15]_i_1 
       (.I0(Q[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[15]),
        .O(int_size0[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[16]_i_1 
       (.I0(Q[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[16]),
        .O(int_size0[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[17]_i_1 
       (.I0(Q[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[17]),
        .O(int_size0[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[18]_i_1 
       (.I0(Q[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[18]),
        .O(int_size0[18]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[19]_i_1 
       (.I0(Q[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[19]),
        .O(int_size0[19]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[1]),
        .O(int_size0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[20]_i_1 
       (.I0(Q[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[20]),
        .O(int_size0[20]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[21]_i_1 
       (.I0(Q[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[21]),
        .O(int_size0[21]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[22]_i_1 
       (.I0(Q[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[22]),
        .O(int_size0[22]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[23]_i_1 
       (.I0(Q[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(s_axi_control_WDATA[23]),
        .O(int_size0[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[24]_i_1 
       (.I0(Q[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[24]),
        .O(int_size0[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[25]_i_1 
       (.I0(Q[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[25]),
        .O(int_size0[25]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[26]_i_1 
       (.I0(Q[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[26]),
        .O(int_size0[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[27]_i_1 
       (.I0(Q[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[27]),
        .O(int_size0[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[28]_i_1 
       (.I0(Q[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[28]),
        .O(int_size0[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[29]_i_1 
       (.I0(Q[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[29]),
        .O(int_size0[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[2]),
        .O(int_size0[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[30]_i_1 
       (.I0(Q[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[30]),
        .O(int_size0[30]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \int_size[31]_i_1 
       (.I0(\waddr_reg_n_2_[4] ),
        .I1(\waddr_reg_n_2_[5] ),
        .I2(\waddr_reg_n_2_[2] ),
        .I3(\waddr_reg_n_2_[3] ),
        .I4(\int_size[31]_i_3_n_2 ),
        .O(\int_size[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[31]_i_2 
       (.I0(Q[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(s_axi_control_WDATA[31]),
        .O(int_size0[31]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \int_size[31]_i_3 
       (.I0(\waddr_reg_n_2_[1] ),
        .I1(\waddr_reg_n_2_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .O(\int_size[31]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[3]),
        .O(int_size0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[4]),
        .O(int_size0[4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[5]),
        .O(int_size0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[6]),
        .O(int_size0[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(s_axi_control_WDATA[7]),
        .O(int_size0[7]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[8]),
        .O(int_size0[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_size[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(s_axi_control_WDATA[9]),
        .O(int_size0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[0] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[10] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[11] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[12] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[13] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[14] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[15] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[16] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[17] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[18] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[19] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[1] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[20] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[21] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[22] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[23] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[24] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[25] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[26] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[27] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[28] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[29] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[2] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[30] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[31] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[3] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[4] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[5] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[6] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[7] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[8] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_size_reg[9] 
       (.C(ap_clk),
        .CE(\int_size[31]_i_1_n_2 ),
        .D(int_size0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(task_ap_done),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFE00)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_2_[0] ),
        .I1(p_1_in1_in),
        .I2(\int_isr_reg_n_2_[5] ),
        .I3(int_gie_reg_n_2),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBBBFFFFF)) 
    \mOutPtr[2]_i_3__0 
       (.I0(ap_sync_reg_entry_proc_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_store_result_U0_full_n),
        .I4(out_r_c_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \rdata[0]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[0]),
        .I2(\rdata[0]_i_2_n_2 ),
        .I3(\rdata[0]_i_3_n_2 ),
        .I4(\rdata[0]_i_4_n_2 ),
        .I5(\rdata[0]_i_5_n_2 ),
        .O(\rdata[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[0]_i_2 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[30]),
        .I4(\int_out_r_reg_n_2_[0] ),
        .I5(in2[30]),
        .O(\rdata[0]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_4 
       (.I0(int_gie_reg_n_2),
        .I1(\int_isr_reg_n_2_[0] ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .I5(\int_ier_reg_n_2_[0] ),
        .O(\rdata[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[0]_i_5 
       (.I0(\rdata[31]_i_8_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_2_[0] ),
        .I4(in1[30]),
        .I5(\int_in1_reg_n_2_[0] ),
        .O(\rdata[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[10]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[10]_i_2_n_2 ),
        .I4(\rdata[10]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[10]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[10]_i_2 
       (.I0(in2[40]),
        .I1(in[8]),
        .I2(in[40]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[10]_i_3 
       (.I0(in1[8]),
        .I1(in1[40]),
        .I2(in2[8]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[10]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[11]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[11]_i_2_n_2 ),
        .I4(\rdata[11]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[11]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[11]_i_2 
       (.I0(in2[41]),
        .I1(in[9]),
        .I2(in[41]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[11]_i_3 
       (.I0(in1[9]),
        .I1(in1[41]),
        .I2(in2[9]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[11]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[12]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[12]_i_2_n_2 ),
        .I4(\rdata[12]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[12]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[12]_i_2 
       (.I0(in2[42]),
        .I1(in[10]),
        .I2(in[42]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[12]_i_3 
       (.I0(in1[10]),
        .I1(in1[42]),
        .I2(in2[10]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[12]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[13]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[13]_i_2_n_2 ),
        .I4(\rdata[13]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[13]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[13]_i_2 
       (.I0(in2[43]),
        .I1(in[11]),
        .I2(in[43]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[13]_i_3 
       (.I0(in1[11]),
        .I1(in1[43]),
        .I2(in2[11]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[13]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[14]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[14]_i_2_n_2 ),
        .I4(\rdata[14]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[14]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[14]_i_2 
       (.I0(in2[44]),
        .I1(in[12]),
        .I2(in[44]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[14]_i_3 
       (.I0(in1[12]),
        .I1(in1[44]),
        .I2(in2[12]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[14]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[15]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[15]_i_2_n_2 ),
        .I4(\rdata[15]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[15]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[15]_i_2 
       (.I0(in2[45]),
        .I1(in[13]),
        .I2(in[45]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[15]_i_3 
       (.I0(in1[13]),
        .I1(in1[45]),
        .I2(in2[13]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[15]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[16]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[16]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[16]_i_2_n_2 ),
        .I4(\rdata[16]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[16]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[16]_i_2 
       (.I0(in2[46]),
        .I1(in[14]),
        .I2(in[46]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[16]_i_3 
       (.I0(in1[14]),
        .I1(in1[46]),
        .I2(in2[14]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[16]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[17]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[17]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[17]_i_2_n_2 ),
        .I4(\rdata[17]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[17]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[17]_i_2 
       (.I0(in2[47]),
        .I1(in[15]),
        .I2(in[47]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[17]_i_3 
       (.I0(in1[15]),
        .I1(in1[47]),
        .I2(in2[15]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[17]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[18]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[18]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[18]_i_2_n_2 ),
        .I4(\rdata[18]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[18]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[18]_i_2 
       (.I0(in2[48]),
        .I1(in[16]),
        .I2(in[48]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[18]_i_3 
       (.I0(in1[16]),
        .I1(in1[48]),
        .I2(in2[16]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[18]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[19]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[19]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[19]_i_2_n_2 ),
        .I4(\rdata[19]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[19]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[19]_i_2 
       (.I0(in2[49]),
        .I1(in[17]),
        .I2(in[49]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[19]_i_3 
       (.I0(in1[17]),
        .I1(in1[49]),
        .I2(in2[17]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[19]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \rdata[1]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[1]),
        .I2(\rdata[1]_i_2_n_2 ),
        .I3(\rdata[1]_i_3_n_2 ),
        .I4(\rdata[1]_i_4_n_2 ),
        .O(\rdata[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_2 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[31]),
        .I4(\int_out_r_reg_n_2_[1] ),
        .I5(in2[31]),
        .O(\rdata[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[1]_i_3 
       (.I0(\rdata[0]_i_3_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(p_1_in1_in),
        .I4(p_0_in6_in),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8A0A820288088000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[31]_i_8_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_in2_reg_n_2_[1] ),
        .I4(in1[31]),
        .I5(\int_in1_reg_n_2_[1] ),
        .O(\rdata[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[20]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[20]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[20]_i_2_n_2 ),
        .I4(\rdata[20]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[20]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[20]_i_2 
       (.I0(in2[50]),
        .I1(in[18]),
        .I2(in[50]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[20]_i_3 
       (.I0(in1[18]),
        .I1(in1[50]),
        .I2(in2[18]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[20]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[21]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[21]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[21]_i_2_n_2 ),
        .I4(\rdata[21]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[21]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[21]_i_2 
       (.I0(in2[51]),
        .I1(in[19]),
        .I2(in[51]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[21]_i_3 
       (.I0(in1[19]),
        .I1(in1[51]),
        .I2(in2[19]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[21]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[22]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[22]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[22]_i_2_n_2 ),
        .I4(\rdata[22]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[22]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[22]_i_2 
       (.I0(in2[52]),
        .I1(in[20]),
        .I2(in[52]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[22]_i_3 
       (.I0(in1[20]),
        .I1(in1[52]),
        .I2(in2[20]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[22]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[23]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[23]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[23]_i_2_n_2 ),
        .I4(\rdata[23]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[23]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[23]_i_2 
       (.I0(in2[53]),
        .I1(in[21]),
        .I2(in[53]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[23]_i_3 
       (.I0(in1[21]),
        .I1(in1[53]),
        .I2(in2[21]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[23]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[24]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[24]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[24]_i_2_n_2 ),
        .I4(\rdata[24]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[24]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[24]_i_2 
       (.I0(in2[54]),
        .I1(in[22]),
        .I2(in[54]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[24]_i_3 
       (.I0(in1[22]),
        .I1(in1[54]),
        .I2(in2[22]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[24]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[25]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[25]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[25]_i_2_n_2 ),
        .I4(\rdata[25]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[25]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[25]_i_2 
       (.I0(in2[55]),
        .I1(in[23]),
        .I2(in[55]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[25]_i_3 
       (.I0(in1[23]),
        .I1(in1[55]),
        .I2(in2[23]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[25]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[26]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[26]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[26]_i_2_n_2 ),
        .I4(\rdata[26]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[26]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[26]_i_2 
       (.I0(in2[56]),
        .I1(in[24]),
        .I2(in[56]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[26]_i_3 
       (.I0(in1[24]),
        .I1(in1[56]),
        .I2(in2[24]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[26]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[27]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[27]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[27]_i_2_n_2 ),
        .I4(\rdata[27]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[27]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[27]_i_2 
       (.I0(in2[57]),
        .I1(in[25]),
        .I2(in[57]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[27]_i_3 
       (.I0(in1[25]),
        .I1(in1[57]),
        .I2(in2[25]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[27]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[28]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[28]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[28]_i_2_n_2 ),
        .I4(\rdata[28]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[28]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[28]_i_2 
       (.I0(in2[58]),
        .I1(in[26]),
        .I2(in[58]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[28]_i_3 
       (.I0(in1[26]),
        .I1(in1[58]),
        .I2(in2[26]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[28]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[29]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[29]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[29]_i_2_n_2 ),
        .I4(\rdata[29]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[29]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[29]_i_2 
       (.I0(in2[59]),
        .I1(in[27]),
        .I2(in[59]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[29]_i_3 
       (.I0(in1[27]),
        .I1(in1[59]),
        .I2(in2[27]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[29]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF020202)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_2 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(Q[2]),
        .I5(\rdata[2]_i_3_n_2 ),
        .O(\rdata[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_7_in[2]),
        .I3(\int_ier_reg_n_2_[2] ),
        .I4(\rdata[5]_i_4_n_2 ),
        .I5(\rdata[2]_i_4_n_2 ),
        .O(\rdata[2]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[2]_i_3 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[32]),
        .I4(in[0]),
        .I5(in2[32]),
        .O(\rdata[2]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[2]_i_4 
       (.I0(in1[0]),
        .I1(in1[32]),
        .I2(in2[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[30]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[30]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[30]_i_2_n_2 ),
        .I4(\rdata[30]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[30]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[30]_i_2 
       (.I0(in2[60]),
        .I1(in[28]),
        .I2(in[60]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[30]_i_3 
       (.I0(in1[28]),
        .I1(in1[60]),
        .I2(in2[28]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[30]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[31]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[31]_i_6_n_2 ),
        .I4(\rdata[31]_i_7_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[31]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[31]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[4]),
        .O(\rdata[31]_i_5_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[31]_i_6 
       (.I0(in2[61]),
        .I1(in[29]),
        .I2(in[61]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[31]_i_7 
       (.I0(in1[29]),
        .I1(in1[61]),
        .I2(in2[29]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_8 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF020202)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_2 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(Q[3]),
        .I5(\rdata[3]_i_3_n_2 ),
        .O(\rdata[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(int_ap_ready__0),
        .I3(\int_ier_reg_n_2_[3] ),
        .I4(\rdata[5]_i_4_n_2 ),
        .I5(\rdata[3]_i_4_n_2 ),
        .O(\rdata[3]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[3]_i_3 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[33]),
        .I4(in[1]),
        .I5(in2[33]),
        .O(\rdata[3]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[3]_i_4 
       (.I0(in1[1]),
        .I1(in1[33]),
        .I2(in2[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF020202)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_2 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(Q[4]),
        .I5(\rdata[4]_i_3_n_2 ),
        .O(\rdata[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFF321000003210)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_7_in[4]),
        .I3(\int_ier_reg_n_2_[4] ),
        .I4(\rdata[5]_i_4_n_2 ),
        .I5(\rdata[4]_i_4_n_2 ),
        .O(\rdata[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[4]_i_3 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[34]),
        .I4(in[2]),
        .I5(in2[34]),
        .O(\rdata[4]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[4]_i_4 
       (.I0(in1[2]),
        .I1(in1[34]),
        .I2(in2[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[4]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF020202)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_2 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(\rdata[31]_i_4_n_2 ),
        .I4(Q[5]),
        .I5(\rdata[5]_i_3_n_2 ),
        .O(\rdata[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFA8200000A820)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(p_0_in),
        .I3(\int_isr_reg_n_2_[5] ),
        .I4(\rdata[5]_i_4_n_2 ),
        .I5(\rdata[5]_i_5_n_2 ),
        .O(\rdata[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[5]_i_3 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[35]),
        .I4(in[3]),
        .I5(in2[35]),
        .O(\rdata[5]_i_3_n_2 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rdata[5]_i_4 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .O(\rdata[5]_i_4_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[5]_i_5 
       (.I0(in1[3]),
        .I1(in1[35]),
        .I2(in2[3]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[5]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[6]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[6]_i_2_n_2 ),
        .I4(\rdata[6]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[6]_i_2 
       (.I0(in2[36]),
        .I1(in[4]),
        .I2(in[36]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[6]_i_3 
       (.I0(in1[4]),
        .I1(in1[36]),
        .I2(in2[4]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[6]_i_3_n_2 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \rdata[7]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[7]),
        .I2(\rdata[7]_i_2_n_2 ),
        .I3(\rdata[7]_i_3_n_2 ),
        .O(\rdata[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA2228202A0208000)) 
    \rdata[7]_i_2 
       (.I0(\rdata[31]_i_5_n_2 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(in[37]),
        .I4(in[5]),
        .I5(in2[37]),
        .O(\rdata[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h00000A0C00000A00)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_4_n_2 ),
        .I1(\rdata[7]_i_5_n_2 ),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(p_7_in[7]),
        .O(\rdata[7]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[7]_i_4 
       (.I0(in1[5]),
        .I1(in1[37]),
        .I2(in2[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[7]_i_5 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[8]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[8]_i_2_n_2 ),
        .I4(\rdata[8]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[8]_i_2 
       (.I0(in2[38]),
        .I1(in[6]),
        .I2(in[38]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[8]_i_3 
       (.I0(in1[6]),
        .I1(in1[38]),
        .I2(in2[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_1 
       (.I0(\rdata[31]_i_4_n_2 ),
        .I1(Q[9]),
        .I2(\rdata[31]_i_5_n_2 ),
        .I3(\rdata[9]_i_2_n_2 ),
        .I4(\rdata[9]_i_3_n_2 ),
        .I5(\rdata[31]_i_8_n_2 ),
        .O(\rdata[9]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF000CCAA)) 
    \rdata[9]_i_2 
       (.I0(in2[39]),
        .I1(in[7]),
        .I2(in[39]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_2_n_2 ));
  LUT5 #(
    .INIT(32'hF0CC00AA)) 
    \rdata[9]_i_3 
       (.I0(in1[7]),
        .I1(in1[39]),
        .I2(in2[7]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .O(\rdata[9]_i_3_n_2 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_2 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_2 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_2 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_2_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_entry_proc
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S
   (in1_stream_full_n,
    in1_stream_empty_n,
    internal_full_n_reg_0,
    shiftReg_addr,
    Q,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    internal_full_n_reg_1,
    mOutPtr110_out,
    ap_rst_n_inv,
    internal_empty_n_reg_0,
    compute_add_U0_in2_stream_read,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][31] );
  output in1_stream_full_n;
  output in1_stream_empty_n;
  output internal_full_n_reg_0;
  output shiftReg_addr;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input internal_full_n_reg_1;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input internal_empty_n_reg_0;
  input compute_add_U0_in2_stream_read;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire compute_add_U0_in2_stream_read;
  wire in1_stream_empty_n;
  wire in1_stream_full_n;
  wire internal_empty_n_i_1__0_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_2 ;
  wire \mOutPtr[1]_i_2__0_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_9 U_krnl_vadd_fifo_w32_d2_S_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln80_reg_117[31]_i_19 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2
       (.I0(in1_stream_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000DDDDDD5D)) 
    internal_empty_n_i_1__0
       (.I0(internal_empty_n_reg_0),
        .I1(in1_stream_empty_n),
        .I2(compute_add_U0_in2_stream_read),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_2),
        .Q(in1_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_reg_1),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(in1_stream_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_2),
        .Q(in1_stream_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_0
   (in2_stream_full_n,
    in2_stream_empty_n,
    internal_full_n_reg_0,
    in2_stream_dout,
    Q,
    \SRL_SIG_reg[0][31] ,
    shiftReg_addr,
    ap_clk,
    ap_enable_reg_pp0_iter2,
    internal_full_n_reg_1,
    mOutPtr110_out,
    ap_rst_n_inv,
    internal_empty_n_reg_0,
    compute_add_U0_in2_stream_read,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][31]_0 );
  output in2_stream_full_n;
  output in2_stream_empty_n;
  output internal_full_n_reg_0;
  output [30:0]in2_stream_dout;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output shiftReg_addr;
  input ap_clk;
  input ap_enable_reg_pp0_iter2;
  input internal_full_n_reg_1;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input internal_empty_n_reg_0;
  input compute_add_U0_in2_stream_read;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire compute_add_U0_in2_stream_read;
  wire [30:0]in2_stream_dout;
  wire in2_stream_empty_n;
  wire in2_stream_full_n;
  wire internal_empty_n_i_1__1_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__1_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_2__1_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_8 U_krnl_vadd_fifo_w32_d2_S_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\add_ln80_reg_117_reg[7] ({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .in2_stream_dout(in2_stream_dout));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln80_reg_117[31]_i_18 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__0
       (.I0(in2_stream_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000DDDDDD5D)) 
    internal_empty_n_i_1__1
       (.I0(internal_empty_n_reg_0),
        .I1(in2_stream_empty_n),
        .I2(compute_add_U0_in2_stream_read),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_2),
        .Q(in2_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n_reg_1),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(in2_stream_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_2),
        .Q(in2_stream_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__1_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_1
   (out_stream_full_n,
    out_stream_empty_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    mOutPtr110_out,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][31] );
  output out_stream_full_n;
  output out_stream_empty_n;
  output [31:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_2;
  wire internal_full_n_i_1__3_n_2;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_2__3_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire out_stream_empty_n;
  wire out_stream_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_5 U_krnl_vadd_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h00000000AEAEAE0E)) 
    internal_empty_n_i_1__3
       (.I0(out_stream_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_2),
        .Q(out_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(out_stream_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_2),
        .Q(out_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_2
   (size_c11_full_n,
    size_c11_empty_n,
    D,
    ap_clk,
    compute_add_U0_ap_start,
    size_c_full_n,
    Q,
    mOutPtr110_out,
    ap_rst_n_inv,
    internal_empty_n_reg_0,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][31] );
  output size_c11_full_n;
  output size_c11_empty_n;
  output [31:0]D;
  input ap_clk;
  input compute_add_U0_ap_start;
  input size_c_full_n;
  input [0:0]Q;
  input mOutPtr110_out;
  input ap_rst_n_inv;
  input internal_empty_n_reg_0;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire compute_add_U0_ap_start;
  wire compute_add_U0_size_c_write;
  wire internal_empty_n_i_1_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_2;
  wire internal_full_n_i_2__0_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_2 ;
  wire \mOutPtr[1]_i_2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire size_c11_empty_n;
  wire size_c11_full_n;
  wire size_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_4 U_krnl_vadd_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'h00000000DDDDDD5D)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(size_c11_empty_n),
        .I2(compute_add_U0_size_c_write),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_empty_n_i_2__0
       (.I0(size_c11_empty_n),
        .I1(compute_add_U0_ap_start),
        .I2(size_c_full_n),
        .I3(Q),
        .O(compute_add_U0_size_c_write));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_2),
        .Q(size_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__0_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(size_c11_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__0
       (.I0(size_c11_empty_n),
        .I1(compute_add_U0_ap_start),
        .I2(size_c_full_n),
        .I3(Q),
        .I4(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_2),
        .Q(size_c11_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_3
   (size_c_full_n,
    size_c_empty_n,
    E,
    CO,
    D,
    ap_clk,
    Q,
    \SRL_SIG_reg[1][0] ,
    compute_add_U0_ap_start,
    size_c11_empty_n,
    store_result_U0_out_r_read,
    ap_rst_n_inv,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][31] );
  output size_c_full_n;
  output size_c_empty_n;
  output [0:0]E;
  output [0:0]CO;
  output [31:0]D;
  input ap_clk;
  input [0:0]Q;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input compute_add_U0_ap_start;
  input size_c11_empty_n;
  input store_result_U0_out_r_read;
  input ap_rst_n_inv;
  input internal_empty_n_reg_0;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire compute_add_U0_ap_start;
  wire internal_empty_n_i_1__2_n_2;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_2;
  wire internal_full_n_i_2__4_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_2 ;
  wire \mOutPtr[1]_i_1__4_n_2 ;
  wire \mOutPtr[1]_i_2__2_n_2 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire size_c11_empty_n;
  wire size_c_empty_n;
  wire size_c_full_n;
  wire store_result_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg U_krnl_vadd_fifo_w32_d2_S_ram
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (size_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .compute_add_U0_ap_start(compute_add_U0_ap_start),
        .size_c11_empty_n(size_c11_empty_n),
        .\size_read_reg_108_reg[0] ({\mOutPtr_reg_n_2_[1] ,\mOutPtr_reg_n_2_[0] }));
  LUT6 #(
    .INIT(64'h00000000DDDDDD5D)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n_reg_0),
        .I1(size_c_empty_n),
        .I2(store_result_U0_out_r_read),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_2),
        .Q(size_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n_i_2__4_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(size_c_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    internal_full_n_i_2__4
       (.I0(size_c_empty_n),
        .I1(store_result_U0_out_r_read),
        .I2(size_c_full_n),
        .I3(size_c11_empty_n),
        .I4(compute_add_U0_ap_start),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_2),
        .Q(size_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_2 ));
  LUT6 #(
    .INIT(64'h7FFF800080008000)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(compute_add_U0_ap_start),
        .I2(size_c11_empty_n),
        .I3(size_c_full_n),
        .I4(store_result_U0_out_r_read),
        .I5(size_c_empty_n),
        .O(\mOutPtr[1]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_2 ));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    \mOutPtr[1]_i_4__2 
       (.I0(store_result_U0_out_r_read),
        .I1(size_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(compute_add_U0_ap_start),
        .I4(size_c11_empty_n),
        .I5(size_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_2 ),
        .D(\mOutPtr[0]_i_1__5_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__4_n_2 ),
        .D(\mOutPtr[1]_i_2__2_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg
   (E,
    CO,
    D,
    Q,
    \size_read_reg_108_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    size_c11_empty_n,
    compute_add_U0_ap_start,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [0:0]E;
  output [0:0]CO;
  output [31:0]D;
  input [0:0]Q;
  input [1:0]\size_read_reg_108_reg[0] ;
  input \SRL_SIG_reg[1][0]_0 ;
  input size_c11_empty_n;
  input compute_add_U0_ap_start;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire compute_add_U0_ap_start;
  wire \icmp_ln86_reg_114[0]_i_10_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_11_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_12_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_13_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_14_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_15_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_16_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_17_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_18_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_19_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_20_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_21_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_22_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_23_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_24_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_25_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_26_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_27_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_28_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_29_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_30_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_31_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_32_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_33_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_34_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_3_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_4_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_5_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_6_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_7_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_8_n_2 ;
  wire \icmp_ln86_reg_114[0]_i_9_n_2 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_3 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_4 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_5 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_6 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_7 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_8 ;
  wire \icmp_ln86_reg_114_reg[0]_i_1_n_9 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_2 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_3 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_4 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_5 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_6 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_7 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_8 ;
  wire \icmp_ln86_reg_114_reg[0]_i_2_n_9 ;
  wire shiftReg_ce;
  wire size_c11_empty_n;
  wire [1:0]\size_read_reg_108_reg[0] ;
  wire [7:0]\NLW_icmp_ln86_reg_114_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln86_reg_114_reg[0]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(size_c11_empty_n),
        .I2(compute_add_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\icmp_ln86_reg_114[0]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \icmp_ln86_reg_114[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(\SRL_SIG_reg[1]_1 [31]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [30]),
        .I5(\SRL_SIG_reg[1]_1 [30]),
        .O(\icmp_ln86_reg_114[0]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [28]),
        .I5(\SRL_SIG_reg[0]_0 [28]),
        .O(\icmp_ln86_reg_114[0]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [26]),
        .I5(\SRL_SIG_reg[0]_0 [26]),
        .O(\icmp_ln86_reg_114[0]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [25]),
        .I5(\SRL_SIG_reg[0]_0 [25]),
        .O(\icmp_ln86_reg_114[0]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [23]),
        .I5(\SRL_SIG_reg[0]_0 [23]),
        .O(\icmp_ln86_reg_114[0]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [20]),
        .I5(\SRL_SIG_reg[0]_0 [20]),
        .O(\icmp_ln86_reg_114[0]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [19]),
        .I5(\SRL_SIG_reg[0]_0 [19]),
        .O(\icmp_ln86_reg_114[0]_i_17_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_18 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [17]),
        .I5(\SRL_SIG_reg[0]_0 [17]),
        .O(\icmp_ln86_reg_114[0]_i_18_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_19 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\icmp_ln86_reg_114[0]_i_19_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_20 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [13]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(\SRL_SIG_reg[1]_1 [12]),
        .O(\icmp_ln86_reg_114[0]_i_20_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(\SRL_SIG_reg[1]_1 [11]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\SRL_SIG_reg[1]_1 [10]),
        .O(\icmp_ln86_reg_114[0]_i_21_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_22 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\icmp_ln86_reg_114[0]_i_22_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_23 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(\SRL_SIG_reg[1]_1 [7]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\icmp_ln86_reg_114[0]_i_23_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_24 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(\SRL_SIG_reg[1]_1 [5]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\icmp_ln86_reg_114[0]_i_24_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_25 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\icmp_ln86_reg_114[0]_i_25_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_26 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(\SRL_SIG_reg[1]_1 [0]),
        .O(\icmp_ln86_reg_114[0]_i_26_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_27 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [14]),
        .I5(\SRL_SIG_reg[0]_0 [14]),
        .O(\icmp_ln86_reg_114[0]_i_27_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_28 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [13]),
        .I5(\SRL_SIG_reg[0]_0 [13]),
        .O(\icmp_ln86_reg_114[0]_i_28_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [11]),
        .I5(\SRL_SIG_reg[0]_0 [11]),
        .O(\icmp_ln86_reg_114[0]_i_29_n_2 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \icmp_ln86_reg_114[0]_i_3 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\icmp_ln86_reg_114[0]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [8]),
        .I5(\SRL_SIG_reg[0]_0 [8]),
        .O(\icmp_ln86_reg_114[0]_i_30_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_31 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [7]),
        .I5(\SRL_SIG_reg[0]_0 [7]),
        .O(\icmp_ln86_reg_114[0]_i_31_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_32 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [5]),
        .I5(\SRL_SIG_reg[0]_0 [5]),
        .O(\icmp_ln86_reg_114[0]_i_32_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_33 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [2]),
        .I5(\SRL_SIG_reg[0]_0 [2]),
        .O(\icmp_ln86_reg_114[0]_i_33_n_2 ));
  LUT6 #(
    .INIT(64'h0000005033033353)) 
    \icmp_ln86_reg_114[0]_i_34 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .I4(\SRL_SIG_reg[1]_1 [1]),
        .I5(\SRL_SIG_reg[0]_0 [1]),
        .O(\icmp_ln86_reg_114[0]_i_34_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\icmp_ln86_reg_114[0]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\icmp_ln86_reg_114[0]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(\SRL_SIG_reg[1]_1 [25]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [24]),
        .I5(\SRL_SIG_reg[1]_1 [24]),
        .O(\icmp_ln86_reg_114[0]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\icmp_ln86_reg_114[0]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\icmp_ln86_reg_114[0]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \icmp_ln86_reg_114[0]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(\size_read_reg_108_reg[0] [1]),
        .I3(\size_read_reg_108_reg[0] [0]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\icmp_ln86_reg_114[0]_i_9_n_2 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln86_reg_114_reg[0]_i_1 
       (.CI(\icmp_ln86_reg_114_reg[0]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({CO,\icmp_ln86_reg_114_reg[0]_i_1_n_3 ,\icmp_ln86_reg_114_reg[0]_i_1_n_4 ,\icmp_ln86_reg_114_reg[0]_i_1_n_5 ,\icmp_ln86_reg_114_reg[0]_i_1_n_6 ,\icmp_ln86_reg_114_reg[0]_i_1_n_7 ,\icmp_ln86_reg_114_reg[0]_i_1_n_8 ,\icmp_ln86_reg_114_reg[0]_i_1_n_9 }),
        .DI({\icmp_ln86_reg_114[0]_i_3_n_2 ,\icmp_ln86_reg_114[0]_i_4_n_2 ,\icmp_ln86_reg_114[0]_i_5_n_2 ,\icmp_ln86_reg_114[0]_i_6_n_2 ,\icmp_ln86_reg_114[0]_i_7_n_2 ,\icmp_ln86_reg_114[0]_i_8_n_2 ,\icmp_ln86_reg_114[0]_i_9_n_2 ,\icmp_ln86_reg_114[0]_i_10_n_2 }),
        .O(\NLW_icmp_ln86_reg_114_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln86_reg_114[0]_i_11_n_2 ,\icmp_ln86_reg_114[0]_i_12_n_2 ,\icmp_ln86_reg_114[0]_i_13_n_2 ,\icmp_ln86_reg_114[0]_i_14_n_2 ,\icmp_ln86_reg_114[0]_i_15_n_2 ,\icmp_ln86_reg_114[0]_i_16_n_2 ,\icmp_ln86_reg_114[0]_i_17_n_2 ,\icmp_ln86_reg_114[0]_i_18_n_2 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln86_reg_114_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln86_reg_114_reg[0]_i_2_n_2 ,\icmp_ln86_reg_114_reg[0]_i_2_n_3 ,\icmp_ln86_reg_114_reg[0]_i_2_n_4 ,\icmp_ln86_reg_114_reg[0]_i_2_n_5 ,\icmp_ln86_reg_114_reg[0]_i_2_n_6 ,\icmp_ln86_reg_114_reg[0]_i_2_n_7 ,\icmp_ln86_reg_114_reg[0]_i_2_n_8 ,\icmp_ln86_reg_114_reg[0]_i_2_n_9 }),
        .DI({\icmp_ln86_reg_114[0]_i_19_n_2 ,\icmp_ln86_reg_114[0]_i_20_n_2 ,\icmp_ln86_reg_114[0]_i_21_n_2 ,\icmp_ln86_reg_114[0]_i_22_n_2 ,\icmp_ln86_reg_114[0]_i_23_n_2 ,\icmp_ln86_reg_114[0]_i_24_n_2 ,\icmp_ln86_reg_114[0]_i_25_n_2 ,\icmp_ln86_reg_114[0]_i_26_n_2 }),
        .O(\NLW_icmp_ln86_reg_114_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln86_reg_114[0]_i_27_n_2 ,\icmp_ln86_reg_114[0]_i_28_n_2 ,\icmp_ln86_reg_114[0]_i_29_n_2 ,\icmp_ln86_reg_114[0]_i_30_n_2 ,\icmp_ln86_reg_114[0]_i_31_n_2 ,\icmp_ln86_reg_114[0]_i_32_n_2 ,\icmp_ln86_reg_114[0]_i_33_n_2 ,\icmp_ln86_reg_114[0]_i_34_n_2 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_108[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\size_read_reg_108_reg[0] [0]),
        .I3(\size_read_reg_108_reg[0] [1]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln86_1_reg_118[61]_i_1 
       (.I0(CO),
        .I1(Q),
        .O(E));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_4
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \size_read_reg_61[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_5
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_141[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_8
   (in2_stream_dout,
    Q,
    \SRL_SIG_reg[0][31]_0 ,
    \add_ln80_reg_117_reg[7] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [30:0]in2_stream_dout;
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]\add_ln80_reg_117_reg[7] ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_1 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [1:0]\add_ln80_reg_117_reg[7] ;
  wire ap_clk;
  wire [30:0]in2_stream_dout;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg[0][31]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg[0][31]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg[0][31]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg[0][31]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg[0][31]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg[0][31]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg[0][31]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg[0][31]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg[0][31]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg[0][31]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg[0][31]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg[0][31]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg[0][31]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [21]),
        .Q(\SRL_SIG_reg[0][31]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [22]),
        .Q(\SRL_SIG_reg[0][31]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [23]),
        .Q(\SRL_SIG_reg[0][31]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [24]),
        .Q(\SRL_SIG_reg[0][31]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [25]),
        .Q(\SRL_SIG_reg[0][31]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [26]),
        .Q(\SRL_SIG_reg[0][31]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [27]),
        .Q(\SRL_SIG_reg[0][31]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [28]),
        .Q(\SRL_SIG_reg[0][31]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [29]),
        .Q(\SRL_SIG_reg[0][31]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg[0][31]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [30]),
        .Q(\SRL_SIG_reg[0][31]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [31]),
        .Q(\SRL_SIG_reg[0][31]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg[0][31]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg[0][31]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg[0][31]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg[0][31]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg[0][31]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg[0][31]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg[0][31]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_2 
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[0][31]_0 [15]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_3 
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[0][31]_0 [14]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_4 
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][31]_0 [13]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_5 
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][31]_0 [12]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_6 
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][31]_0 [11]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_7 
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][31]_0 [10]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_8 
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][31]_0 [9]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[15]_i_9 
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][31]_0 [8]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_2 
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[0][31]_0 [23]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_3 
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[0][31]_0 [22]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_4 
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[0][31]_0 [21]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_5 
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[0][31]_0 [20]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_6 
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[0][31]_0 [19]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_7 
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[0][31]_0 [18]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_8 
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[0][31]_0 [17]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[23]_i_9 
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[0][31]_0 [16]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_3 
       (.I0(Q[30]),
        .I1(\SRL_SIG_reg[0][31]_0 [30]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_4 
       (.I0(Q[29]),
        .I1(\SRL_SIG_reg[0][31]_0 [29]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_5 
       (.I0(Q[28]),
        .I1(\SRL_SIG_reg[0][31]_0 [28]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_6 
       (.I0(Q[27]),
        .I1(\SRL_SIG_reg[0][31]_0 [27]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_7 
       (.I0(Q[26]),
        .I1(\SRL_SIG_reg[0][31]_0 [26]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_8 
       (.I0(Q[25]),
        .I1(\SRL_SIG_reg[0][31]_0 [25]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[31]_i_9 
       (.I0(Q[24]),
        .I1(\SRL_SIG_reg[0][31]_0 [24]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_2 
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][31]_0 [7]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_3 
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][31]_0 [6]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_4 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][31]_0 [5]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_5 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][31]_0 [4]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_6 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][31]_0 [3]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_7 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][31]_0 [2]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_8 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][31]_0 [1]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \add_ln80_reg_117[7]_i_9 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][31]_0 [0]),
        .I2(\add_ln80_reg_117_reg[7] [0]),
        .I3(\add_ln80_reg_117_reg[7] [1]),
        .O(in2_stream_dout[0]));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w32_d2_S_shiftReg_9
   (Q,
    \SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]Q;
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[1][31]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[1][31]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[1][31]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[1][31]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[1][31]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[1][31]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[1][31]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[1][31]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[1][31]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[1][31]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[1][31]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[1][31]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[1][31]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[1][31]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[1][31]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[1][31]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[1][31]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[1][31]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[1][31]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[1][31]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[1][31]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[1][31]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[1][31]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[1][31]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[1][31]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[1][31]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[1][31]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[1][31]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[1][31]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[1][31]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[1][31]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[1][31]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w64_d4_S
   (out_r_c_full_n,
    out_r_c_empty_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    out,
    ap_clk,
    ap_done_reg,
    store_result_U0_ap_start,
    size_c_empty_n,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    store_result_U0_out_r_read,
    ap_rst_n_inv,
    internal_full_n_reg_2,
    start_for_store_result_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    in,
    E);
  output out_r_c_full_n;
  output out_r_c_empty_n;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output [61:0]out;
  input ap_clk;
  input ap_done_reg;
  input store_result_U0_ap_start;
  input size_c_empty_n;
  input mOutPtr110_out;
  input internal_empty_n_reg_1;
  input store_result_U0_out_r_read;
  input ap_rst_n_inv;
  input internal_full_n_reg_2;
  input start_for_store_result_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [61:0]in;
  input [0:0]E;

  wire [0:0]E;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire [61:0]in;
  wire internal_empty_n_i_1__5_n_2;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__5_n_2;
  wire internal_full_n_i_3_n_2;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_2 ;
  wire \mOutPtr[1]_i_1__7_n_2 ;
  wire \mOutPtr[2]_i_2_n_2 ;
  wire [61:0]out;
  wire out_r_c_empty_n;
  wire out_r_c_full_n;
  wire size_c_empty_n;
  wire start_for_store_result_U0_full_n;
  wire start_once_reg;
  wire store_result_U0_ap_start;
  wire store_result_U0_out_r_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w64_d4_S_shiftReg U_krnl_vadd_fifo_w64_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .in(in),
        .out(out),
        .start_for_store_result_U0_full_n(start_for_store_result_U0_full_n),
        .start_once_reg(start_once_reg),
        .\trunc_ln86_1_reg_118_reg[0] (out_r_c_full_n));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \ap_CS_fsm[71]_i_3 
       (.I0(out_r_c_empty_n),
        .I1(ap_done_reg),
        .I2(store_result_U0_ap_start),
        .I3(size_c_empty_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hECECECCC)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(out_r_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_store_result_U0_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'h00000000DD5DDDDD)) 
    internal_empty_n_i_1__5
       (.I0(internal_empty_n_reg_1),
        .I1(out_r_c_empty_n),
        .I2(store_result_U0_out_r_read),
        .I3(mOutPtr[1]),
        .I4(internal_full_n_i_3_n_2),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__5_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_2),
        .Q(out_r_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7F00)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_reg_2),
        .I1(internal_full_n_i_3_n_2),
        .I2(mOutPtr[1]),
        .I3(out_r_c_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__5_n_2));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_2),
        .Q(out_r_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2_n_2 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1__0
       (.I0(out_r_c_full_n),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_store_result_U0_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_fifo_w64_d4_S_shiftReg
   (out,
    \trunc_ln86_1_reg_118_reg[0] ,
    start_for_store_result_U0_full_n,
    start_once_reg,
    ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready,
    Q,
    in,
    ap_clk);
  output [61:0]out;
  input \trunc_ln86_1_reg_118_reg[0] ;
  input start_for_store_result_U0_full_n;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input [2:0]Q;
  input [61:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire [61:0]in;
  wire [61:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_store_result_U0_full_n;
  wire start_once_reg;
  wire \trunc_ln86_1_reg_118_reg[0] ;

  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(\trunc_ln86_1_reg_118_reg[0] ),
        .I1(start_for_store_result_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][2]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\out_r_c_U/U_krnl_vadd_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init
   (SR,
    ap_enable_reg_pp0_iter1_reg,
    D,
    grp_store_result_Pipeline_mem_wr_fu_69_ap_ready,
    E,
    S,
    ap_sig_allocacmp_i_1,
    \trunc_ln86_reg_124_reg[30] ,
    \i_fu_56_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg,
    ap_done_cache_reg_0,
    gmem0_WREADY,
    CO,
    \ap_CS_fsm_reg[3] ,
    Q,
    ap_loop_init_int_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1,
    out_stream_empty_n,
    ap_done_cache_reg_1,
    \icmp_ln86_reg_132_reg[0] ,
    \icmp_ln86_reg_132_reg[0]_0 );
  output [0:0]SR;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output grp_store_result_Pipeline_mem_wr_fu_69_ap_ready;
  output [0:0]E;
  output [7:0]S;
  output [30:0]ap_sig_allocacmp_i_1;
  output [2:0]\trunc_ln86_reg_124_reg[30] ;
  output [0:0]\i_fu_56_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg;
  input ap_done_cache_reg_0;
  input gmem0_WREADY;
  input [0:0]CO;
  input \ap_CS_fsm_reg[3] ;
  input [1:0]Q;
  input ap_loop_init_int_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1;
  input out_stream_empty_n;
  input ap_done_cache_reg_1;
  input [30:0]\icmp_ln86_reg_132_reg[0] ;
  input [30:0]\icmp_ln86_reg_132_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_2;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire gmem0_WREADY;
  wire grp_store_result_Pipeline_mem_wr_fu_69_ap_ready;
  wire grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg;
  wire [0:0]\i_fu_56_reg[0] ;
  wire icmp_ln86_fu_98_p2_carry__0_i_4_n_2;
  wire icmp_ln86_fu_98_p2_carry__0_i_5_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_10_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_11_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_12_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_13_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_14_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_15_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_16_n_2;
  wire icmp_ln86_fu_98_p2_carry_i_9_n_2;
  wire [30:0]\icmp_ln86_reg_132_reg[0] ;
  wire [30:0]\icmp_ln86_reg_132_reg[0]_0 ;
  wire out_stream_empty_n;
  wire [2:0]\trunc_ln86_reg_124_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_1
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [16]),
        .O(ap_sig_allocacmp_i_1[16]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [15]),
        .O(ap_sig_allocacmp_i_1[15]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_3
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [14]),
        .O(ap_sig_allocacmp_i_1[14]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_4
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [13]),
        .O(ap_sig_allocacmp_i_1[13]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_5
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [12]),
        .O(ap_sig_allocacmp_i_1[12]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_6
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [11]),
        .O(ap_sig_allocacmp_i_1[11]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_7
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [10]),
        .O(ap_sig_allocacmp_i_1[10]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__0_i_8
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [9]),
        .O(ap_sig_allocacmp_i_1[9]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_1
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [24]),
        .O(ap_sig_allocacmp_i_1[24]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [23]),
        .O(ap_sig_allocacmp_i_1[23]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_3
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [22]),
        .O(ap_sig_allocacmp_i_1[22]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_4
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [21]),
        .O(ap_sig_allocacmp_i_1[21]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_5
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [20]),
        .O(ap_sig_allocacmp_i_1[20]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_6
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [19]),
        .O(ap_sig_allocacmp_i_1[19]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_7
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [18]),
        .O(ap_sig_allocacmp_i_1[18]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__1_i_8
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [17]),
        .O(ap_sig_allocacmp_i_1[17]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_1
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [30]),
        .O(ap_sig_allocacmp_i_1[30]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [29]),
        .O(ap_sig_allocacmp_i_1[29]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_3
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [28]),
        .O(ap_sig_allocacmp_i_1[28]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_4
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [27]),
        .O(ap_sig_allocacmp_i_1[27]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_5
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [26]),
        .O(ap_sig_allocacmp_i_1[26]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry__2_i_6
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [25]),
        .O(ap_sig_allocacmp_i_1[25]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_1
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [0]),
        .O(ap_sig_allocacmp_i_1[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [8]),
        .O(ap_sig_allocacmp_i_1[8]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_3
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [7]),
        .O(ap_sig_allocacmp_i_1[7]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_4
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [6]),
        .O(ap_sig_allocacmp_i_1[6]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_5
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [5]),
        .O(ap_sig_allocacmp_i_1[5]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_6
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [4]),
        .O(ap_sig_allocacmp_i_1[4]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_7
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [3]),
        .O(ap_sig_allocacmp_i_1[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_8
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [2]),
        .O(ap_sig_allocacmp_i_1[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln86_fu_104_p2_carry_i_9
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln86_reg_132_reg[0] [1]),
        .O(ap_sig_allocacmp_i_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT5 #(
    .INIT(32'hFFFFA200)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(ap_done_cache),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hDD5D5555CC0C0000)) 
    ap_done_cache_i_1__2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem0_WREADY),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80008080)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(gmem0_WREADY),
        .I4(ap_done_cache_reg_0),
        .O(grp_store_result_Pipeline_mem_wr_fu_69_ap_ready));
  LUT6 #(
    .INIT(64'hFFEEEEEEAEEEEEEE)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF20F0F0F0)) 
    grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(gmem0_WREADY),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(CO),
        .I5(Q[0]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_56[0]_i_1 
       (.I0(\icmp_ln86_reg_132_reg[0] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_56_reg[0] ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \i_fu_56[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(gmem0_WREADY),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h40004040)) 
    \i_fu_56[30]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(gmem0_WREADY),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln86_fu_98_p2_carry__0_i_1
       (.I0(\icmp_ln86_reg_132_reg[0]_0 [30]),
        .I1(\icmp_ln86_reg_132_reg[0] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .O(\trunc_ln86_reg_124_reg[30] [2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry__0_i_2
       (.I0(icmp_ln86_fu_98_p2_carry__0_i_4_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [27]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [27]),
        .O(\trunc_ln86_reg_124_reg[30] [1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry__0_i_3
       (.I0(icmp_ln86_fu_98_p2_carry__0_i_5_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [24]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [24]),
        .O(\trunc_ln86_reg_124_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry__0_i_4
       (.I0(\icmp_ln86_reg_132_reg[0] [28]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [28]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [29]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [29]),
        .O(icmp_ln86_fu_98_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry__0_i_5
       (.I0(\icmp_ln86_reg_132_reg[0] [25]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [25]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [26]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [26]),
        .O(icmp_ln86_fu_98_p2_carry__0_i_5_n_2));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_1
       (.I0(icmp_ln86_fu_98_p2_carry_i_9_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [21]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [21]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_10
       (.I0(\icmp_ln86_reg_132_reg[0] [19]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [19]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [20]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [20]),
        .O(icmp_ln86_fu_98_p2_carry_i_10_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_11
       (.I0(\icmp_ln86_reg_132_reg[0] [16]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [16]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [17]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [17]),
        .O(icmp_ln86_fu_98_p2_carry_i_11_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_12
       (.I0(\icmp_ln86_reg_132_reg[0] [13]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [13]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [14]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [14]),
        .O(icmp_ln86_fu_98_p2_carry_i_12_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_13
       (.I0(\icmp_ln86_reg_132_reg[0] [10]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [10]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [11]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [11]),
        .O(icmp_ln86_fu_98_p2_carry_i_13_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_14
       (.I0(\icmp_ln86_reg_132_reg[0] [7]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [7]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [8]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [8]),
        .O(icmp_ln86_fu_98_p2_carry_i_14_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_15
       (.I0(\icmp_ln86_reg_132_reg[0] [4]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [4]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [5]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [5]),
        .O(icmp_ln86_fu_98_p2_carry_i_15_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_16
       (.I0(\icmp_ln86_reg_132_reg[0] [1]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [1]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [2]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [2]),
        .O(icmp_ln86_fu_98_p2_carry_i_16_n_2));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_2
       (.I0(icmp_ln86_fu_98_p2_carry_i_10_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [18]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [18]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_3
       (.I0(icmp_ln86_fu_98_p2_carry_i_11_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [15]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [15]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_4
       (.I0(icmp_ln86_fu_98_p2_carry_i_12_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [12]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_5
       (.I0(icmp_ln86_fu_98_p2_carry_i_13_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [9]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_6
       (.I0(icmp_ln86_fu_98_p2_carry_i_14_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [6]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_7
       (.I0(icmp_ln86_fu_98_p2_carry_i_15_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [3]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln86_fu_98_p2_carry_i_8
       (.I0(icmp_ln86_fu_98_p2_carry_i_16_n_2),
        .I1(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln86_reg_132_reg[0] [0]),
        .I4(\icmp_ln86_reg_132_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln86_fu_98_p2_carry_i_9
       (.I0(\icmp_ln86_reg_132_reg[0] [22]),
        .I1(\icmp_ln86_reg_132_reg[0]_0 [22]),
        .I2(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln86_reg_132_reg[0] [23]),
        .I5(\icmp_ln86_reg_132_reg[0]_0 [23]),
        .O(icmp_ln86_fu_98_p2_carry_i_9_n_2));
  LUT3 #(
    .INIT(8'hFD)) 
    mem_reg_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(out_stream_empty_n),
        .I2(ap_done_cache_reg_1),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_13
   (ap_rst_n_inv_reg,
    internal_full_n_reg,
    E,
    SR,
    grp_compute_add_Pipeline_execute_fu_50_ap_ready,
    D,
    compute_add_U0_ap_ready,
    DI,
    S,
    \size_read_reg_61_reg[15] ,
    \i_fu_42_reg[15] ,
    \i_fu_42_reg[30] ,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    CO,
    grp_compute_add_Pipeline_execute_fu_50_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    size_c11_empty_n,
    compute_add_U0_ap_start,
    size_c_full_n,
    Q,
    ap_done_reg1,
    out_stream_full_n,
    ap_enable_reg_pp0_iter2,
    in1_stream_empty_n,
    in2_stream_empty_n,
    icmp_ln78_fu_83_p2_carry__0,
    \i_fu_42_reg[30]_0 );
  output ap_rst_n_inv_reg;
  output internal_full_n_reg;
  output [0:0]E;
  output [0:0]SR;
  output grp_compute_add_Pipeline_execute_fu_50_ap_ready;
  output [1:0]D;
  output compute_add_U0_ap_ready;
  output [7:0]DI;
  output [7:0]S;
  output [7:0]\size_read_reg_61_reg[15] ;
  output [7:0]\i_fu_42_reg[15] ;
  output [30:0]\i_fu_42_reg[30] ;
  output \ap_CS_fsm_reg[1] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input grp_compute_add_Pipeline_execute_fu_50_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input size_c11_empty_n;
  input compute_add_U0_ap_start;
  input size_c_full_n;
  input [2:0]Q;
  input ap_done_reg1;
  input out_stream_full_n;
  input ap_enable_reg_pp0_iter2;
  input in1_stream_empty_n;
  input in2_stream_empty_n;
  input [31:0]icmp_ln78_fu_83_p2_carry__0;
  input [30:0]\i_fu_42_reg[30]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_2;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_2;
  wire ap_rst_n_inv;
  wire ap_rst_n_inv_reg;
  wire compute_add_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire grp_compute_add_Pipeline_execute_fu_50_ap_ready;
  wire grp_compute_add_Pipeline_execute_fu_50_ap_start_reg;
  wire [7:0]\i_fu_42_reg[15] ;
  wire \i_fu_42_reg[16]_i_1_n_2 ;
  wire \i_fu_42_reg[16]_i_1_n_3 ;
  wire \i_fu_42_reg[16]_i_1_n_4 ;
  wire \i_fu_42_reg[16]_i_1_n_5 ;
  wire \i_fu_42_reg[16]_i_1_n_6 ;
  wire \i_fu_42_reg[16]_i_1_n_7 ;
  wire \i_fu_42_reg[16]_i_1_n_8 ;
  wire \i_fu_42_reg[16]_i_1_n_9 ;
  wire \i_fu_42_reg[24]_i_1_n_2 ;
  wire \i_fu_42_reg[24]_i_1_n_3 ;
  wire \i_fu_42_reg[24]_i_1_n_4 ;
  wire \i_fu_42_reg[24]_i_1_n_5 ;
  wire \i_fu_42_reg[24]_i_1_n_6 ;
  wire \i_fu_42_reg[24]_i_1_n_7 ;
  wire \i_fu_42_reg[24]_i_1_n_8 ;
  wire \i_fu_42_reg[24]_i_1_n_9 ;
  wire [30:0]\i_fu_42_reg[30] ;
  wire [30:0]\i_fu_42_reg[30]_0 ;
  wire \i_fu_42_reg[30]_i_3_n_5 ;
  wire \i_fu_42_reg[30]_i_3_n_6 ;
  wire \i_fu_42_reg[30]_i_3_n_7 ;
  wire \i_fu_42_reg[30]_i_3_n_8 ;
  wire \i_fu_42_reg[30]_i_3_n_9 ;
  wire \i_fu_42_reg[8]_i_1_n_2 ;
  wire \i_fu_42_reg[8]_i_1_n_3 ;
  wire \i_fu_42_reg[8]_i_1_n_4 ;
  wire \i_fu_42_reg[8]_i_1_n_5 ;
  wire \i_fu_42_reg[8]_i_1_n_6 ;
  wire \i_fu_42_reg[8]_i_1_n_7 ;
  wire \i_fu_42_reg[8]_i_1_n_8 ;
  wire \i_fu_42_reg[8]_i_1_n_9 ;
  wire [31:0]icmp_ln78_fu_83_p2_carry__0;
  wire in1_stream_empty_n;
  wire in2_stream_empty_n;
  wire internal_full_n_reg;
  wire out_stream_full_n;
  wire [30:0]p_0_in;
  wire size_c11_empty_n;
  wire size_c_full_n;
  wire [7:0]\size_read_reg_61_reg[15] ;
  wire [7:5]\NLW_i_fu_42_reg[30]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_i_fu_42_reg[30]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000003FFFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(compute_add_U0_ap_ready),
        .I1(size_c11_empty_n),
        .I2(compute_add_U0_ap_start),
        .I3(size_c_full_n),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(Q[2]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(internal_full_n_reg),
        .I3(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I4(ap_done_cache),
        .O(compute_add_U0_ap_ready));
  LUT6 #(
    .INIT(64'h00000000FFFF7577)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q[2]),
        .I1(ap_done_reg1),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I1(internal_full_n_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h44445000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n_inv),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I4(internal_full_n_reg),
        .O(ap_rst_n_inv_reg));
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(internal_full_n_reg),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(CO),
        .O(grp_compute_add_Pipeline_execute_fu_50_ap_ready));
  LUT5 #(
    .INIT(32'hFFFFCACE)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_loop_init_int),
        .I2(internal_full_n_reg),
        .I3(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I4(ap_rst_n_inv),
        .O(ap_loop_init_int_i_1__0_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_compute_add_Pipeline_execute_fu_50_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(CO),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(internal_full_n_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_42[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_42_reg[30]_0 [0]),
        .O(\i_fu_42_reg[30] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_2 
       (.I0(\i_fu_42_reg[30]_0 [16]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_3 
       (.I0(\i_fu_42_reg[30]_0 [15]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_4 
       (.I0(\i_fu_42_reg[30]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_5 
       (.I0(\i_fu_42_reg[30]_0 [13]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[13]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_6 
       (.I0(\i_fu_42_reg[30]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_7 
       (.I0(\i_fu_42_reg[30]_0 [11]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_8 
       (.I0(\i_fu_42_reg[30]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[16]_i_9 
       (.I0(\i_fu_42_reg[30]_0 [9]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_2 
       (.I0(\i_fu_42_reg[30]_0 [24]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[24]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_3 
       (.I0(\i_fu_42_reg[30]_0 [23]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[23]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_4 
       (.I0(\i_fu_42_reg[30]_0 [22]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_5 
       (.I0(\i_fu_42_reg[30]_0 [21]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[21]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_6 
       (.I0(\i_fu_42_reg[30]_0 [20]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[20]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_7 
       (.I0(\i_fu_42_reg[30]_0 [19]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[19]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_8 
       (.I0(\i_fu_42_reg[30]_0 [18]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[18]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[24]_i_9 
       (.I0(\i_fu_42_reg[30]_0 [17]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \i_fu_42[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(internal_full_n_reg),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_10 
       (.I0(\i_fu_42_reg[30]_0 [25]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \i_fu_42[30]_i_2 
       (.I0(CO),
        .I1(internal_full_n_reg),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(E));
  LUT5 #(
    .INIT(32'h44F4F4F4)) 
    \i_fu_42[30]_i_4 
       (.I0(out_stream_full_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(in1_stream_empty_n),
        .I4(in2_stream_empty_n),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_5 
       (.I0(\i_fu_42_reg[30]_0 [30]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_6 
       (.I0(\i_fu_42_reg[30]_0 [29]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[29]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_7 
       (.I0(\i_fu_42_reg[30]_0 [28]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[28]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_8 
       (.I0(\i_fu_42_reg[30]_0 [27]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[27]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[30]_i_9 
       (.I0(\i_fu_42_reg[30]_0 [26]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[26]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_10 
       (.I0(\i_fu_42_reg[30]_0 [1]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_2 
       (.I0(\i_fu_42_reg[30]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_3 
       (.I0(\i_fu_42_reg[30]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_4 
       (.I0(\i_fu_42_reg[30]_0 [7]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_5 
       (.I0(\i_fu_42_reg[30]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_6 
       (.I0(\i_fu_42_reg[30]_0 [5]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_7 
       (.I0(\i_fu_42_reg[30]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_8 
       (.I0(\i_fu_42_reg[30]_0 [3]),
        .I1(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \i_fu_42[8]_i_9 
       (.I0(\i_fu_42_reg[30]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(p_0_in[2]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_42_reg[16]_i_1 
       (.CI(\i_fu_42_reg[8]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_42_reg[16]_i_1_n_2 ,\i_fu_42_reg[16]_i_1_n_3 ,\i_fu_42_reg[16]_i_1_n_4 ,\i_fu_42_reg[16]_i_1_n_5 ,\i_fu_42_reg[16]_i_1_n_6 ,\i_fu_42_reg[16]_i_1_n_7 ,\i_fu_42_reg[16]_i_1_n_8 ,\i_fu_42_reg[16]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_42_reg[30] [16:9]),
        .S(p_0_in[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_42_reg[24]_i_1 
       (.CI(\i_fu_42_reg[16]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\i_fu_42_reg[24]_i_1_n_2 ,\i_fu_42_reg[24]_i_1_n_3 ,\i_fu_42_reg[24]_i_1_n_4 ,\i_fu_42_reg[24]_i_1_n_5 ,\i_fu_42_reg[24]_i_1_n_6 ,\i_fu_42_reg[24]_i_1_n_7 ,\i_fu_42_reg[24]_i_1_n_8 ,\i_fu_42_reg[24]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_42_reg[30] [24:17]),
        .S(p_0_in[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_42_reg[30]_i_3 
       (.CI(\i_fu_42_reg[24]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_fu_42_reg[30]_i_3_CO_UNCONNECTED [7:5],\i_fu_42_reg[30]_i_3_n_5 ,\i_fu_42_reg[30]_i_3_n_6 ,\i_fu_42_reg[30]_i_3_n_7 ,\i_fu_42_reg[30]_i_3_n_8 ,\i_fu_42_reg[30]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_fu_42_reg[30]_i_3_O_UNCONNECTED [7:6],\i_fu_42_reg[30] [30:25]}),
        .S({1'b0,1'b0,p_0_in[30:25]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_fu_42_reg[8]_i_1 
       (.CI(p_0_in[0]),
        .CI_TOP(1'b0),
        .CO({\i_fu_42_reg[8]_i_1_n_2 ,\i_fu_42_reg[8]_i_1_n_3 ,\i_fu_42_reg[8]_i_1_n_4 ,\i_fu_42_reg[8]_i_1_n_5 ,\i_fu_42_reg[8]_i_1_n_6 ,\i_fu_42_reg[8]_i_1_n_7 ,\i_fu_42_reg[8]_i_1_n_8 ,\i_fu_42_reg[8]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\i_fu_42_reg[30] [8:1]),
        .S(p_0_in[8:1]));
  LUT5 #(
    .INIT(32'h44040404)) 
    icmp_ln78_fu_83_p2_carry__0_i_1
       (.I0(icmp_ln78_fu_83_p2_carry__0[31]),
        .I1(icmp_ln78_fu_83_p2_carry__0[30]),
        .I2(\i_fu_42_reg[30]_0 [30]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_10
       (.I0(\i_fu_42_reg[30]_0 [29]),
        .I1(icmp_ln78_fu_83_p2_carry__0[29]),
        .I2(\i_fu_42_reg[30]_0 [28]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[28]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_11
       (.I0(\i_fu_42_reg[30]_0 [27]),
        .I1(icmp_ln78_fu_83_p2_carry__0[27]),
        .I2(\i_fu_42_reg[30]_0 [26]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[26]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_12
       (.I0(\i_fu_42_reg[30]_0 [25]),
        .I1(icmp_ln78_fu_83_p2_carry__0[25]),
        .I2(\i_fu_42_reg[30]_0 [24]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[24]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_13
       (.I0(\i_fu_42_reg[30]_0 [23]),
        .I1(icmp_ln78_fu_83_p2_carry__0[23]),
        .I2(\i_fu_42_reg[30]_0 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[22]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_14
       (.I0(\i_fu_42_reg[30]_0 [21]),
        .I1(icmp_ln78_fu_83_p2_carry__0[21]),
        .I2(\i_fu_42_reg[30]_0 [20]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[20]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_15
       (.I0(\i_fu_42_reg[30]_0 [19]),
        .I1(icmp_ln78_fu_83_p2_carry__0[19]),
        .I2(\i_fu_42_reg[30]_0 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[18]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry__0_i_16
       (.I0(\i_fu_42_reg[30]_0 [17]),
        .I1(icmp_ln78_fu_83_p2_carry__0[17]),
        .I2(\i_fu_42_reg[30]_0 [16]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[16]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_2
       (.I0(icmp_ln78_fu_83_p2_carry__0[29]),
        .I1(\i_fu_42_reg[30]_0 [29]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[28]),
        .I5(\i_fu_42_reg[30]_0 [28]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_3
       (.I0(icmp_ln78_fu_83_p2_carry__0[27]),
        .I1(\i_fu_42_reg[30]_0 [27]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[26]),
        .I5(\i_fu_42_reg[30]_0 [26]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_4
       (.I0(icmp_ln78_fu_83_p2_carry__0[25]),
        .I1(\i_fu_42_reg[30]_0 [25]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[24]),
        .I5(\i_fu_42_reg[30]_0 [24]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_5
       (.I0(icmp_ln78_fu_83_p2_carry__0[23]),
        .I1(\i_fu_42_reg[30]_0 [23]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[22]),
        .I5(\i_fu_42_reg[30]_0 [22]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_6
       (.I0(icmp_ln78_fu_83_p2_carry__0[21]),
        .I1(\i_fu_42_reg[30]_0 [21]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[20]),
        .I5(\i_fu_42_reg[30]_0 [20]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_7
       (.I0(icmp_ln78_fu_83_p2_carry__0[19]),
        .I1(\i_fu_42_reg[30]_0 [19]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[18]),
        .I5(\i_fu_42_reg[30]_0 [18]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry__0_i_8
       (.I0(icmp_ln78_fu_83_p2_carry__0[17]),
        .I1(\i_fu_42_reg[30]_0 [17]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[16]),
        .I5(\i_fu_42_reg[30]_0 [16]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln78_fu_83_p2_carry__0_i_9
       (.I0(icmp_ln78_fu_83_p2_carry__0[31]),
        .I1(\i_fu_42_reg[30]_0 [30]),
        .I2(ap_loop_init_int),
        .I3(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I4(icmp_ln78_fu_83_p2_carry__0[30]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_1
       (.I0(icmp_ln78_fu_83_p2_carry__0[15]),
        .I1(\i_fu_42_reg[30]_0 [15]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[14]),
        .I5(\i_fu_42_reg[30]_0 [14]),
        .O(\size_read_reg_61_reg[15] [7]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_10
       (.I0(\i_fu_42_reg[30]_0 [13]),
        .I1(icmp_ln78_fu_83_p2_carry__0[13]),
        .I2(\i_fu_42_reg[30]_0 [12]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[12]),
        .O(\i_fu_42_reg[15] [6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_11
       (.I0(\i_fu_42_reg[30]_0 [11]),
        .I1(icmp_ln78_fu_83_p2_carry__0[11]),
        .I2(\i_fu_42_reg[30]_0 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[10]),
        .O(\i_fu_42_reg[15] [5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_12
       (.I0(\i_fu_42_reg[30]_0 [9]),
        .I1(icmp_ln78_fu_83_p2_carry__0[9]),
        .I2(\i_fu_42_reg[30]_0 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[8]),
        .O(\i_fu_42_reg[15] [4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_13
       (.I0(\i_fu_42_reg[30]_0 [7]),
        .I1(icmp_ln78_fu_83_p2_carry__0[7]),
        .I2(\i_fu_42_reg[30]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[6]),
        .O(\i_fu_42_reg[15] [3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_14
       (.I0(\i_fu_42_reg[30]_0 [5]),
        .I1(icmp_ln78_fu_83_p2_carry__0[5]),
        .I2(\i_fu_42_reg[30]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[4]),
        .O(\i_fu_42_reg[15] [2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_15
       (.I0(\i_fu_42_reg[30]_0 [3]),
        .I1(icmp_ln78_fu_83_p2_carry__0[3]),
        .I2(\i_fu_42_reg[30]_0 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[2]),
        .O(\i_fu_42_reg[15] [1]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_16
       (.I0(\i_fu_42_reg[30]_0 [1]),
        .I1(icmp_ln78_fu_83_p2_carry__0[1]),
        .I2(\i_fu_42_reg[30]_0 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[0]),
        .O(\i_fu_42_reg[15] [0]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_2
       (.I0(icmp_ln78_fu_83_p2_carry__0[13]),
        .I1(\i_fu_42_reg[30]_0 [13]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[12]),
        .I5(\i_fu_42_reg[30]_0 [12]),
        .O(\size_read_reg_61_reg[15] [6]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_3
       (.I0(icmp_ln78_fu_83_p2_carry__0[11]),
        .I1(\i_fu_42_reg[30]_0 [11]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[10]),
        .I5(\i_fu_42_reg[30]_0 [10]),
        .O(\size_read_reg_61_reg[15] [5]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_4
       (.I0(icmp_ln78_fu_83_p2_carry__0[9]),
        .I1(\i_fu_42_reg[30]_0 [9]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[8]),
        .I5(\i_fu_42_reg[30]_0 [8]),
        .O(\size_read_reg_61_reg[15] [4]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_5
       (.I0(icmp_ln78_fu_83_p2_carry__0[7]),
        .I1(\i_fu_42_reg[30]_0 [7]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[6]),
        .I5(\i_fu_42_reg[30]_0 [6]),
        .O(\size_read_reg_61_reg[15] [3]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_6
       (.I0(icmp_ln78_fu_83_p2_carry__0[5]),
        .I1(\i_fu_42_reg[30]_0 [5]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[4]),
        .I5(\i_fu_42_reg[30]_0 [4]),
        .O(\size_read_reg_61_reg[15] [2]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_7
       (.I0(icmp_ln78_fu_83_p2_carry__0[3]),
        .I1(\i_fu_42_reg[30]_0 [3]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[2]),
        .I5(\i_fu_42_reg[30]_0 [2]),
        .O(\size_read_reg_61_reg[15] [1]));
  LUT6 #(
    .INIT(64'hF222A222FBBBA222)) 
    icmp_ln78_fu_83_p2_carry_i_8
       (.I0(icmp_ln78_fu_83_p2_carry__0[1]),
        .I1(\i_fu_42_reg[30]_0 [1]),
        .I2(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(icmp_ln78_fu_83_p2_carry__0[0]),
        .I5(\i_fu_42_reg[30]_0 [0]),
        .O(\size_read_reg_61_reg[15] [0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln78_fu_83_p2_carry_i_9
       (.I0(\i_fu_42_reg[30]_0 [15]),
        .I1(icmp_ln78_fu_83_p2_carry__0[15]),
        .I2(\i_fu_42_reg[30]_0 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_compute_add_Pipeline_execute_fu_50_ap_start_reg),
        .I5(icmp_ln78_fu_83_p2_carry__0[14]),
        .O(\i_fu_42_reg[15] [7]));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_6
   (SR,
    ap_enable_reg_pp0_iter1_reg,
    grp_load_input_Pipeline_mem_rd_fu_78_ap_ready,
    D,
    E,
    S,
    ap_sig_allocacmp_i_2,
    \trunc_ln65_reg_128_reg[30] ,
    \i_fu_54_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    \ap_CS_fsm_reg[72] ,
    ap_sync_ready,
    ap_sync_load_input_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg,
    ap_done_cache_reg_0,
    in1_stream_full_n,
    CO,
    Q,
    \ap_CS_fsm_reg[72]_0 ,
    ap_done_reg1,
    \ap_CS_fsm_reg[0] ,
    size_c11_full_n,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_1,
    ap_done_cache_reg_2,
    \icmp_ln65_reg_129_reg[0] ,
    \icmp_ln65_reg_129_reg[0]_0 ,
    ap_loop_exit_ready_pp0_iter1_reg,
    start_once_reg_reg,
    ap_sync_load_input_1_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready,
    int_ap_start_reg,
    ap_sync_reg_load_input_U0_ap_ready_reg,
    ap_loop_init_int_reg_0);
  output [0:0]SR;
  output ap_enable_reg_pp0_iter1_reg;
  output grp_load_input_Pipeline_mem_rd_fu_78_ap_ready;
  output [1:0]D;
  output [0:0]E;
  output [7:0]S;
  output [30:0]ap_sig_allocacmp_i_2;
  output [2:0]\trunc_ln65_reg_128_reg[30] ;
  output [0:0]\i_fu_54_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  output \ap_CS_fsm_reg[72] ;
  output ap_sync_ready;
  output ap_sync_load_input_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg;
  input ap_done_cache_reg_0;
  input in1_stream_full_n;
  input [0:0]CO;
  input [3:0]Q;
  input \ap_CS_fsm_reg[72]_0 ;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[0] ;
  input size_c11_full_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ap_done_cache_reg_1;
  input ap_done_cache_reg_2;
  input [30:0]\icmp_ln65_reg_129_reg[0] ;
  input [30:0]\icmp_ln65_reg_129_reg[0]_0 ;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input start_once_reg_reg;
  input ap_sync_load_input_1_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input int_ap_start_reg;
  input ap_sync_reg_load_input_U0_ap_ready_reg;
  input ap_loop_init_int_reg_0;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[72]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[72]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_2;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_done_cache_reg_1;
  wire ap_done_cache_reg_2;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_2;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_load_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_load_input_U0_ap_ready_reg;
  wire grp_load_input_Pipeline_mem_rd_fu_78_ap_ready;
  wire grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg;
  wire [0:0]\i_fu_54_reg[0] ;
  wire icmp_ln65_fu_94_p2_carry__0_i_4_n_2;
  wire icmp_ln65_fu_94_p2_carry__0_i_5_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_10_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_11_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_12_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_13_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_14_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_15_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_16_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_9_n_2;
  wire [30:0]\icmp_ln65_reg_129_reg[0] ;
  wire [30:0]\icmp_ln65_reg_129_reg[0]_0 ;
  wire in1_stream_full_n;
  wire int_ap_start_reg;
  wire size_c11_full_n;
  wire start_once_reg_reg;
  wire [2:0]\trunc_ln65_reg_128_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_1
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [16]),
        .O(ap_sig_allocacmp_i_2[16]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_2
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [15]),
        .O(ap_sig_allocacmp_i_2[15]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_3
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [14]),
        .O(ap_sig_allocacmp_i_2[14]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_4
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [13]),
        .O(ap_sig_allocacmp_i_2[13]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_5
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [12]),
        .O(ap_sig_allocacmp_i_2[12]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_6
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [11]),
        .O(ap_sig_allocacmp_i_2[11]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_7
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [10]),
        .O(ap_sig_allocacmp_i_2[10]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_8
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [9]),
        .O(ap_sig_allocacmp_i_2[9]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_1
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [24]),
        .O(ap_sig_allocacmp_i_2[24]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_2
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [23]),
        .O(ap_sig_allocacmp_i_2[23]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_3
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [22]),
        .O(ap_sig_allocacmp_i_2[22]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_4
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [21]),
        .O(ap_sig_allocacmp_i_2[21]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_5
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [20]),
        .O(ap_sig_allocacmp_i_2[20]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_6
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [19]),
        .O(ap_sig_allocacmp_i_2[19]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_7
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [18]),
        .O(ap_sig_allocacmp_i_2[18]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_8
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [17]),
        .O(ap_sig_allocacmp_i_2[17]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_1
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [30]),
        .O(ap_sig_allocacmp_i_2[30]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_2
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [29]),
        .O(ap_sig_allocacmp_i_2[29]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_3
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [28]),
        .O(ap_sig_allocacmp_i_2[28]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_4
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [27]),
        .O(ap_sig_allocacmp_i_2[27]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_5
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [26]),
        .O(ap_sig_allocacmp_i_2[26]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_6
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [25]),
        .O(ap_sig_allocacmp_i_2[25]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_1
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [0]),
        .O(ap_sig_allocacmp_i_2[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_2
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [8]),
        .O(ap_sig_allocacmp_i_2[8]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_3
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [7]),
        .O(ap_sig_allocacmp_i_2[7]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_4
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [6]),
        .O(ap_sig_allocacmp_i_2[6]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_5
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [5]),
        .O(ap_sig_allocacmp_i_2[5]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_6
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [4]),
        .O(ap_sig_allocacmp_i_2[4]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_7
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [3]),
        .O(ap_sig_allocacmp_i_2[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_8
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [2]),
        .O(ap_sig_allocacmp_i_2[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_9
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [1]),
        .O(ap_sig_allocacmp_i_2[1]));
  LUT6 #(
    .INIT(64'hFF8AFF8AFF8A8A8A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(size_c11_full_n),
        .I3(Q[3]),
        .I4(\ap_CS_fsm[72]_i_2_n_2 ),
        .I5(ap_done_reg1),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAEAEAEFFAEAEAEAE)) 
    \ap_CS_fsm[72]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[72]_0 ),
        .I3(\ap_CS_fsm[72]_i_2_n_2 ),
        .I4(ap_done_reg1),
        .I5(Q[3]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'h2F)) 
    \ap_CS_fsm[72]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(\ap_CS_fsm_reg[72]_0 ),
        .O(\ap_CS_fsm[72]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hD000FFFFD000D000)) 
    ap_done_cache_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(in1_stream_full_n),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80008080)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(in1_stream_full_n),
        .I4(ap_done_cache_reg_0),
        .O(grp_load_input_Pipeline_mem_rd_fu_78_ap_ready));
  LUT6 #(
    .INIT(64'hFFEEAEEEEEEEEEEE)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__2_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAA8A8A)) 
    ap_sync_reg_load_input_U0_ap_ready_i_1
       (.I0(Q[3]),
        .I1(ap_done_reg1),
        .I2(\ap_CS_fsm_reg[72]_0 ),
        .I3(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I4(ap_done_cache),
        .I5(ap_sync_reg_load_input_U0_ap_ready_reg),
        .O(ap_sync_load_input_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF20F0F0F0)) 
    grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(in1_stream_full_n),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(CO),
        .I5(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_54[0]_i_1 
       (.I0(\icmp_ln65_reg_129_reg[0] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_54_reg[0] ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \i_fu_54[30]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(in1_stream_full_n),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h40004040)) 
    \i_fu_54[30]_i_2 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(in1_stream_full_n),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hFD)) 
    \i_fu_54[30]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_done_cache_reg_1),
        .I2(ap_done_cache_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln65_fu_94_p2_carry__0_i_1
       (.I0(\icmp_ln65_reg_129_reg[0]_0 [30]),
        .I1(\icmp_ln65_reg_129_reg[0] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .O(\trunc_ln65_reg_128_reg[30] [2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry__0_i_2
       (.I0(icmp_ln65_fu_94_p2_carry__0_i_4_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [27]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [27]),
        .O(\trunc_ln65_reg_128_reg[30] [1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry__0_i_3
       (.I0(icmp_ln65_fu_94_p2_carry__0_i_5_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [24]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [24]),
        .O(\trunc_ln65_reg_128_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry__0_i_4
       (.I0(\icmp_ln65_reg_129_reg[0] [28]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [28]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [29]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [29]),
        .O(icmp_ln65_fu_94_p2_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry__0_i_5
       (.I0(\icmp_ln65_reg_129_reg[0] [25]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [25]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [26]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [26]),
        .O(icmp_ln65_fu_94_p2_carry__0_i_5_n_2));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_1
       (.I0(icmp_ln65_fu_94_p2_carry_i_9_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [21]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [21]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_10
       (.I0(\icmp_ln65_reg_129_reg[0] [19]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [19]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [20]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [20]),
        .O(icmp_ln65_fu_94_p2_carry_i_10_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_11
       (.I0(\icmp_ln65_reg_129_reg[0] [16]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [16]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [17]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [17]),
        .O(icmp_ln65_fu_94_p2_carry_i_11_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_12
       (.I0(\icmp_ln65_reg_129_reg[0] [13]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [13]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [14]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [14]),
        .O(icmp_ln65_fu_94_p2_carry_i_12_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_13
       (.I0(\icmp_ln65_reg_129_reg[0] [10]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [10]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [11]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [11]),
        .O(icmp_ln65_fu_94_p2_carry_i_13_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_14
       (.I0(\icmp_ln65_reg_129_reg[0] [7]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [7]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [8]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [8]),
        .O(icmp_ln65_fu_94_p2_carry_i_14_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_15
       (.I0(\icmp_ln65_reg_129_reg[0] [4]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [4]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [5]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [5]),
        .O(icmp_ln65_fu_94_p2_carry_i_15_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_16
       (.I0(\icmp_ln65_reg_129_reg[0] [1]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [1]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [2]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [2]),
        .O(icmp_ln65_fu_94_p2_carry_i_16_n_2));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_2
       (.I0(icmp_ln65_fu_94_p2_carry_i_10_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [18]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [18]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_3
       (.I0(icmp_ln65_fu_94_p2_carry_i_11_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [15]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [15]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_4
       (.I0(icmp_ln65_fu_94_p2_carry_i_12_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [12]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_5
       (.I0(icmp_ln65_fu_94_p2_carry_i_13_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [9]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_6
       (.I0(icmp_ln65_fu_94_p2_carry_i_14_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [6]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_7
       (.I0(icmp_ln65_fu_94_p2_carry_i_15_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [3]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_8
       (.I0(icmp_ln65_fu_94_p2_carry_i_16_n_2),
        .I1(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [0]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_9
       (.I0(\icmp_ln65_reg_129_reg[0] [22]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [22]),
        .I2(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [23]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [23]),
        .O(icmp_ln65_fu_94_p2_carry_i_9_n_2));
  LUT4 #(
    .INIT(16'h8088)) 
    int_ap_start_i_2
       (.I0(ap_sync_load_input_U0_ap_ready),
        .I1(ap_sync_load_input_1_U0_ap_ready),
        .I2(ap_sync_reg_entry_proc_U0_ap_ready),
        .I3(int_ap_start_reg),
        .O(ap_sync_ready));
  LUT5 #(
    .INIT(32'h57570057)) 
    start_once_reg_i_1
       (.I0(Q[3]),
        .I1(ap_done_reg1),
        .I2(\ap_CS_fsm[72]_i_2_n_2 ),
        .I3(\ap_CS_fsm_reg[0] ),
        .I4(start_once_reg_reg),
        .O(\ap_CS_fsm_reg[72] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_7
   (SR,
    ap_enable_reg_pp0_iter1_reg,
    D,
    grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready,
    E,
    S,
    ap_sig_allocacmp_i_3,
    \trunc_ln65_reg_110_reg[30] ,
    \i_fu_54_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    ap_sync_load_input_1_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg,
    ap_done_cache_reg_0,
    in2_stream_full_n,
    CO,
    Q,
    \ap_CS_fsm_reg[72] ,
    ap_start,
    ap_sync_reg_load_input_1_U0_ap_ready,
    ap_sync_reg_load_input_1_U0_ap_ready_reg,
    ap_loop_init_int_reg_0,
    ap_loop_exit_ready_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1,
    ap_done_cache_reg_1,
    ap_done_cache_reg_2,
    \icmp_ln65_reg_129_reg[0] ,
    \icmp_ln65_reg_129_reg[0]_0 );
  output [0:0]SR;
  output ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready;
  output [0:0]E;
  output [7:0]S;
  output [30:0]ap_sig_allocacmp_i_3;
  output [2:0]\trunc_ln65_reg_110_reg[30] ;
  output [0:0]\i_fu_54_reg[0] ;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_sync_load_input_1_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg;
  input ap_done_cache_reg_0;
  input in2_stream_full_n;
  input [0:0]CO;
  input [3:0]Q;
  input \ap_CS_fsm_reg[72] ;
  input ap_start;
  input ap_sync_reg_load_input_1_U0_ap_ready;
  input ap_sync_reg_load_input_1_U0_ap_ready_reg;
  input ap_loop_init_int_reg_0;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ap_done_cache_reg_1;
  input ap_done_cache_reg_2;
  input [30:0]\icmp_ln65_reg_129_reg[0] ;
  input [30:0]\icmp_ln65_reg_129_reg[0]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[72]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[72] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_2;
  wire ap_done_cache_reg_0;
  wire [0:0]ap_done_cache_reg_1;
  wire ap_done_cache_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_2;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_3;
  wire ap_start;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready_reg;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg;
  wire [0:0]\i_fu_54_reg[0] ;
  wire icmp_ln65_fu_94_p2_carry__0_i_4__0_n_2;
  wire icmp_ln65_fu_94_p2_carry__0_i_5__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_10__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_11__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_12__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_13__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_14__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_15__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_16__0_n_2;
  wire icmp_ln65_fu_94_p2_carry_i_9__0_n_2;
  wire [30:0]\icmp_ln65_reg_129_reg[0] ;
  wire [30:0]\icmp_ln65_reg_129_reg[0]_0 ;
  wire in2_stream_full_n;
  wire load_input_1_U0_ap_ready;
  wire [2:0]\trunc_ln65_reg_110_reg[30] ;

  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [16]),
        .O(ap_sig_allocacmp_i_3[16]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_2__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [15]),
        .O(ap_sig_allocacmp_i_3[15]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_3__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [14]),
        .O(ap_sig_allocacmp_i_3[14]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_4__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [13]),
        .O(ap_sig_allocacmp_i_3[13]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_5__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [12]),
        .O(ap_sig_allocacmp_i_3[12]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_6__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [11]),
        .O(ap_sig_allocacmp_i_3[11]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_7__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [10]),
        .O(ap_sig_allocacmp_i_3[10]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__0_i_8__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [9]),
        .O(ap_sig_allocacmp_i_3[9]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [24]),
        .O(ap_sig_allocacmp_i_3[24]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_2__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [23]),
        .O(ap_sig_allocacmp_i_3[23]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_3__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [22]),
        .O(ap_sig_allocacmp_i_3[22]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_4__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [21]),
        .O(ap_sig_allocacmp_i_3[21]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_5__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [20]),
        .O(ap_sig_allocacmp_i_3[20]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_6__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [19]),
        .O(ap_sig_allocacmp_i_3[19]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_7__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [18]),
        .O(ap_sig_allocacmp_i_3[18]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__1_i_8__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [17]),
        .O(ap_sig_allocacmp_i_3[17]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [30]),
        .O(ap_sig_allocacmp_i_3[30]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_2__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [29]),
        .O(ap_sig_allocacmp_i_3[29]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_3__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [28]),
        .O(ap_sig_allocacmp_i_3[28]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_4__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [27]),
        .O(ap_sig_allocacmp_i_3[27]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_5__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [26]),
        .O(ap_sig_allocacmp_i_3[26]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry__2_i_6__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [25]),
        .O(ap_sig_allocacmp_i_3[25]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [0]),
        .O(ap_sig_allocacmp_i_3[0]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_2__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [8]),
        .O(ap_sig_allocacmp_i_3[8]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_3__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [7]),
        .O(ap_sig_allocacmp_i_3[7]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_4__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [6]),
        .O(ap_sig_allocacmp_i_3[6]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_5__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [5]),
        .O(ap_sig_allocacmp_i_3[5]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_6__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [4]),
        .O(ap_sig_allocacmp_i_3[4]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_7__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [3]),
        .O(ap_sig_allocacmp_i_3[3]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_8__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [2]),
        .O(ap_sig_allocacmp_i_3[2]));
  LUT3 #(
    .INIT(8'h70)) 
    add_ln65_fu_100_p2_carry_i_9__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln65_reg_129_reg[0] [1]),
        .O(ap_sig_allocacmp_i_3[1]));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_start),
        .I1(ap_sync_reg_load_input_1_U0_ap_ready),
        .I2(Q[0]),
        .I3(load_input_1_U0_ap_ready),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h5DFF0000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_sync_reg_load_input_1_U0_ap_ready_reg),
        .I1(ap_done_cache),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(\ap_CS_fsm_reg[72] ),
        .I4(Q[3]),
        .O(load_input_1_U0_ap_ready));
  LUT5 #(
    .INIT(32'hAEFFAEAE)) 
    \ap_CS_fsm[72]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[72] ),
        .I3(\ap_CS_fsm[72]_i_2__0_n_2 ),
        .I4(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT4 #(
    .INIT(16'h75FF)) 
    \ap_CS_fsm[72]_i_2__0 
       (.I0(\ap_CS_fsm_reg[72] ),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_done_cache),
        .I3(ap_sync_reg_load_input_1_U0_ap_ready_reg),
        .O(\ap_CS_fsm[72]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hDD5D5555CC0C0000)) 
    ap_done_cache_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_done_cache_reg_0),
        .I3(in2_stream_full_n),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .I5(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_2),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80008080)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(in2_stream_full_n),
        .I4(ap_done_cache_reg_0),
        .O(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready));
  LUT6 #(
    .INIT(64'hFFEEEEEEAEEEEEEE)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n_inv),
        .I1(ap_loop_init_int),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_2),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A22AAAA)) 
    ap_sync_reg_load_input_1_U0_ap_ready_i_2
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[72] ),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_sync_reg_load_input_1_U0_ap_ready_reg),
        .I5(ap_sync_reg_load_input_1_U0_ap_ready),
        .O(ap_sync_load_input_1_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF20F0F0F0)) 
    grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg_i_1
       (.I0(ap_done_cache_reg_0),
        .I1(in2_stream_full_n),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(CO),
        .I5(Q[2]),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT2 #(
    .INIT(4'hD)) 
    \i_fu_54[0]_i_1__0 
       (.I0(\icmp_ln65_reg_129_reg[0] [0]),
        .I1(ap_loop_init_int),
        .O(\i_fu_54_reg[0] ));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \i_fu_54[30]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_done_cache_reg_0),
        .I3(in2_stream_full_n),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(SR));
  LUT5 #(
    .INIT(32'h40004040)) 
    \i_fu_54[30]_i_2__0 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(in2_stream_full_n),
        .I4(ap_done_cache_reg_0),
        .O(E));
  LUT3 #(
    .INIT(8'hFD)) 
    \i_fu_54[30]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_done_cache_reg_1),
        .I2(ap_done_cache_reg_2),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT4 #(
    .INIT(16'h5999)) 
    icmp_ln65_fu_94_p2_carry__0_i_1__0
       (.I0(\icmp_ln65_reg_129_reg[0]_0 [30]),
        .I1(\icmp_ln65_reg_129_reg[0] [30]),
        .I2(ap_loop_init_int),
        .I3(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .O(\trunc_ln65_reg_110_reg[30] [2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry__0_i_2__0
       (.I0(icmp_ln65_fu_94_p2_carry__0_i_4__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [27]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [27]),
        .O(\trunc_ln65_reg_110_reg[30] [1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry__0_i_3__0
       (.I0(icmp_ln65_fu_94_p2_carry__0_i_5__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [24]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [24]),
        .O(\trunc_ln65_reg_110_reg[30] [0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry__0_i_4__0
       (.I0(\icmp_ln65_reg_129_reg[0] [28]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [28]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [29]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [29]),
        .O(icmp_ln65_fu_94_p2_carry__0_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry__0_i_5__0
       (.I0(\icmp_ln65_reg_129_reg[0] [25]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [25]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [26]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [26]),
        .O(icmp_ln65_fu_94_p2_carry__0_i_5__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_10__0
       (.I0(\icmp_ln65_reg_129_reg[0] [19]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [19]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [20]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [20]),
        .O(icmp_ln65_fu_94_p2_carry_i_10__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_11__0
       (.I0(\icmp_ln65_reg_129_reg[0] [16]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [16]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [17]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [17]),
        .O(icmp_ln65_fu_94_p2_carry_i_11__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_12__0
       (.I0(\icmp_ln65_reg_129_reg[0] [13]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [13]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [14]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [14]),
        .O(icmp_ln65_fu_94_p2_carry_i_12__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_13__0
       (.I0(\icmp_ln65_reg_129_reg[0] [10]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [10]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [11]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [11]),
        .O(icmp_ln65_fu_94_p2_carry_i_13__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_14__0
       (.I0(\icmp_ln65_reg_129_reg[0] [7]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [7]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [8]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [8]),
        .O(icmp_ln65_fu_94_p2_carry_i_14__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_15__0
       (.I0(\icmp_ln65_reg_129_reg[0] [4]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [4]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [5]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [5]),
        .O(icmp_ln65_fu_94_p2_carry_i_15__0_n_2));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_16__0
       (.I0(\icmp_ln65_reg_129_reg[0] [1]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [1]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [2]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [2]),
        .O(icmp_ln65_fu_94_p2_carry_i_16__0_n_2));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_1__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_9__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [21]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [21]),
        .O(S[7]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_2__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_10__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [18]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [18]),
        .O(S[6]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_3__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_11__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [15]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [15]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_4__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_12__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [12]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [12]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_5__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_13__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [9]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [9]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_6__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_14__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [6]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [6]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_7__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_15__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [3]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [3]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h2A0080AA)) 
    icmp_ln65_fu_94_p2_carry_i_8__0
       (.I0(icmp_ln65_fu_94_p2_carry_i_16__0_n_2),
        .I1(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln65_reg_129_reg[0] [0]),
        .I4(\icmp_ln65_reg_129_reg[0]_0 [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h0999000030003999)) 
    icmp_ln65_fu_94_p2_carry_i_9__0
       (.I0(\icmp_ln65_reg_129_reg[0] [22]),
        .I1(\icmp_ln65_reg_129_reg[0]_0 [22]),
        .I2(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln65_reg_129_reg[0] [23]),
        .I5(\icmp_ln65_reg_129_reg[0]_0 [23]),
        .O(icmp_ln65_fu_94_p2_carry_i_9__0_n_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi
   (gmem0_WREADY,
    full_n_reg,
    gmem0_AWREADY,
    full_n_reg_0,
    gmem0_BVALID,
    gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \state_reg[0] ,
    \q_reg[36] ,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_ARADDR,
    full_n_reg_1,
    s_ready_t_reg,
    empty_n_reg,
    \could_multi_bursts.arlen_buf_reg[3] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[31] ,
    \data_p1_reg[67] ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    push,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_BVALID,
    full_n_reg_2,
    p_0_in,
    data_vld_reg,
    icmp_ln65_reg_124,
    s_ready_t_reg_0,
    load_input_U0_m_axi_gmem0_RREADY,
    m_axi_gmem0_WREADY,
    \data_p2_reg[61] ,
    \data_p2_reg[95] ,
    load_input_U0_m_axi_gmem0_ARVALID,
    in1,
    \data_p2_reg[95]_0 ,
    ap_enable_reg_pp0_iter2,
    m_axi_gmem0_AWREADY,
    store_result_U0_m_axi_gmem0_AWVALID,
    load_p2);
  output gmem0_WREADY;
  output full_n_reg;
  output gmem0_AWREADY;
  output full_n_reg_0;
  output gmem0_BVALID;
  output gmem0_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]\state_reg[0] ;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem0_WVALID;
  output [61:0]m_axi_gmem0_ARADDR;
  output full_n_reg_1;
  output s_ready_t_reg;
  output empty_n_reg;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output m_axi_gmem0_AWVALID;
  output [31:0]\data_p1_reg[31] ;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input push;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_BVALID;
  input full_n_reg_2;
  input [0:0]p_0_in;
  input [1:0]data_vld_reg;
  input icmp_ln65_reg_124;
  input [0:0]s_ready_t_reg_0;
  input load_input_U0_m_axi_gmem0_RREADY;
  input m_axi_gmem0_WREADY;
  input [61:0]\data_p2_reg[61] ;
  input [31:0]\data_p2_reg[95] ;
  input load_input_U0_m_axi_gmem0_ARVALID;
  input [61:0]in1;
  input [31:0]\data_p2_reg[95]_0 ;
  input ap_enable_reg_pp0_iter2;
  input m_axi_gmem0_AWREADY;
  input store_result_U0_m_axi_gmem0_AWVALID;
  input load_p2;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [32:0]D;
  wire [31:0]Q;
  wire [31:0]WDATA_Dummy;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire bus_write_n_9;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \data_fifo/push ;
  wire [31:0]\data_p1_reg[31] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [61:0]\data_p2_reg[61] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [31:0]\data_p2_reg[95]_0 ;
  wire [1:0]data_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire gmem0_ARREADY;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire icmp_ln65_reg_124;
  wire [61:0]in1;
  wire load_input_U0_m_axi_gmem0_ARVALID;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire load_p2;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BVALID;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WVALID;
  wire [0:0]p_0_in;
  wire push;
  wire [36:0]\q_reg[36] ;
  wire \req_fifo/push ;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire store_result_U0_m_axi_gmem0_AWVALID;
  wire wreq_throttle_n_41;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_read bus_read
       (.D(D),
        .Q(\could_multi_bursts.arlen_buf_reg[3] ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[95] (\data_p2_reg[95]_0 ),
        .full_n_reg(full_n_reg),
        .icmp_ln65_reg_124(icmp_ln65_reg_124),
        .in1(in1),
        .load_input_U0_m_axi_gmem0_ARVALID(load_input_U0_m_axi_gmem0_ARVALID),
        .load_input_U0_m_axi_gmem0_RREADY(load_input_U0_m_axi_gmem0_RREADY),
        .load_p2(load_p2),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg(gmem0_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\state_reg[0] (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(bus_write_n_9),
        .Q(Q),
        .WEBWE(WEBWE),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.strb_buf_reg[3]_0 ({WSTRB_Dummy,WDATA_Dummy}),
        .\data_p2_reg[61] (\data_p2_reg[61] ),
        .\data_p2_reg[95] (\data_p2_reg[95] ),
        .data_vld_reg(data_vld_reg),
        .empty_n_reg(gmem0_BVALID),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg(gmem0_WREADY),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_1),
        .full_n_reg_2(full_n_reg_2),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .\last_cnt_reg[0] (wreq_throttle_n_41),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .p_0_in(p_0_in),
        .push(push),
        .push_0(\req_fifo/push ),
        .push_1(\data_fifo/push ),
        .s_ready_t_reg(gmem0_AWREADY),
        .s_ready_t_reg_0(s_ready_t_reg),
        .store_result_U0_m_axi_gmem0_AWVALID(store_result_U0_m_axi_gmem0_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_throttle wreq_throttle
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(bus_write_n_9),
        .WREADY_Dummy(WREADY_Dummy),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .in({WLAST_Dummy,WSTRB_Dummy,WDATA_Dummy}),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WREADY_0(wreq_throttle_n_41),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .push(\req_fifo/push ),
        .push_0(\data_fifo/push ),
        .\q_reg[36] (\q_reg[36] ),
        .\q_reg[67] ({AWLEN_Dummy,AWADDR_Dummy}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_buffer
   (full_n_reg_0,
    E,
    \bus_equal_gen.WVALID_Dummy_reg ,
    full_n_reg_1,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    push,
    \bus_equal_gen.len_cnt_reg[0] ,
    WREADY_Dummy,
    burst_valid,
    ap_enable_reg_pp0_iter2);
  output full_n_reg_0;
  output [0:0]E;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output full_n_reg_1;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input push;
  input \bus_equal_gen.len_cnt_reg[0] ;
  input WREADY_Dummy;
  input burst_valid;
  input ap_enable_reg_pp0_iter2;

  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.len_cnt_reg[0] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[32]_i_1_n_2 ;
  wire \dout_buf[33]_i_1_n_2 ;
  wire \dout_buf[34]_i_1_n_2 ;
  wire \dout_buf[35]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_2;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__0_n_2;
  wire empty_n_i_3_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1_n_2;
  wire full_n_i_3__3_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire i__carry_i_1__0_n_2;
  wire i__carry_i_2__0_n_2;
  wire i__carry_i_3__0_n_2;
  wire i__carry_i_4__0_n_2;
  wire i__carry_i_5__0_n_2;
  wire i__carry_i_6__0_n_2;
  wire i__carry_i_7__0_n_2;
  wire i__carry_i_8_n_2;
  wire i__carry_i_9_n_2;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry_n_10 ;
  wire \mOutPtr0_inferred__0/i__carry_n_11 ;
  wire \mOutPtr0_inferred__0/i__carry_n_12 ;
  wire \mOutPtr0_inferred__0/i__carry_n_13 ;
  wire \mOutPtr0_inferred__0/i__carry_n_14 ;
  wire \mOutPtr0_inferred__0/i__carry_n_15 ;
  wire \mOutPtr0_inferred__0/i__carry_n_16 ;
  wire \mOutPtr0_inferred__0/i__carry_n_17 ;
  wire \mOutPtr0_inferred__0/i__carry_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_8 ;
  wire \mOutPtr0_inferred__0/i__carry_n_9 ;
  wire \mOutPtr[0]_i_1_n_2 ;
  wire \mOutPtr[8]_i_1__0_n_2 ;
  wire mem_reg_i_10_n_2;
  wire mem_reg_i_11_n_2;
  wire mem_reg_i_8__0_n_2;
  wire p_1_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [7:0]raddr;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_2 ;
  wire \waddr[1]_i_1_n_2 ;
  wire \waddr[2]_i_1_n_2 ;
  wire \waddr[3]_i_1_n_2 ;
  wire \waddr[4]_i_1_n_2 ;
  wire \waddr[5]_i_1__0_n_2 ;
  wire \waddr[6]_i_1_n_2 ;
  wire \waddr[6]_i_2_n_2 ;
  wire \waddr[7]_i_2_n_2 ;
  wire \waddr[7]_i_3_n_2 ;
  wire \waddr[7]_i_4_n_2 ;
  wire [7:7]\NLW_mOutPtr0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__1
       (.I0(full_n_reg_0),
        .I1(ap_enable_reg_pp0_iter2),
        .O(full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg[0] ),
        .I1(WREADY_Dummy),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(\bus_equal_gen.len_cnt_reg[0] ),
        .I2(WREADY_Dummy),
        .I3(burst_valid),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA2A2222)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(WREADY_Dummy),
        .I4(burst_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_2 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hAAEAEEEE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(WREADY_Dummy),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_2),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hFFFDF00D)) 
    empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(empty_n_i_2__0_n_2),
        .I2(push),
        .I3(mem_reg_i_11_n_2),
        .I4(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[5]),
        .I4(empty_n_i_3_n_2),
        .O(empty_n_i_2__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[7]),
        .O(empty_n_i_3_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFBF83)) 
    full_n_i_1
       (.I0(p_1_in),
        .I1(mem_reg_i_11_n_2),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1_n_2));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__4
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[7]),
        .I3(full_n_i_3__3_n_2),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__3
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[6]),
        .I5(mOutPtr[5]),
        .O(full_n_i_3__3_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__0
       (.I0(mOutPtr[8]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_1__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__0
       (.I0(mOutPtr[7]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_2__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__0
       (.I0(mOutPtr[6]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_3__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__0
       (.I0(mOutPtr[5]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_4__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5__0
       (.I0(mOutPtr[4]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_5__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6__0
       (.I0(mOutPtr[3]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_6__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7__0
       (.I0(mOutPtr[2]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_7__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8
       (.I0(mOutPtr[1]),
        .I1(i__carry_i_9_n_2),
        .O(i__carry_i_8_n_2));
  LUT6 #(
    .INIT(64'h55D5DDDD00000000)) 
    i__carry_i_9
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(WREADY_Dummy),
        .I4(burst_valid),
        .I5(push),
        .O(i__carry_i_9_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \mOutPtr0_inferred__0/i__carry 
       (.CI(mOutPtr[0]),
        .CI_TOP(1'b0),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry_CO_UNCONNECTED [7],\mOutPtr0_inferred__0/i__carry_n_3 ,\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 ,\mOutPtr0_inferred__0/i__carry_n_8 ,\mOutPtr0_inferred__0/i__carry_n_9 }),
        .DI({1'b0,mOutPtr[7:1]}),
        .O({\mOutPtr0_inferred__0/i__carry_n_10 ,\mOutPtr0_inferred__0/i__carry_n_11 ,\mOutPtr0_inferred__0/i__carry_n_12 ,\mOutPtr0_inferred__0/i__carry_n_13 ,\mOutPtr0_inferred__0/i__carry_n_14 ,\mOutPtr0_inferred__0/i__carry_n_15 ,\mOutPtr0_inferred__0/i__carry_n_16 ,\mOutPtr0_inferred__0/i__carry_n_17 }),
        .S({i__carry_i_1__0_n_2,i__carry_i_2__0_n_2,i__carry_i_3__0_n_2,i__carry_i_4__0_n_2,i__carry_i_5__0_n_2,i__carry_i_6__0_n_2,i__carry_i_7__0_n_2,i__carry_i_8_n_2}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h55D5DDDDAA2A2222)) 
    \mOutPtr[8]_i_1__0 
       (.I0(empty_n_reg_n_2),
        .I1(data_valid),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(WREADY_Dummy),
        .I4(burst_valid),
        .I5(push),
        .O(\mOutPtr[8]_i_1__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1_n_2 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_17 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_16 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_15 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_14 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_13 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_12 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_11 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_2 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_10 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(Q[15:0]),
        .DINBDIN(Q[31:16]),
        .DINPADINP({1'b1,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP(q_buf[33:32]),
        .DOUTPBDOUTP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_10_n_2),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    mem_reg_i_10
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_10_n_2));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7500FFFF)) 
    mem_reg_i_11
       (.I0(burst_valid),
        .I1(WREADY_Dummy),
        .I2(\bus_equal_gen.len_cnt_reg[0] ),
        .I3(data_valid),
        .I4(empty_n_reg_n_2),
        .O(mem_reg_i_11_n_2));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10_n_2),
        .I2(raddr[5]),
        .O(rnext[6]));
  LUT2 #(
    .INIT(4'h9)) 
    mem_reg_i_3
       (.I0(mem_reg_i_10_n_2),
        .I1(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(mem_reg_i_11_n_2),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(mem_reg_i_11_n_2),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(mem_reg_i_11_n_2),
        .I2(raddr[0]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h6666A666A6A6A6A6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_2),
        .I2(data_valid),
        .I3(\bus_equal_gen.len_cnt_reg[0] ),
        .I4(WREADY_Dummy),
        .I5(burst_valid),
        .O(mem_reg_i_8__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_2),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    show_ahead_i_1
       (.I0(empty_n_i_2__0_n_2),
        .I1(push),
        .I2(mem_reg_i_11_n_2),
        .I3(mOutPtr[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    next_beat,
    dout_valid_reg_0,
    Q,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    dout_valid_reg_1,
    rdata_ack_t);
  output full_n_reg_0;
  output beat_valid;
  output next_beat;
  output dout_valid_reg_0;
  output [32:0]Q;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input rdata_ack_t;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__0_n_2;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_2;
  wire empty_n_i_2__2_n_2;
  wire empty_n_i_3__0_n_2;
  wire empty_n_reg_n_2;
  wire full_n_i_1__0_n_2;
  wire full_n_i_2__5_n_2;
  wire full_n_i_3__4_n_2;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1__0_n_2 ;
  wire \mOutPtr[1]_i_1_n_2 ;
  wire \mOutPtr[2]_i_1__1_n_2 ;
  wire \mOutPtr[3]_i_1_n_2 ;
  wire \mOutPtr[4]_i_1_n_2 ;
  wire \mOutPtr[5]_i_1_n_2 ;
  wire \mOutPtr[5]_i_2_n_2 ;
  wire \mOutPtr[6]_i_1_n_2 ;
  wire \mOutPtr[7]_i_1_n_2 ;
  wire \mOutPtr[7]_i_2_n_2 ;
  wire \mOutPtr[7]_i_3_n_2 ;
  wire \mOutPtr[8]_i_1_n_2 ;
  wire \mOutPtr[8]_i_2_n_2 ;
  wire \mOutPtr[8]_i_3__0_n_2 ;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10__0_n_2;
  wire mem_reg_i_9_n_2;
  wire mem_reg_n_70;
  wire mem_reg_n_71;
  wire next_beat;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_2 ;
  wire \waddr[1]_i_1__0_n_2 ;
  wire \waddr[2]_i_1__0_n_2 ;
  wire \waddr[3]_i_1__0_n_2 ;
  wire \waddr[4]_i_1__0_n_2 ;
  wire \waddr[5]_i_1__1_n_2 ;
  wire \waddr[6]_i_1__0_n_2 ;
  wire \waddr[6]_i_2__0_n_2 ;
  wire \waddr[7]_i_2__0_n_2 ;
  wire \waddr[7]_i_3__0_n_2 ;
  wire \waddr[7]_i_4__0_n_2 ;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:1]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[31]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(next_beat));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hBAAA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(dout_valid_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_2),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFDFDFDF0FD0D0D0)) 
    empty_n_i_1
       (.I0(mOutPtr[0]),
        .I1(empty_n_i_2__2_n_2),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem0_RVALID),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1_n_2));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__2
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[6]),
        .I3(empty_n_i_3__0_n_2),
        .O(empty_n_i_2__2_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_3__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[7]),
        .I3(mOutPtr[3]),
        .I4(mOutPtr[2]),
        .O(empty_n_i_3__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEF00)) 
    full_n_i_1__0
       (.I0(full_n_i_2__5_n_2),
        .I1(full_n_i_3__4_n_2),
        .I2(m_axi_gmem0_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_2__5
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[4]),
        .O(full_n_i_2__5_n_2));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_3__4
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[6]),
        .I2(mOutPtr[7]),
        .O(full_n_i_3__4_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem0_RVALID),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(pop),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem0_RVALID),
        .O(\mOutPtr[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA955A9A9A9AAA9A9)) 
    \mOutPtr[5]_i_1 
       (.I0(mOutPtr[5]),
        .I1(\mOutPtr[7]_i_3_n_2 ),
        .I2(mOutPtr[4]),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr[5]_i_2_n_2 ),
        .O(\mOutPtr[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[5]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAA95555AAA9)) 
    \mOutPtr[6]_i_1 
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .I3(\mOutPtr[7]_i_3_n_2 ),
        .I4(mOutPtr19_out),
        .I5(full_n_i_2__5_n_2),
        .O(\mOutPtr[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96666AAA9)) 
    \mOutPtr[7]_i_1 
       (.I0(mOutPtr[7]),
        .I1(mOutPtr19_out),
        .I2(\mOutPtr[7]_i_2_n_2 ),
        .I3(\mOutPtr[7]_i_3_n_2 ),
        .I4(mOutPtr[6]),
        .I5(full_n_i_2__5_n_2),
        .O(\mOutPtr[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[7]_i_2 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .O(\mOutPtr[7]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \mOutPtr[7]_i_3 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .O(\mOutPtr[7]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_2),
        .I4(m_axi_gmem0_RVALID),
        .I5(full_n_reg_0),
        .O(\mOutPtr[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hA656A6A6A6A6A6A6)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(\mOutPtr[8]_i_3__0_n_2 ),
        .I2(mOutPtr[7]),
        .I3(full_n_i_2__5_n_2),
        .I4(mOutPtr19_out),
        .I5(mOutPtr[6]),
        .O(\mOutPtr[8]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h000000000000000B)) 
    \mOutPtr[8]_i_3__0 
       (.I0(pop),
        .I1(push),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[5]),
        .I4(\mOutPtr[7]_i_3_n_2 ),
        .I5(mOutPtr[6]),
        .O(\mOutPtr[8]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \mOutPtr[8]_i_4 
       (.I0(m_axi_gmem0_RVALID),
        .I1(full_n_reg_0),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_2),
        .O(mOutPtr19_out));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[0]_i_1__0_n_2 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[1]_i_1_n_2 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[2]_i_1__1_n_2 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[3]_i_1_n_2 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[4]_i_1_n_2 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[5]_i_1_n_2 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[6]_i_1_n_2 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[7]_i_1_n_2 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_2 ),
        .D(\mOutPtr[8]_i_2_n_2 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(D[15:0]),
        .DINBDIN(D[31:16]),
        .DINPADINP(m_axi_gmem0_RRESP),
        .DINPBDINP({1'b1,D[32]}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP({mem_reg_n_70,mem_reg_n_71}),
        .DOUTPBDOUTP({NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(empty_n_reg_n_2),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(raddr[0]),
        .I5(raddr[1]),
        .O(mem_reg_i_10__0_n_2));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(mem_reg_i_9_n_2),
        .I2(raddr[5]),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_2__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10__0_n_2),
        .I3(raddr[3]),
        .I4(raddr[5]),
        .I5(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10__0_n_2),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(pop),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(pop),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_2),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_n_2),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_9
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00008008)) 
    show_ahead_i_1__0
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .I3(mOutPtr[0]),
        .I4(empty_n_i_2__2_n_2),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    SR,
    \pout_reg[4]_0 ,
    in,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    DI,
    \bus_equal_gen.WLAST_Dummy_reg ,
    S,
    ap_rst_n_inv,
    ap_clk,
    invalid_len_event_reg2,
    push,
    Q,
    E,
    full_n_reg_0,
    fifo_resp_ready,
    AWREADY_Dummy,
    full_n_reg_1,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    WLAST_Dummy,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    WREADY_Dummy,
    D);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]SR;
  output [4:0]\pout_reg[4]_0 ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output [0:0]DI;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output [5:0]S;
  input ap_rst_n_inv;
  input ap_clk;
  input invalid_len_event_reg2;
  input push;
  input [7:0]Q;
  input [0:0]E;
  input full_n_reg_0;
  input fifo_resp_ready;
  input AWREADY_Dummy;
  input full_n_reg_1;
  input [9:0]\sect_len_buf_reg[9] ;
  input [5:0]\sect_len_buf_reg[9]_0 ;
  input WLAST_Dummy;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input WREADY_Dummy;
  input [5:0]D;

  wire AWREADY_Dummy;
  wire [5:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.len_cnt[7]_i_5_n_2 ;
  wire \bus_equal_gen.len_cnt[7]_i_6_n_2 ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire data_vld_i_1_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_2_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__1_n_2;
  wire full_n_i_2_n_2;
  wire full_n_i_3__0_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire \mem_reg[68][0]_mux_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_3 ;
  wire \mem_reg[68][0]_srl32__1_n_2 ;
  wire \mem_reg[68][0]_srl32_n_2 ;
  wire \mem_reg[68][0]_srl32_n_3 ;
  wire \mem_reg[68][1]_mux_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_3 ;
  wire \mem_reg[68][1]_srl32__1_n_2 ;
  wire \mem_reg[68][1]_srl32_n_2 ;
  wire \mem_reg[68][1]_srl32_n_3 ;
  wire \mem_reg[68][2]_mux_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_3 ;
  wire \mem_reg[68][2]_srl32__1_n_2 ;
  wire \mem_reg[68][2]_srl32_n_2 ;
  wire \mem_reg[68][2]_srl32_n_3 ;
  wire \mem_reg[68][3]_mux_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_3 ;
  wire \mem_reg[68][3]_srl32__1_n_2 ;
  wire \mem_reg[68][3]_srl32_n_2 ;
  wire \mem_reg[68][3]_srl32_n_3 ;
  wire next_burst;
  wire pop0;
  wire \pout[0]_i_1_n_2 ;
  wire \pout[6]_i_1_n_2 ;
  wire \pout[6]_i_2_n_2 ;
  wire \pout[6]_i_3_n_2 ;
  wire [6:5]pout_reg;
  wire [4:0]\pout_reg[4]_0 ;
  wire push;
  wire push_0;
  wire [3:0]q;
  wire \q[0]_i_1_n_2 ;
  wire \q[1]_i_1_n_2 ;
  wire \q[2]_i_1_n_2 ;
  wire \q[3]_i_1_n_2 ;
  wire \sect_len_buf_reg[8] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [5:0]\sect_len_buf_reg[9]_0 ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(WLAST_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .I2(WREADY_Dummy),
        .I3(next_burst),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(next_burst),
        .O(SR));
  LUT5 #(
    .INIT(32'h41000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt[7]_i_5_n_2 ),
        .I1(Q[3]),
        .I2(q[3]),
        .I3(\bus_equal_gen.len_cnt[7]_i_6_n_2 ),
        .I4(E),
        .O(next_burst));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \bus_equal_gen.len_cnt[7]_i_5 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(q[2]),
        .I5(Q[2]),
        .O(\bus_equal_gen.len_cnt[7]_i_5_n_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \bus_equal_gen.len_cnt[7]_i_6 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(q[1]),
        .I3(Q[1]),
        .O(\bus_equal_gen.len_cnt[7]_i_6_n_2 ));
  LUT5 #(
    .INIT(32'hC4C4EEC4)) 
    data_vld_i_1
       (.I0(\pout[6]_i_2_n_2 ),
        .I1(data_vld_reg_n_2),
        .I2(empty_n_i_2_n_2),
        .I3(push),
        .I4(invalid_len_event_reg2),
        .O(data_vld_i_1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_2),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_2
       (.I0(burst_valid),
        .I1(next_burst),
        .O(empty_n_i_2_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8FAFAAAA)) 
    full_n_i_1__1
       (.I0(fifo_burst_ready),
        .I1(full_n_i_2_n_2),
        .I2(empty_n_i_2_n_2),
        .I3(push_0),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__1_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2
       (.I0(pout_reg[6]),
        .I1(\pout_reg[4]_0 [2]),
        .I2(\pout_reg[4]_0 [1]),
        .I3(pout_reg[5]),
        .I4(\pout_reg[4]_0 [0]),
        .I5(full_n_i_3__0_n_2),
        .O(full_n_i_2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__0
       (.I0(\pout_reg[4]_0 [4]),
        .I1(\pout_reg[4]_0 [3]),
        .O(full_n_i_3__0_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_2),
        .Q(fifo_burst_ready),
        .R(1'b0));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_2 ),
        .I1(\mem_reg[68][0]_srl32__0_n_2 ),
        .O(\mem_reg[68][0]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[68][0]_srl32_n_2 ),
        .Q31(\mem_reg[68][0]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_3 ),
        .Q(\mem_reg[68][0]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_3 ),
        .Q(\mem_reg[68][0]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \mem_reg[68][0]_srl32_i_1 
       (.I0(fifo_burst_ready),
        .I1(full_n_reg_0),
        .I2(fifo_resp_ready),
        .I3(AWREADY_Dummy),
        .I4(full_n_reg_1),
        .I5(invalid_len_event_reg2),
        .O(push_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[68][0]_srl32_i_2 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \mem_reg[68][0]_srl32_i_3 
       (.I0(\sect_len_buf_reg[9] [8]),
        .I1(\sect_len_buf_reg[9]_0 [4]),
        .I2(\sect_len_buf_reg[9] [4]),
        .I3(\sect_len_buf_reg[9]_0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg[1] ),
        .O(\sect_len_buf_reg[8] ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_2 ),
        .I1(\mem_reg[68][1]_srl32__0_n_2 ),
        .O(\mem_reg[68][1]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[68][1]_srl32_n_2 ),
        .Q31(\mem_reg[68][1]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_3 ),
        .Q(\mem_reg[68][1]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_3 ),
        .Q(\mem_reg[68][1]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[68][1]_srl32_i_1 
       (.I0(\sect_len_buf_reg[9] [1]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[1]));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_2 ),
        .I1(\mem_reg[68][2]_srl32__0_n_2 ),
        .O(\mem_reg[68][2]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[68][2]_srl32_n_2 ),
        .Q31(\mem_reg[68][2]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_3 ),
        .Q(\mem_reg[68][2]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_3 ),
        .Q(\mem_reg[68][2]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[68][2]_srl32_i_1 
       (.I0(\sect_len_buf_reg[9] [2]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[2]));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_2 ),
        .I1(\mem_reg[68][3]_srl32__0_n_2 ),
        .O(\mem_reg[68][3]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[68][3]_srl32_n_2 ),
        .Q31(\mem_reg[68][3]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_3 ),
        .Q(\mem_reg[68][3]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A(\pout_reg[4]_0 ),
        .CE(push_0),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_3 ),
        .Q(\mem_reg[68][3]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mem_reg[68][3]_srl32_i_1 
       (.I0(\sect_len_buf_reg[9] [3]),
        .I1(\sect_len_buf_reg[8] ),
        .O(in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(\pout_reg[4]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(\pout_reg[4]_0 [4]),
        .I1(pout_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(\pout_reg[4]_0 [2]),
        .I1(\pout_reg[4]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h59555555)) 
    p_0_out_carry_i_7
       (.I0(\pout_reg[4]_0 [1]),
        .I1(data_vld_reg_n_2),
        .I2(invalid_len_event_reg2),
        .I3(push),
        .I4(empty_n_i_2_n_2),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h44000F00)) 
    \pout[6]_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(push),
        .I2(\pout[6]_i_2_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(empty_n_i_2_n_2),
        .O(\pout[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'h444444444444444F)) 
    \pout[6]_i_2 
       (.I0(invalid_len_event_reg2),
        .I1(push),
        .I2(\pout[6]_i_3_n_2 ),
        .I3(pout_reg[6]),
        .I4(\pout_reg[4]_0 [2]),
        .I5(pout_reg[5]),
        .O(\pout[6]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_3 
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .I2(\pout_reg[4]_0 [1]),
        .I3(\pout_reg[4]_0 [0]),
        .O(\pout[6]_i_3_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(\pout[0]_i_1_n_2 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[0]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[1]),
        .Q(\pout_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[2]),
        .Q(\pout_reg[4]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[3]),
        .Q(\pout_reg[4]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1_n_2 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1 
       (.I0(\mem_reg[68][0]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_2 ),
        .O(\q[0]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1 
       (.I0(\mem_reg[68][1]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_2 ),
        .O(\q[1]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1 
       (.I0(\mem_reg[68][2]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_2 ),
        .O(\q[2]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1 
       (.I0(\mem_reg[68][3]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_2 ),
        .O(\q[3]_i_1_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1_n_2 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1_n_2 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1_n_2 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1_n_2 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sect_len_buf[9]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [1]),
        .I1(\sect_len_buf_reg[9] [5]),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .I3(\sect_len_buf_reg[9] [6]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sect_len_buf[9]_i_4 
       (.I0(\sect_len_buf_reg[9]_0 [5]),
        .I1(\sect_len_buf_reg[9] [9]),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .I3(\sect_len_buf_reg[9] [7]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    D,
    next_wreq,
    empty_n_reg_0,
    SR,
    empty_n_reg_1,
    \could_multi_bursts.loop_cnt_reg[0] ,
    \pout_reg[4]_0 ,
    A,
    \pout_reg[2]_rep_0 ,
    \q_reg[92]_0 ,
    DI,
    S,
    \q_reg[70]_0 ,
    \q_reg[86]_0 ,
    \q_reg[93]_0 ,
    \end_addr_buf_reg[63] ,
    \pout_reg[5]_0 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    \align_len_reg[31] ,
    \align_len_reg[31]_0 ,
    p_26_in,
    Q,
    last_sect_carry__1,
    sect_cnt0,
    fifo_wreq_valid_buf_reg,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    last_sect_carry__1_0,
    \pout_reg[0]_rep__0_0 ,
    \pout_reg[0]_rep__0_1 ,
    push,
    \mem_reg[68][95]_srl32__0_0 ,
    \pout_reg[6]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [51:0]D;
  output next_wreq;
  output [0:0]empty_n_reg_0;
  output [0:0]SR;
  output empty_n_reg_1;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output [2:0]\pout_reg[4]_0 ;
  output [0:0]A;
  output [0:0]\pout_reg[2]_rep_0 ;
  output [90:0]\q_reg[92]_0 ;
  output [0:0]DI;
  output [7:0]S;
  output [6:0]\q_reg[70]_0 ;
  output [7:0]\q_reg[86]_0 ;
  output [6:0]\q_reg[93]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [5:0]\pout_reg[5]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input \align_len_reg[31] ;
  input [0:0]\align_len_reg[31]_0 ;
  input p_26_in;
  input [51:0]Q;
  input [4:0]last_sect_carry__1;
  input [50:0]sect_cnt0;
  input fifo_wreq_valid_buf_reg;
  input [1:0]\sect_len_buf_reg[9] ;
  input [1:0]\sect_len_buf_reg[9]_0 ;
  input [3:0]last_sect_carry__1_0;
  input [0:0]\pout_reg[0]_rep__0_0 ;
  input \pout_reg[0]_rep__0_1 ;
  input push;
  input [93:0]\mem_reg[68][95]_srl32__0_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire [0:0]A;
  wire [51:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [51:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire [0:0]\align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire data_vld_i_1__6_n_2;
  wire data_vld_reg_n_2;
  wire [0:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire [95:93]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_i_2_n_2;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__9_n_2;
  wire full_n_i_2__0_n_2;
  wire full_n_i_3_n_2;
  wire full_n_i_4_n_2;
  wire invalid_len_event_i_2_n_2;
  wire invalid_len_event_i_3_n_2;
  wire invalid_len_event_i_4_n_2;
  wire invalid_len_event_i_5_n_2;
  wire invalid_len_event_i_6_n_2;
  wire invalid_len_event_i_7_n_2;
  wire invalid_len_event_i_8_n_2;
  wire invalid_len_event_i_9_n_2;
  wire [4:0]last_sect_carry__1;
  wire [3:0]last_sect_carry__1_0;
  wire \mem_reg[68][0]_mux_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_3 ;
  wire \mem_reg[68][0]_srl32__1_n_2 ;
  wire \mem_reg[68][0]_srl32_n_2 ;
  wire \mem_reg[68][0]_srl32_n_3 ;
  wire \mem_reg[68][10]_mux_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_3 ;
  wire \mem_reg[68][10]_srl32__1_n_2 ;
  wire \mem_reg[68][10]_srl32_n_2 ;
  wire \mem_reg[68][10]_srl32_n_3 ;
  wire \mem_reg[68][11]_mux_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_3 ;
  wire \mem_reg[68][11]_srl32__1_n_2 ;
  wire \mem_reg[68][11]_srl32_n_2 ;
  wire \mem_reg[68][11]_srl32_n_3 ;
  wire \mem_reg[68][12]_mux_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_3 ;
  wire \mem_reg[68][12]_srl32__1_n_2 ;
  wire \mem_reg[68][12]_srl32_n_2 ;
  wire \mem_reg[68][12]_srl32_n_3 ;
  wire \mem_reg[68][13]_mux_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_3 ;
  wire \mem_reg[68][13]_srl32__1_n_2 ;
  wire \mem_reg[68][13]_srl32_n_2 ;
  wire \mem_reg[68][13]_srl32_n_3 ;
  wire \mem_reg[68][14]_mux_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_3 ;
  wire \mem_reg[68][14]_srl32__1_n_2 ;
  wire \mem_reg[68][14]_srl32_n_2 ;
  wire \mem_reg[68][14]_srl32_n_3 ;
  wire \mem_reg[68][15]_mux_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_3 ;
  wire \mem_reg[68][15]_srl32__1_n_2 ;
  wire \mem_reg[68][15]_srl32_n_2 ;
  wire \mem_reg[68][15]_srl32_n_3 ;
  wire \mem_reg[68][16]_mux_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_3 ;
  wire \mem_reg[68][16]_srl32__1_n_2 ;
  wire \mem_reg[68][16]_srl32_n_2 ;
  wire \mem_reg[68][16]_srl32_n_3 ;
  wire \mem_reg[68][17]_mux_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_3 ;
  wire \mem_reg[68][17]_srl32__1_n_2 ;
  wire \mem_reg[68][17]_srl32_n_2 ;
  wire \mem_reg[68][17]_srl32_n_3 ;
  wire \mem_reg[68][18]_mux_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_3 ;
  wire \mem_reg[68][18]_srl32__1_n_2 ;
  wire \mem_reg[68][18]_srl32_n_2 ;
  wire \mem_reg[68][18]_srl32_n_3 ;
  wire \mem_reg[68][19]_mux_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_3 ;
  wire \mem_reg[68][19]_srl32__1_n_2 ;
  wire \mem_reg[68][19]_srl32_n_2 ;
  wire \mem_reg[68][19]_srl32_n_3 ;
  wire \mem_reg[68][1]_mux_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_3 ;
  wire \mem_reg[68][1]_srl32__1_n_2 ;
  wire \mem_reg[68][1]_srl32_n_2 ;
  wire \mem_reg[68][1]_srl32_n_3 ;
  wire \mem_reg[68][20]_mux_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_3 ;
  wire \mem_reg[68][20]_srl32__1_n_2 ;
  wire \mem_reg[68][20]_srl32_n_2 ;
  wire \mem_reg[68][20]_srl32_n_3 ;
  wire \mem_reg[68][21]_mux_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_3 ;
  wire \mem_reg[68][21]_srl32__1_n_2 ;
  wire \mem_reg[68][21]_srl32_n_2 ;
  wire \mem_reg[68][21]_srl32_n_3 ;
  wire \mem_reg[68][22]_mux_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_3 ;
  wire \mem_reg[68][22]_srl32__1_n_2 ;
  wire \mem_reg[68][22]_srl32_n_2 ;
  wire \mem_reg[68][22]_srl32_n_3 ;
  wire \mem_reg[68][23]_mux_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_3 ;
  wire \mem_reg[68][23]_srl32__1_n_2 ;
  wire \mem_reg[68][23]_srl32_n_2 ;
  wire \mem_reg[68][23]_srl32_n_3 ;
  wire \mem_reg[68][24]_mux_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_3 ;
  wire \mem_reg[68][24]_srl32__1_n_2 ;
  wire \mem_reg[68][24]_srl32_n_2 ;
  wire \mem_reg[68][24]_srl32_n_3 ;
  wire \mem_reg[68][25]_mux_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_3 ;
  wire \mem_reg[68][25]_srl32__1_n_2 ;
  wire \mem_reg[68][25]_srl32_n_2 ;
  wire \mem_reg[68][25]_srl32_n_3 ;
  wire \mem_reg[68][26]_mux_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_3 ;
  wire \mem_reg[68][26]_srl32__1_n_2 ;
  wire \mem_reg[68][26]_srl32_n_2 ;
  wire \mem_reg[68][26]_srl32_n_3 ;
  wire \mem_reg[68][27]_mux_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_3 ;
  wire \mem_reg[68][27]_srl32__1_n_2 ;
  wire \mem_reg[68][27]_srl32_n_2 ;
  wire \mem_reg[68][27]_srl32_n_3 ;
  wire \mem_reg[68][28]_mux_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_3 ;
  wire \mem_reg[68][28]_srl32__1_n_2 ;
  wire \mem_reg[68][28]_srl32_n_2 ;
  wire \mem_reg[68][28]_srl32_n_3 ;
  wire \mem_reg[68][29]_mux_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_3 ;
  wire \mem_reg[68][29]_srl32__1_n_2 ;
  wire \mem_reg[68][29]_srl32_n_2 ;
  wire \mem_reg[68][29]_srl32_n_3 ;
  wire \mem_reg[68][2]_mux_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_3 ;
  wire \mem_reg[68][2]_srl32__1_n_2 ;
  wire \mem_reg[68][2]_srl32_n_2 ;
  wire \mem_reg[68][2]_srl32_n_3 ;
  wire \mem_reg[68][30]_mux_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_3 ;
  wire \mem_reg[68][30]_srl32__1_n_2 ;
  wire \mem_reg[68][30]_srl32_n_2 ;
  wire \mem_reg[68][30]_srl32_n_3 ;
  wire \mem_reg[68][31]_mux_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_3 ;
  wire \mem_reg[68][31]_srl32__1_n_2 ;
  wire \mem_reg[68][31]_srl32_n_2 ;
  wire \mem_reg[68][31]_srl32_n_3 ;
  wire \mem_reg[68][32]_mux_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_3 ;
  wire \mem_reg[68][32]_srl32__1_n_2 ;
  wire \mem_reg[68][32]_srl32_n_2 ;
  wire \mem_reg[68][32]_srl32_n_3 ;
  wire \mem_reg[68][33]_mux_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_3 ;
  wire \mem_reg[68][33]_srl32__1_n_2 ;
  wire \mem_reg[68][33]_srl32_n_2 ;
  wire \mem_reg[68][33]_srl32_n_3 ;
  wire \mem_reg[68][34]_mux_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_3 ;
  wire \mem_reg[68][34]_srl32__1_n_2 ;
  wire \mem_reg[68][34]_srl32_n_2 ;
  wire \mem_reg[68][34]_srl32_n_3 ;
  wire \mem_reg[68][35]_mux_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_3 ;
  wire \mem_reg[68][35]_srl32__1_n_2 ;
  wire \mem_reg[68][35]_srl32_n_2 ;
  wire \mem_reg[68][35]_srl32_n_3 ;
  wire \mem_reg[68][36]_mux_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_3 ;
  wire \mem_reg[68][36]_srl32__1_n_2 ;
  wire \mem_reg[68][36]_srl32_n_2 ;
  wire \mem_reg[68][36]_srl32_n_3 ;
  wire \mem_reg[68][37]_mux_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_3 ;
  wire \mem_reg[68][37]_srl32__1_n_2 ;
  wire \mem_reg[68][37]_srl32_n_2 ;
  wire \mem_reg[68][37]_srl32_n_3 ;
  wire \mem_reg[68][38]_mux_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_3 ;
  wire \mem_reg[68][38]_srl32__1_n_2 ;
  wire \mem_reg[68][38]_srl32_n_2 ;
  wire \mem_reg[68][38]_srl32_n_3 ;
  wire \mem_reg[68][39]_mux_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_3 ;
  wire \mem_reg[68][39]_srl32__1_n_2 ;
  wire \mem_reg[68][39]_srl32_n_2 ;
  wire \mem_reg[68][39]_srl32_n_3 ;
  wire \mem_reg[68][3]_mux_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_3 ;
  wire \mem_reg[68][3]_srl32__1_n_2 ;
  wire \mem_reg[68][3]_srl32_n_2 ;
  wire \mem_reg[68][3]_srl32_n_3 ;
  wire \mem_reg[68][40]_mux_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_3 ;
  wire \mem_reg[68][40]_srl32__1_n_2 ;
  wire \mem_reg[68][40]_srl32_n_2 ;
  wire \mem_reg[68][40]_srl32_n_3 ;
  wire \mem_reg[68][41]_mux_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_3 ;
  wire \mem_reg[68][41]_srl32__1_n_2 ;
  wire \mem_reg[68][41]_srl32_n_2 ;
  wire \mem_reg[68][41]_srl32_n_3 ;
  wire \mem_reg[68][42]_mux_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_3 ;
  wire \mem_reg[68][42]_srl32__1_n_2 ;
  wire \mem_reg[68][42]_srl32_n_2 ;
  wire \mem_reg[68][42]_srl32_n_3 ;
  wire \mem_reg[68][43]_mux_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_3 ;
  wire \mem_reg[68][43]_srl32__1_n_2 ;
  wire \mem_reg[68][43]_srl32_n_2 ;
  wire \mem_reg[68][43]_srl32_n_3 ;
  wire \mem_reg[68][44]_mux_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_3 ;
  wire \mem_reg[68][44]_srl32__1_n_2 ;
  wire \mem_reg[68][44]_srl32_n_2 ;
  wire \mem_reg[68][44]_srl32_n_3 ;
  wire \mem_reg[68][45]_mux_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_3 ;
  wire \mem_reg[68][45]_srl32__1_n_2 ;
  wire \mem_reg[68][45]_srl32_n_2 ;
  wire \mem_reg[68][45]_srl32_n_3 ;
  wire \mem_reg[68][46]_mux_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_3 ;
  wire \mem_reg[68][46]_srl32__1_n_2 ;
  wire \mem_reg[68][46]_srl32_n_2 ;
  wire \mem_reg[68][46]_srl32_n_3 ;
  wire \mem_reg[68][47]_mux_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_3 ;
  wire \mem_reg[68][47]_srl32__1_n_2 ;
  wire \mem_reg[68][47]_srl32_n_2 ;
  wire \mem_reg[68][47]_srl32_n_3 ;
  wire \mem_reg[68][48]_mux_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_3 ;
  wire \mem_reg[68][48]_srl32__1_n_2 ;
  wire \mem_reg[68][48]_srl32_n_2 ;
  wire \mem_reg[68][48]_srl32_n_3 ;
  wire \mem_reg[68][49]_mux_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_3 ;
  wire \mem_reg[68][49]_srl32__1_n_2 ;
  wire \mem_reg[68][49]_srl32_n_2 ;
  wire \mem_reg[68][49]_srl32_n_3 ;
  wire \mem_reg[68][4]_mux_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_3 ;
  wire \mem_reg[68][4]_srl32__1_n_2 ;
  wire \mem_reg[68][4]_srl32_n_2 ;
  wire \mem_reg[68][4]_srl32_n_3 ;
  wire \mem_reg[68][50]_mux_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_3 ;
  wire \mem_reg[68][50]_srl32__1_n_2 ;
  wire \mem_reg[68][50]_srl32_n_2 ;
  wire \mem_reg[68][50]_srl32_n_3 ;
  wire \mem_reg[68][51]_mux_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_3 ;
  wire \mem_reg[68][51]_srl32__1_n_2 ;
  wire \mem_reg[68][51]_srl32_n_2 ;
  wire \mem_reg[68][51]_srl32_n_3 ;
  wire \mem_reg[68][52]_mux_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_3 ;
  wire \mem_reg[68][52]_srl32__1_n_2 ;
  wire \mem_reg[68][52]_srl32_n_2 ;
  wire \mem_reg[68][52]_srl32_n_3 ;
  wire \mem_reg[68][53]_mux_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_3 ;
  wire \mem_reg[68][53]_srl32__1_n_2 ;
  wire \mem_reg[68][53]_srl32_n_2 ;
  wire \mem_reg[68][53]_srl32_n_3 ;
  wire \mem_reg[68][54]_mux_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_3 ;
  wire \mem_reg[68][54]_srl32__1_n_2 ;
  wire \mem_reg[68][54]_srl32_n_2 ;
  wire \mem_reg[68][54]_srl32_n_3 ;
  wire \mem_reg[68][55]_mux_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_3 ;
  wire \mem_reg[68][55]_srl32__1_n_2 ;
  wire \mem_reg[68][55]_srl32_n_2 ;
  wire \mem_reg[68][55]_srl32_n_3 ;
  wire \mem_reg[68][56]_mux_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_3 ;
  wire \mem_reg[68][56]_srl32__1_n_2 ;
  wire \mem_reg[68][56]_srl32_n_2 ;
  wire \mem_reg[68][56]_srl32_n_3 ;
  wire \mem_reg[68][57]_mux_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_3 ;
  wire \mem_reg[68][57]_srl32__1_n_2 ;
  wire \mem_reg[68][57]_srl32_n_2 ;
  wire \mem_reg[68][57]_srl32_n_3 ;
  wire \mem_reg[68][58]_mux_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_3 ;
  wire \mem_reg[68][58]_srl32__1_n_2 ;
  wire \mem_reg[68][58]_srl32_n_2 ;
  wire \mem_reg[68][58]_srl32_n_3 ;
  wire \mem_reg[68][59]_mux_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_3 ;
  wire \mem_reg[68][59]_srl32__1_n_2 ;
  wire \mem_reg[68][59]_srl32_n_2 ;
  wire \mem_reg[68][59]_srl32_n_3 ;
  wire \mem_reg[68][5]_mux_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_3 ;
  wire \mem_reg[68][5]_srl32__1_n_2 ;
  wire \mem_reg[68][5]_srl32_n_2 ;
  wire \mem_reg[68][5]_srl32_n_3 ;
  wire \mem_reg[68][60]_mux_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_3 ;
  wire \mem_reg[68][60]_srl32__1_n_2 ;
  wire \mem_reg[68][60]_srl32_n_2 ;
  wire \mem_reg[68][60]_srl32_n_3 ;
  wire \mem_reg[68][61]_mux_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_3 ;
  wire \mem_reg[68][61]_srl32__1_n_2 ;
  wire \mem_reg[68][61]_srl32_n_2 ;
  wire \mem_reg[68][61]_srl32_n_3 ;
  wire \mem_reg[68][64]_mux_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_3 ;
  wire \mem_reg[68][64]_srl32__1_n_2 ;
  wire \mem_reg[68][64]_srl32_n_2 ;
  wire \mem_reg[68][64]_srl32_n_3 ;
  wire \mem_reg[68][65]_mux_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_3 ;
  wire \mem_reg[68][65]_srl32__1_n_2 ;
  wire \mem_reg[68][65]_srl32_n_2 ;
  wire \mem_reg[68][65]_srl32_n_3 ;
  wire \mem_reg[68][66]_mux_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_3 ;
  wire \mem_reg[68][66]_srl32__1_n_2 ;
  wire \mem_reg[68][66]_srl32_n_2 ;
  wire \mem_reg[68][66]_srl32_n_3 ;
  wire \mem_reg[68][67]_mux_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_3 ;
  wire \mem_reg[68][67]_srl32__1_n_2 ;
  wire \mem_reg[68][67]_srl32_n_2 ;
  wire \mem_reg[68][67]_srl32_n_3 ;
  wire \mem_reg[68][68]_mux_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_3 ;
  wire \mem_reg[68][68]_srl32__1_n_2 ;
  wire \mem_reg[68][68]_srl32_n_2 ;
  wire \mem_reg[68][68]_srl32_n_3 ;
  wire \mem_reg[68][69]_mux_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_3 ;
  wire \mem_reg[68][69]_srl32__1_n_2 ;
  wire \mem_reg[68][69]_srl32_n_2 ;
  wire \mem_reg[68][69]_srl32_n_3 ;
  wire \mem_reg[68][6]_mux_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_3 ;
  wire \mem_reg[68][6]_srl32__1_n_2 ;
  wire \mem_reg[68][6]_srl32_n_2 ;
  wire \mem_reg[68][6]_srl32_n_3 ;
  wire \mem_reg[68][70]_mux_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_3 ;
  wire \mem_reg[68][70]_srl32__1_n_2 ;
  wire \mem_reg[68][70]_srl32_n_2 ;
  wire \mem_reg[68][70]_srl32_n_3 ;
  wire \mem_reg[68][71]_mux_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_3 ;
  wire \mem_reg[68][71]_srl32__1_n_2 ;
  wire \mem_reg[68][71]_srl32_n_2 ;
  wire \mem_reg[68][71]_srl32_n_3 ;
  wire \mem_reg[68][72]_mux_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_3 ;
  wire \mem_reg[68][72]_srl32__1_n_2 ;
  wire \mem_reg[68][72]_srl32_n_2 ;
  wire \mem_reg[68][72]_srl32_n_3 ;
  wire \mem_reg[68][73]_mux_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_3 ;
  wire \mem_reg[68][73]_srl32__1_n_2 ;
  wire \mem_reg[68][73]_srl32_n_2 ;
  wire \mem_reg[68][73]_srl32_n_3 ;
  wire \mem_reg[68][74]_mux_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_3 ;
  wire \mem_reg[68][74]_srl32__1_n_2 ;
  wire \mem_reg[68][74]_srl32_n_2 ;
  wire \mem_reg[68][74]_srl32_n_3 ;
  wire \mem_reg[68][75]_mux_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_3 ;
  wire \mem_reg[68][75]_srl32__1_n_2 ;
  wire \mem_reg[68][75]_srl32_n_2 ;
  wire \mem_reg[68][75]_srl32_n_3 ;
  wire \mem_reg[68][76]_mux_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_3 ;
  wire \mem_reg[68][76]_srl32__1_n_2 ;
  wire \mem_reg[68][76]_srl32_n_2 ;
  wire \mem_reg[68][76]_srl32_n_3 ;
  wire \mem_reg[68][77]_mux_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_3 ;
  wire \mem_reg[68][77]_srl32__1_n_2 ;
  wire \mem_reg[68][77]_srl32_n_2 ;
  wire \mem_reg[68][77]_srl32_n_3 ;
  wire \mem_reg[68][78]_mux_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_3 ;
  wire \mem_reg[68][78]_srl32__1_n_2 ;
  wire \mem_reg[68][78]_srl32_n_2 ;
  wire \mem_reg[68][78]_srl32_n_3 ;
  wire \mem_reg[68][79]_mux_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_3 ;
  wire \mem_reg[68][79]_srl32__1_n_2 ;
  wire \mem_reg[68][79]_srl32_n_2 ;
  wire \mem_reg[68][79]_srl32_n_3 ;
  wire \mem_reg[68][7]_mux_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_3 ;
  wire \mem_reg[68][7]_srl32__1_n_2 ;
  wire \mem_reg[68][7]_srl32_n_2 ;
  wire \mem_reg[68][7]_srl32_n_3 ;
  wire \mem_reg[68][80]_mux_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_3 ;
  wire \mem_reg[68][80]_srl32__1_n_2 ;
  wire \mem_reg[68][80]_srl32_n_2 ;
  wire \mem_reg[68][80]_srl32_n_3 ;
  wire \mem_reg[68][81]_mux_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_3 ;
  wire \mem_reg[68][81]_srl32__1_n_2 ;
  wire \mem_reg[68][81]_srl32_n_2 ;
  wire \mem_reg[68][81]_srl32_n_3 ;
  wire \mem_reg[68][82]_mux_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_3 ;
  wire \mem_reg[68][82]_srl32__1_n_2 ;
  wire \mem_reg[68][82]_srl32_n_2 ;
  wire \mem_reg[68][82]_srl32_n_3 ;
  wire \mem_reg[68][83]_mux_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_3 ;
  wire \mem_reg[68][83]_srl32__1_n_2 ;
  wire \mem_reg[68][83]_srl32_n_2 ;
  wire \mem_reg[68][83]_srl32_n_3 ;
  wire \mem_reg[68][84]_mux_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_3 ;
  wire \mem_reg[68][84]_srl32__1_n_2 ;
  wire \mem_reg[68][84]_srl32_n_2 ;
  wire \mem_reg[68][84]_srl32_n_3 ;
  wire \mem_reg[68][85]_mux_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_3 ;
  wire \mem_reg[68][85]_srl32__1_n_2 ;
  wire \mem_reg[68][85]_srl32_n_2 ;
  wire \mem_reg[68][85]_srl32_n_3 ;
  wire \mem_reg[68][86]_mux_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_3 ;
  wire \mem_reg[68][86]_srl32__1_n_2 ;
  wire \mem_reg[68][86]_srl32_n_2 ;
  wire \mem_reg[68][86]_srl32_n_3 ;
  wire \mem_reg[68][87]_mux_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_3 ;
  wire \mem_reg[68][87]_srl32__1_n_2 ;
  wire \mem_reg[68][87]_srl32_n_2 ;
  wire \mem_reg[68][87]_srl32_n_3 ;
  wire \mem_reg[68][88]_mux_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_3 ;
  wire \mem_reg[68][88]_srl32__1_n_2 ;
  wire \mem_reg[68][88]_srl32_n_2 ;
  wire \mem_reg[68][88]_srl32_n_3 ;
  wire \mem_reg[68][89]_mux_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_3 ;
  wire \mem_reg[68][89]_srl32__1_n_2 ;
  wire \mem_reg[68][89]_srl32_n_2 ;
  wire \mem_reg[68][89]_srl32_n_3 ;
  wire \mem_reg[68][8]_mux_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_3 ;
  wire \mem_reg[68][8]_srl32__1_n_2 ;
  wire \mem_reg[68][8]_srl32_n_2 ;
  wire \mem_reg[68][8]_srl32_n_3 ;
  wire \mem_reg[68][90]_mux_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_3 ;
  wire \mem_reg[68][90]_srl32__1_n_2 ;
  wire \mem_reg[68][90]_srl32_n_2 ;
  wire \mem_reg[68][90]_srl32_n_3 ;
  wire \mem_reg[68][91]_mux_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_3 ;
  wire \mem_reg[68][91]_srl32__1_n_2 ;
  wire \mem_reg[68][91]_srl32_n_2 ;
  wire \mem_reg[68][91]_srl32_n_3 ;
  wire \mem_reg[68][92]_mux_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_3 ;
  wire \mem_reg[68][92]_srl32__1_n_2 ;
  wire \mem_reg[68][92]_srl32_n_2 ;
  wire \mem_reg[68][92]_srl32_n_3 ;
  wire \mem_reg[68][93]_mux_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_3 ;
  wire \mem_reg[68][93]_srl32__1_n_2 ;
  wire \mem_reg[68][93]_srl32_n_2 ;
  wire \mem_reg[68][93]_srl32_n_3 ;
  wire \mem_reg[68][94]_mux_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_3 ;
  wire \mem_reg[68][94]_srl32__1_n_2 ;
  wire \mem_reg[68][94]_srl32_n_2 ;
  wire \mem_reg[68][94]_srl32_n_3 ;
  wire \mem_reg[68][95]_mux_n_2 ;
  wire [93:0]\mem_reg[68][95]_srl32__0_0 ;
  wire \mem_reg[68][95]_srl32__0_n_2 ;
  wire \mem_reg[68][95]_srl32__0_n_3 ;
  wire \mem_reg[68][95]_srl32__1_n_2 ;
  wire \mem_reg[68][95]_srl32_n_2 ;
  wire \mem_reg[68][95]_srl32_n_3 ;
  wire \mem_reg[68][9]_mux_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_3 ;
  wire \mem_reg[68][9]_srl32__1_n_2 ;
  wire \mem_reg[68][9]_srl32_n_2 ;
  wire \mem_reg[68][9]_srl32_n_3 ;
  wire next_wreq;
  wire p_26_in;
  wire \pout[0]_i_1__0_n_2 ;
  wire \pout[0]_rep_i_1__0_n_2 ;
  wire \pout[0]_rep_i_1_n_2 ;
  wire \pout[6]_i_1__1_n_2 ;
  wire \pout[6]_i_2__1_n_2 ;
  wire \pout[6]_i_4_n_2 ;
  wire [6:1]pout_reg;
  wire [0:0]\pout_reg[0]_rep__0_0 ;
  wire \pout_reg[0]_rep__0_1 ;
  wire \pout_reg[0]_rep__0_n_2 ;
  wire \pout_reg[0]_rep_n_2 ;
  wire \pout_reg[1]_rep__0_n_2 ;
  wire [0:0]\pout_reg[2]_rep_0 ;
  wire \pout_reg[2]_rep__0_n_2 ;
  wire \pout_reg[3]_rep_n_2 ;
  wire [2:0]\pout_reg[4]_0 ;
  wire \pout_reg[4]_rep__0_n_2 ;
  wire \pout_reg[4]_rep_n_2 ;
  wire [5:0]\pout_reg[5]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire \q[0]_i_1__0_n_2 ;
  wire \q[10]_i_1_n_2 ;
  wire \q[11]_i_1_n_2 ;
  wire \q[12]_i_1_n_2 ;
  wire \q[13]_i_1_n_2 ;
  wire \q[14]_i_1_n_2 ;
  wire \q[15]_i_1_n_2 ;
  wire \q[16]_i_1_n_2 ;
  wire \q[17]_i_1_n_2 ;
  wire \q[18]_i_1_n_2 ;
  wire \q[19]_i_1_n_2 ;
  wire \q[1]_i_1__0_n_2 ;
  wire \q[20]_i_1_n_2 ;
  wire \q[21]_i_1_n_2 ;
  wire \q[22]_i_1_n_2 ;
  wire \q[23]_i_1_n_2 ;
  wire \q[24]_i_1_n_2 ;
  wire \q[25]_i_1_n_2 ;
  wire \q[26]_i_1_n_2 ;
  wire \q[27]_i_1_n_2 ;
  wire \q[28]_i_1_n_2 ;
  wire \q[29]_i_1_n_2 ;
  wire \q[2]_i_1__0_n_2 ;
  wire \q[30]_i_1_n_2 ;
  wire \q[31]_i_1_n_2 ;
  wire \q[32]_i_1_n_2 ;
  wire \q[33]_i_1_n_2 ;
  wire \q[34]_i_1_n_2 ;
  wire \q[35]_i_1_n_2 ;
  wire \q[36]_i_1_n_2 ;
  wire \q[37]_i_1_n_2 ;
  wire \q[38]_i_1_n_2 ;
  wire \q[39]_i_1_n_2 ;
  wire \q[3]_i_1__0_n_2 ;
  wire \q[40]_i_1_n_2 ;
  wire \q[41]_i_1_n_2 ;
  wire \q[42]_i_1_n_2 ;
  wire \q[43]_i_1_n_2 ;
  wire \q[44]_i_1_n_2 ;
  wire \q[45]_i_1_n_2 ;
  wire \q[46]_i_1_n_2 ;
  wire \q[47]_i_1_n_2 ;
  wire \q[48]_i_1_n_2 ;
  wire \q[49]_i_1_n_2 ;
  wire \q[4]_i_1_n_2 ;
  wire \q[50]_i_1_n_2 ;
  wire \q[51]_i_1_n_2 ;
  wire \q[52]_i_1_n_2 ;
  wire \q[53]_i_1_n_2 ;
  wire \q[54]_i_1_n_2 ;
  wire \q[55]_i_1_n_2 ;
  wire \q[56]_i_1_n_2 ;
  wire \q[57]_i_1_n_2 ;
  wire \q[58]_i_1_n_2 ;
  wire \q[59]_i_1_n_2 ;
  wire \q[5]_i_1_n_2 ;
  wire \q[60]_i_1_n_2 ;
  wire \q[61]_i_1_n_2 ;
  wire \q[64]_i_1_n_2 ;
  wire \q[65]_i_1_n_2 ;
  wire \q[66]_i_1_n_2 ;
  wire \q[67]_i_1_n_2 ;
  wire \q[68]_i_1_n_2 ;
  wire \q[69]_i_1_n_2 ;
  wire \q[6]_i_1_n_2 ;
  wire \q[70]_i_1_n_2 ;
  wire \q[71]_i_1_n_2 ;
  wire \q[72]_i_1_n_2 ;
  wire \q[73]_i_1_n_2 ;
  wire \q[74]_i_1_n_2 ;
  wire \q[75]_i_1_n_2 ;
  wire \q[76]_i_1_n_2 ;
  wire \q[77]_i_1_n_2 ;
  wire \q[78]_i_1_n_2 ;
  wire \q[79]_i_1_n_2 ;
  wire \q[7]_i_1_n_2 ;
  wire \q[80]_i_1_n_2 ;
  wire \q[81]_i_1_n_2 ;
  wire \q[82]_i_1_n_2 ;
  wire \q[83]_i_1_n_2 ;
  wire \q[84]_i_1_n_2 ;
  wire \q[85]_i_1_n_2 ;
  wire \q[86]_i_1_n_2 ;
  wire \q[87]_i_1_n_2 ;
  wire \q[88]_i_1_n_2 ;
  wire \q[89]_i_1_n_2 ;
  wire \q[8]_i_1_n_2 ;
  wire \q[90]_i_1_n_2 ;
  wire \q[91]_i_1_n_2 ;
  wire \q[92]_i_1_n_2 ;
  wire \q[93]_i_1_n_2 ;
  wire \q[94]_i_1_n_2 ;
  wire \q[95]_i_1_n_2 ;
  wire \q[9]_i_1_n_2 ;
  wire [6:0]\q_reg[70]_0 ;
  wire [7:0]\q_reg[86]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [6:0]\q_reg[93]_0 ;
  wire rs2f_wreq_ack;
  wire [50:0]sect_cnt0;
  wire [1:0]\sect_len_buf_reg[9] ;
  wire [1:0]\sect_len_buf_reg[9]_0 ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hEAAAEEEE)) 
    \align_len[31]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(empty_n_reg_1),
        .I2(p_26_in),
        .I3(\align_len_reg[31]_0 ),
        .I4(\align_len_reg[31] ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(\align_len_reg[31]_0 ),
        .I3(p_26_in),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8F80FF808F808F80)) 
    data_vld_i_1__6
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_wreq_ack),
        .I2(\pout[6]_i_2__1_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(\pout_reg[0]_rep__0_1 ),
        .I5(fifo_wreq_valid),
        .O(data_vld_i_1__6_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_2),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid_buf_i_2_n_2),
        .O(next_wreq));
  LUT5 #(
    .INIT(32'h11F1F1F1)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(fifo_wreq_valid),
        .I2(\align_len_reg[31] ),
        .I3(\align_len_reg[31]_0 ),
        .I4(p_26_in),
        .O(fifo_wreq_valid_buf_i_2_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4FFCCCC)) 
    full_n_i_1__9
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_wreq_ack),
        .I2(full_n_i_2__0_n_2),
        .I3(full_n_i_3_n_2),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__9_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    full_n_i_2__0
       (.I0(\pout_reg[4]_0 [0]),
        .I1(pout_reg[6]),
        .I2(A),
        .I3(full_n_i_4_n_2),
        .I4(pout_reg[5]),
        .I5(\pout_reg[2]_rep_0 ),
        .O(full_n_i_2__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    full_n_i_3
       (.I0(fifo_wreq_valid),
        .I1(\align_len_reg[31] ),
        .I2(\align_len_reg[31]_0 ),
        .I3(p_26_in),
        .O(full_n_i_3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_4
       (.I0(\pout_reg[4]_0 [2]),
        .I1(\pout_reg[4]_0 [1]),
        .O(full_n_i_4_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_2),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[92]_0 [76]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[92]_0 [75]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[92]_0 [74]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[92]_0 [73]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_5
       (.I0(\q_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_6
       (.I0(\q_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_7
       (.I0(\q_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_8
       (.I0(\q_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_5
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_6
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_7
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_8
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(fifo_wreq_data[93]),
        .O(\q_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_5
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_6
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_7
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_5
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_6
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_7
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[70]_0 [0]));
  LUT5 #(
    .INIT(32'h888A8888)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_data[95]),
        .I2(invalid_len_event_i_2_n_2),
        .I3(invalid_len_event_i_3_n_2),
        .I4(invalid_len_event_i_4_n_2),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[92]_0 [72]),
        .I1(\q_reg[92]_0 [86]),
        .I2(\q_reg[92]_0 [79]),
        .I3(\q_reg[92]_0 [67]),
        .I4(invalid_len_event_i_5_n_2),
        .O(invalid_len_event_i_2_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[92]_0 [69]),
        .I1(fifo_wreq_data[93]),
        .I2(\q_reg[92]_0 [89]),
        .I3(\q_reg[92]_0 [80]),
        .I4(invalid_len_event_i_6_n_2),
        .O(invalid_len_event_i_3_n_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    invalid_len_event_i_4
       (.I0(invalid_len_event_i_7_n_2),
        .I1(invalid_len_event_i_8_n_2),
        .I2(invalid_len_event_i_9_n_2),
        .I3(\q_reg[92]_0 [64]),
        .I4(\q_reg[92]_0 [68]),
        .I5(\q_reg[92]_0 [81]),
        .O(invalid_len_event_i_4_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5
       (.I0(\q_reg[92]_0 [84]),
        .I1(\q_reg[92]_0 [85]),
        .I2(\q_reg[92]_0 [88]),
        .I3(\q_reg[92]_0 [73]),
        .O(invalid_len_event_i_5_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[92]_0 [76]),
        .I1(\q_reg[92]_0 [87]),
        .I2(\q_reg[92]_0 [83]),
        .I3(\q_reg[92]_0 [74]),
        .O(invalid_len_event_i_6_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[92]_0 [90]),
        .I1(\q_reg[92]_0 [70]),
        .I2(fifo_wreq_data[94]),
        .I3(\q_reg[92]_0 [75]),
        .O(invalid_len_event_i_7_n_2));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8
       (.I0(\q_reg[92]_0 [78]),
        .I1(\q_reg[92]_0 [82]),
        .I2(\q_reg[92]_0 [77]),
        .I3(\q_reg[92]_0 [62]),
        .O(invalid_len_event_i_8_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(\q_reg[92]_0 [71]),
        .I1(\q_reg[92]_0 [63]),
        .I2(\q_reg[92]_0 [66]),
        .I3(\q_reg[92]_0 [65]),
        .O(invalid_len_event_i_9_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1
       (.I0(last_sect_carry__1_0[3]),
        .I1(last_sect_carry__1[4]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(last_sect_carry__1_0[2]),
        .I1(last_sect_carry__1[3]),
        .I2(last_sect_carry__1_0[0]),
        .I3(last_sect_carry__1[1]),
        .I4(last_sect_carry__1_0[1]),
        .I5(last_sect_carry__1[2]),
        .O(\end_addr_buf_reg[63] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_2 ),
        .I1(\mem_reg[68][0]_srl32__0_n_2 ),
        .O(\mem_reg[68][0]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_2 ),
        .Q31(\mem_reg[68][0]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_3 ),
        .Q(\mem_reg[68][0]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_3 ),
        .Q(\mem_reg[68][0]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_2 ),
        .I1(\mem_reg[68][10]_srl32__0_n_2 ),
        .O(\mem_reg[68][10]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_2 ),
        .Q31(\mem_reg[68][10]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_3 ),
        .Q(\mem_reg[68][10]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_3 ),
        .Q(\mem_reg[68][10]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_2 ),
        .I1(\mem_reg[68][11]_srl32__0_n_2 ),
        .O(\mem_reg[68][11]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_2 ),
        .Q31(\mem_reg[68][11]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_3 ),
        .Q(\mem_reg[68][11]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_3 ),
        .Q(\mem_reg[68][11]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_2 ),
        .I1(\mem_reg[68][12]_srl32__0_n_2 ),
        .O(\mem_reg[68][12]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_2 ),
        .Q31(\mem_reg[68][12]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_3 ),
        .Q(\mem_reg[68][12]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_3 ),
        .Q(\mem_reg[68][12]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_2 ),
        .I1(\mem_reg[68][13]_srl32__0_n_2 ),
        .O(\mem_reg[68][13]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_2 ),
        .Q31(\mem_reg[68][13]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_3 ),
        .Q(\mem_reg[68][13]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_3 ),
        .Q(\mem_reg[68][13]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_2 ),
        .I1(\mem_reg[68][14]_srl32__0_n_2 ),
        .O(\mem_reg[68][14]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_2 ),
        .Q31(\mem_reg[68][14]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_3 ),
        .Q(\mem_reg[68][14]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_3 ),
        .Q(\mem_reg[68][14]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_2 ),
        .I1(\mem_reg[68][15]_srl32__0_n_2 ),
        .O(\mem_reg[68][15]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_2 ),
        .Q31(\mem_reg[68][15]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_3 ),
        .Q(\mem_reg[68][15]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_3 ),
        .Q(\mem_reg[68][15]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_2 ),
        .I1(\mem_reg[68][16]_srl32__0_n_2 ),
        .O(\mem_reg[68][16]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_2 ),
        .Q31(\mem_reg[68][16]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_3 ),
        .Q(\mem_reg[68][16]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_3 ),
        .Q(\mem_reg[68][16]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_2 ),
        .I1(\mem_reg[68][17]_srl32__0_n_2 ),
        .O(\mem_reg[68][17]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_2 ),
        .Q31(\mem_reg[68][17]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_3 ),
        .Q(\mem_reg[68][17]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_3 ),
        .Q(\mem_reg[68][17]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_2 ),
        .I1(\mem_reg[68][18]_srl32__0_n_2 ),
        .O(\mem_reg[68][18]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_2 ),
        .Q31(\mem_reg[68][18]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_3 ),
        .Q(\mem_reg[68][18]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_3 ),
        .Q(\mem_reg[68][18]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_2 ),
        .I1(\mem_reg[68][19]_srl32__0_n_2 ),
        .O(\mem_reg[68][19]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_2 ),
        .Q31(\mem_reg[68][19]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_3 ),
        .Q(\mem_reg[68][19]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_3 ),
        .Q(\mem_reg[68][19]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_2 ),
        .I1(\mem_reg[68][1]_srl32__0_n_2 ),
        .O(\mem_reg[68][1]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_2 ),
        .Q31(\mem_reg[68][1]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_3 ),
        .Q(\mem_reg[68][1]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_3 ),
        .Q(\mem_reg[68][1]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_2 ),
        .I1(\mem_reg[68][20]_srl32__0_n_2 ),
        .O(\mem_reg[68][20]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_2 ),
        .Q31(\mem_reg[68][20]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_3 ),
        .Q(\mem_reg[68][20]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_3 ),
        .Q(\mem_reg[68][20]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_2 ),
        .I1(\mem_reg[68][21]_srl32__0_n_2 ),
        .O(\mem_reg[68][21]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_2 ),
        .Q31(\mem_reg[68][21]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_3 ),
        .Q(\mem_reg[68][21]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_3 ),
        .Q(\mem_reg[68][21]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_2 ),
        .I1(\mem_reg[68][22]_srl32__0_n_2 ),
        .O(\mem_reg[68][22]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_2 ),
        .Q31(\mem_reg[68][22]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_3 ),
        .Q(\mem_reg[68][22]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_3 ),
        .Q(\mem_reg[68][22]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_2 ),
        .I1(\mem_reg[68][23]_srl32__0_n_2 ),
        .O(\mem_reg[68][23]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_2 ),
        .Q31(\mem_reg[68][23]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_3 ),
        .Q(\mem_reg[68][23]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_3 ),
        .Q(\mem_reg[68][23]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_2 ),
        .I1(\mem_reg[68][24]_srl32__0_n_2 ),
        .O(\mem_reg[68][24]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_2 ),
        .Q31(\mem_reg[68][24]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_3 ),
        .Q(\mem_reg[68][24]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_3 ),
        .Q(\mem_reg[68][24]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_2 ),
        .I1(\mem_reg[68][25]_srl32__0_n_2 ),
        .O(\mem_reg[68][25]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_2 ),
        .Q31(\mem_reg[68][25]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_3 ),
        .Q(\mem_reg[68][25]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_3 ),
        .Q(\mem_reg[68][25]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_2 ),
        .I1(\mem_reg[68][26]_srl32__0_n_2 ),
        .O(\mem_reg[68][26]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_2 ),
        .Q31(\mem_reg[68][26]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_3 ),
        .Q(\mem_reg[68][26]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_3 ),
        .Q(\mem_reg[68][26]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_2 ),
        .I1(\mem_reg[68][27]_srl32__0_n_2 ),
        .O(\mem_reg[68][27]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_2 ),
        .Q31(\mem_reg[68][27]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_3 ),
        .Q(\mem_reg[68][27]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_3 ),
        .Q(\mem_reg[68][27]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_2 ),
        .I1(\mem_reg[68][28]_srl32__0_n_2 ),
        .O(\mem_reg[68][28]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_2 ),
        .Q31(\mem_reg[68][28]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_3 ),
        .Q(\mem_reg[68][28]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_3 ),
        .Q(\mem_reg[68][28]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_2 ),
        .I1(\mem_reg[68][29]_srl32__0_n_2 ),
        .O(\mem_reg[68][29]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_2 ),
        .Q31(\mem_reg[68][29]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_3 ),
        .Q(\mem_reg[68][29]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_3 ),
        .Q(\mem_reg[68][29]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_2 ),
        .I1(\mem_reg[68][2]_srl32__0_n_2 ),
        .O(\mem_reg[68][2]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_2 ),
        .Q31(\mem_reg[68][2]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_3 ),
        .Q(\mem_reg[68][2]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_3 ),
        .Q(\mem_reg[68][2]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][30]_mux 
       (.I0(\mem_reg[68][30]_srl32_n_2 ),
        .I1(\mem_reg[68][30]_srl32__0_n_2 ),
        .O(\mem_reg[68][30]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [30]),
        .Q(\mem_reg[68][30]_srl32_n_2 ),
        .Q31(\mem_reg[68][30]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32_n_3 ),
        .Q(\mem_reg[68][30]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][30]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32__0_n_3 ),
        .Q(\mem_reg[68][30]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][31]_mux 
       (.I0(\mem_reg[68][31]_srl32_n_2 ),
        .I1(\mem_reg[68][31]_srl32__0_n_2 ),
        .O(\mem_reg[68][31]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [31]),
        .Q(\mem_reg[68][31]_srl32_n_2 ),
        .Q31(\mem_reg[68][31]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32_n_3 ),
        .Q(\mem_reg[68][31]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][31]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32__0_n_3 ),
        .Q(\mem_reg[68][31]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][32]_mux 
       (.I0(\mem_reg[68][32]_srl32_n_2 ),
        .I1(\mem_reg[68][32]_srl32__0_n_2 ),
        .O(\mem_reg[68][32]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [32]),
        .Q(\mem_reg[68][32]_srl32_n_2 ),
        .Q31(\mem_reg[68][32]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32_n_3 ),
        .Q(\mem_reg[68][32]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][32]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32__0_n_3 ),
        .Q(\mem_reg[68][32]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][33]_mux 
       (.I0(\mem_reg[68][33]_srl32_n_2 ),
        .I1(\mem_reg[68][33]_srl32__0_n_2 ),
        .O(\mem_reg[68][33]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [33]),
        .Q(\mem_reg[68][33]_srl32_n_2 ),
        .Q31(\mem_reg[68][33]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32_n_3 ),
        .Q(\mem_reg[68][33]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][33]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32__0_n_3 ),
        .Q(\mem_reg[68][33]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][34]_mux 
       (.I0(\mem_reg[68][34]_srl32_n_2 ),
        .I1(\mem_reg[68][34]_srl32__0_n_2 ),
        .O(\mem_reg[68][34]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [34]),
        .Q(\mem_reg[68][34]_srl32_n_2 ),
        .Q31(\mem_reg[68][34]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32_n_3 ),
        .Q(\mem_reg[68][34]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][34]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32__0_n_3 ),
        .Q(\mem_reg[68][34]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][35]_mux 
       (.I0(\mem_reg[68][35]_srl32_n_2 ),
        .I1(\mem_reg[68][35]_srl32__0_n_2 ),
        .O(\mem_reg[68][35]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [35]),
        .Q(\mem_reg[68][35]_srl32_n_2 ),
        .Q31(\mem_reg[68][35]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32_n_3 ),
        .Q(\mem_reg[68][35]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][35]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32__0_n_3 ),
        .Q(\mem_reg[68][35]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][36]_mux 
       (.I0(\mem_reg[68][36]_srl32_n_2 ),
        .I1(\mem_reg[68][36]_srl32__0_n_2 ),
        .O(\mem_reg[68][36]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [36]),
        .Q(\mem_reg[68][36]_srl32_n_2 ),
        .Q31(\mem_reg[68][36]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32_n_3 ),
        .Q(\mem_reg[68][36]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][36]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32__0_n_3 ),
        .Q(\mem_reg[68][36]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][37]_mux 
       (.I0(\mem_reg[68][37]_srl32_n_2 ),
        .I1(\mem_reg[68][37]_srl32__0_n_2 ),
        .O(\mem_reg[68][37]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [37]),
        .Q(\mem_reg[68][37]_srl32_n_2 ),
        .Q31(\mem_reg[68][37]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32_n_3 ),
        .Q(\mem_reg[68][37]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][37]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32__0_n_3 ),
        .Q(\mem_reg[68][37]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][38]_mux 
       (.I0(\mem_reg[68][38]_srl32_n_2 ),
        .I1(\mem_reg[68][38]_srl32__0_n_2 ),
        .O(\mem_reg[68][38]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [38]),
        .Q(\mem_reg[68][38]_srl32_n_2 ),
        .Q31(\mem_reg[68][38]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32_n_3 ),
        .Q(\mem_reg[68][38]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][38]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32__0_n_3 ),
        .Q(\mem_reg[68][38]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][39]_mux 
       (.I0(\mem_reg[68][39]_srl32_n_2 ),
        .I1(\mem_reg[68][39]_srl32__0_n_2 ),
        .O(\mem_reg[68][39]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [39]),
        .Q(\mem_reg[68][39]_srl32_n_2 ),
        .Q31(\mem_reg[68][39]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32_n_3 ),
        .Q(\mem_reg[68][39]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][39]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32__0_n_3 ),
        .Q(\mem_reg[68][39]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_2 ),
        .I1(\mem_reg[68][3]_srl32__0_n_2 ),
        .O(\mem_reg[68][3]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_2 ),
        .Q31(\mem_reg[68][3]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_3 ),
        .Q(\mem_reg[68][3]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_3 ),
        .Q(\mem_reg[68][3]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][40]_mux 
       (.I0(\mem_reg[68][40]_srl32_n_2 ),
        .I1(\mem_reg[68][40]_srl32__0_n_2 ),
        .O(\mem_reg[68][40]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [40]),
        .Q(\mem_reg[68][40]_srl32_n_2 ),
        .Q31(\mem_reg[68][40]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32_n_3 ),
        .Q(\mem_reg[68][40]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][40]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32__0_n_3 ),
        .Q(\mem_reg[68][40]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][41]_mux 
       (.I0(\mem_reg[68][41]_srl32_n_2 ),
        .I1(\mem_reg[68][41]_srl32__0_n_2 ),
        .O(\mem_reg[68][41]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [41]),
        .Q(\mem_reg[68][41]_srl32_n_2 ),
        .Q31(\mem_reg[68][41]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32_n_3 ),
        .Q(\mem_reg[68][41]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][41]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32__0_n_3 ),
        .Q(\mem_reg[68][41]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][42]_mux 
       (.I0(\mem_reg[68][42]_srl32_n_2 ),
        .I1(\mem_reg[68][42]_srl32__0_n_2 ),
        .O(\mem_reg[68][42]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [42]),
        .Q(\mem_reg[68][42]_srl32_n_2 ),
        .Q31(\mem_reg[68][42]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32_n_3 ),
        .Q(\mem_reg[68][42]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][42]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32__0_n_3 ),
        .Q(\mem_reg[68][42]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_2 ),
        .I1(\mem_reg[68][43]_srl32__0_n_2 ),
        .O(\mem_reg[68][43]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [43]),
        .Q(\mem_reg[68][43]_srl32_n_2 ),
        .Q31(\mem_reg[68][43]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_3 ),
        .Q(\mem_reg[68][43]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_3 ),
        .Q(\mem_reg[68][43]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][44]_mux 
       (.I0(\mem_reg[68][44]_srl32_n_2 ),
        .I1(\mem_reg[68][44]_srl32__0_n_2 ),
        .O(\mem_reg[68][44]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [44]),
        .Q(\mem_reg[68][44]_srl32_n_2 ),
        .Q31(\mem_reg[68][44]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32_n_3 ),
        .Q(\mem_reg[68][44]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][44]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32__0_n_3 ),
        .Q(\mem_reg[68][44]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][45]_mux 
       (.I0(\mem_reg[68][45]_srl32_n_2 ),
        .I1(\mem_reg[68][45]_srl32__0_n_2 ),
        .O(\mem_reg[68][45]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [45]),
        .Q(\mem_reg[68][45]_srl32_n_2 ),
        .Q31(\mem_reg[68][45]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32_n_3 ),
        .Q(\mem_reg[68][45]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][45]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32__0_n_3 ),
        .Q(\mem_reg[68][45]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][46]_mux 
       (.I0(\mem_reg[68][46]_srl32_n_2 ),
        .I1(\mem_reg[68][46]_srl32__0_n_2 ),
        .O(\mem_reg[68][46]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [46]),
        .Q(\mem_reg[68][46]_srl32_n_2 ),
        .Q31(\mem_reg[68][46]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32_n_3 ),
        .Q(\mem_reg[68][46]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][46]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32__0_n_3 ),
        .Q(\mem_reg[68][46]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][47]_mux 
       (.I0(\mem_reg[68][47]_srl32_n_2 ),
        .I1(\mem_reg[68][47]_srl32__0_n_2 ),
        .O(\mem_reg[68][47]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [47]),
        .Q(\mem_reg[68][47]_srl32_n_2 ),
        .Q31(\mem_reg[68][47]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32_n_3 ),
        .Q(\mem_reg[68][47]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][47]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32__0_n_3 ),
        .Q(\mem_reg[68][47]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][48]_mux 
       (.I0(\mem_reg[68][48]_srl32_n_2 ),
        .I1(\mem_reg[68][48]_srl32__0_n_2 ),
        .O(\mem_reg[68][48]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [48]),
        .Q(\mem_reg[68][48]_srl32_n_2 ),
        .Q31(\mem_reg[68][48]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32_n_3 ),
        .Q(\mem_reg[68][48]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][48]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32__0_n_3 ),
        .Q(\mem_reg[68][48]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][49]_mux 
       (.I0(\mem_reg[68][49]_srl32_n_2 ),
        .I1(\mem_reg[68][49]_srl32__0_n_2 ),
        .O(\mem_reg[68][49]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [49]),
        .Q(\mem_reg[68][49]_srl32_n_2 ),
        .Q31(\mem_reg[68][49]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32_n_3 ),
        .Q(\mem_reg[68][49]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][49]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32__0_n_3 ),
        .Q(\mem_reg[68][49]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_2 ),
        .I1(\mem_reg[68][4]_srl32__0_n_2 ),
        .O(\mem_reg[68][4]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_2 ),
        .Q31(\mem_reg[68][4]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_3 ),
        .Q(\mem_reg[68][4]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_3 ),
        .Q(\mem_reg[68][4]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][50]_mux 
       (.I0(\mem_reg[68][50]_srl32_n_2 ),
        .I1(\mem_reg[68][50]_srl32__0_n_2 ),
        .O(\mem_reg[68][50]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [50]),
        .Q(\mem_reg[68][50]_srl32_n_2 ),
        .Q31(\mem_reg[68][50]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32_n_3 ),
        .Q(\mem_reg[68][50]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][50]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32__0_n_3 ),
        .Q(\mem_reg[68][50]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][51]_mux 
       (.I0(\mem_reg[68][51]_srl32_n_2 ),
        .I1(\mem_reg[68][51]_srl32__0_n_2 ),
        .O(\mem_reg[68][51]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [51]),
        .Q(\mem_reg[68][51]_srl32_n_2 ),
        .Q31(\mem_reg[68][51]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32_n_3 ),
        .Q(\mem_reg[68][51]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][51]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32__0_n_3 ),
        .Q(\mem_reg[68][51]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][52]_mux 
       (.I0(\mem_reg[68][52]_srl32_n_2 ),
        .I1(\mem_reg[68][52]_srl32__0_n_2 ),
        .O(\mem_reg[68][52]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [52]),
        .Q(\mem_reg[68][52]_srl32_n_2 ),
        .Q31(\mem_reg[68][52]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32_n_3 ),
        .Q(\mem_reg[68][52]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][52]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32__0_n_3 ),
        .Q(\mem_reg[68][52]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][53]_mux 
       (.I0(\mem_reg[68][53]_srl32_n_2 ),
        .I1(\mem_reg[68][53]_srl32__0_n_2 ),
        .O(\mem_reg[68][53]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [53]),
        .Q(\mem_reg[68][53]_srl32_n_2 ),
        .Q31(\mem_reg[68][53]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32_n_3 ),
        .Q(\mem_reg[68][53]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][53]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32__0_n_3 ),
        .Q(\mem_reg[68][53]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][54]_mux 
       (.I0(\mem_reg[68][54]_srl32_n_2 ),
        .I1(\mem_reg[68][54]_srl32__0_n_2 ),
        .O(\mem_reg[68][54]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [54]),
        .Q(\mem_reg[68][54]_srl32_n_2 ),
        .Q31(\mem_reg[68][54]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32_n_3 ),
        .Q(\mem_reg[68][54]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][54]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32__0_n_3 ),
        .Q(\mem_reg[68][54]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][55]_mux 
       (.I0(\mem_reg[68][55]_srl32_n_2 ),
        .I1(\mem_reg[68][55]_srl32__0_n_2 ),
        .O(\mem_reg[68][55]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [55]),
        .Q(\mem_reg[68][55]_srl32_n_2 ),
        .Q31(\mem_reg[68][55]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32_n_3 ),
        .Q(\mem_reg[68][55]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][55]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32__0_n_3 ),
        .Q(\mem_reg[68][55]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][56]_mux 
       (.I0(\mem_reg[68][56]_srl32_n_2 ),
        .I1(\mem_reg[68][56]_srl32__0_n_2 ),
        .O(\mem_reg[68][56]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [56]),
        .Q(\mem_reg[68][56]_srl32_n_2 ),
        .Q31(\mem_reg[68][56]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32_n_3 ),
        .Q(\mem_reg[68][56]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][56]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32__0_n_3 ),
        .Q(\mem_reg[68][56]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][57]_mux 
       (.I0(\mem_reg[68][57]_srl32_n_2 ),
        .I1(\mem_reg[68][57]_srl32__0_n_2 ),
        .O(\mem_reg[68][57]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [57]),
        .Q(\mem_reg[68][57]_srl32_n_2 ),
        .Q31(\mem_reg[68][57]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32_n_3 ),
        .Q(\mem_reg[68][57]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][57]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32__0_n_3 ),
        .Q(\mem_reg[68][57]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][58]_mux 
       (.I0(\mem_reg[68][58]_srl32_n_2 ),
        .I1(\mem_reg[68][58]_srl32__0_n_2 ),
        .O(\mem_reg[68][58]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [58]),
        .Q(\mem_reg[68][58]_srl32_n_2 ),
        .Q31(\mem_reg[68][58]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32_n_3 ),
        .Q(\mem_reg[68][58]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][58]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32__0_n_3 ),
        .Q(\mem_reg[68][58]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][59]_mux 
       (.I0(\mem_reg[68][59]_srl32_n_2 ),
        .I1(\mem_reg[68][59]_srl32__0_n_2 ),
        .O(\mem_reg[68][59]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [59]),
        .Q(\mem_reg[68][59]_srl32_n_2 ),
        .Q31(\mem_reg[68][59]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32_n_3 ),
        .Q(\mem_reg[68][59]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][59]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32__0_n_3 ),
        .Q(\mem_reg[68][59]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_2 ),
        .I1(\mem_reg[68][5]_srl32__0_n_2 ),
        .O(\mem_reg[68][5]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_2 ),
        .Q31(\mem_reg[68][5]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_3 ),
        .Q(\mem_reg[68][5]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_3 ),
        .Q(\mem_reg[68][5]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][60]_mux 
       (.I0(\mem_reg[68][60]_srl32_n_2 ),
        .I1(\mem_reg[68][60]_srl32__0_n_2 ),
        .O(\mem_reg[68][60]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [60]),
        .Q(\mem_reg[68][60]_srl32_n_2 ),
        .Q31(\mem_reg[68][60]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32_n_3 ),
        .Q(\mem_reg[68][60]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][60]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32__0_n_3 ),
        .Q(\mem_reg[68][60]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][61]_mux 
       (.I0(\mem_reg[68][61]_srl32_n_2 ),
        .I1(\mem_reg[68][61]_srl32__0_n_2 ),
        .O(\mem_reg[68][61]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [61]),
        .Q(\mem_reg[68][61]_srl32_n_2 ),
        .Q31(\mem_reg[68][61]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32_n_3 ),
        .Q(\mem_reg[68][61]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][61]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [1],\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32__0_n_3 ),
        .Q(\mem_reg[68][61]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][64]_mux 
       (.I0(\mem_reg[68][64]_srl32_n_2 ),
        .I1(\mem_reg[68][64]_srl32__0_n_2 ),
        .O(\mem_reg[68][64]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [62]),
        .Q(\mem_reg[68][64]_srl32_n_2 ),
        .Q31(\mem_reg[68][64]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32_n_3 ),
        .Q(\mem_reg[68][64]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][64]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32__0_n_3 ),
        .Q(\mem_reg[68][64]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][65]_mux 
       (.I0(\mem_reg[68][65]_srl32_n_2 ),
        .I1(\mem_reg[68][65]_srl32__0_n_2 ),
        .O(\mem_reg[68][65]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [63]),
        .Q(\mem_reg[68][65]_srl32_n_2 ),
        .Q31(\mem_reg[68][65]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32_n_3 ),
        .Q(\mem_reg[68][65]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][65]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32__0_n_3 ),
        .Q(\mem_reg[68][65]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][66]_mux 
       (.I0(\mem_reg[68][66]_srl32_n_2 ),
        .I1(\mem_reg[68][66]_srl32__0_n_2 ),
        .O(\mem_reg[68][66]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [64]),
        .Q(\mem_reg[68][66]_srl32_n_2 ),
        .Q31(\mem_reg[68][66]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32_n_3 ),
        .Q(\mem_reg[68][66]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][66]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32__0_n_3 ),
        .Q(\mem_reg[68][66]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][67]_mux 
       (.I0(\mem_reg[68][67]_srl32_n_2 ),
        .I1(\mem_reg[68][67]_srl32__0_n_2 ),
        .O(\mem_reg[68][67]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [65]),
        .Q(\mem_reg[68][67]_srl32_n_2 ),
        .Q31(\mem_reg[68][67]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32_n_3 ),
        .Q(\mem_reg[68][67]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][67]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32__0_n_3 ),
        .Q(\mem_reg[68][67]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][68]_mux 
       (.I0(\mem_reg[68][68]_srl32_n_2 ),
        .I1(\mem_reg[68][68]_srl32__0_n_2 ),
        .O(\mem_reg[68][68]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [66]),
        .Q(\mem_reg[68][68]_srl32_n_2 ),
        .Q31(\mem_reg[68][68]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32_n_3 ),
        .Q(\mem_reg[68][68]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][68]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32__0_n_3 ),
        .Q(\mem_reg[68][68]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][69]_mux 
       (.I0(\mem_reg[68][69]_srl32_n_2 ),
        .I1(\mem_reg[68][69]_srl32__0_n_2 ),
        .O(\mem_reg[68][69]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [67]),
        .Q(\mem_reg[68][69]_srl32_n_2 ),
        .Q31(\mem_reg[68][69]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32_n_3 ),
        .Q(\mem_reg[68][69]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][69]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32__0_n_3 ),
        .Q(\mem_reg[68][69]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_2 ),
        .I1(\mem_reg[68][6]_srl32__0_n_2 ),
        .O(\mem_reg[68][6]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_2 ),
        .Q31(\mem_reg[68][6]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_3 ),
        .Q(\mem_reg[68][6]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_3 ),
        .Q(\mem_reg[68][6]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][70]_mux 
       (.I0(\mem_reg[68][70]_srl32_n_2 ),
        .I1(\mem_reg[68][70]_srl32__0_n_2 ),
        .O(\mem_reg[68][70]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [68]),
        .Q(\mem_reg[68][70]_srl32_n_2 ),
        .Q31(\mem_reg[68][70]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32_n_3 ),
        .Q(\mem_reg[68][70]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][70]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32__0_n_3 ),
        .Q(\mem_reg[68][70]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][71]_mux 
       (.I0(\mem_reg[68][71]_srl32_n_2 ),
        .I1(\mem_reg[68][71]_srl32__0_n_2 ),
        .O(\mem_reg[68][71]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [69]),
        .Q(\mem_reg[68][71]_srl32_n_2 ),
        .Q31(\mem_reg[68][71]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32_n_3 ),
        .Q(\mem_reg[68][71]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][71]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32__0_n_3 ),
        .Q(\mem_reg[68][71]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][72]_mux 
       (.I0(\mem_reg[68][72]_srl32_n_2 ),
        .I1(\mem_reg[68][72]_srl32__0_n_2 ),
        .O(\mem_reg[68][72]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [70]),
        .Q(\mem_reg[68][72]_srl32_n_2 ),
        .Q31(\mem_reg[68][72]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32_n_3 ),
        .Q(\mem_reg[68][72]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][72]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32__0_n_3 ),
        .Q(\mem_reg[68][72]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][73]_mux 
       (.I0(\mem_reg[68][73]_srl32_n_2 ),
        .I1(\mem_reg[68][73]_srl32__0_n_2 ),
        .O(\mem_reg[68][73]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [71]),
        .Q(\mem_reg[68][73]_srl32_n_2 ),
        .Q31(\mem_reg[68][73]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32_n_3 ),
        .Q(\mem_reg[68][73]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][73]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32__0_n_3 ),
        .Q(\mem_reg[68][73]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][74]_mux 
       (.I0(\mem_reg[68][74]_srl32_n_2 ),
        .I1(\mem_reg[68][74]_srl32__0_n_2 ),
        .O(\mem_reg[68][74]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [72]),
        .Q(\mem_reg[68][74]_srl32_n_2 ),
        .Q31(\mem_reg[68][74]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32_n_3 ),
        .Q(\mem_reg[68][74]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][74]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32__0_n_3 ),
        .Q(\mem_reg[68][74]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][75]_mux 
       (.I0(\mem_reg[68][75]_srl32_n_2 ),
        .I1(\mem_reg[68][75]_srl32__0_n_2 ),
        .O(\mem_reg[68][75]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [73]),
        .Q(\mem_reg[68][75]_srl32_n_2 ),
        .Q31(\mem_reg[68][75]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32_n_3 ),
        .Q(\mem_reg[68][75]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][75]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32__0_n_3 ),
        .Q(\mem_reg[68][75]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][76]_mux 
       (.I0(\mem_reg[68][76]_srl32_n_2 ),
        .I1(\mem_reg[68][76]_srl32__0_n_2 ),
        .O(\mem_reg[68][76]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [74]),
        .Q(\mem_reg[68][76]_srl32_n_2 ),
        .Q31(\mem_reg[68][76]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32_n_3 ),
        .Q(\mem_reg[68][76]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][76]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32__0_n_3 ),
        .Q(\mem_reg[68][76]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][77]_mux 
       (.I0(\mem_reg[68][77]_srl32_n_2 ),
        .I1(\mem_reg[68][77]_srl32__0_n_2 ),
        .O(\mem_reg[68][77]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [75]),
        .Q(\mem_reg[68][77]_srl32_n_2 ),
        .Q31(\mem_reg[68][77]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32_n_3 ),
        .Q(\mem_reg[68][77]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][77]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32__0_n_3 ),
        .Q(\mem_reg[68][77]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][78]_mux 
       (.I0(\mem_reg[68][78]_srl32_n_2 ),
        .I1(\mem_reg[68][78]_srl32__0_n_2 ),
        .O(\mem_reg[68][78]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [76]),
        .Q(\mem_reg[68][78]_srl32_n_2 ),
        .Q31(\mem_reg[68][78]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32_n_3 ),
        .Q(\mem_reg[68][78]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][78]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32__0_n_3 ),
        .Q(\mem_reg[68][78]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][79]_mux 
       (.I0(\mem_reg[68][79]_srl32_n_2 ),
        .I1(\mem_reg[68][79]_srl32__0_n_2 ),
        .O(\mem_reg[68][79]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [77]),
        .Q(\mem_reg[68][79]_srl32_n_2 ),
        .Q31(\mem_reg[68][79]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32_n_3 ),
        .Q(\mem_reg[68][79]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][79]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32__0_n_3 ),
        .Q(\mem_reg[68][79]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_2 ),
        .I1(\mem_reg[68][7]_srl32__0_n_2 ),
        .O(\mem_reg[68][7]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_2 ),
        .Q31(\mem_reg[68][7]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_3 ),
        .Q(\mem_reg[68][7]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_3 ),
        .Q(\mem_reg[68][7]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][80]_mux 
       (.I0(\mem_reg[68][80]_srl32_n_2 ),
        .I1(\mem_reg[68][80]_srl32__0_n_2 ),
        .O(\mem_reg[68][80]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [78]),
        .Q(\mem_reg[68][80]_srl32_n_2 ),
        .Q31(\mem_reg[68][80]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32_n_3 ),
        .Q(\mem_reg[68][80]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][80]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32__0_n_3 ),
        .Q(\mem_reg[68][80]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][81]_mux 
       (.I0(\mem_reg[68][81]_srl32_n_2 ),
        .I1(\mem_reg[68][81]_srl32__0_n_2 ),
        .O(\mem_reg[68][81]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [79]),
        .Q(\mem_reg[68][81]_srl32_n_2 ),
        .Q31(\mem_reg[68][81]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32_n_3 ),
        .Q(\mem_reg[68][81]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][81]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32__0_n_3 ),
        .Q(\mem_reg[68][81]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][82]_mux 
       (.I0(\mem_reg[68][82]_srl32_n_2 ),
        .I1(\mem_reg[68][82]_srl32__0_n_2 ),
        .O(\mem_reg[68][82]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [80]),
        .Q(\mem_reg[68][82]_srl32_n_2 ),
        .Q31(\mem_reg[68][82]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32_n_3 ),
        .Q(\mem_reg[68][82]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][82]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32__0_n_3 ),
        .Q(\mem_reg[68][82]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][83]_mux 
       (.I0(\mem_reg[68][83]_srl32_n_2 ),
        .I1(\mem_reg[68][83]_srl32__0_n_2 ),
        .O(\mem_reg[68][83]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [81]),
        .Q(\mem_reg[68][83]_srl32_n_2 ),
        .Q31(\mem_reg[68][83]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32_n_3 ),
        .Q(\mem_reg[68][83]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][83]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32__0_n_3 ),
        .Q(\mem_reg[68][83]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][84]_mux 
       (.I0(\mem_reg[68][84]_srl32_n_2 ),
        .I1(\mem_reg[68][84]_srl32__0_n_2 ),
        .O(\mem_reg[68][84]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [82]),
        .Q(\mem_reg[68][84]_srl32_n_2 ),
        .Q31(\mem_reg[68][84]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32_n_3 ),
        .Q(\mem_reg[68][84]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][84]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32__0_n_3 ),
        .Q(\mem_reg[68][84]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][85]_mux 
       (.I0(\mem_reg[68][85]_srl32_n_2 ),
        .I1(\mem_reg[68][85]_srl32__0_n_2 ),
        .O(\mem_reg[68][85]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [83]),
        .Q(\mem_reg[68][85]_srl32_n_2 ),
        .Q31(\mem_reg[68][85]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32_n_3 ),
        .Q(\mem_reg[68][85]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][85]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32__0_n_3 ),
        .Q(\mem_reg[68][85]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][86]_mux 
       (.I0(\mem_reg[68][86]_srl32_n_2 ),
        .I1(\mem_reg[68][86]_srl32__0_n_2 ),
        .O(\mem_reg[68][86]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [84]),
        .Q(\mem_reg[68][86]_srl32_n_2 ),
        .Q31(\mem_reg[68][86]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32_n_3 ),
        .Q(\mem_reg[68][86]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][86]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32__0_n_3 ),
        .Q(\mem_reg[68][86]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][87]_mux 
       (.I0(\mem_reg[68][87]_srl32_n_2 ),
        .I1(\mem_reg[68][87]_srl32__0_n_2 ),
        .O(\mem_reg[68][87]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [85]),
        .Q(\mem_reg[68][87]_srl32_n_2 ),
        .Q31(\mem_reg[68][87]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32_n_3 ),
        .Q(\mem_reg[68][87]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][87]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32__0_n_3 ),
        .Q(\mem_reg[68][87]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][88]_mux 
       (.I0(\mem_reg[68][88]_srl32_n_2 ),
        .I1(\mem_reg[68][88]_srl32__0_n_2 ),
        .O(\mem_reg[68][88]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [86]),
        .Q(\mem_reg[68][88]_srl32_n_2 ),
        .Q31(\mem_reg[68][88]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32_n_3 ),
        .Q(\mem_reg[68][88]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][88]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32__0_n_3 ),
        .Q(\mem_reg[68][88]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][89]_mux 
       (.I0(\mem_reg[68][89]_srl32_n_2 ),
        .I1(\mem_reg[68][89]_srl32__0_n_2 ),
        .O(\mem_reg[68][89]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [87]),
        .Q(\mem_reg[68][89]_srl32_n_2 ),
        .Q31(\mem_reg[68][89]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32_n_3 ),
        .Q(\mem_reg[68][89]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][89]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32__0_n_3 ),
        .Q(\mem_reg[68][89]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_2 ),
        .I1(\mem_reg[68][8]_srl32__0_n_2 ),
        .O(\mem_reg[68][8]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_2 ),
        .Q31(\mem_reg[68][8]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_3 ),
        .Q(\mem_reg[68][8]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_3 ),
        .Q(\mem_reg[68][8]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][90]_mux 
       (.I0(\mem_reg[68][90]_srl32_n_2 ),
        .I1(\mem_reg[68][90]_srl32__0_n_2 ),
        .O(\mem_reg[68][90]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [88]),
        .Q(\mem_reg[68][90]_srl32_n_2 ),
        .Q31(\mem_reg[68][90]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32_n_3 ),
        .Q(\mem_reg[68][90]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][90]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32__0_n_3 ),
        .Q(\mem_reg[68][90]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][91]_mux 
       (.I0(\mem_reg[68][91]_srl32_n_2 ),
        .I1(\mem_reg[68][91]_srl32__0_n_2 ),
        .O(\mem_reg[68][91]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [89]),
        .Q(\mem_reg[68][91]_srl32_n_2 ),
        .Q31(\mem_reg[68][91]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32_n_3 ),
        .Q(\mem_reg[68][91]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][91]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32__0_n_3 ),
        .Q(\mem_reg[68][91]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][92]_mux 
       (.I0(\mem_reg[68][92]_srl32_n_2 ),
        .I1(\mem_reg[68][92]_srl32__0_n_2 ),
        .O(\mem_reg[68][92]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [90]),
        .Q(\mem_reg[68][92]_srl32_n_2 ),
        .Q31(\mem_reg[68][92]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32_n_3 ),
        .Q(\mem_reg[68][92]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][92]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32__0_n_3 ),
        .Q(\mem_reg[68][92]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][93]_mux 
       (.I0(\mem_reg[68][93]_srl32_n_2 ),
        .I1(\mem_reg[68][93]_srl32__0_n_2 ),
        .O(\mem_reg[68][93]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [91]),
        .Q(\mem_reg[68][93]_srl32_n_2 ),
        .Q31(\mem_reg[68][93]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32_n_3 ),
        .Q(\mem_reg[68][93]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][93]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32__0_n_3 ),
        .Q(\mem_reg[68][93]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][94]_mux 
       (.I0(\mem_reg[68][94]_srl32_n_2 ),
        .I1(\mem_reg[68][94]_srl32__0_n_2 ),
        .O(\mem_reg[68][94]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [92]),
        .Q(\mem_reg[68][94]_srl32_n_2 ),
        .Q31(\mem_reg[68][94]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32_n_3 ),
        .Q(\mem_reg[68][94]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][94]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [1],pout_reg[2],A,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32__0_n_3 ),
        .Q(\mem_reg[68][94]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][95]_mux 
       (.I0(\mem_reg[68][95]_srl32_n_2 ),
        .I1(\mem_reg[68][95]_srl32__0_n_2 ),
        .O(\mem_reg[68][95]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [93]),
        .Q(\mem_reg[68][95]_srl32_n_2 ),
        .Q31(\mem_reg[68][95]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32_n_3 ),
        .Q(\mem_reg[68][95]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][95]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_n_3 ),
        .Q(\mem_reg[68][95]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_2 ),
        .I1(\mem_reg[68][9]_srl32__0_n_2 ),
        .O(\mem_reg[68][9]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_2 ),
        .Q31(\mem_reg[68][9]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[4]_0 [0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_3 ),
        .Q(\mem_reg[68][9]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_wreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({\pout_reg[4]_0 [2],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_0 ,pout_reg[1],\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_3 ),
        .Q(\mem_reg[68][9]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__15_carry_i_1
       (.I0(A),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_3
       (.I0(\pout_reg[4]_0 [2]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_4
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [2]),
        .O(\pout_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_5
       (.I0(\pout_reg[2]_rep_0 ),
        .I1(\pout_reg[4]_0 [1]),
        .O(\pout_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__15_carry_i_6
       (.I0(A),
        .I1(\pout_reg[2]_rep_0 ),
        .O(\pout_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'h0F0F0F0F870F0F0F)) 
    p_0_out__15_carry_i_7
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_wreq_ack),
        .I2(A),
        .I3(data_vld_reg_n_2),
        .I4(fifo_wreq_valid),
        .I5(\pout_reg[0]_rep__0_1 ),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1__0_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_rep_i_1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__0 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_rep_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h0F0088000F000F00)) 
    \pout[6]_i_1__1 
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_wreq_ack),
        .I2(\pout[6]_i_2__1_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(\pout_reg[0]_rep__0_1 ),
        .I5(fifo_wreq_valid),
        .O(\pout[6]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \pout[6]_i_2__1 
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_wreq_ack),
        .I2(\pout[6]_i_4_n_2 ),
        .I3(pout_reg[6]),
        .I4(\pout_reg[2]_rep_0 ),
        .I5(pout_reg[5]),
        .O(\pout[6]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_4 
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [2]),
        .I2(\pout_reg[1]_rep__0_n_2 ),
        .I3(\pout_reg[4]_0 [0]),
        .O(\pout[6]_i_4_n_2 ));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout[0]_i_1__0_n_2 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout[0]_rep_i_1_n_2 ),
        .Q(\pout_reg[0]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout[0]_rep_i_1__0_n_2 ),
        .Q(\pout_reg[0]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(A),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(\pout_reg[1]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(\pout_reg[2]_rep_0 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(\pout_reg[2]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(\pout_reg[3]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__1_n_2 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__0 
       (.I0(\mem_reg[68][0]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_2 ),
        .O(\q[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1 
       (.I0(\mem_reg[68][10]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_2 ),
        .O(\q[10]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1 
       (.I0(\mem_reg[68][11]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_2 ),
        .O(\q[11]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1 
       (.I0(\mem_reg[68][12]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_2 ),
        .O(\q[12]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1 
       (.I0(\mem_reg[68][13]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_2 ),
        .O(\q[13]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1 
       (.I0(\mem_reg[68][14]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_2 ),
        .O(\q[14]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1 
       (.I0(\mem_reg[68][15]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_2 ),
        .O(\q[15]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1 
       (.I0(\mem_reg[68][16]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_2 ),
        .O(\q[16]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1 
       (.I0(\mem_reg[68][17]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_2 ),
        .O(\q[17]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1 
       (.I0(\mem_reg[68][18]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_2 ),
        .O(\q[18]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1 
       (.I0(\mem_reg[68][19]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_2 ),
        .O(\q[19]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__0 
       (.I0(\mem_reg[68][1]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_2 ),
        .O(\q[1]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1 
       (.I0(\mem_reg[68][20]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_2 ),
        .O(\q[20]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1 
       (.I0(\mem_reg[68][21]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_2 ),
        .O(\q[21]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1 
       (.I0(\mem_reg[68][22]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_2 ),
        .O(\q[22]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1 
       (.I0(\mem_reg[68][23]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_2 ),
        .O(\q[23]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1 
       (.I0(\mem_reg[68][24]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_2 ),
        .O(\q[24]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1 
       (.I0(\mem_reg[68][25]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_2 ),
        .O(\q[25]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1 
       (.I0(\mem_reg[68][26]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_2 ),
        .O(\q[26]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1 
       (.I0(\mem_reg[68][27]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_2 ),
        .O(\q[27]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1 
       (.I0(\mem_reg[68][28]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_2 ),
        .O(\q[28]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1 
       (.I0(\mem_reg[68][29]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_2 ),
        .O(\q[29]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__0 
       (.I0(\mem_reg[68][2]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_2 ),
        .O(\q[2]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[30]_i_1 
       (.I0(\mem_reg[68][30]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][30]_mux_n_2 ),
        .O(\q[30]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[31]_i_1 
       (.I0(\mem_reg[68][31]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][31]_mux_n_2 ),
        .O(\q[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[32]_i_1 
       (.I0(\mem_reg[68][32]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][32]_mux_n_2 ),
        .O(\q[32]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[33]_i_1 
       (.I0(\mem_reg[68][33]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][33]_mux_n_2 ),
        .O(\q[33]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[34]_i_1 
       (.I0(\mem_reg[68][34]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][34]_mux_n_2 ),
        .O(\q[34]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[35]_i_1 
       (.I0(\mem_reg[68][35]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][35]_mux_n_2 ),
        .O(\q[35]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[36]_i_1 
       (.I0(\mem_reg[68][36]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][36]_mux_n_2 ),
        .O(\q[36]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[37]_i_1 
       (.I0(\mem_reg[68][37]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][37]_mux_n_2 ),
        .O(\q[37]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[38]_i_1 
       (.I0(\mem_reg[68][38]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][38]_mux_n_2 ),
        .O(\q[38]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[39]_i_1 
       (.I0(\mem_reg[68][39]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][39]_mux_n_2 ),
        .O(\q[39]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__0 
       (.I0(\mem_reg[68][3]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_2 ),
        .O(\q[3]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[40]_i_1 
       (.I0(\mem_reg[68][40]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][40]_mux_n_2 ),
        .O(\q[40]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[41]_i_1 
       (.I0(\mem_reg[68][41]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][41]_mux_n_2 ),
        .O(\q[41]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[42]_i_1 
       (.I0(\mem_reg[68][42]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][42]_mux_n_2 ),
        .O(\q[42]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1 
       (.I0(\mem_reg[68][43]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_2 ),
        .O(\q[43]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[44]_i_1 
       (.I0(\mem_reg[68][44]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][44]_mux_n_2 ),
        .O(\q[44]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[45]_i_1 
       (.I0(\mem_reg[68][45]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][45]_mux_n_2 ),
        .O(\q[45]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[46]_i_1 
       (.I0(\mem_reg[68][46]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][46]_mux_n_2 ),
        .O(\q[46]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[47]_i_1 
       (.I0(\mem_reg[68][47]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][47]_mux_n_2 ),
        .O(\q[47]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[48]_i_1 
       (.I0(\mem_reg[68][48]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][48]_mux_n_2 ),
        .O(\q[48]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[49]_i_1 
       (.I0(\mem_reg[68][49]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][49]_mux_n_2 ),
        .O(\q[49]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1 
       (.I0(\mem_reg[68][4]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_2 ),
        .O(\q[4]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[50]_i_1 
       (.I0(\mem_reg[68][50]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][50]_mux_n_2 ),
        .O(\q[50]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[51]_i_1 
       (.I0(\mem_reg[68][51]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][51]_mux_n_2 ),
        .O(\q[51]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[52]_i_1 
       (.I0(\mem_reg[68][52]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][52]_mux_n_2 ),
        .O(\q[52]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[53]_i_1 
       (.I0(\mem_reg[68][53]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][53]_mux_n_2 ),
        .O(\q[53]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[54]_i_1 
       (.I0(\mem_reg[68][54]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][54]_mux_n_2 ),
        .O(\q[54]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[55]_i_1 
       (.I0(\mem_reg[68][55]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][55]_mux_n_2 ),
        .O(\q[55]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[56]_i_1 
       (.I0(\mem_reg[68][56]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][56]_mux_n_2 ),
        .O(\q[56]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[57]_i_1 
       (.I0(\mem_reg[68][57]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][57]_mux_n_2 ),
        .O(\q[57]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[58]_i_1 
       (.I0(\mem_reg[68][58]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][58]_mux_n_2 ),
        .O(\q[58]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[59]_i_1 
       (.I0(\mem_reg[68][59]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][59]_mux_n_2 ),
        .O(\q[59]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1 
       (.I0(\mem_reg[68][5]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_2 ),
        .O(\q[5]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[60]_i_1 
       (.I0(\mem_reg[68][60]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][60]_mux_n_2 ),
        .O(\q[60]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[61]_i_1 
       (.I0(\mem_reg[68][61]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][61]_mux_n_2 ),
        .O(\q[61]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[64]_i_1 
       (.I0(\mem_reg[68][64]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][64]_mux_n_2 ),
        .O(\q[64]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[65]_i_1 
       (.I0(\mem_reg[68][65]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][65]_mux_n_2 ),
        .O(\q[65]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[66]_i_1 
       (.I0(\mem_reg[68][66]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][66]_mux_n_2 ),
        .O(\q[66]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[67]_i_1 
       (.I0(\mem_reg[68][67]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][67]_mux_n_2 ),
        .O(\q[67]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[68]_i_1 
       (.I0(\mem_reg[68][68]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][68]_mux_n_2 ),
        .O(\q[68]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[69]_i_1 
       (.I0(\mem_reg[68][69]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][69]_mux_n_2 ),
        .O(\q[69]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1 
       (.I0(\mem_reg[68][6]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_2 ),
        .O(\q[6]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[70]_i_1 
       (.I0(\mem_reg[68][70]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][70]_mux_n_2 ),
        .O(\q[70]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[71]_i_1 
       (.I0(\mem_reg[68][71]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][71]_mux_n_2 ),
        .O(\q[71]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[72]_i_1 
       (.I0(\mem_reg[68][72]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][72]_mux_n_2 ),
        .O(\q[72]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[73]_i_1 
       (.I0(\mem_reg[68][73]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][73]_mux_n_2 ),
        .O(\q[73]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[74]_i_1 
       (.I0(\mem_reg[68][74]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][74]_mux_n_2 ),
        .O(\q[74]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[75]_i_1 
       (.I0(\mem_reg[68][75]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][75]_mux_n_2 ),
        .O(\q[75]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[76]_i_1 
       (.I0(\mem_reg[68][76]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][76]_mux_n_2 ),
        .O(\q[76]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[77]_i_1 
       (.I0(\mem_reg[68][77]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][77]_mux_n_2 ),
        .O(\q[77]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[78]_i_1 
       (.I0(\mem_reg[68][78]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][78]_mux_n_2 ),
        .O(\q[78]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[79]_i_1 
       (.I0(\mem_reg[68][79]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][79]_mux_n_2 ),
        .O(\q[79]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1 
       (.I0(\mem_reg[68][7]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_2 ),
        .O(\q[7]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[80]_i_1 
       (.I0(\mem_reg[68][80]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][80]_mux_n_2 ),
        .O(\q[80]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[81]_i_1 
       (.I0(\mem_reg[68][81]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][81]_mux_n_2 ),
        .O(\q[81]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[82]_i_1 
       (.I0(\mem_reg[68][82]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][82]_mux_n_2 ),
        .O(\q[82]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[83]_i_1 
       (.I0(\mem_reg[68][83]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][83]_mux_n_2 ),
        .O(\q[83]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[84]_i_1 
       (.I0(\mem_reg[68][84]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][84]_mux_n_2 ),
        .O(\q[84]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[85]_i_1 
       (.I0(\mem_reg[68][85]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][85]_mux_n_2 ),
        .O(\q[85]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[86]_i_1 
       (.I0(\mem_reg[68][86]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][86]_mux_n_2 ),
        .O(\q[86]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[87]_i_1 
       (.I0(\mem_reg[68][87]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][87]_mux_n_2 ),
        .O(\q[87]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[88]_i_1 
       (.I0(\mem_reg[68][88]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][88]_mux_n_2 ),
        .O(\q[88]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[89]_i_1 
       (.I0(\mem_reg[68][89]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][89]_mux_n_2 ),
        .O(\q[89]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1 
       (.I0(\mem_reg[68][8]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_2 ),
        .O(\q[8]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[90]_i_1 
       (.I0(\mem_reg[68][90]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][90]_mux_n_2 ),
        .O(\q[90]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[91]_i_1 
       (.I0(\mem_reg[68][91]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][91]_mux_n_2 ),
        .O(\q[91]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[92]_i_1 
       (.I0(\mem_reg[68][92]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][92]_mux_n_2 ),
        .O(\q[92]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[93]_i_1 
       (.I0(\mem_reg[68][93]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][93]_mux_n_2 ),
        .O(\q[93]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[94]_i_1 
       (.I0(\mem_reg[68][94]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][94]_mux_n_2 ),
        .O(\q[94]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[95]_i_1 
       (.I0(\mem_reg[68][95]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][95]_mux_n_2 ),
        .O(\q[95]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1 
       (.I0(\mem_reg[68][9]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_2 ),
        .O(\q[9]_i_1_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[0]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[10]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[11]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[12]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[13]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[14]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[15]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[16]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[17]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[18]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[19]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[1]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[20]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[21]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[22]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[23]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[24]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[25]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[26]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[27]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[28]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[29]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[2]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[30]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[31]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[32]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[33]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[34]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[35]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[36]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[37]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[38]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[39]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[3]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[40]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[41]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[42]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[43]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[44]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[45]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[46]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[47]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[48]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[49]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[4]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[50]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[51]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[52]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[53]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[54]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[55]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[56]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[57]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[58]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[59]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[5]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[60]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[61]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[64]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[65]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[66]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[67]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[68]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[69]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[6]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[70]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[71]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[72]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[73]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[74]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[75]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[76]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[77]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[78]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[79]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[7]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[80]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[81]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[82]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[83]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[84]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[85]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[86]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[87]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[88]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[89]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[8]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[90]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[91]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[92]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[93]_i_1_n_2 ),
        .Q(fifo_wreq_data[93]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[94]_i_1_n_2 ),
        .Q(fifo_wreq_data[94]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[95]_i_1_n_2 ),
        .Q(fifo_wreq_data[95]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\q[9]_i_1_n_2 ),
        .Q(\q_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(last_sect_carry__1[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(sect_cnt0[9]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(sect_cnt0[10]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(sect_cnt0[11]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(sect_cnt0[12]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(sect_cnt0[13]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(sect_cnt0[14]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(sect_cnt0[15]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(sect_cnt0[16]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(sect_cnt0[17]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(sect_cnt0[18]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(sect_cnt0[0]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(sect_cnt0[19]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(sect_cnt0[20]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(sect_cnt0[21]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(sect_cnt0[22]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(sect_cnt0[23]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(sect_cnt0[24]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(sect_cnt0[25]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(sect_cnt0[26]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(sect_cnt0[27]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(sect_cnt0[28]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(sect_cnt0[1]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(sect_cnt0[29]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(sect_cnt0[30]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(sect_cnt0[31]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(sect_cnt0[32]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(sect_cnt0[33]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(sect_cnt0[34]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(sect_cnt0[35]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(sect_cnt0[36]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(sect_cnt0[37]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(sect_cnt0[38]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(sect_cnt0[2]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(sect_cnt0[39]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(sect_cnt0[40]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(sect_cnt0[41]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(sect_cnt0[42]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(sect_cnt0[43]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(sect_cnt0[44]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(sect_cnt0[45]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(sect_cnt0[46]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(sect_cnt0[47]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[48]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(sect_cnt0[48]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[49]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(sect_cnt0[3]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(sect_cnt0[49]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[50]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(sect_cnt0[50]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[51]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(sect_cnt0[4]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(sect_cnt0[5]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(sect_cnt0[6]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(sect_cnt0[7]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(sect_cnt0[8]),
        .I1(fifo_wreq_valid_buf_i_2_n_2),
        .I2(Q[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \sect_len_buf[9]_i_5 
       (.I0(\sect_len_buf_reg[9] [0]),
        .I1(\sect_len_buf_reg[9]_0 [0]),
        .I2(\sect_len_buf_reg[9] [1]),
        .I3(\sect_len_buf_reg[9]_0 [1]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized0_11
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    D,
    E,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[1] ,
    \could_multi_bursts.loop_cnt_reg[0] ,
    DI,
    A,
    S,
    \q_reg[92]_0 ,
    \q_reg[70]_0 ,
    \q_reg[86]_0 ,
    \q_reg[93]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    \pout_reg[5]_0 ,
    ap_rst_n_inv,
    ap_clk,
    data_vld_reg_0,
    data_vld_reg_1,
    data_vld_reg_2,
    Q,
    \sect_cnt_reg[0] ,
    \sect_cnt_reg[0]_0 ,
    last_sect_carry__1,
    sect_cnt0,
    \could_multi_bursts.arlen_buf[3]_i_3 ,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    last_sect_carry__1_0,
    \pout_reg[0]_rep__0_0 ,
    push,
    \mem_reg[68][95]_srl32__0_0 ,
    \pout_reg[6]_0 );
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output [51:0]D;
  output [0:0]E;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  output \could_multi_bursts.loop_cnt_reg[1] ;
  output \could_multi_bursts.loop_cnt_reg[0] ;
  output [4:0]DI;
  output [0:0]A;
  output [7:0]S;
  output [90:0]\q_reg[92]_0 ;
  output [6:0]\q_reg[70]_0 ;
  output [7:0]\q_reg[86]_0 ;
  output [6:0]\q_reg[93]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  output [5:0]\pout_reg[5]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input data_vld_reg_0;
  input [0:0]data_vld_reg_1;
  input data_vld_reg_2;
  input [51:0]Q;
  input \sect_cnt_reg[0] ;
  input \sect_cnt_reg[0]_0 ;
  input [4:0]last_sect_carry__1;
  input [50:0]sect_cnt0;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [3:0]last_sect_carry__1_0;
  input [0:0]\pout_reg[0]_rep__0_0 ;
  input push;
  input [93:0]\mem_reg[68][95]_srl32__0_0 ;
  input [5:0]\pout_reg[6]_0 ;

  wire [0:0]A;
  wire [51:0]D;
  wire [4:0]DI;
  wire [0:0]E;
  wire [51:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire \could_multi_bursts.loop_cnt_reg[0] ;
  wire \could_multi_bursts.loop_cnt_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire data_vld_i_1__7_n_2;
  wire data_vld_reg_0;
  wire [0:0]data_vld_reg_1;
  wire data_vld_reg_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_2__1_n_2;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire [95:93]fifo_rreq_data;
  wire full_n_i_1__10_n_2;
  wire full_n_i_2__2_n_2;
  wire full_n_i_3__2_n_2;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_2;
  wire invalid_len_event_i_3__0_n_2;
  wire invalid_len_event_i_4__0_n_2;
  wire invalid_len_event_i_5__0_n_2;
  wire invalid_len_event_i_6__0_n_2;
  wire invalid_len_event_i_7__0_n_2;
  wire invalid_len_event_i_8__0_n_2;
  wire invalid_len_event_i_9__0_n_2;
  wire [4:0]last_sect_carry__1;
  wire [3:0]last_sect_carry__1_0;
  wire \mem_reg[68][0]_mux_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_3 ;
  wire \mem_reg[68][0]_srl32__1_n_2 ;
  wire \mem_reg[68][0]_srl32_n_2 ;
  wire \mem_reg[68][0]_srl32_n_3 ;
  wire \mem_reg[68][10]_mux_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_3 ;
  wire \mem_reg[68][10]_srl32__1_n_2 ;
  wire \mem_reg[68][10]_srl32_n_2 ;
  wire \mem_reg[68][10]_srl32_n_3 ;
  wire \mem_reg[68][11]_mux_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_3 ;
  wire \mem_reg[68][11]_srl32__1_n_2 ;
  wire \mem_reg[68][11]_srl32_n_2 ;
  wire \mem_reg[68][11]_srl32_n_3 ;
  wire \mem_reg[68][12]_mux_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_3 ;
  wire \mem_reg[68][12]_srl32__1_n_2 ;
  wire \mem_reg[68][12]_srl32_n_2 ;
  wire \mem_reg[68][12]_srl32_n_3 ;
  wire \mem_reg[68][13]_mux_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_3 ;
  wire \mem_reg[68][13]_srl32__1_n_2 ;
  wire \mem_reg[68][13]_srl32_n_2 ;
  wire \mem_reg[68][13]_srl32_n_3 ;
  wire \mem_reg[68][14]_mux_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_3 ;
  wire \mem_reg[68][14]_srl32__1_n_2 ;
  wire \mem_reg[68][14]_srl32_n_2 ;
  wire \mem_reg[68][14]_srl32_n_3 ;
  wire \mem_reg[68][15]_mux_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_3 ;
  wire \mem_reg[68][15]_srl32__1_n_2 ;
  wire \mem_reg[68][15]_srl32_n_2 ;
  wire \mem_reg[68][15]_srl32_n_3 ;
  wire \mem_reg[68][16]_mux_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_3 ;
  wire \mem_reg[68][16]_srl32__1_n_2 ;
  wire \mem_reg[68][16]_srl32_n_2 ;
  wire \mem_reg[68][16]_srl32_n_3 ;
  wire \mem_reg[68][17]_mux_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_3 ;
  wire \mem_reg[68][17]_srl32__1_n_2 ;
  wire \mem_reg[68][17]_srl32_n_2 ;
  wire \mem_reg[68][17]_srl32_n_3 ;
  wire \mem_reg[68][18]_mux_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_3 ;
  wire \mem_reg[68][18]_srl32__1_n_2 ;
  wire \mem_reg[68][18]_srl32_n_2 ;
  wire \mem_reg[68][18]_srl32_n_3 ;
  wire \mem_reg[68][19]_mux_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_3 ;
  wire \mem_reg[68][19]_srl32__1_n_2 ;
  wire \mem_reg[68][19]_srl32_n_2 ;
  wire \mem_reg[68][19]_srl32_n_3 ;
  wire \mem_reg[68][1]_mux_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_3 ;
  wire \mem_reg[68][1]_srl32__1_n_2 ;
  wire \mem_reg[68][1]_srl32_n_2 ;
  wire \mem_reg[68][1]_srl32_n_3 ;
  wire \mem_reg[68][20]_mux_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_3 ;
  wire \mem_reg[68][20]_srl32__1_n_2 ;
  wire \mem_reg[68][20]_srl32_n_2 ;
  wire \mem_reg[68][20]_srl32_n_3 ;
  wire \mem_reg[68][21]_mux_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_3 ;
  wire \mem_reg[68][21]_srl32__1_n_2 ;
  wire \mem_reg[68][21]_srl32_n_2 ;
  wire \mem_reg[68][21]_srl32_n_3 ;
  wire \mem_reg[68][22]_mux_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_3 ;
  wire \mem_reg[68][22]_srl32__1_n_2 ;
  wire \mem_reg[68][22]_srl32_n_2 ;
  wire \mem_reg[68][22]_srl32_n_3 ;
  wire \mem_reg[68][23]_mux_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_3 ;
  wire \mem_reg[68][23]_srl32__1_n_2 ;
  wire \mem_reg[68][23]_srl32_n_2 ;
  wire \mem_reg[68][23]_srl32_n_3 ;
  wire \mem_reg[68][24]_mux_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_3 ;
  wire \mem_reg[68][24]_srl32__1_n_2 ;
  wire \mem_reg[68][24]_srl32_n_2 ;
  wire \mem_reg[68][24]_srl32_n_3 ;
  wire \mem_reg[68][25]_mux_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_3 ;
  wire \mem_reg[68][25]_srl32__1_n_2 ;
  wire \mem_reg[68][25]_srl32_n_2 ;
  wire \mem_reg[68][25]_srl32_n_3 ;
  wire \mem_reg[68][26]_mux_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_3 ;
  wire \mem_reg[68][26]_srl32__1_n_2 ;
  wire \mem_reg[68][26]_srl32_n_2 ;
  wire \mem_reg[68][26]_srl32_n_3 ;
  wire \mem_reg[68][27]_mux_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_3 ;
  wire \mem_reg[68][27]_srl32__1_n_2 ;
  wire \mem_reg[68][27]_srl32_n_2 ;
  wire \mem_reg[68][27]_srl32_n_3 ;
  wire \mem_reg[68][28]_mux_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_3 ;
  wire \mem_reg[68][28]_srl32__1_n_2 ;
  wire \mem_reg[68][28]_srl32_n_2 ;
  wire \mem_reg[68][28]_srl32_n_3 ;
  wire \mem_reg[68][29]_mux_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_3 ;
  wire \mem_reg[68][29]_srl32__1_n_2 ;
  wire \mem_reg[68][29]_srl32_n_2 ;
  wire \mem_reg[68][29]_srl32_n_3 ;
  wire \mem_reg[68][2]_mux_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_3 ;
  wire \mem_reg[68][2]_srl32__1_n_2 ;
  wire \mem_reg[68][2]_srl32_n_2 ;
  wire \mem_reg[68][2]_srl32_n_3 ;
  wire \mem_reg[68][30]_mux_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_3 ;
  wire \mem_reg[68][30]_srl32__1_n_2 ;
  wire \mem_reg[68][30]_srl32_n_2 ;
  wire \mem_reg[68][30]_srl32_n_3 ;
  wire \mem_reg[68][31]_mux_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_3 ;
  wire \mem_reg[68][31]_srl32__1_n_2 ;
  wire \mem_reg[68][31]_srl32_n_2 ;
  wire \mem_reg[68][31]_srl32_n_3 ;
  wire \mem_reg[68][32]_mux_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_3 ;
  wire \mem_reg[68][32]_srl32__1_n_2 ;
  wire \mem_reg[68][32]_srl32_n_2 ;
  wire \mem_reg[68][32]_srl32_n_3 ;
  wire \mem_reg[68][33]_mux_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_3 ;
  wire \mem_reg[68][33]_srl32__1_n_2 ;
  wire \mem_reg[68][33]_srl32_n_2 ;
  wire \mem_reg[68][33]_srl32_n_3 ;
  wire \mem_reg[68][34]_mux_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_3 ;
  wire \mem_reg[68][34]_srl32__1_n_2 ;
  wire \mem_reg[68][34]_srl32_n_2 ;
  wire \mem_reg[68][34]_srl32_n_3 ;
  wire \mem_reg[68][35]_mux_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_3 ;
  wire \mem_reg[68][35]_srl32__1_n_2 ;
  wire \mem_reg[68][35]_srl32_n_2 ;
  wire \mem_reg[68][35]_srl32_n_3 ;
  wire \mem_reg[68][36]_mux_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_3 ;
  wire \mem_reg[68][36]_srl32__1_n_2 ;
  wire \mem_reg[68][36]_srl32_n_2 ;
  wire \mem_reg[68][36]_srl32_n_3 ;
  wire \mem_reg[68][37]_mux_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_3 ;
  wire \mem_reg[68][37]_srl32__1_n_2 ;
  wire \mem_reg[68][37]_srl32_n_2 ;
  wire \mem_reg[68][37]_srl32_n_3 ;
  wire \mem_reg[68][38]_mux_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_3 ;
  wire \mem_reg[68][38]_srl32__1_n_2 ;
  wire \mem_reg[68][38]_srl32_n_2 ;
  wire \mem_reg[68][38]_srl32_n_3 ;
  wire \mem_reg[68][39]_mux_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_3 ;
  wire \mem_reg[68][39]_srl32__1_n_2 ;
  wire \mem_reg[68][39]_srl32_n_2 ;
  wire \mem_reg[68][39]_srl32_n_3 ;
  wire \mem_reg[68][3]_mux_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_3 ;
  wire \mem_reg[68][3]_srl32__1_n_2 ;
  wire \mem_reg[68][3]_srl32_n_2 ;
  wire \mem_reg[68][3]_srl32_n_3 ;
  wire \mem_reg[68][40]_mux_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_3 ;
  wire \mem_reg[68][40]_srl32__1_n_2 ;
  wire \mem_reg[68][40]_srl32_n_2 ;
  wire \mem_reg[68][40]_srl32_n_3 ;
  wire \mem_reg[68][41]_mux_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_3 ;
  wire \mem_reg[68][41]_srl32__1_n_2 ;
  wire \mem_reg[68][41]_srl32_n_2 ;
  wire \mem_reg[68][41]_srl32_n_3 ;
  wire \mem_reg[68][42]_mux_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_3 ;
  wire \mem_reg[68][42]_srl32__1_n_2 ;
  wire \mem_reg[68][42]_srl32_n_2 ;
  wire \mem_reg[68][42]_srl32_n_3 ;
  wire \mem_reg[68][43]_mux_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_3 ;
  wire \mem_reg[68][43]_srl32__1_n_2 ;
  wire \mem_reg[68][43]_srl32_n_2 ;
  wire \mem_reg[68][43]_srl32_n_3 ;
  wire \mem_reg[68][44]_mux_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_3 ;
  wire \mem_reg[68][44]_srl32__1_n_2 ;
  wire \mem_reg[68][44]_srl32_n_2 ;
  wire \mem_reg[68][44]_srl32_n_3 ;
  wire \mem_reg[68][45]_mux_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_3 ;
  wire \mem_reg[68][45]_srl32__1_n_2 ;
  wire \mem_reg[68][45]_srl32_n_2 ;
  wire \mem_reg[68][45]_srl32_n_3 ;
  wire \mem_reg[68][46]_mux_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_3 ;
  wire \mem_reg[68][46]_srl32__1_n_2 ;
  wire \mem_reg[68][46]_srl32_n_2 ;
  wire \mem_reg[68][46]_srl32_n_3 ;
  wire \mem_reg[68][47]_mux_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_3 ;
  wire \mem_reg[68][47]_srl32__1_n_2 ;
  wire \mem_reg[68][47]_srl32_n_2 ;
  wire \mem_reg[68][47]_srl32_n_3 ;
  wire \mem_reg[68][48]_mux_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_3 ;
  wire \mem_reg[68][48]_srl32__1_n_2 ;
  wire \mem_reg[68][48]_srl32_n_2 ;
  wire \mem_reg[68][48]_srl32_n_3 ;
  wire \mem_reg[68][49]_mux_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_3 ;
  wire \mem_reg[68][49]_srl32__1_n_2 ;
  wire \mem_reg[68][49]_srl32_n_2 ;
  wire \mem_reg[68][49]_srl32_n_3 ;
  wire \mem_reg[68][4]_mux_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_3 ;
  wire \mem_reg[68][4]_srl32__1_n_2 ;
  wire \mem_reg[68][4]_srl32_n_2 ;
  wire \mem_reg[68][4]_srl32_n_3 ;
  wire \mem_reg[68][50]_mux_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_3 ;
  wire \mem_reg[68][50]_srl32__1_n_2 ;
  wire \mem_reg[68][50]_srl32_n_2 ;
  wire \mem_reg[68][50]_srl32_n_3 ;
  wire \mem_reg[68][51]_mux_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_3 ;
  wire \mem_reg[68][51]_srl32__1_n_2 ;
  wire \mem_reg[68][51]_srl32_n_2 ;
  wire \mem_reg[68][51]_srl32_n_3 ;
  wire \mem_reg[68][52]_mux_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_3 ;
  wire \mem_reg[68][52]_srl32__1_n_2 ;
  wire \mem_reg[68][52]_srl32_n_2 ;
  wire \mem_reg[68][52]_srl32_n_3 ;
  wire \mem_reg[68][53]_mux_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_3 ;
  wire \mem_reg[68][53]_srl32__1_n_2 ;
  wire \mem_reg[68][53]_srl32_n_2 ;
  wire \mem_reg[68][53]_srl32_n_3 ;
  wire \mem_reg[68][54]_mux_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_3 ;
  wire \mem_reg[68][54]_srl32__1_n_2 ;
  wire \mem_reg[68][54]_srl32_n_2 ;
  wire \mem_reg[68][54]_srl32_n_3 ;
  wire \mem_reg[68][55]_mux_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_3 ;
  wire \mem_reg[68][55]_srl32__1_n_2 ;
  wire \mem_reg[68][55]_srl32_n_2 ;
  wire \mem_reg[68][55]_srl32_n_3 ;
  wire \mem_reg[68][56]_mux_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_3 ;
  wire \mem_reg[68][56]_srl32__1_n_2 ;
  wire \mem_reg[68][56]_srl32_n_2 ;
  wire \mem_reg[68][56]_srl32_n_3 ;
  wire \mem_reg[68][57]_mux_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_3 ;
  wire \mem_reg[68][57]_srl32__1_n_2 ;
  wire \mem_reg[68][57]_srl32_n_2 ;
  wire \mem_reg[68][57]_srl32_n_3 ;
  wire \mem_reg[68][58]_mux_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_3 ;
  wire \mem_reg[68][58]_srl32__1_n_2 ;
  wire \mem_reg[68][58]_srl32_n_2 ;
  wire \mem_reg[68][58]_srl32_n_3 ;
  wire \mem_reg[68][59]_mux_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_3 ;
  wire \mem_reg[68][59]_srl32__1_n_2 ;
  wire \mem_reg[68][59]_srl32_n_2 ;
  wire \mem_reg[68][59]_srl32_n_3 ;
  wire \mem_reg[68][5]_mux_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_3 ;
  wire \mem_reg[68][5]_srl32__1_n_2 ;
  wire \mem_reg[68][5]_srl32_n_2 ;
  wire \mem_reg[68][5]_srl32_n_3 ;
  wire \mem_reg[68][60]_mux_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_3 ;
  wire \mem_reg[68][60]_srl32__1_n_2 ;
  wire \mem_reg[68][60]_srl32_n_2 ;
  wire \mem_reg[68][60]_srl32_n_3 ;
  wire \mem_reg[68][61]_mux_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_3 ;
  wire \mem_reg[68][61]_srl32__1_n_2 ;
  wire \mem_reg[68][61]_srl32_n_2 ;
  wire \mem_reg[68][61]_srl32_n_3 ;
  wire \mem_reg[68][64]_mux_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_3 ;
  wire \mem_reg[68][64]_srl32__1_n_2 ;
  wire \mem_reg[68][64]_srl32_n_2 ;
  wire \mem_reg[68][64]_srl32_n_3 ;
  wire \mem_reg[68][65]_mux_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_3 ;
  wire \mem_reg[68][65]_srl32__1_n_2 ;
  wire \mem_reg[68][65]_srl32_n_2 ;
  wire \mem_reg[68][65]_srl32_n_3 ;
  wire \mem_reg[68][66]_mux_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_3 ;
  wire \mem_reg[68][66]_srl32__1_n_2 ;
  wire \mem_reg[68][66]_srl32_n_2 ;
  wire \mem_reg[68][66]_srl32_n_3 ;
  wire \mem_reg[68][67]_mux_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_3 ;
  wire \mem_reg[68][67]_srl32__1_n_2 ;
  wire \mem_reg[68][67]_srl32_n_2 ;
  wire \mem_reg[68][67]_srl32_n_3 ;
  wire \mem_reg[68][68]_mux_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_3 ;
  wire \mem_reg[68][68]_srl32__1_n_2 ;
  wire \mem_reg[68][68]_srl32_n_2 ;
  wire \mem_reg[68][68]_srl32_n_3 ;
  wire \mem_reg[68][69]_mux_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_3 ;
  wire \mem_reg[68][69]_srl32__1_n_2 ;
  wire \mem_reg[68][69]_srl32_n_2 ;
  wire \mem_reg[68][69]_srl32_n_3 ;
  wire \mem_reg[68][6]_mux_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_3 ;
  wire \mem_reg[68][6]_srl32__1_n_2 ;
  wire \mem_reg[68][6]_srl32_n_2 ;
  wire \mem_reg[68][6]_srl32_n_3 ;
  wire \mem_reg[68][70]_mux_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_3 ;
  wire \mem_reg[68][70]_srl32__1_n_2 ;
  wire \mem_reg[68][70]_srl32_n_2 ;
  wire \mem_reg[68][70]_srl32_n_3 ;
  wire \mem_reg[68][71]_mux_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_3 ;
  wire \mem_reg[68][71]_srl32__1_n_2 ;
  wire \mem_reg[68][71]_srl32_n_2 ;
  wire \mem_reg[68][71]_srl32_n_3 ;
  wire \mem_reg[68][72]_mux_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_3 ;
  wire \mem_reg[68][72]_srl32__1_n_2 ;
  wire \mem_reg[68][72]_srl32_n_2 ;
  wire \mem_reg[68][72]_srl32_n_3 ;
  wire \mem_reg[68][73]_mux_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_3 ;
  wire \mem_reg[68][73]_srl32__1_n_2 ;
  wire \mem_reg[68][73]_srl32_n_2 ;
  wire \mem_reg[68][73]_srl32_n_3 ;
  wire \mem_reg[68][74]_mux_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_3 ;
  wire \mem_reg[68][74]_srl32__1_n_2 ;
  wire \mem_reg[68][74]_srl32_n_2 ;
  wire \mem_reg[68][74]_srl32_n_3 ;
  wire \mem_reg[68][75]_mux_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_3 ;
  wire \mem_reg[68][75]_srl32__1_n_2 ;
  wire \mem_reg[68][75]_srl32_n_2 ;
  wire \mem_reg[68][75]_srl32_n_3 ;
  wire \mem_reg[68][76]_mux_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_3 ;
  wire \mem_reg[68][76]_srl32__1_n_2 ;
  wire \mem_reg[68][76]_srl32_n_2 ;
  wire \mem_reg[68][76]_srl32_n_3 ;
  wire \mem_reg[68][77]_mux_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_3 ;
  wire \mem_reg[68][77]_srl32__1_n_2 ;
  wire \mem_reg[68][77]_srl32_n_2 ;
  wire \mem_reg[68][77]_srl32_n_3 ;
  wire \mem_reg[68][78]_mux_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_3 ;
  wire \mem_reg[68][78]_srl32__1_n_2 ;
  wire \mem_reg[68][78]_srl32_n_2 ;
  wire \mem_reg[68][78]_srl32_n_3 ;
  wire \mem_reg[68][79]_mux_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_3 ;
  wire \mem_reg[68][79]_srl32__1_n_2 ;
  wire \mem_reg[68][79]_srl32_n_2 ;
  wire \mem_reg[68][79]_srl32_n_3 ;
  wire \mem_reg[68][7]_mux_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_3 ;
  wire \mem_reg[68][7]_srl32__1_n_2 ;
  wire \mem_reg[68][7]_srl32_n_2 ;
  wire \mem_reg[68][7]_srl32_n_3 ;
  wire \mem_reg[68][80]_mux_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_3 ;
  wire \mem_reg[68][80]_srl32__1_n_2 ;
  wire \mem_reg[68][80]_srl32_n_2 ;
  wire \mem_reg[68][80]_srl32_n_3 ;
  wire \mem_reg[68][81]_mux_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_3 ;
  wire \mem_reg[68][81]_srl32__1_n_2 ;
  wire \mem_reg[68][81]_srl32_n_2 ;
  wire \mem_reg[68][81]_srl32_n_3 ;
  wire \mem_reg[68][82]_mux_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_3 ;
  wire \mem_reg[68][82]_srl32__1_n_2 ;
  wire \mem_reg[68][82]_srl32_n_2 ;
  wire \mem_reg[68][82]_srl32_n_3 ;
  wire \mem_reg[68][83]_mux_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_3 ;
  wire \mem_reg[68][83]_srl32__1_n_2 ;
  wire \mem_reg[68][83]_srl32_n_2 ;
  wire \mem_reg[68][83]_srl32_n_3 ;
  wire \mem_reg[68][84]_mux_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_3 ;
  wire \mem_reg[68][84]_srl32__1_n_2 ;
  wire \mem_reg[68][84]_srl32_n_2 ;
  wire \mem_reg[68][84]_srl32_n_3 ;
  wire \mem_reg[68][85]_mux_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_3 ;
  wire \mem_reg[68][85]_srl32__1_n_2 ;
  wire \mem_reg[68][85]_srl32_n_2 ;
  wire \mem_reg[68][85]_srl32_n_3 ;
  wire \mem_reg[68][86]_mux_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_3 ;
  wire \mem_reg[68][86]_srl32__1_n_2 ;
  wire \mem_reg[68][86]_srl32_n_2 ;
  wire \mem_reg[68][86]_srl32_n_3 ;
  wire \mem_reg[68][87]_mux_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_3 ;
  wire \mem_reg[68][87]_srl32__1_n_2 ;
  wire \mem_reg[68][87]_srl32_n_2 ;
  wire \mem_reg[68][87]_srl32_n_3 ;
  wire \mem_reg[68][88]_mux_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_3 ;
  wire \mem_reg[68][88]_srl32__1_n_2 ;
  wire \mem_reg[68][88]_srl32_n_2 ;
  wire \mem_reg[68][88]_srl32_n_3 ;
  wire \mem_reg[68][89]_mux_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_3 ;
  wire \mem_reg[68][89]_srl32__1_n_2 ;
  wire \mem_reg[68][89]_srl32_n_2 ;
  wire \mem_reg[68][89]_srl32_n_3 ;
  wire \mem_reg[68][8]_mux_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_3 ;
  wire \mem_reg[68][8]_srl32__1_n_2 ;
  wire \mem_reg[68][8]_srl32_n_2 ;
  wire \mem_reg[68][8]_srl32_n_3 ;
  wire \mem_reg[68][90]_mux_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_3 ;
  wire \mem_reg[68][90]_srl32__1_n_2 ;
  wire \mem_reg[68][90]_srl32_n_2 ;
  wire \mem_reg[68][90]_srl32_n_3 ;
  wire \mem_reg[68][91]_mux_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_3 ;
  wire \mem_reg[68][91]_srl32__1_n_2 ;
  wire \mem_reg[68][91]_srl32_n_2 ;
  wire \mem_reg[68][91]_srl32_n_3 ;
  wire \mem_reg[68][92]_mux_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_3 ;
  wire \mem_reg[68][92]_srl32__1_n_2 ;
  wire \mem_reg[68][92]_srl32_n_2 ;
  wire \mem_reg[68][92]_srl32_n_3 ;
  wire \mem_reg[68][93]_mux_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_3 ;
  wire \mem_reg[68][93]_srl32__1_n_2 ;
  wire \mem_reg[68][93]_srl32_n_2 ;
  wire \mem_reg[68][93]_srl32_n_3 ;
  wire \mem_reg[68][94]_mux_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_3 ;
  wire \mem_reg[68][94]_srl32__1_n_2 ;
  wire \mem_reg[68][94]_srl32_n_2 ;
  wire \mem_reg[68][94]_srl32_n_3 ;
  wire \mem_reg[68][95]_mux_n_2 ;
  wire [93:0]\mem_reg[68][95]_srl32__0_0 ;
  wire \mem_reg[68][95]_srl32__0_n_2 ;
  wire \mem_reg[68][95]_srl32__0_n_3 ;
  wire \mem_reg[68][95]_srl32__1_n_2 ;
  wire \mem_reg[68][95]_srl32_n_2 ;
  wire \mem_reg[68][95]_srl32_n_3 ;
  wire \mem_reg[68][9]_mux_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_3 ;
  wire \mem_reg[68][9]_srl32__1_n_2 ;
  wire \mem_reg[68][9]_srl32_n_2 ;
  wire \mem_reg[68][9]_srl32_n_3 ;
  wire pop0;
  wire \pout[0]_i_1__3_n_2 ;
  wire \pout[0]_rep_i_1__1_n_2 ;
  wire \pout[0]_rep_i_1__2_n_2 ;
  wire \pout[6]_i_1__2_n_2 ;
  wire \pout[6]_i_2__2_n_2 ;
  wire \pout[6]_i_3__0_n_2 ;
  wire [6:0]pout_reg;
  wire [0:0]\pout_reg[0]_rep__0_0 ;
  wire \pout_reg[0]_rep__0_n_2 ;
  wire \pout_reg[1]_rep__0_n_2 ;
  wire \pout_reg[2]_rep__0_n_2 ;
  wire \pout_reg[3]_rep_n_2 ;
  wire \pout_reg[4]_rep__0_n_2 ;
  wire \pout_reg[4]_rep_n_2 ;
  wire [5:0]\pout_reg[5]_0 ;
  wire [5:0]\pout_reg[6]_0 ;
  wire push;
  wire \q[0]_i_1__1_n_2 ;
  wire \q[10]_i_1__0_n_2 ;
  wire \q[11]_i_1__0_n_2 ;
  wire \q[12]_i_1__0_n_2 ;
  wire \q[13]_i_1__0_n_2 ;
  wire \q[14]_i_1__0_n_2 ;
  wire \q[15]_i_1__0_n_2 ;
  wire \q[16]_i_1__0_n_2 ;
  wire \q[17]_i_1__0_n_2 ;
  wire \q[18]_i_1__0_n_2 ;
  wire \q[19]_i_1__0_n_2 ;
  wire \q[1]_i_1__1_n_2 ;
  wire \q[20]_i_1__0_n_2 ;
  wire \q[21]_i_1__0_n_2 ;
  wire \q[22]_i_1__0_n_2 ;
  wire \q[23]_i_1__0_n_2 ;
  wire \q[24]_i_1__0_n_2 ;
  wire \q[25]_i_1__0_n_2 ;
  wire \q[26]_i_1__0_n_2 ;
  wire \q[27]_i_1__0_n_2 ;
  wire \q[28]_i_1__0_n_2 ;
  wire \q[29]_i_1__0_n_2 ;
  wire \q[2]_i_1__1_n_2 ;
  wire \q[30]_i_1__0_n_2 ;
  wire \q[31]_i_1__0_n_2 ;
  wire \q[32]_i_1__0_n_2 ;
  wire \q[33]_i_1__0_n_2 ;
  wire \q[34]_i_1__0_n_2 ;
  wire \q[35]_i_1__0_n_2 ;
  wire \q[36]_i_1__0_n_2 ;
  wire \q[37]_i_1__0_n_2 ;
  wire \q[38]_i_1__0_n_2 ;
  wire \q[39]_i_1__0_n_2 ;
  wire \q[3]_i_1__1_n_2 ;
  wire \q[40]_i_1__0_n_2 ;
  wire \q[41]_i_1__0_n_2 ;
  wire \q[42]_i_1__0_n_2 ;
  wire \q[43]_i_1__0_n_2 ;
  wire \q[44]_i_1__0_n_2 ;
  wire \q[45]_i_1__0_n_2 ;
  wire \q[46]_i_1__0_n_2 ;
  wire \q[47]_i_1__0_n_2 ;
  wire \q[48]_i_1__0_n_2 ;
  wire \q[49]_i_1__0_n_2 ;
  wire \q[4]_i_1__0_n_2 ;
  wire \q[50]_i_1__0_n_2 ;
  wire \q[51]_i_1__0_n_2 ;
  wire \q[52]_i_1__0_n_2 ;
  wire \q[53]_i_1__0_n_2 ;
  wire \q[54]_i_1__0_n_2 ;
  wire \q[55]_i_1__0_n_2 ;
  wire \q[56]_i_1__0_n_2 ;
  wire \q[57]_i_1__0_n_2 ;
  wire \q[58]_i_1__0_n_2 ;
  wire \q[59]_i_1__0_n_2 ;
  wire \q[5]_i_1__0_n_2 ;
  wire \q[60]_i_1__0_n_2 ;
  wire \q[61]_i_1__0_n_2 ;
  wire \q[64]_i_1__0_n_2 ;
  wire \q[65]_i_1__0_n_2 ;
  wire \q[66]_i_1__0_n_2 ;
  wire \q[67]_i_1__0_n_2 ;
  wire \q[68]_i_1__0_n_2 ;
  wire \q[69]_i_1__0_n_2 ;
  wire \q[6]_i_1__0_n_2 ;
  wire \q[70]_i_1__0_n_2 ;
  wire \q[71]_i_1__0_n_2 ;
  wire \q[72]_i_1__0_n_2 ;
  wire \q[73]_i_1__0_n_2 ;
  wire \q[74]_i_1__0_n_2 ;
  wire \q[75]_i_1__0_n_2 ;
  wire \q[76]_i_1__0_n_2 ;
  wire \q[77]_i_1__0_n_2 ;
  wire \q[78]_i_1__0_n_2 ;
  wire \q[79]_i_1__0_n_2 ;
  wire \q[7]_i_1__0_n_2 ;
  wire \q[80]_i_1__0_n_2 ;
  wire \q[81]_i_1__0_n_2 ;
  wire \q[82]_i_1__0_n_2 ;
  wire \q[83]_i_1__0_n_2 ;
  wire \q[84]_i_1__0_n_2 ;
  wire \q[85]_i_1__0_n_2 ;
  wire \q[86]_i_1__0_n_2 ;
  wire \q[87]_i_1__0_n_2 ;
  wire \q[88]_i_1__0_n_2 ;
  wire \q[89]_i_1__0_n_2 ;
  wire \q[8]_i_1__0_n_2 ;
  wire \q[90]_i_1__0_n_2 ;
  wire \q[91]_i_1__0_n_2 ;
  wire \q[92]_i_1__0_n_2 ;
  wire \q[93]_i_1__0_n_2 ;
  wire \q[94]_i_1__0_n_2 ;
  wire \q[95]_i_1__0_n_2 ;
  wire \q[9]_i_1__0_n_2 ;
  wire [6:0]\q_reg[70]_0 ;
  wire [7:0]\q_reg[86]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [6:0]\q_reg[93]_0 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;
  wire \sect_cnt_reg[0] ;
  wire \sect_cnt_reg[0]_0 ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[92]_0 [76]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[92]_0 [75]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[92]_0 [74]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[92]_0 [73]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_5
       (.I0(\q_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_6
       (.I0(\q_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_7
       (.I0(\q_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_8
       (.I0(\q_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_5
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_6
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_7
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_8
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1
       (.I0(fifo_rreq_data[93]),
        .O(\q_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_5
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_6
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_7
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_5
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_6
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_7
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[70]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \align_len[31]_i_1__0 
       (.I0(readRequestFIFONotEmpty),
        .I1(\sect_cnt_reg[0]_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3 [5]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3 [3]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3 [1]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3 [2]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.loop_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'hF0F0F888)) 
    data_vld_i_1__7
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_rreq_ack),
        .I2(data_vld_reg_n_2),
        .I3(empty_n_i_2__1_n_2),
        .I4(\pout[6]_i_2__2_n_2 ),
        .O(data_vld_i_1__7_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1__2
       (.I0(empty_n_i_2__1_n_2),
        .O(pop0));
  LUT4 #(
    .INIT(16'h8808)) 
    empty_n_i_2__1
       (.I0(readRequestFIFONotEmpty),
        .I1(data_vld_reg_0),
        .I2(data_vld_reg_1),
        .I3(data_vld_reg_2),
        .O(empty_n_i_2__1_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(readRequestFIFONotEmpty),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFC4FFCCCC)) 
    full_n_i_1__10
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_rreq_ack),
        .I2(full_n_i_2__2_n_2),
        .I3(empty_n_i_2__1_n_2),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__10_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__2
       (.I0(A),
        .I1(DI[2]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .I4(DI[1]),
        .I5(full_n_i_3__2_n_2),
        .O(full_n_i_2__2_n_2));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__2
       (.I0(DI[4]),
        .I1(DI[3]),
        .O(full_n_i_3__2_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888A8888)) 
    invalid_len_event_i_1__0
       (.I0(readRequestFIFONotEmpty),
        .I1(fifo_rreq_data[95]),
        .I2(invalid_len_event_i_2__0_n_2),
        .I3(invalid_len_event_i_3__0_n_2),
        .I4(invalid_len_event_i_4__0_n_2),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2__0
       (.I0(\q_reg[92]_0 [80]),
        .I1(fifo_rreq_data[93]),
        .I2(\q_reg[92]_0 [70]),
        .I3(\q_reg[92]_0 [84]),
        .I4(invalid_len_event_i_5__0_n_2),
        .O(invalid_len_event_i_2__0_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3__0
       (.I0(\q_reg[92]_0 [68]),
        .I1(\q_reg[92]_0 [74]),
        .I2(\q_reg[92]_0 [73]),
        .I3(\q_reg[92]_0 [83]),
        .I4(invalid_len_event_i_6__0_n_2),
        .O(invalid_len_event_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    invalid_len_event_i_4__0
       (.I0(invalid_len_event_i_7__0_n_2),
        .I1(invalid_len_event_i_8__0_n_2),
        .I2(invalid_len_event_i_9__0_n_2),
        .I3(\q_reg[92]_0 [63]),
        .I4(\q_reg[92]_0 [85]),
        .I5(\q_reg[92]_0 [67]),
        .O(invalid_len_event_i_4__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_5__0
       (.I0(\q_reg[92]_0 [81]),
        .I1(\q_reg[92]_0 [71]),
        .I2(\q_reg[92]_0 [75]),
        .I3(\q_reg[92]_0 [66]),
        .O(invalid_len_event_i_5__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6__0
       (.I0(fifo_rreq_data[94]),
        .I1(\q_reg[92]_0 [86]),
        .I2(\q_reg[92]_0 [78]),
        .I3(\q_reg[92]_0 [77]),
        .O(invalid_len_event_i_6__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7__0
       (.I0(\q_reg[92]_0 [88]),
        .I1(\q_reg[92]_0 [79]),
        .I2(\q_reg[92]_0 [64]),
        .I3(\q_reg[92]_0 [65]),
        .O(invalid_len_event_i_7__0_n_2));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_8__0
       (.I0(\q_reg[92]_0 [90]),
        .I1(\q_reg[92]_0 [69]),
        .I2(\q_reg[92]_0 [76]),
        .I3(\q_reg[92]_0 [62]),
        .O(invalid_len_event_i_8__0_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9__0
       (.I0(\q_reg[92]_0 [89]),
        .I1(\q_reg[92]_0 [87]),
        .I2(\q_reg[92]_0 [82]),
        .I3(\q_reg[92]_0 [72]),
        .O(invalid_len_event_i_9__0_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__0
       (.I0(last_sect_carry__1_0[3]),
        .I1(last_sect_carry__1[4]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(last_sect_carry__1_0[0]),
        .I1(last_sect_carry__1[1]),
        .I2(last_sect_carry__1_0[1]),
        .I3(last_sect_carry__1[2]),
        .I4(last_sect_carry__1[3]),
        .I5(last_sect_carry__1_0[2]),
        .O(\end_addr_buf_reg[63] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_2 ),
        .I1(\mem_reg[68][0]_srl32__0_n_2 ),
        .O(\mem_reg[68][0]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_2 ),
        .Q31(\mem_reg[68][0]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_3 ),
        .Q(\mem_reg[68][0]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_3 ),
        .Q(\mem_reg[68][0]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_2 ),
        .I1(\mem_reg[68][10]_srl32__0_n_2 ),
        .O(\mem_reg[68][10]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_2 ),
        .Q31(\mem_reg[68][10]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_3 ),
        .Q(\mem_reg[68][10]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_3 ),
        .Q(\mem_reg[68][10]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_2 ),
        .I1(\mem_reg[68][11]_srl32__0_n_2 ),
        .O(\mem_reg[68][11]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_2 ),
        .Q31(\mem_reg[68][11]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_3 ),
        .Q(\mem_reg[68][11]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_3 ),
        .Q(\mem_reg[68][11]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_2 ),
        .I1(\mem_reg[68][12]_srl32__0_n_2 ),
        .O(\mem_reg[68][12]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_2 ),
        .Q31(\mem_reg[68][12]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_3 ),
        .Q(\mem_reg[68][12]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_3 ),
        .Q(\mem_reg[68][12]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_2 ),
        .I1(\mem_reg[68][13]_srl32__0_n_2 ),
        .O(\mem_reg[68][13]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_2 ),
        .Q31(\mem_reg[68][13]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_3 ),
        .Q(\mem_reg[68][13]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_3 ),
        .Q(\mem_reg[68][13]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_2 ),
        .I1(\mem_reg[68][14]_srl32__0_n_2 ),
        .O(\mem_reg[68][14]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_2 ),
        .Q31(\mem_reg[68][14]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_3 ),
        .Q(\mem_reg[68][14]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_3 ),
        .Q(\mem_reg[68][14]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_2 ),
        .I1(\mem_reg[68][15]_srl32__0_n_2 ),
        .O(\mem_reg[68][15]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_2 ),
        .Q31(\mem_reg[68][15]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_3 ),
        .Q(\mem_reg[68][15]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_3 ),
        .Q(\mem_reg[68][15]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_2 ),
        .I1(\mem_reg[68][16]_srl32__0_n_2 ),
        .O(\mem_reg[68][16]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_2 ),
        .Q31(\mem_reg[68][16]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_3 ),
        .Q(\mem_reg[68][16]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_3 ),
        .Q(\mem_reg[68][16]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_2 ),
        .I1(\mem_reg[68][17]_srl32__0_n_2 ),
        .O(\mem_reg[68][17]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_2 ),
        .Q31(\mem_reg[68][17]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_3 ),
        .Q(\mem_reg[68][17]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_3 ),
        .Q(\mem_reg[68][17]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_2 ),
        .I1(\mem_reg[68][18]_srl32__0_n_2 ),
        .O(\mem_reg[68][18]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_2 ),
        .Q31(\mem_reg[68][18]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_3 ),
        .Q(\mem_reg[68][18]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_3 ),
        .Q(\mem_reg[68][18]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_2 ),
        .I1(\mem_reg[68][19]_srl32__0_n_2 ),
        .O(\mem_reg[68][19]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_2 ),
        .Q31(\mem_reg[68][19]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_3 ),
        .Q(\mem_reg[68][19]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_3 ),
        .Q(\mem_reg[68][19]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_2 ),
        .I1(\mem_reg[68][1]_srl32__0_n_2 ),
        .O(\mem_reg[68][1]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_2 ),
        .Q31(\mem_reg[68][1]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_3 ),
        .Q(\mem_reg[68][1]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_3 ),
        .Q(\mem_reg[68][1]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_2 ),
        .I1(\mem_reg[68][20]_srl32__0_n_2 ),
        .O(\mem_reg[68][20]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_2 ),
        .Q31(\mem_reg[68][20]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_3 ),
        .Q(\mem_reg[68][20]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_3 ),
        .Q(\mem_reg[68][20]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_2 ),
        .I1(\mem_reg[68][21]_srl32__0_n_2 ),
        .O(\mem_reg[68][21]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_2 ),
        .Q31(\mem_reg[68][21]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_3 ),
        .Q(\mem_reg[68][21]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_3 ),
        .Q(\mem_reg[68][21]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_2 ),
        .I1(\mem_reg[68][22]_srl32__0_n_2 ),
        .O(\mem_reg[68][22]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_2 ),
        .Q31(\mem_reg[68][22]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_3 ),
        .Q(\mem_reg[68][22]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_3 ),
        .Q(\mem_reg[68][22]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_2 ),
        .I1(\mem_reg[68][23]_srl32__0_n_2 ),
        .O(\mem_reg[68][23]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_2 ),
        .Q31(\mem_reg[68][23]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_3 ),
        .Q(\mem_reg[68][23]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_3 ),
        .Q(\mem_reg[68][23]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_2 ),
        .I1(\mem_reg[68][24]_srl32__0_n_2 ),
        .O(\mem_reg[68][24]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_2 ),
        .Q31(\mem_reg[68][24]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_3 ),
        .Q(\mem_reg[68][24]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_3 ),
        .Q(\mem_reg[68][24]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_2 ),
        .I1(\mem_reg[68][25]_srl32__0_n_2 ),
        .O(\mem_reg[68][25]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_2 ),
        .Q31(\mem_reg[68][25]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_3 ),
        .Q(\mem_reg[68][25]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_3 ),
        .Q(\mem_reg[68][25]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_2 ),
        .I1(\mem_reg[68][26]_srl32__0_n_2 ),
        .O(\mem_reg[68][26]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_2 ),
        .Q31(\mem_reg[68][26]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_3 ),
        .Q(\mem_reg[68][26]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_3 ),
        .Q(\mem_reg[68][26]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_2 ),
        .I1(\mem_reg[68][27]_srl32__0_n_2 ),
        .O(\mem_reg[68][27]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_2 ),
        .Q31(\mem_reg[68][27]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_3 ),
        .Q(\mem_reg[68][27]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_3 ),
        .Q(\mem_reg[68][27]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_2 ),
        .I1(\mem_reg[68][28]_srl32__0_n_2 ),
        .O(\mem_reg[68][28]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_2 ),
        .Q31(\mem_reg[68][28]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_3 ),
        .Q(\mem_reg[68][28]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_3 ),
        .Q(\mem_reg[68][28]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_2 ),
        .I1(\mem_reg[68][29]_srl32__0_n_2 ),
        .O(\mem_reg[68][29]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_2 ),
        .Q31(\mem_reg[68][29]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_3 ),
        .Q(\mem_reg[68][29]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_3 ),
        .Q(\mem_reg[68][29]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_2 ),
        .I1(\mem_reg[68][2]_srl32__0_n_2 ),
        .O(\mem_reg[68][2]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_2 ),
        .Q31(\mem_reg[68][2]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_3 ),
        .Q(\mem_reg[68][2]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_3 ),
        .Q(\mem_reg[68][2]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][30]_mux 
       (.I0(\mem_reg[68][30]_srl32_n_2 ),
        .I1(\mem_reg[68][30]_srl32__0_n_2 ),
        .O(\mem_reg[68][30]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [30]),
        .Q(\mem_reg[68][30]_srl32_n_2 ),
        .Q31(\mem_reg[68][30]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32_n_3 ),
        .Q(\mem_reg[68][30]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][30]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32__0_n_3 ),
        .Q(\mem_reg[68][30]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][31]_mux 
       (.I0(\mem_reg[68][31]_srl32_n_2 ),
        .I1(\mem_reg[68][31]_srl32__0_n_2 ),
        .O(\mem_reg[68][31]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [31]),
        .Q(\mem_reg[68][31]_srl32_n_2 ),
        .Q31(\mem_reg[68][31]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32_n_3 ),
        .Q(\mem_reg[68][31]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][31]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32__0_n_3 ),
        .Q(\mem_reg[68][31]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][32]_mux 
       (.I0(\mem_reg[68][32]_srl32_n_2 ),
        .I1(\mem_reg[68][32]_srl32__0_n_2 ),
        .O(\mem_reg[68][32]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [32]),
        .Q(\mem_reg[68][32]_srl32_n_2 ),
        .Q31(\mem_reg[68][32]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32_n_3 ),
        .Q(\mem_reg[68][32]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][32]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],pout_reg[1:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32__0_n_3 ),
        .Q(\mem_reg[68][32]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][33]_mux 
       (.I0(\mem_reg[68][33]_srl32_n_2 ),
        .I1(\mem_reg[68][33]_srl32__0_n_2 ),
        .O(\mem_reg[68][33]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [33]),
        .Q(\mem_reg[68][33]_srl32_n_2 ),
        .Q31(\mem_reg[68][33]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32_n_3 ),
        .Q(\mem_reg[68][33]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][33]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32__0_n_3 ),
        .Q(\mem_reg[68][33]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][34]_mux 
       (.I0(\mem_reg[68][34]_srl32_n_2 ),
        .I1(\mem_reg[68][34]_srl32__0_n_2 ),
        .O(\mem_reg[68][34]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [34]),
        .Q(\mem_reg[68][34]_srl32_n_2 ),
        .Q31(\mem_reg[68][34]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32_n_3 ),
        .Q(\mem_reg[68][34]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][34]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32__0_n_3 ),
        .Q(\mem_reg[68][34]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][35]_mux 
       (.I0(\mem_reg[68][35]_srl32_n_2 ),
        .I1(\mem_reg[68][35]_srl32__0_n_2 ),
        .O(\mem_reg[68][35]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [35]),
        .Q(\mem_reg[68][35]_srl32_n_2 ),
        .Q31(\mem_reg[68][35]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32_n_3 ),
        .Q(\mem_reg[68][35]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][35]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32__0_n_3 ),
        .Q(\mem_reg[68][35]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][36]_mux 
       (.I0(\mem_reg[68][36]_srl32_n_2 ),
        .I1(\mem_reg[68][36]_srl32__0_n_2 ),
        .O(\mem_reg[68][36]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [36]),
        .Q(\mem_reg[68][36]_srl32_n_2 ),
        .Q31(\mem_reg[68][36]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32_n_3 ),
        .Q(\mem_reg[68][36]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][36]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32__0_n_3 ),
        .Q(\mem_reg[68][36]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][37]_mux 
       (.I0(\mem_reg[68][37]_srl32_n_2 ),
        .I1(\mem_reg[68][37]_srl32__0_n_2 ),
        .O(\mem_reg[68][37]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [37]),
        .Q(\mem_reg[68][37]_srl32_n_2 ),
        .Q31(\mem_reg[68][37]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32_n_3 ),
        .Q(\mem_reg[68][37]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][37]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32__0_n_3 ),
        .Q(\mem_reg[68][37]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][38]_mux 
       (.I0(\mem_reg[68][38]_srl32_n_2 ),
        .I1(\mem_reg[68][38]_srl32__0_n_2 ),
        .O(\mem_reg[68][38]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [38]),
        .Q(\mem_reg[68][38]_srl32_n_2 ),
        .Q31(\mem_reg[68][38]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32_n_3 ),
        .Q(\mem_reg[68][38]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][38]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32__0_n_3 ),
        .Q(\mem_reg[68][38]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][39]_mux 
       (.I0(\mem_reg[68][39]_srl32_n_2 ),
        .I1(\mem_reg[68][39]_srl32__0_n_2 ),
        .O(\mem_reg[68][39]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [39]),
        .Q(\mem_reg[68][39]_srl32_n_2 ),
        .Q31(\mem_reg[68][39]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32_n_3 ),
        .Q(\mem_reg[68][39]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][39]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32__0_n_3 ),
        .Q(\mem_reg[68][39]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_2 ),
        .I1(\mem_reg[68][3]_srl32__0_n_2 ),
        .O(\mem_reg[68][3]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_2 ),
        .Q31(\mem_reg[68][3]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_3 ),
        .Q(\mem_reg[68][3]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_3 ),
        .Q(\mem_reg[68][3]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][40]_mux 
       (.I0(\mem_reg[68][40]_srl32_n_2 ),
        .I1(\mem_reg[68][40]_srl32__0_n_2 ),
        .O(\mem_reg[68][40]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [40]),
        .Q(\mem_reg[68][40]_srl32_n_2 ),
        .Q31(\mem_reg[68][40]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32_n_3 ),
        .Q(\mem_reg[68][40]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][40]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32__0_n_3 ),
        .Q(\mem_reg[68][40]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][41]_mux 
       (.I0(\mem_reg[68][41]_srl32_n_2 ),
        .I1(\mem_reg[68][41]_srl32__0_n_2 ),
        .O(\mem_reg[68][41]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [41]),
        .Q(\mem_reg[68][41]_srl32_n_2 ),
        .Q31(\mem_reg[68][41]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32_n_3 ),
        .Q(\mem_reg[68][41]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][41]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32__0_n_3 ),
        .Q(\mem_reg[68][41]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][42]_mux 
       (.I0(\mem_reg[68][42]_srl32_n_2 ),
        .I1(\mem_reg[68][42]_srl32__0_n_2 ),
        .O(\mem_reg[68][42]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [42]),
        .Q(\mem_reg[68][42]_srl32_n_2 ),
        .Q31(\mem_reg[68][42]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32_n_3 ),
        .Q(\mem_reg[68][42]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][42]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32__0_n_3 ),
        .Q(\mem_reg[68][42]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_2 ),
        .I1(\mem_reg[68][43]_srl32__0_n_2 ),
        .O(\mem_reg[68][43]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [43]),
        .Q(\mem_reg[68][43]_srl32_n_2 ),
        .Q31(\mem_reg[68][43]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_3 ),
        .Q(\mem_reg[68][43]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_3 ),
        .Q(\mem_reg[68][43]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][44]_mux 
       (.I0(\mem_reg[68][44]_srl32_n_2 ),
        .I1(\mem_reg[68][44]_srl32__0_n_2 ),
        .O(\mem_reg[68][44]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [44]),
        .Q(\mem_reg[68][44]_srl32_n_2 ),
        .Q31(\mem_reg[68][44]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32_n_3 ),
        .Q(\mem_reg[68][44]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][44]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32__0_n_3 ),
        .Q(\mem_reg[68][44]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][45]_mux 
       (.I0(\mem_reg[68][45]_srl32_n_2 ),
        .I1(\mem_reg[68][45]_srl32__0_n_2 ),
        .O(\mem_reg[68][45]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [45]),
        .Q(\mem_reg[68][45]_srl32_n_2 ),
        .Q31(\mem_reg[68][45]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32_n_3 ),
        .Q(\mem_reg[68][45]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][45]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32__0_n_3 ),
        .Q(\mem_reg[68][45]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][46]_mux 
       (.I0(\mem_reg[68][46]_srl32_n_2 ),
        .I1(\mem_reg[68][46]_srl32__0_n_2 ),
        .O(\mem_reg[68][46]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [46]),
        .Q(\mem_reg[68][46]_srl32_n_2 ),
        .Q31(\mem_reg[68][46]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32_n_3 ),
        .Q(\mem_reg[68][46]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][46]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32__0_n_3 ),
        .Q(\mem_reg[68][46]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][47]_mux 
       (.I0(\mem_reg[68][47]_srl32_n_2 ),
        .I1(\mem_reg[68][47]_srl32__0_n_2 ),
        .O(\mem_reg[68][47]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [47]),
        .Q(\mem_reg[68][47]_srl32_n_2 ),
        .Q31(\mem_reg[68][47]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32_n_3 ),
        .Q(\mem_reg[68][47]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][47]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32__0_n_3 ),
        .Q(\mem_reg[68][47]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][48]_mux 
       (.I0(\mem_reg[68][48]_srl32_n_2 ),
        .I1(\mem_reg[68][48]_srl32__0_n_2 ),
        .O(\mem_reg[68][48]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [48]),
        .Q(\mem_reg[68][48]_srl32_n_2 ),
        .Q31(\mem_reg[68][48]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32_n_3 ),
        .Q(\mem_reg[68][48]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][48]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32__0_n_3 ),
        .Q(\mem_reg[68][48]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][49]_mux 
       (.I0(\mem_reg[68][49]_srl32_n_2 ),
        .I1(\mem_reg[68][49]_srl32__0_n_2 ),
        .O(\mem_reg[68][49]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [49]),
        .Q(\mem_reg[68][49]_srl32_n_2 ),
        .Q31(\mem_reg[68][49]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32_n_3 ),
        .Q(\mem_reg[68][49]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][49]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32__0_n_3 ),
        .Q(\mem_reg[68][49]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_2 ),
        .I1(\mem_reg[68][4]_srl32__0_n_2 ),
        .O(\mem_reg[68][4]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_2 ),
        .Q31(\mem_reg[68][4]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_3 ),
        .Q(\mem_reg[68][4]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_3 ),
        .Q(\mem_reg[68][4]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][50]_mux 
       (.I0(\mem_reg[68][50]_srl32_n_2 ),
        .I1(\mem_reg[68][50]_srl32__0_n_2 ),
        .O(\mem_reg[68][50]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [50]),
        .Q(\mem_reg[68][50]_srl32_n_2 ),
        .Q31(\mem_reg[68][50]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32_n_3 ),
        .Q(\mem_reg[68][50]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][50]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32__0_n_3 ),
        .Q(\mem_reg[68][50]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][51]_mux 
       (.I0(\mem_reg[68][51]_srl32_n_2 ),
        .I1(\mem_reg[68][51]_srl32__0_n_2 ),
        .O(\mem_reg[68][51]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [51]),
        .Q(\mem_reg[68][51]_srl32_n_2 ),
        .Q31(\mem_reg[68][51]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32_n_3 ),
        .Q(\mem_reg[68][51]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][51]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32__0_n_3 ),
        .Q(\mem_reg[68][51]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][52]_mux 
       (.I0(\mem_reg[68][52]_srl32_n_2 ),
        .I1(\mem_reg[68][52]_srl32__0_n_2 ),
        .O(\mem_reg[68][52]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [52]),
        .Q(\mem_reg[68][52]_srl32_n_2 ),
        .Q31(\mem_reg[68][52]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32_n_3 ),
        .Q(\mem_reg[68][52]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][52]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32__0_n_3 ),
        .Q(\mem_reg[68][52]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][53]_mux 
       (.I0(\mem_reg[68][53]_srl32_n_2 ),
        .I1(\mem_reg[68][53]_srl32__0_n_2 ),
        .O(\mem_reg[68][53]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [53]),
        .Q(\mem_reg[68][53]_srl32_n_2 ),
        .Q31(\mem_reg[68][53]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32_n_3 ),
        .Q(\mem_reg[68][53]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][53]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32__0_n_3 ),
        .Q(\mem_reg[68][53]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][54]_mux 
       (.I0(\mem_reg[68][54]_srl32_n_2 ),
        .I1(\mem_reg[68][54]_srl32__0_n_2 ),
        .O(\mem_reg[68][54]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [54]),
        .Q(\mem_reg[68][54]_srl32_n_2 ),
        .Q31(\mem_reg[68][54]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32_n_3 ),
        .Q(\mem_reg[68][54]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][54]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32__0_n_3 ),
        .Q(\mem_reg[68][54]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][55]_mux 
       (.I0(\mem_reg[68][55]_srl32_n_2 ),
        .I1(\mem_reg[68][55]_srl32__0_n_2 ),
        .O(\mem_reg[68][55]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [55]),
        .Q(\mem_reg[68][55]_srl32_n_2 ),
        .Q31(\mem_reg[68][55]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32_n_3 ),
        .Q(\mem_reg[68][55]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][55]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32__0_n_3 ),
        .Q(\mem_reg[68][55]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][56]_mux 
       (.I0(\mem_reg[68][56]_srl32_n_2 ),
        .I1(\mem_reg[68][56]_srl32__0_n_2 ),
        .O(\mem_reg[68][56]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [56]),
        .Q(\mem_reg[68][56]_srl32_n_2 ),
        .Q31(\mem_reg[68][56]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32_n_3 ),
        .Q(\mem_reg[68][56]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][56]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32__0_n_3 ),
        .Q(\mem_reg[68][56]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][57]_mux 
       (.I0(\mem_reg[68][57]_srl32_n_2 ),
        .I1(\mem_reg[68][57]_srl32__0_n_2 ),
        .O(\mem_reg[68][57]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [57]),
        .Q(\mem_reg[68][57]_srl32_n_2 ),
        .Q31(\mem_reg[68][57]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32_n_3 ),
        .Q(\mem_reg[68][57]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][57]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32__0_n_3 ),
        .Q(\mem_reg[68][57]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][58]_mux 
       (.I0(\mem_reg[68][58]_srl32_n_2 ),
        .I1(\mem_reg[68][58]_srl32__0_n_2 ),
        .O(\mem_reg[68][58]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [58]),
        .Q(\mem_reg[68][58]_srl32_n_2 ),
        .Q31(\mem_reg[68][58]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32_n_3 ),
        .Q(\mem_reg[68][58]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][58]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32__0_n_3 ),
        .Q(\mem_reg[68][58]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][59]_mux 
       (.I0(\mem_reg[68][59]_srl32_n_2 ),
        .I1(\mem_reg[68][59]_srl32__0_n_2 ),
        .O(\mem_reg[68][59]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [59]),
        .Q(\mem_reg[68][59]_srl32_n_2 ),
        .Q31(\mem_reg[68][59]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32_n_3 ),
        .Q(\mem_reg[68][59]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][59]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32__0_n_3 ),
        .Q(\mem_reg[68][59]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_2 ),
        .I1(\mem_reg[68][5]_srl32__0_n_2 ),
        .O(\mem_reg[68][5]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_2 ),
        .Q31(\mem_reg[68][5]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_3 ),
        .Q(\mem_reg[68][5]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_3 ),
        .Q(\mem_reg[68][5]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][60]_mux 
       (.I0(\mem_reg[68][60]_srl32_n_2 ),
        .I1(\mem_reg[68][60]_srl32__0_n_2 ),
        .O(\mem_reg[68][60]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [60]),
        .Q(\mem_reg[68][60]_srl32_n_2 ),
        .Q31(\mem_reg[68][60]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32_n_3 ),
        .Q(\mem_reg[68][60]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][60]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32__0_n_3 ),
        .Q(\mem_reg[68][60]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][61]_mux 
       (.I0(\mem_reg[68][61]_srl32_n_2 ),
        .I1(\mem_reg[68][61]_srl32__0_n_2 ),
        .O(\mem_reg[68][61]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [61]),
        .Q(\mem_reg[68][61]_srl32_n_2 ),
        .Q31(\mem_reg[68][61]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32_n_3 ),
        .Q(\mem_reg[68][61]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][61]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,DI[3],\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32__0_n_3 ),
        .Q(\mem_reg[68][61]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][64]_mux 
       (.I0(\mem_reg[68][64]_srl32_n_2 ),
        .I1(\mem_reg[68][64]_srl32__0_n_2 ),
        .O(\mem_reg[68][64]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [62]),
        .Q(\mem_reg[68][64]_srl32_n_2 ),
        .Q31(\mem_reg[68][64]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32_n_3 ),
        .Q(\mem_reg[68][64]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][64]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32__0_n_3 ),
        .Q(\mem_reg[68][64]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][65]_mux 
       (.I0(\mem_reg[68][65]_srl32_n_2 ),
        .I1(\mem_reg[68][65]_srl32__0_n_2 ),
        .O(\mem_reg[68][65]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [63]),
        .Q(\mem_reg[68][65]_srl32_n_2 ),
        .Q31(\mem_reg[68][65]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32_n_3 ),
        .Q(\mem_reg[68][65]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][65]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32__0_n_3 ),
        .Q(\mem_reg[68][65]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][66]_mux 
       (.I0(\mem_reg[68][66]_srl32_n_2 ),
        .I1(\mem_reg[68][66]_srl32__0_n_2 ),
        .O(\mem_reg[68][66]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [64]),
        .Q(\mem_reg[68][66]_srl32_n_2 ),
        .Q31(\mem_reg[68][66]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32_n_3 ),
        .Q(\mem_reg[68][66]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][66]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32__0_n_3 ),
        .Q(\mem_reg[68][66]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][67]_mux 
       (.I0(\mem_reg[68][67]_srl32_n_2 ),
        .I1(\mem_reg[68][67]_srl32__0_n_2 ),
        .O(\mem_reg[68][67]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [65]),
        .Q(\mem_reg[68][67]_srl32_n_2 ),
        .Q31(\mem_reg[68][67]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32_n_3 ),
        .Q(\mem_reg[68][67]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][67]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32__0_n_3 ),
        .Q(\mem_reg[68][67]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][68]_mux 
       (.I0(\mem_reg[68][68]_srl32_n_2 ),
        .I1(\mem_reg[68][68]_srl32__0_n_2 ),
        .O(\mem_reg[68][68]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [66]),
        .Q(\mem_reg[68][68]_srl32_n_2 ),
        .Q31(\mem_reg[68][68]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32_n_3 ),
        .Q(\mem_reg[68][68]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][68]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32__0_n_3 ),
        .Q(\mem_reg[68][68]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][69]_mux 
       (.I0(\mem_reg[68][69]_srl32_n_2 ),
        .I1(\mem_reg[68][69]_srl32__0_n_2 ),
        .O(\mem_reg[68][69]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [67]),
        .Q(\mem_reg[68][69]_srl32_n_2 ),
        .Q31(\mem_reg[68][69]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32_n_3 ),
        .Q(\mem_reg[68][69]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][69]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32__0_n_3 ),
        .Q(\mem_reg[68][69]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_2 ),
        .I1(\mem_reg[68][6]_srl32__0_n_2 ),
        .O(\mem_reg[68][6]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_2 ),
        .Q31(\mem_reg[68][6]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_3 ),
        .Q(\mem_reg[68][6]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_3 ),
        .Q(\mem_reg[68][6]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][70]_mux 
       (.I0(\mem_reg[68][70]_srl32_n_2 ),
        .I1(\mem_reg[68][70]_srl32__0_n_2 ),
        .O(\mem_reg[68][70]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [68]),
        .Q(\mem_reg[68][70]_srl32_n_2 ),
        .Q31(\mem_reg[68][70]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32_n_3 ),
        .Q(\mem_reg[68][70]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][70]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32__0_n_3 ),
        .Q(\mem_reg[68][70]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][71]_mux 
       (.I0(\mem_reg[68][71]_srl32_n_2 ),
        .I1(\mem_reg[68][71]_srl32__0_n_2 ),
        .O(\mem_reg[68][71]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [69]),
        .Q(\mem_reg[68][71]_srl32_n_2 ),
        .Q31(\mem_reg[68][71]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32_n_3 ),
        .Q(\mem_reg[68][71]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][71]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32__0_n_3 ),
        .Q(\mem_reg[68][71]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][72]_mux 
       (.I0(\mem_reg[68][72]_srl32_n_2 ),
        .I1(\mem_reg[68][72]_srl32__0_n_2 ),
        .O(\mem_reg[68][72]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [70]),
        .Q(\mem_reg[68][72]_srl32_n_2 ),
        .Q31(\mem_reg[68][72]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32_n_3 ),
        .Q(\mem_reg[68][72]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][72]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32__0_n_3 ),
        .Q(\mem_reg[68][72]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][73]_mux 
       (.I0(\mem_reg[68][73]_srl32_n_2 ),
        .I1(\mem_reg[68][73]_srl32__0_n_2 ),
        .O(\mem_reg[68][73]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [71]),
        .Q(\mem_reg[68][73]_srl32_n_2 ),
        .Q31(\mem_reg[68][73]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32_n_3 ),
        .Q(\mem_reg[68][73]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][73]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32__0_n_3 ),
        .Q(\mem_reg[68][73]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][74]_mux 
       (.I0(\mem_reg[68][74]_srl32_n_2 ),
        .I1(\mem_reg[68][74]_srl32__0_n_2 ),
        .O(\mem_reg[68][74]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [72]),
        .Q(\mem_reg[68][74]_srl32_n_2 ),
        .Q31(\mem_reg[68][74]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32_n_3 ),
        .Q(\mem_reg[68][74]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][74]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32__0_n_3 ),
        .Q(\mem_reg[68][74]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][75]_mux 
       (.I0(\mem_reg[68][75]_srl32_n_2 ),
        .I1(\mem_reg[68][75]_srl32__0_n_2 ),
        .O(\mem_reg[68][75]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [73]),
        .Q(\mem_reg[68][75]_srl32_n_2 ),
        .Q31(\mem_reg[68][75]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32_n_3 ),
        .Q(\mem_reg[68][75]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][75]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32__0_n_3 ),
        .Q(\mem_reg[68][75]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][76]_mux 
       (.I0(\mem_reg[68][76]_srl32_n_2 ),
        .I1(\mem_reg[68][76]_srl32__0_n_2 ),
        .O(\mem_reg[68][76]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [74]),
        .Q(\mem_reg[68][76]_srl32_n_2 ),
        .Q31(\mem_reg[68][76]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32_n_3 ),
        .Q(\mem_reg[68][76]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][76]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32__0_n_3 ),
        .Q(\mem_reg[68][76]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][77]_mux 
       (.I0(\mem_reg[68][77]_srl32_n_2 ),
        .I1(\mem_reg[68][77]_srl32__0_n_2 ),
        .O(\mem_reg[68][77]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [75]),
        .Q(\mem_reg[68][77]_srl32_n_2 ),
        .Q31(\mem_reg[68][77]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32_n_3 ),
        .Q(\mem_reg[68][77]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][77]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32__0_n_3 ),
        .Q(\mem_reg[68][77]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][78]_mux 
       (.I0(\mem_reg[68][78]_srl32_n_2 ),
        .I1(\mem_reg[68][78]_srl32__0_n_2 ),
        .O(\mem_reg[68][78]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [76]),
        .Q(\mem_reg[68][78]_srl32_n_2 ),
        .Q31(\mem_reg[68][78]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32_n_3 ),
        .Q(\mem_reg[68][78]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][78]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32__0_n_3 ),
        .Q(\mem_reg[68][78]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][79]_mux 
       (.I0(\mem_reg[68][79]_srl32_n_2 ),
        .I1(\mem_reg[68][79]_srl32__0_n_2 ),
        .O(\mem_reg[68][79]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [77]),
        .Q(\mem_reg[68][79]_srl32_n_2 ),
        .Q31(\mem_reg[68][79]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32_n_3 ),
        .Q(\mem_reg[68][79]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][79]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32__0_n_3 ),
        .Q(\mem_reg[68][79]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_2 ),
        .I1(\mem_reg[68][7]_srl32__0_n_2 ),
        .O(\mem_reg[68][7]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_2 ),
        .Q31(\mem_reg[68][7]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_3 ),
        .Q(\mem_reg[68][7]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_3 ),
        .Q(\mem_reg[68][7]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][80]_mux 
       (.I0(\mem_reg[68][80]_srl32_n_2 ),
        .I1(\mem_reg[68][80]_srl32__0_n_2 ),
        .O(\mem_reg[68][80]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [78]),
        .Q(\mem_reg[68][80]_srl32_n_2 ),
        .Q31(\mem_reg[68][80]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32_n_3 ),
        .Q(\mem_reg[68][80]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][80]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32__0_n_3 ),
        .Q(\mem_reg[68][80]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][81]_mux 
       (.I0(\mem_reg[68][81]_srl32_n_2 ),
        .I1(\mem_reg[68][81]_srl32__0_n_2 ),
        .O(\mem_reg[68][81]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [79]),
        .Q(\mem_reg[68][81]_srl32_n_2 ),
        .Q31(\mem_reg[68][81]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32_n_3 ),
        .Q(\mem_reg[68][81]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][81]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32__0_n_3 ),
        .Q(\mem_reg[68][81]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][82]_mux 
       (.I0(\mem_reg[68][82]_srl32_n_2 ),
        .I1(\mem_reg[68][82]_srl32__0_n_2 ),
        .O(\mem_reg[68][82]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [80]),
        .Q(\mem_reg[68][82]_srl32_n_2 ),
        .Q31(\mem_reg[68][82]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32_n_3 ),
        .Q(\mem_reg[68][82]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][82]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32__0_n_3 ),
        .Q(\mem_reg[68][82]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][83]_mux 
       (.I0(\mem_reg[68][83]_srl32_n_2 ),
        .I1(\mem_reg[68][83]_srl32__0_n_2 ),
        .O(\mem_reg[68][83]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [81]),
        .Q(\mem_reg[68][83]_srl32_n_2 ),
        .Q31(\mem_reg[68][83]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32_n_3 ),
        .Q(\mem_reg[68][83]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][83]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32__0_n_3 ),
        .Q(\mem_reg[68][83]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][84]_mux 
       (.I0(\mem_reg[68][84]_srl32_n_2 ),
        .I1(\mem_reg[68][84]_srl32__0_n_2 ),
        .O(\mem_reg[68][84]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [82]),
        .Q(\mem_reg[68][84]_srl32_n_2 ),
        .Q31(\mem_reg[68][84]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32_n_3 ),
        .Q(\mem_reg[68][84]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][84]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32__0_n_3 ),
        .Q(\mem_reg[68][84]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][85]_mux 
       (.I0(\mem_reg[68][85]_srl32_n_2 ),
        .I1(\mem_reg[68][85]_srl32__0_n_2 ),
        .O(\mem_reg[68][85]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [83]),
        .Q(\mem_reg[68][85]_srl32_n_2 ),
        .Q31(\mem_reg[68][85]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32_n_3 ),
        .Q(\mem_reg[68][85]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][85]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32__0_n_3 ),
        .Q(\mem_reg[68][85]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][86]_mux 
       (.I0(\mem_reg[68][86]_srl32_n_2 ),
        .I1(\mem_reg[68][86]_srl32__0_n_2 ),
        .O(\mem_reg[68][86]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [84]),
        .Q(\mem_reg[68][86]_srl32_n_2 ),
        .Q31(\mem_reg[68][86]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32_n_3 ),
        .Q(\mem_reg[68][86]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][86]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32__0_n_3 ),
        .Q(\mem_reg[68][86]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][87]_mux 
       (.I0(\mem_reg[68][87]_srl32_n_2 ),
        .I1(\mem_reg[68][87]_srl32__0_n_2 ),
        .O(\mem_reg[68][87]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [85]),
        .Q(\mem_reg[68][87]_srl32_n_2 ),
        .Q31(\mem_reg[68][87]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32_n_3 ),
        .Q(\mem_reg[68][87]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][87]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32__0_n_3 ),
        .Q(\mem_reg[68][87]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][88]_mux 
       (.I0(\mem_reg[68][88]_srl32_n_2 ),
        .I1(\mem_reg[68][88]_srl32__0_n_2 ),
        .O(\mem_reg[68][88]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [86]),
        .Q(\mem_reg[68][88]_srl32_n_2 ),
        .Q31(\mem_reg[68][88]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32_n_3 ),
        .Q(\mem_reg[68][88]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][88]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32__0_n_3 ),
        .Q(\mem_reg[68][88]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][89]_mux 
       (.I0(\mem_reg[68][89]_srl32_n_2 ),
        .I1(\mem_reg[68][89]_srl32__0_n_2 ),
        .O(\mem_reg[68][89]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [87]),
        .Q(\mem_reg[68][89]_srl32_n_2 ),
        .Q31(\mem_reg[68][89]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32_n_3 ),
        .Q(\mem_reg[68][89]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][89]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32__0_n_3 ),
        .Q(\mem_reg[68][89]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_2 ),
        .I1(\mem_reg[68][8]_srl32__0_n_2 ),
        .O(\mem_reg[68][8]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_2 ),
        .Q31(\mem_reg[68][8]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_3 ),
        .Q(\mem_reg[68][8]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_3 ),
        .Q(\mem_reg[68][8]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][90]_mux 
       (.I0(\mem_reg[68][90]_srl32_n_2 ),
        .I1(\mem_reg[68][90]_srl32__0_n_2 ),
        .O(\mem_reg[68][90]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [88]),
        .Q(\mem_reg[68][90]_srl32_n_2 ),
        .Q31(\mem_reg[68][90]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32_n_3 ),
        .Q(\mem_reg[68][90]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][90]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32__0_n_3 ),
        .Q(\mem_reg[68][90]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][91]_mux 
       (.I0(\mem_reg[68][91]_srl32_n_2 ),
        .I1(\mem_reg[68][91]_srl32__0_n_2 ),
        .O(\mem_reg[68][91]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [89]),
        .Q(\mem_reg[68][91]_srl32_n_2 ),
        .Q31(\mem_reg[68][91]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32_n_3 ),
        .Q(\mem_reg[68][91]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][91]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32__0_n_3 ),
        .Q(\mem_reg[68][91]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][92]_mux 
       (.I0(\mem_reg[68][92]_srl32_n_2 ),
        .I1(\mem_reg[68][92]_srl32__0_n_2 ),
        .O(\mem_reg[68][92]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [90]),
        .Q(\mem_reg[68][92]_srl32_n_2 ),
        .Q31(\mem_reg[68][92]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32_n_3 ),
        .Q(\mem_reg[68][92]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][92]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32__0_n_3 ),
        .Q(\mem_reg[68][92]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][93]_mux 
       (.I0(\mem_reg[68][93]_srl32_n_2 ),
        .I1(\mem_reg[68][93]_srl32__0_n_2 ),
        .O(\mem_reg[68][93]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [91]),
        .Q(\mem_reg[68][93]_srl32_n_2 ),
        .Q31(\mem_reg[68][93]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32_n_3 ),
        .Q(\mem_reg[68][93]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][93]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32__0_n_3 ),
        .Q(\mem_reg[68][93]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][94]_mux 
       (.I0(\mem_reg[68][94]_srl32_n_2 ),
        .I1(\mem_reg[68][94]_srl32__0_n_2 ),
        .O(\mem_reg[68][94]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [92]),
        .Q(\mem_reg[68][94]_srl32_n_2 ),
        .Q31(\mem_reg[68][94]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32_n_3 ),
        .Q(\mem_reg[68][94]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][94]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,DI[3],pout_reg[2:1],A}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32__0_n_3 ),
        .Q(\mem_reg[68][94]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][95]_mux 
       (.I0(\mem_reg[68][95]_srl32_n_2 ),
        .I1(\mem_reg[68][95]_srl32__0_n_2 ),
        .O(\mem_reg[68][95]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,DI[1],\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [93]),
        .Q(\mem_reg[68][95]_srl32_n_2 ),
        .Q31(\mem_reg[68][95]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32_n_3 ),
        .Q(\mem_reg[68][95]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][95]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep__0_n_2 ,\pout_reg[1]_rep__0_n_2 ,\pout_reg[0]_rep__0_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_n_3 ),
        .Q(\mem_reg[68][95]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_2 ),
        .I1(\mem_reg[68][9]_srl32__0_n_2 ),
        .O(\mem_reg[68][9]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_2 ),
        .Q31(\mem_reg[68][9]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_3 ),
        .Q(\mem_reg[68][9]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({DI[4],\pout_reg[3]_rep_n_2 ,DI[2],\pout_reg[1]_rep__0_n_2 ,pout_reg[0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_3 ),
        .Q(\mem_reg[68][9]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[4]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[3]),
        .I1(DI[4]),
        .O(\pout_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(\pout_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(\pout_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h870F0F0F)) 
    p_0_out_carry_i_7__0
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_rreq_ack),
        .I2(DI[1]),
        .I3(data_vld_reg_n_2),
        .I4(empty_n_i_2__1_n_2),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__3 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__3_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1__1_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__2 
       (.I0(pout_reg[0]),
        .O(\pout[0]_rep_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8880F080)) 
    \pout[6]_i_1__2 
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_rreq_ack),
        .I2(\pout[6]_i_2__2_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(empty_n_i_2__1_n_2),
        .O(\pout[6]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h7777777777777770)) 
    \pout[6]_i_2__2 
       (.I0(\pout_reg[0]_rep__0_0 ),
        .I1(rs2f_rreq_ack),
        .I2(DI[1]),
        .I3(DI[2]),
        .I4(A),
        .I5(\pout[6]_i_3__0_n_2 ),
        .O(\pout[6]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_3__0 
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .I2(DI[3]),
        .I3(DI[4]),
        .O(\pout[6]_i_3__0_n_2 ));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout[0]_i_1__3_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout[0]_rep_i_1__1_n_2 ),
        .Q(A),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout[0]_rep_i_1__2_n_2 ),
        .Q(\pout_reg[0]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [0]),
        .Q(\pout_reg[1]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [1]),
        .Q(\pout_reg[2]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [2]),
        .Q(\pout_reg[3]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(DI[4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [3]),
        .Q(\pout_reg[4]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__2_n_2 ),
        .D(\pout_reg[6]_0 [5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__1 
       (.I0(\mem_reg[68][0]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_2 ),
        .O(\q[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1__0 
       (.I0(\mem_reg[68][10]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_2 ),
        .O(\q[10]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1__0 
       (.I0(\mem_reg[68][11]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_2 ),
        .O(\q[11]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1__0 
       (.I0(\mem_reg[68][12]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_2 ),
        .O(\q[12]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1__0 
       (.I0(\mem_reg[68][13]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_2 ),
        .O(\q[13]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1__0 
       (.I0(\mem_reg[68][14]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_2 ),
        .O(\q[14]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1__0 
       (.I0(\mem_reg[68][15]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_2 ),
        .O(\q[15]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1__0 
       (.I0(\mem_reg[68][16]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_2 ),
        .O(\q[16]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1__0 
       (.I0(\mem_reg[68][17]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_2 ),
        .O(\q[17]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1__0 
       (.I0(\mem_reg[68][18]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_2 ),
        .O(\q[18]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1__0 
       (.I0(\mem_reg[68][19]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_2 ),
        .O(\q[19]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__1 
       (.I0(\mem_reg[68][1]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_2 ),
        .O(\q[1]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1__0 
       (.I0(\mem_reg[68][20]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_2 ),
        .O(\q[20]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1__0 
       (.I0(\mem_reg[68][21]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_2 ),
        .O(\q[21]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1__0 
       (.I0(\mem_reg[68][22]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_2 ),
        .O(\q[22]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1__0 
       (.I0(\mem_reg[68][23]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_2 ),
        .O(\q[23]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1__0 
       (.I0(\mem_reg[68][24]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_2 ),
        .O(\q[24]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1__0 
       (.I0(\mem_reg[68][25]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_2 ),
        .O(\q[25]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1__0 
       (.I0(\mem_reg[68][26]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_2 ),
        .O(\q[26]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1__0 
       (.I0(\mem_reg[68][27]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_2 ),
        .O(\q[27]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1__0 
       (.I0(\mem_reg[68][28]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_2 ),
        .O(\q[28]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1__0 
       (.I0(\mem_reg[68][29]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_2 ),
        .O(\q[29]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__1 
       (.I0(\mem_reg[68][2]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_2 ),
        .O(\q[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[30]_i_1__0 
       (.I0(\mem_reg[68][30]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][30]_mux_n_2 ),
        .O(\q[30]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[31]_i_1__0 
       (.I0(\mem_reg[68][31]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][31]_mux_n_2 ),
        .O(\q[31]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[32]_i_1__0 
       (.I0(\mem_reg[68][32]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][32]_mux_n_2 ),
        .O(\q[32]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[33]_i_1__0 
       (.I0(\mem_reg[68][33]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][33]_mux_n_2 ),
        .O(\q[33]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[34]_i_1__0 
       (.I0(\mem_reg[68][34]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][34]_mux_n_2 ),
        .O(\q[34]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[35]_i_1__0 
       (.I0(\mem_reg[68][35]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][35]_mux_n_2 ),
        .O(\q[35]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[36]_i_1__0 
       (.I0(\mem_reg[68][36]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][36]_mux_n_2 ),
        .O(\q[36]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[37]_i_1__0 
       (.I0(\mem_reg[68][37]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][37]_mux_n_2 ),
        .O(\q[37]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[38]_i_1__0 
       (.I0(\mem_reg[68][38]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][38]_mux_n_2 ),
        .O(\q[38]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[39]_i_1__0 
       (.I0(\mem_reg[68][39]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][39]_mux_n_2 ),
        .O(\q[39]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__1 
       (.I0(\mem_reg[68][3]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_2 ),
        .O(\q[3]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[40]_i_1__0 
       (.I0(\mem_reg[68][40]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][40]_mux_n_2 ),
        .O(\q[40]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[41]_i_1__0 
       (.I0(\mem_reg[68][41]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][41]_mux_n_2 ),
        .O(\q[41]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[42]_i_1__0 
       (.I0(\mem_reg[68][42]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][42]_mux_n_2 ),
        .O(\q[42]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1__0 
       (.I0(\mem_reg[68][43]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_2 ),
        .O(\q[43]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[44]_i_1__0 
       (.I0(\mem_reg[68][44]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][44]_mux_n_2 ),
        .O(\q[44]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[45]_i_1__0 
       (.I0(\mem_reg[68][45]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][45]_mux_n_2 ),
        .O(\q[45]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[46]_i_1__0 
       (.I0(\mem_reg[68][46]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][46]_mux_n_2 ),
        .O(\q[46]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[47]_i_1__0 
       (.I0(\mem_reg[68][47]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][47]_mux_n_2 ),
        .O(\q[47]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[48]_i_1__0 
       (.I0(\mem_reg[68][48]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][48]_mux_n_2 ),
        .O(\q[48]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[49]_i_1__0 
       (.I0(\mem_reg[68][49]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][49]_mux_n_2 ),
        .O(\q[49]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1__0 
       (.I0(\mem_reg[68][4]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_2 ),
        .O(\q[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[50]_i_1__0 
       (.I0(\mem_reg[68][50]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][50]_mux_n_2 ),
        .O(\q[50]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[51]_i_1__0 
       (.I0(\mem_reg[68][51]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][51]_mux_n_2 ),
        .O(\q[51]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[52]_i_1__0 
       (.I0(\mem_reg[68][52]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][52]_mux_n_2 ),
        .O(\q[52]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[53]_i_1__0 
       (.I0(\mem_reg[68][53]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][53]_mux_n_2 ),
        .O(\q[53]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[54]_i_1__0 
       (.I0(\mem_reg[68][54]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][54]_mux_n_2 ),
        .O(\q[54]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[55]_i_1__0 
       (.I0(\mem_reg[68][55]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][55]_mux_n_2 ),
        .O(\q[55]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[56]_i_1__0 
       (.I0(\mem_reg[68][56]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][56]_mux_n_2 ),
        .O(\q[56]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[57]_i_1__0 
       (.I0(\mem_reg[68][57]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][57]_mux_n_2 ),
        .O(\q[57]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[58]_i_1__0 
       (.I0(\mem_reg[68][58]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][58]_mux_n_2 ),
        .O(\q[58]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[59]_i_1__0 
       (.I0(\mem_reg[68][59]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][59]_mux_n_2 ),
        .O(\q[59]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1__0 
       (.I0(\mem_reg[68][5]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_2 ),
        .O(\q[5]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[60]_i_1__0 
       (.I0(\mem_reg[68][60]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][60]_mux_n_2 ),
        .O(\q[60]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[61]_i_1__0 
       (.I0(\mem_reg[68][61]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][61]_mux_n_2 ),
        .O(\q[61]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[64]_i_1__0 
       (.I0(\mem_reg[68][64]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][64]_mux_n_2 ),
        .O(\q[64]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[65]_i_1__0 
       (.I0(\mem_reg[68][65]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][65]_mux_n_2 ),
        .O(\q[65]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[66]_i_1__0 
       (.I0(\mem_reg[68][66]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][66]_mux_n_2 ),
        .O(\q[66]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[67]_i_1__0 
       (.I0(\mem_reg[68][67]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][67]_mux_n_2 ),
        .O(\q[67]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[68]_i_1__0 
       (.I0(\mem_reg[68][68]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][68]_mux_n_2 ),
        .O(\q[68]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[69]_i_1__0 
       (.I0(\mem_reg[68][69]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][69]_mux_n_2 ),
        .O(\q[69]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1__0 
       (.I0(\mem_reg[68][6]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_2 ),
        .O(\q[6]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[70]_i_1__0 
       (.I0(\mem_reg[68][70]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][70]_mux_n_2 ),
        .O(\q[70]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[71]_i_1__0 
       (.I0(\mem_reg[68][71]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][71]_mux_n_2 ),
        .O(\q[71]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[72]_i_1__0 
       (.I0(\mem_reg[68][72]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][72]_mux_n_2 ),
        .O(\q[72]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[73]_i_1__0 
       (.I0(\mem_reg[68][73]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][73]_mux_n_2 ),
        .O(\q[73]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[74]_i_1__0 
       (.I0(\mem_reg[68][74]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][74]_mux_n_2 ),
        .O(\q[74]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[75]_i_1__0 
       (.I0(\mem_reg[68][75]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][75]_mux_n_2 ),
        .O(\q[75]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[76]_i_1__0 
       (.I0(\mem_reg[68][76]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][76]_mux_n_2 ),
        .O(\q[76]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[77]_i_1__0 
       (.I0(\mem_reg[68][77]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][77]_mux_n_2 ),
        .O(\q[77]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[78]_i_1__0 
       (.I0(\mem_reg[68][78]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][78]_mux_n_2 ),
        .O(\q[78]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[79]_i_1__0 
       (.I0(\mem_reg[68][79]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][79]_mux_n_2 ),
        .O(\q[79]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1__0 
       (.I0(\mem_reg[68][7]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_2 ),
        .O(\q[7]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[80]_i_1__0 
       (.I0(\mem_reg[68][80]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][80]_mux_n_2 ),
        .O(\q[80]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[81]_i_1__0 
       (.I0(\mem_reg[68][81]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][81]_mux_n_2 ),
        .O(\q[81]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[82]_i_1__0 
       (.I0(\mem_reg[68][82]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][82]_mux_n_2 ),
        .O(\q[82]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[83]_i_1__0 
       (.I0(\mem_reg[68][83]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][83]_mux_n_2 ),
        .O(\q[83]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[84]_i_1__0 
       (.I0(\mem_reg[68][84]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][84]_mux_n_2 ),
        .O(\q[84]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[85]_i_1__0 
       (.I0(\mem_reg[68][85]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][85]_mux_n_2 ),
        .O(\q[85]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[86]_i_1__0 
       (.I0(\mem_reg[68][86]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][86]_mux_n_2 ),
        .O(\q[86]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[87]_i_1__0 
       (.I0(\mem_reg[68][87]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][87]_mux_n_2 ),
        .O(\q[87]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[88]_i_1__0 
       (.I0(\mem_reg[68][88]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][88]_mux_n_2 ),
        .O(\q[88]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[89]_i_1__0 
       (.I0(\mem_reg[68][89]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][89]_mux_n_2 ),
        .O(\q[89]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1__0 
       (.I0(\mem_reg[68][8]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_2 ),
        .O(\q[8]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[90]_i_1__0 
       (.I0(\mem_reg[68][90]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][90]_mux_n_2 ),
        .O(\q[90]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[91]_i_1__0 
       (.I0(\mem_reg[68][91]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][91]_mux_n_2 ),
        .O(\q[91]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[92]_i_1__0 
       (.I0(\mem_reg[68][92]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][92]_mux_n_2 ),
        .O(\q[92]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[93]_i_1__0 
       (.I0(\mem_reg[68][93]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][93]_mux_n_2 ),
        .O(\q[93]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[94]_i_1__0 
       (.I0(\mem_reg[68][94]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][94]_mux_n_2 ),
        .O(\q[94]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[95]_i_1__0 
       (.I0(\mem_reg[68][95]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][95]_mux_n_2 ),
        .O(\q[95]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1__0 
       (.I0(\mem_reg[68][9]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_2 ),
        .O(\q[9]_i_1__0_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[0]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[10]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[11]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[12]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[13]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[14]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[15]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[16]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[17]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[18]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[19]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[1]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[20]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[21]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[22]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[23]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[24]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[25]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[26]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[27]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[28]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[29]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[2]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[30]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[31]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[32]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[33]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[34]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[35]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[36]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[37]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[38]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[39]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[3]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[40]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[41]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[42]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[43]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[44]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[45]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[46]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[47]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[48]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[49]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[4]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[50]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[51]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[52]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[53]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[54]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[55]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[56]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[57]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[58]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[59]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[5]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[60]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[61]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[64]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[65]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[66]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[67]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[68]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[69]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[6]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[70]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[71]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[72]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[73]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[74]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[75]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[76]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[77]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[78]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[79]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[7]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[80]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[81]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[82]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[83]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[84]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[85]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[86]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[87]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[88]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[89]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[8]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[90]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[91]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[92]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[93]_i_1__0_n_2 ),
        .Q(fifo_rreq_data[93]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[94]_i_1__0_n_2 ),
        .Q(fifo_rreq_data[94]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[95]_i_1__0_n_2 ),
        .Q(fifo_rreq_data[95]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\q[9]_i_1__0_n_2 ),
        .Q(\q_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h6FF6)) 
    readRequestFIFONotEmptyReg_i_3
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3 [4]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[0] ));
  LUT5 #(
    .INIT(32'hA800ABFF)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(last_sect_carry__1[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[10]_i_1__0 
       (.I0(sect_cnt0[9]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[10]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[11]_i_1__0 
       (.I0(sect_cnt0[10]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[11]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[12]_i_1__0 
       (.I0(sect_cnt0[11]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[12]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[13]_i_1__0 
       (.I0(sect_cnt0[12]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[13]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[14]_i_1__0 
       (.I0(sect_cnt0[13]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[14]),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[15]_i_1__0 
       (.I0(sect_cnt0[14]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[15]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[16]_i_1__0 
       (.I0(sect_cnt0[15]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[16]),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[17]_i_1__0 
       (.I0(sect_cnt0[16]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[17]),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[18]_i_1__0 
       (.I0(sect_cnt0[17]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[18]),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[19]_i_1__0 
       (.I0(sect_cnt0[18]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[19]),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[1]_i_1__0 
       (.I0(sect_cnt0[0]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[20]_i_1__0 
       (.I0(sect_cnt0[19]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[20]),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[21]_i_1__0 
       (.I0(sect_cnt0[20]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[21]),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[22]_i_1__0 
       (.I0(sect_cnt0[21]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[22]),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[23]_i_1__0 
       (.I0(sect_cnt0[22]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[23]),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[24]_i_1__0 
       (.I0(sect_cnt0[23]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[24]),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[25]_i_1__0 
       (.I0(sect_cnt0[24]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[25]),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[26]_i_1__0 
       (.I0(sect_cnt0[25]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[26]),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[27]_i_1__0 
       (.I0(sect_cnt0[26]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[27]),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[28]_i_1__0 
       (.I0(sect_cnt0[27]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[28]),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[29]_i_1__0 
       (.I0(sect_cnt0[28]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[29]),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[2]_i_1__0 
       (.I0(sect_cnt0[1]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[30]_i_1__0 
       (.I0(sect_cnt0[29]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[30]),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[31]_i_1__0 
       (.I0(sect_cnt0[30]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[31]),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[32]_i_1__0 
       (.I0(sect_cnt0[31]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[32]),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[33]_i_1__0 
       (.I0(sect_cnt0[32]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[33]),
        .O(D[33]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[34]_i_1__0 
       (.I0(sect_cnt0[33]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[34]),
        .O(D[34]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[35]_i_1__0 
       (.I0(sect_cnt0[34]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[35]),
        .O(D[35]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[36]_i_1__0 
       (.I0(sect_cnt0[35]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[36]),
        .O(D[36]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[37]_i_1__0 
       (.I0(sect_cnt0[36]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[37]),
        .O(D[37]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[38]_i_1__0 
       (.I0(sect_cnt0[37]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[38]),
        .O(D[38]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[39]_i_1__0 
       (.I0(sect_cnt0[38]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[39]),
        .O(D[39]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[3]_i_1__0 
       (.I0(sect_cnt0[2]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[40]_i_1__0 
       (.I0(sect_cnt0[39]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[40]),
        .O(D[40]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[41]_i_1__0 
       (.I0(sect_cnt0[40]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[41]),
        .O(D[41]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[42]_i_1__0 
       (.I0(sect_cnt0[41]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[42]),
        .O(D[42]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[43]_i_1__0 
       (.I0(sect_cnt0[42]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[43]),
        .O(D[43]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[44]_i_1__0 
       (.I0(sect_cnt0[43]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[44]),
        .O(D[44]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[45]_i_1__0 
       (.I0(sect_cnt0[44]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[45]),
        .O(D[45]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[46]_i_1__0 
       (.I0(sect_cnt0[45]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[46]),
        .O(D[46]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[47]_i_1__0 
       (.I0(sect_cnt0[46]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[47]),
        .O(D[47]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[48]_i_1__0 
       (.I0(sect_cnt0[47]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[48]),
        .O(D[48]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[49]_i_1__0 
       (.I0(sect_cnt0[48]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[49]),
        .O(D[49]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[4]_i_1__0 
       (.I0(sect_cnt0[3]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[50]_i_1__0 
       (.I0(sect_cnt0[49]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[50]),
        .O(D[50]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[51]_i_2__0 
       (.I0(sect_cnt0[50]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[51]),
        .O(D[51]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[5]_i_1__0 
       (.I0(sect_cnt0[4]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[6]_i_1__0 
       (.I0(sect_cnt0[5]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[7]_i_1__0 
       (.I0(sect_cnt0[6]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[8]_i_1__0 
       (.I0(sect_cnt0[7]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[8]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFEAA02AA)) 
    \sect_cnt[9]_i_1__0 
       (.I0(sect_cnt0[8]),
        .I1(\sect_cnt_reg[0] ),
        .I2(readRequestFIFONotEmpty),
        .I3(\sect_cnt_reg[0]_0 ),
        .I4(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    invalid_len_event_reg2_reg,
    push,
    SR,
    p_26_in,
    ap_rst_n_inv_reg,
    E,
    next_resp0,
    push_0,
    wreq_handling_reg,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    wreq_handling_reg_1,
    ap_rst_n_inv,
    ap_clk,
    in,
    AWREADY_Dummy,
    \could_multi_bursts.awaddr_buf_reg[2] ,
    CO,
    wreq_handling_reg_2,
    wreq_handling_reg_3,
    fifo_wreq_valid,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    next_resp,
    fifo_burst_ready,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem0_BVALID,
    next_resp_reg,
    wreq_handling_reg_4);
  output fifo_resp_ready;
  output invalid_len_event_reg2_reg;
  output push;
  output [0:0]SR;
  output p_26_in;
  output [0:0]ap_rst_n_inv_reg;
  output [0:0]E;
  output next_resp0;
  output push_0;
  output [0:0]wreq_handling_reg;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output wreq_handling_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]in;
  input AWREADY_Dummy;
  input \could_multi_bursts.awaddr_buf_reg[2] ;
  input [0:0]CO;
  input [0:0]wreq_handling_reg_2;
  input wreq_handling_reg_3;
  input fifo_wreq_valid;
  input \sect_len_buf_reg[9] ;
  input \sect_len_buf_reg[9]_0 ;
  input \sect_len_buf_reg[9]_1 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input next_resp;
  input fifo_burst_ready;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem0_BVALID;
  input next_resp_reg;
  input wreq_handling_reg_4;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.awaddr_buf_reg[2] ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1__0_n_2;
  wire data_vld_reg_n_2;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_2;
  wire full_n_i_2__10_n_2;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem0_BVALID;
  wire \mem_reg[14][0]_srl15_n_2 ;
  wire \mem_reg[14][1]_srl15_n_2 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_26_in;
  wire pop0;
  wire \pout[0]_i_1__1_n_2 ;
  wire \pout[1]_i_1__1_n_2 ;
  wire \pout[2]_i_1_n_2 ;
  wire \pout[3]_i_1_n_2 ;
  wire \pout[3]_i_2_n_2 ;
  wire \pout[3]_i_3_n_2 ;
  wire \pout[3]_i_4_n_2 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire \sect_len_buf_reg[9]_1 ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire [0:0]wreq_handling_reg_2;
  wire wreq_handling_reg_3;
  wire wreq_handling_reg_4;

  LUT5 #(
    .INIT(32'h00005350)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(AWREADY_Dummy),
        .I2(push),
        .I3(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I4(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(wreq_handling_reg_2),
        .I1(p_26_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(p_26_in),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(wreq_handling_reg_3),
        .I2(push),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'hAEAAEEEE)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(next_resp),
        .I3(need_wrsp),
        .I4(\pout[3]_i_3_n_2 ),
        .O(data_vld_i_1__0_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h8FFF)) 
    empty_n_i_1__0
       (.I0(p_26_in),
        .I1(wreq_handling_reg_2),
        .I2(wreq_handling_reg_3),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__1
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    full_n_i_1__2
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(data_vld_reg_n_2),
        .I3(full_n_i_2__10_n_2),
        .I4(ap_rst_n_inv),
        .O(full_n_i_1__2_n_2));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    full_n_i_2__10
       (.I0(fifo_resp_ready),
        .I1(pout_reg[2]),
        .I2(pout_reg[3]),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .I5(\pout[3]_i_4_n_2 ),
        .O(full_n_i_2__10_n_2));
  LUT5 #(
    .INIT(32'hE0000000)) 
    full_n_i_3__1
       (.I0(aw2b_bdata[0]),
        .I1(aw2b_bdata[1]),
        .I2(need_wrsp),
        .I3(next_resp_reg),
        .I4(next_resp),
        .O(push_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_2),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_2 ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(\could_multi_bursts.awaddr_buf_reg[2] ),
        .I1(AWREADY_Dummy),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(push));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'h88F88888)) 
    next_resp_i_1
       (.I0(m_axi_gmem0_BVALID),
        .I1(next_resp_reg),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(aw2b_bdata[0]),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \pout[1]_i_1__1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(push),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[1]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h7E81)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_2 ),
        .I3(pout_reg[2]),
        .O(\pout[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h08005900)) 
    \pout[3]_i_1 
       (.I0(push),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_2),
        .I4(\pout[3]_i_3_n_2 ),
        .O(\pout[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(\pout[3]_i_4_n_2 ),
        .O(\pout[3]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[3]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pout[3]_i_4 
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(need_wrsp),
        .I3(next_resp),
        .O(\pout[3]_i_4_n_2 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \pout[6]_i_3__2 
       (.I0(p_26_in),
        .I1(wreq_handling_reg_2),
        .I2(wreq_handling_reg_3),
        .O(wreq_handling_reg_1));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[0]_i_1__1_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[1]_i_1__1_n_2 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[2]_i_1_n_2 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_2 ),
        .D(\pout[3]_i_2_n_2 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_2 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_2 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \sect_addr_buf[11]_i_1 
       (.I0(ap_rst_n_inv),
        .I1(CO),
        .I2(p_26_in),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hBBBA)) 
    \sect_cnt[51]_i_1__0 
       (.I0(p_26_in),
        .I1(wreq_handling_reg_3),
        .I2(fifo_wreq_valid),
        .I3(wreq_handling_reg_4),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_3),
        .I1(push),
        .I2(\sect_len_buf_reg[9] ),
        .I3(\sect_len_buf_reg[9]_0 ),
        .I4(\sect_len_buf_reg[9]_1 ),
        .I5(\could_multi_bursts.sect_handling_reg_0 ),
        .O(p_26_in));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_3),
        .I1(wreq_handling_reg_4),
        .I2(wreq_handling_reg_2),
        .I3(p_26_in),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized1_10
   (invalid_len_event_reg2_reg,
    E,
    \could_multi_bursts.sect_handling_reg ,
    SR,
    ap_rst_n_inv_reg,
    push,
    rreq_handling_reg,
    rreq_handling_reg_0,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    \could_multi_bursts.sect_handling_reg_0 ,
    \beat_len_buf_reg[0] ,
    \beat_len_buf_reg[1] ,
    \beat_len_buf_reg[2] ,
    \beat_len_buf_reg[3] ,
    \beat_len_buf_reg[4] ,
    \beat_len_buf_reg[5] ,
    \beat_len_buf_reg[6] ,
    \start_addr_buf_reg[9] ,
    \end_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    \could_multi_bursts.sect_handling_reg_1 ,
    \could_multi_bursts.sect_handling_reg_2 ,
    \could_multi_bursts.sect_handling_reg_3 ,
    \could_multi_bursts.sect_handling_reg_4 ,
    \could_multi_bursts.sect_handling_reg_5 ,
    next_rreq,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.sect_handling_reg_6 ,
    m_axi_gmem0_ARREADY,
    \could_multi_bursts.sect_handling_reg_7 ,
    CO,
    Q,
    next_beat,
    rreq_handling_reg_3,
    readRequestFIFONotEmpty,
    rreq_handling_reg_4,
    beat_valid,
    empty_n_reg_0,
    rdata_ack_t,
    invalid_len_event,
    rreq_handling_reg_5,
    \could_multi_bursts.sect_handling_reg_8 ,
    rreq_handling_reg_6,
    rreq_handling_reg_7,
    rreq_handling_reg_8,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 ,
    \could_multi_bursts.arlen_buf_reg[3] );
  output invalid_len_event_reg2_reg;
  output [0:0]E;
  output \could_multi_bursts.sect_handling_reg ;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output push;
  output [0:0]rreq_handling_reg;
  output rreq_handling_reg_0;
  output rreq_handling_reg_1;
  output rreq_handling_reg_2;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \beat_len_buf_reg[0] ;
  output \beat_len_buf_reg[1] ;
  output \beat_len_buf_reg[2] ;
  output \beat_len_buf_reg[3] ;
  output \beat_len_buf_reg[4] ;
  output \beat_len_buf_reg[5] ;
  output \beat_len_buf_reg[6] ;
  output \start_addr_buf_reg[9] ;
  output \end_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output \could_multi_bursts.sect_handling_reg_1 ;
  output \could_multi_bursts.sect_handling_reg_2 ;
  output \could_multi_bursts.sect_handling_reg_3 ;
  output \could_multi_bursts.sect_handling_reg_4 ;
  output \could_multi_bursts.sect_handling_reg_5 ;
  output next_rreq;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.sect_handling_reg_6 ;
  input m_axi_gmem0_ARREADY;
  input \could_multi_bursts.sect_handling_reg_7 ;
  input [0:0]CO;
  input [0:0]Q;
  input next_beat;
  input rreq_handling_reg_3;
  input readRequestFIFONotEmpty;
  input rreq_handling_reg_4;
  input beat_valid;
  input empty_n_reg_0;
  input rdata_ack_t;
  input invalid_len_event;
  input [0:0]rreq_handling_reg_5;
  input \could_multi_bursts.sect_handling_reg_8 ;
  input rreq_handling_reg_6;
  input rreq_handling_reg_7;
  input rreq_handling_reg_8;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire \beat_len_buf_reg[0] ;
  wire \beat_len_buf_reg[1] ;
  wire \beat_len_buf_reg[2] ;
  wire \beat_len_buf_reg[3] ;
  wire \beat_len_buf_reg[4] ;
  wire \beat_len_buf_reg[5] ;
  wire \beat_len_buf_reg[6] ;
  wire beat_valid;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire \could_multi_bursts.sect_handling_reg_3 ;
  wire \could_multi_bursts.sect_handling_reg_4 ;
  wire \could_multi_bursts.sect_handling_reg_5 ;
  wire \could_multi_bursts.sect_handling_reg_6 ;
  wire \could_multi_bursts.sect_handling_reg_7 ;
  wire \could_multi_bursts.sect_handling_reg_8 ;
  wire data_vld_i_1__2_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__4_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_n_2;
  wire \end_addr_buf_reg[10] ;
  wire \end_addr_buf_reg[11] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__4_n_2;
  wire full_n_i_2__11_n_2;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem0_ARREADY;
  wire next_beat;
  wire next_rreq;
  wire \pout[0]_i_1__4_n_2 ;
  wire \pout[1]_i_1_n_2 ;
  wire \pout[2]_i_1__2_n_2 ;
  wire \pout[3]_i_1__0_n_2 ;
  wire \pout[3]_i_2__0_n_2 ;
  wire \pout[3]_i_3__0_n_2 ;
  wire \pout[3]_i_4__0_n_2 ;
  wire [3:0]pout_reg;
  wire push;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire [0:0]rreq_handling_reg_5;
  wire rreq_handling_reg_6;
  wire rreq_handling_reg_7;
  wire rreq_handling_reg_8;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[9] ;

  LUT3 #(
    .INIT(8'h4F)) 
    \align_len[31]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(rreq_handling_reg_5),
        .I2(rreq_handling_reg_3),
        .O(rreq_handling_reg_2));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.sect_handling_reg_6 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.sect_handling_reg_7 ),
        .I5(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_7 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(fifo_rctl_ready),
        .I3(\could_multi_bursts.sect_handling_reg_6 ),
        .O(push));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_6 ),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_7 ),
        .I4(\could_multi_bursts.sect_handling_reg_8 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(\could_multi_bursts.sect_handling_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_6 ),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_7 ),
        .I4(\could_multi_bursts.sect_handling_reg_8 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(\could_multi_bursts.sect_handling_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_6 ),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_7 ),
        .I4(\could_multi_bursts.sect_handling_reg_8 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(\could_multi_bursts.sect_handling_reg_3 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_6 ),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_7 ),
        .O(\could_multi_bursts.sect_handling_reg_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.sect_handling_reg_6 ),
        .I1(fifo_rctl_ready),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\could_multi_bursts.sect_handling_reg_7 ),
        .I4(\could_multi_bursts.sect_handling_reg_8 ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(\could_multi_bursts.sect_handling_reg_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(SR));
  LUT6 #(
    .INIT(64'hEEEEEEEEAEEEAEAE)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(rreq_handling_reg_3),
        .I1(\could_multi_bursts.sect_handling_reg_6 ),
        .I2(fifo_rctl_ready),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.sect_handling_reg_7 ),
        .I5(\could_multi_bursts.sect_handling_reg_8 ),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout[3]_i_3__0_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(Q),
        .I4(next_beat),
        .I5(empty_n_reg_n_2),
        .O(data_vld_i_1__2_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__4
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(empty_n_reg_0),
        .I3(rdata_ack_t),
        .I4(Q),
        .I5(data_vld_reg_n_2),
        .O(empty_n_i_1__4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD500)) 
    full_n_i_1__4
       (.I0(empty_n_reg_n_2),
        .I1(next_beat),
        .I2(Q),
        .I3(data_vld_reg_n_2),
        .I4(full_n_i_2__11_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    full_n_i_2__11
       (.I0(fifo_rctl_ready),
        .I1(pout_reg[2]),
        .I2(pout_reg[3]),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .I5(\pout[3]_i_4__0_n_2 ),
        .O(full_n_i_2__11_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__4 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4__0_n_2 ),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .O(\pout[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \pout[2]_i_1__2 
       (.I0(pout_reg[2]),
        .I1(\pout[3]_i_4__0_n_2 ),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h10A0A0A010101010)) 
    \pout[3]_i_1__0 
       (.I0(push),
        .I1(\pout[3]_i_3__0_n_2 ),
        .I2(data_vld_reg_n_2),
        .I3(Q),
        .I4(next_beat),
        .I5(empty_n_reg_n_2),
        .O(\pout[3]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .I4(\pout[3]_i_4__0_n_2 ),
        .O(\pout[3]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[3]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'h70000000)) 
    \pout[3]_i_4__0 
       (.I0(Q),
        .I1(next_beat),
        .I2(empty_n_reg_n_2),
        .I3(push),
        .I4(data_vld_reg_n_2),
        .O(\pout[3]_i_4__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__4_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[1]_i_1_n_2 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[2]_i_1__2_n_2 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_2 ),
        .D(\pout[3]_i_2__0_n_2 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F4F4F00)) 
    readRequestFIFONotEmptyReg_i_1__0
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(rreq_handling_reg_5),
        .I2(rreq_handling_reg_3),
        .I3(readRequestFIFONotEmpty),
        .I4(rreq_handling_reg_4),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hFFFD0000FFFFFFFF)) 
    readRequestFIFONotEmptyReg_i_2
       (.I0(push),
        .I1(rreq_handling_reg_6),
        .I2(rreq_handling_reg_7),
        .I3(rreq_handling_reg_8),
        .I4(\could_multi_bursts.sect_handling_reg_6 ),
        .I5(rreq_handling_reg_3),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_3),
        .I1(rreq_handling_reg_4),
        .I2(invalid_len_event),
        .I3(rreq_handling_reg_5),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(ap_rst_n_inv),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(CO),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h7775)) 
    \sect_cnt[51]_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(rreq_handling_reg_3),
        .I2(readRequestFIFONotEmpty),
        .I3(rreq_handling_reg_4),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\beat_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\beat_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[9]_1 [2]),
        .O(\beat_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\beat_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\beat_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[9]_1 [5]),
        .O(\beat_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[9]_1 [6]),
        .O(\beat_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9]_1 [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[9] [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3C1FFCD33013F0D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\sect_len_buf_reg[9]_1 [8]),
        .I5(\sect_len_buf_reg[9] [8]),
        .O(\end_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\could_multi_bursts.sect_handling_reg ),
        .I1(CO),
        .I2(rreq_handling_reg_5),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\sect_len_buf_reg[9] [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    Q,
    DI,
    empty_n_reg_1,
    S,
    ap_clk,
    ap_rst_n_inv,
    push,
    full_n_reg_1,
    p_0_in,
    data_vld_reg_0,
    D);
  output full_n_reg_0;
  output empty_n_reg_0;
  output [4:0]Q;
  output [0:0]DI;
  output empty_n_reg_1;
  output [5:0]S;
  input ap_clk;
  input ap_rst_n_inv;
  input push;
  input full_n_reg_1;
  input [0:0]p_0_in;
  input [0:0]data_vld_reg_0;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [4:0]Q;
  wire [5:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__1_n_2;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__3_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__3_n_2;
  wire full_n_i_2__1_n_2;
  wire full_n_i_5_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [0:0]p_0_in;
  wire \pout[0]_i_1__2_n_2 ;
  wire \pout[6]_i_1__0_n_2 ;
  wire \pout[6]_i_2__0_n_2 ;
  wire [6:5]pout_reg;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[71]_i_2 
       (.I0(empty_n_reg_0),
        .I1(p_0_in),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hAEEEAAAAEEEEEEEE)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(data_vld_reg_n_2),
        .I2(data_vld_reg_0),
        .I3(p_0_in),
        .I4(empty_n_reg_0),
        .I5(\pout[6]_i_2__0_n_2 ),
        .O(data_vld_i_1__1_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    empty_n_i_1__3
       (.I0(empty_n_reg_0),
        .I1(p_0_in),
        .I2(data_vld_reg_0),
        .I3(data_vld_reg_n_2),
        .O(empty_n_i_1__3_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AFFAAAA)) 
    full_n_i_1__3
       (.I0(full_n_reg_0),
        .I1(full_n_i_2__1_n_2),
        .I2(push),
        .I3(full_n_reg_1),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__3_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    full_n_i_2__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(pout_reg[5]),
        .I4(pout_reg[6]),
        .I5(full_n_i_5_n_2),
        .O(full_n_i_2__1_n_2));
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_5
       (.I0(Q[4]),
        .I1(Q[3]),
        .O(full_n_i_5_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out__31_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_2
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_3
       (.I0(Q[4]),
        .I1(pout_reg[5]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out__31_carry_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5999555555555555)) 
    p_0_out__31_carry_i_7
       (.I0(Q[1]),
        .I1(data_vld_reg_n_2),
        .I2(data_vld_reg_0),
        .I3(p_0_in),
        .I4(empty_n_reg_0),
        .I5(push),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__2 
       (.I0(Q[0]),
        .O(\pout[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h0CCC000051110000)) 
    \pout[6]_i_1__0 
       (.I0(\pout[6]_i_2__0_n_2 ),
        .I1(empty_n_reg_0),
        .I2(p_0_in),
        .I3(data_vld_reg_0),
        .I4(data_vld_reg_n_2),
        .I5(push),
        .O(\pout[6]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \pout[6]_i_2__0 
       (.I0(pout_reg[6]),
        .I1(pout_reg[5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(full_n_i_5_n_2),
        .O(\pout[6]_i_2__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(\pout[0]_i_1__2_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__0_n_2 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized3
   (req_fifo_valid,
    full_n_reg_0,
    Q,
    ap_rst_n_inv,
    \q_reg[2]_0 ,
    ap_clk,
    AWVALID_Dummy,
    push,
    \q_reg[67]_0 );
  output req_fifo_valid;
  output full_n_reg_0;
  output [65:0]Q;
  input ap_rst_n_inv;
  input \q_reg[2]_0 ;
  input ap_clk;
  input AWVALID_Dummy;
  input push;
  input [65:0]\q_reg[67]_0 ;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__3_n_2;
  wire data_vld_reg_n_2;
  wire full_n_i_1__5_n_2;
  wire full_n_i_2__6_n_2;
  wire full_n_reg_0;
  wire \mem_reg[15][10]_srl16_n_2 ;
  wire \mem_reg[15][11]_srl16_n_2 ;
  wire \mem_reg[15][12]_srl16_n_2 ;
  wire \mem_reg[15][13]_srl16_n_2 ;
  wire \mem_reg[15][14]_srl16_n_2 ;
  wire \mem_reg[15][15]_srl16_n_2 ;
  wire \mem_reg[15][16]_srl16_n_2 ;
  wire \mem_reg[15][17]_srl16_n_2 ;
  wire \mem_reg[15][18]_srl16_n_2 ;
  wire \mem_reg[15][19]_srl16_n_2 ;
  wire \mem_reg[15][20]_srl16_n_2 ;
  wire \mem_reg[15][21]_srl16_n_2 ;
  wire \mem_reg[15][22]_srl16_n_2 ;
  wire \mem_reg[15][23]_srl16_n_2 ;
  wire \mem_reg[15][24]_srl16_n_2 ;
  wire \mem_reg[15][25]_srl16_n_2 ;
  wire \mem_reg[15][26]_srl16_n_2 ;
  wire \mem_reg[15][27]_srl16_n_2 ;
  wire \mem_reg[15][28]_srl16_n_2 ;
  wire \mem_reg[15][29]_srl16_n_2 ;
  wire \mem_reg[15][2]_srl16_n_2 ;
  wire \mem_reg[15][30]_srl16_n_2 ;
  wire \mem_reg[15][31]_srl16_n_2 ;
  wire \mem_reg[15][32]_srl16_n_2 ;
  wire \mem_reg[15][33]_srl16_n_2 ;
  wire \mem_reg[15][34]_srl16_n_2 ;
  wire \mem_reg[15][35]_srl16_n_2 ;
  wire \mem_reg[15][36]_srl16_n_2 ;
  wire \mem_reg[15][37]_srl16_n_2 ;
  wire \mem_reg[15][38]_srl16_n_2 ;
  wire \mem_reg[15][39]_srl16_n_2 ;
  wire \mem_reg[15][3]_srl16_n_2 ;
  wire \mem_reg[15][40]_srl16_n_2 ;
  wire \mem_reg[15][41]_srl16_n_2 ;
  wire \mem_reg[15][42]_srl16_n_2 ;
  wire \mem_reg[15][43]_srl16_n_2 ;
  wire \mem_reg[15][44]_srl16_n_2 ;
  wire \mem_reg[15][45]_srl16_n_2 ;
  wire \mem_reg[15][46]_srl16_n_2 ;
  wire \mem_reg[15][47]_srl16_n_2 ;
  wire \mem_reg[15][48]_srl16_n_2 ;
  wire \mem_reg[15][49]_srl16_n_2 ;
  wire \mem_reg[15][4]_srl16_n_2 ;
  wire \mem_reg[15][50]_srl16_n_2 ;
  wire \mem_reg[15][51]_srl16_n_2 ;
  wire \mem_reg[15][52]_srl16_n_2 ;
  wire \mem_reg[15][53]_srl16_n_2 ;
  wire \mem_reg[15][54]_srl16_n_2 ;
  wire \mem_reg[15][55]_srl16_n_2 ;
  wire \mem_reg[15][56]_srl16_n_2 ;
  wire \mem_reg[15][57]_srl16_n_2 ;
  wire \mem_reg[15][58]_srl16_n_2 ;
  wire \mem_reg[15][59]_srl16_n_2 ;
  wire \mem_reg[15][5]_srl16_n_2 ;
  wire \mem_reg[15][60]_srl16_n_2 ;
  wire \mem_reg[15][61]_srl16_n_2 ;
  wire \mem_reg[15][62]_srl16_n_2 ;
  wire \mem_reg[15][63]_srl16_n_2 ;
  wire \mem_reg[15][64]_srl16_n_2 ;
  wire \mem_reg[15][65]_srl16_n_2 ;
  wire \mem_reg[15][66]_srl16_n_2 ;
  wire \mem_reg[15][67]_srl16_n_2 ;
  wire \mem_reg[15][6]_srl16_n_2 ;
  wire \mem_reg[15][7]_srl16_n_2 ;
  wire \mem_reg[15][8]_srl16_n_2 ;
  wire \mem_reg[15][9]_srl16_n_2 ;
  wire \pout[0]_i_1__5_n_2 ;
  wire \pout[1]_i_1__2_n_2 ;
  wire \pout[2]_i_1__1_n_2 ;
  wire \pout[3]_i_1__3_n_2 ;
  wire \pout[3]_i_2__1_n_2 ;
  wire \pout[3]_i_3__1_n_2 ;
  wire \pout[3]_i_4__2_n_2 ;
  wire [3:0]pout_reg;
  wire push;
  wire \q_reg[2]_0 ;
  wire [65:0]\q_reg[67]_0 ;
  wire req_fifo_valid;

  LUT6 #(
    .INIT(64'hFEFFAAAAFFFFAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(pout_reg[2]),
        .I2(pout_reg[3]),
        .I3(\pout[3]_i_3__1_n_2 ),
        .I4(data_vld_reg_n_2),
        .I5(\q_reg[2]_0 ),
        .O(data_vld_i_1__3_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(data_vld_reg_n_2),
        .Q(req_fifo_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAF0FAF0)) 
    full_n_i_1__5
       (.I0(\q_reg[2]_0 ),
        .I1(AWVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(data_vld_reg_n_2),
        .I4(full_n_i_2__6_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__5_n_2));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__6
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(full_n_i_2__6_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [8]),
        .Q(\mem_reg[15][10]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [9]),
        .Q(\mem_reg[15][11]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [10]),
        .Q(\mem_reg[15][12]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [11]),
        .Q(\mem_reg[15][13]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [12]),
        .Q(\mem_reg[15][14]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [13]),
        .Q(\mem_reg[15][15]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [14]),
        .Q(\mem_reg[15][16]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [15]),
        .Q(\mem_reg[15][17]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [16]),
        .Q(\mem_reg[15][18]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [17]),
        .Q(\mem_reg[15][19]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [18]),
        .Q(\mem_reg[15][20]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [19]),
        .Q(\mem_reg[15][21]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [20]),
        .Q(\mem_reg[15][22]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [21]),
        .Q(\mem_reg[15][23]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [22]),
        .Q(\mem_reg[15][24]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [23]),
        .Q(\mem_reg[15][25]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [24]),
        .Q(\mem_reg[15][26]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [25]),
        .Q(\mem_reg[15][27]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [26]),
        .Q(\mem_reg[15][28]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [27]),
        .Q(\mem_reg[15][29]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [0]),
        .Q(\mem_reg[15][2]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [28]),
        .Q(\mem_reg[15][30]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [29]),
        .Q(\mem_reg[15][31]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [30]),
        .Q(\mem_reg[15][32]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [31]),
        .Q(\mem_reg[15][33]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [32]),
        .Q(\mem_reg[15][34]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [33]),
        .Q(\mem_reg[15][35]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [34]),
        .Q(\mem_reg[15][36]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][37]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [35]),
        .Q(\mem_reg[15][37]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][38]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [36]),
        .Q(\mem_reg[15][38]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][39]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [37]),
        .Q(\mem_reg[15][39]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [1]),
        .Q(\mem_reg[15][3]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][40]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [38]),
        .Q(\mem_reg[15][40]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][41]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [39]),
        .Q(\mem_reg[15][41]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][42]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [40]),
        .Q(\mem_reg[15][42]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][43]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [41]),
        .Q(\mem_reg[15][43]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][44]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [42]),
        .Q(\mem_reg[15][44]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][45]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [43]),
        .Q(\mem_reg[15][45]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][46]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [44]),
        .Q(\mem_reg[15][46]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][47]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [45]),
        .Q(\mem_reg[15][47]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][48]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][48]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [46]),
        .Q(\mem_reg[15][48]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][49]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][49]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [47]),
        .Q(\mem_reg[15][49]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [2]),
        .Q(\mem_reg[15][4]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][50]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][50]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [48]),
        .Q(\mem_reg[15][50]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][51]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][51]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [49]),
        .Q(\mem_reg[15][51]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][52]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][52]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [50]),
        .Q(\mem_reg[15][52]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][53]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][53]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [51]),
        .Q(\mem_reg[15][53]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][54]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][54]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [52]),
        .Q(\mem_reg[15][54]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][55]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][55]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [53]),
        .Q(\mem_reg[15][55]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][56]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][56]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [54]),
        .Q(\mem_reg[15][56]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][57]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][57]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [55]),
        .Q(\mem_reg[15][57]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][58]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][58]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [56]),
        .Q(\mem_reg[15][58]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][59]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][59]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [57]),
        .Q(\mem_reg[15][59]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [3]),
        .Q(\mem_reg[15][5]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][60]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][60]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [58]),
        .Q(\mem_reg[15][60]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][61]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][61]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [59]),
        .Q(\mem_reg[15][61]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][62]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][62]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [60]),
        .Q(\mem_reg[15][62]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][63]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][63]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [61]),
        .Q(\mem_reg[15][63]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][64]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][64]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [62]),
        .Q(\mem_reg[15][64]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][65]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][65]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [63]),
        .Q(\mem_reg[15][65]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][66]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][66]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [64]),
        .Q(\mem_reg[15][66]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][67]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][67]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [65]),
        .Q(\mem_reg[15][67]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [4]),
        .Q(\mem_reg[15][6]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [5]),
        .Q(\mem_reg[15][7]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [6]),
        .Q(\mem_reg[15][8]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/req_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[67]_0 [7]),
        .Q(\mem_reg[15][9]_srl16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__5 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__5_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hF70808F7)) 
    \pout[1]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(AWVALID_Dummy),
        .I2(\q_reg[2]_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[0]),
        .O(\pout[1]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hA9A96AA9)) 
    \pout[2]_i_1__1 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(push),
        .I4(\q_reg[2]_0 ),
        .O(\pout[2]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000FD00FF000000)) 
    \pout[3]_i_1__3 
       (.I0(\pout[3]_i_3__1_n_2 ),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .I3(data_vld_reg_n_2),
        .I4(push),
        .I5(\q_reg[2]_0 ),
        .O(\pout[3]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'hA9AAAAAAAAAAAA56)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[3]),
        .I1(\pout[3]_i_4__2_n_2 ),
        .I2(\q_reg[2]_0 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .I5(pout_reg[2]),
        .O(\pout[3]_i_2__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .O(\pout[3]_i_3__1_n_2 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \pout[3]_i_4__2 
       (.I0(data_vld_reg_n_2),
        .I1(full_n_reg_0),
        .I2(AWVALID_Dummy),
        .O(\pout[3]_i_4__2_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_2 ),
        .D(\pout[0]_i_1__5_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_2 ),
        .D(\pout[1]_i_1__2_n_2 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_2 ),
        .D(\pout[2]_i_1__1_n_2 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__3_n_2 ),
        .D(\pout[3]_i_2__1_n_2 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][10]_srl16_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][11]_srl16_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][12]_srl16_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][13]_srl16_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][14]_srl16_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][15]_srl16_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][16]_srl16_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][17]_srl16_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][18]_srl16_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][19]_srl16_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][20]_srl16_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][21]_srl16_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][22]_srl16_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][23]_srl16_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][24]_srl16_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][25]_srl16_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][26]_srl16_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][27]_srl16_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][28]_srl16_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][29]_srl16_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][2]_srl16_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][30]_srl16_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][31]_srl16_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][32]_srl16_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][33]_srl16_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][34]_srl16_n_2 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][35]_srl16_n_2 ),
        .Q(Q[33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][36]_srl16_n_2 ),
        .Q(Q[34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][37]_srl16_n_2 ),
        .Q(Q[35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][38]_srl16_n_2 ),
        .Q(Q[36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][39]_srl16_n_2 ),
        .Q(Q[37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][3]_srl16_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][40]_srl16_n_2 ),
        .Q(Q[38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][41]_srl16_n_2 ),
        .Q(Q[39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][42]_srl16_n_2 ),
        .Q(Q[40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][43]_srl16_n_2 ),
        .Q(Q[41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][44]_srl16_n_2 ),
        .Q(Q[42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][45]_srl16_n_2 ),
        .Q(Q[43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][46]_srl16_n_2 ),
        .Q(Q[44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][47]_srl16_n_2 ),
        .Q(Q[45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][48]_srl16_n_2 ),
        .Q(Q[46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][49]_srl16_n_2 ),
        .Q(Q[47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][4]_srl16_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][50]_srl16_n_2 ),
        .Q(Q[48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][51]_srl16_n_2 ),
        .Q(Q[49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][52]_srl16_n_2 ),
        .Q(Q[50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][53]_srl16_n_2 ),
        .Q(Q[51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][54]_srl16_n_2 ),
        .Q(Q[52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][55]_srl16_n_2 ),
        .Q(Q[53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][56]_srl16_n_2 ),
        .Q(Q[54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][57]_srl16_n_2 ),
        .Q(Q[55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][58]_srl16_n_2 ),
        .Q(Q[56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][59]_srl16_n_2 ),
        .Q(Q[57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][5]_srl16_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][60]_srl16_n_2 ),
        .Q(Q[58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][61]_srl16_n_2 ),
        .Q(Q[59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][62]_srl16_n_2 ),
        .Q(Q[60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][63]_srl16_n_2 ),
        .Q(Q[61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][64]_srl16_n_2 ),
        .Q(Q[62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][65]_srl16_n_2 ),
        .Q(Q[63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][66]_srl16_n_2 ),
        .Q(Q[64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][67]_srl16_n_2 ),
        .Q(Q[65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][6]_srl16_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][7]_srl16_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][8]_srl16_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[2]_0 ),
        .D(\mem_reg[15][9]_srl16_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized4
   (full_n_reg_0,
    D,
    m_axi_gmem0_WREADY_0,
    \q_reg[36]_0 ,
    m_axi_gmem0_WREADY_1,
    m_axi_gmem0_WVALID,
    s_ready_t_reg,
    E,
    empty_n_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q,
    m_axi_gmem0_WREADY,
    \q_reg[2]_0 ,
    flying_req_reg,
    WVALID_Dummy,
    in,
    rs_req_ready,
    req_fifo_valid,
    push_0);
  output full_n_reg_0;
  output [3:0]D;
  output m_axi_gmem0_WREADY_0;
  output [36:0]\q_reg[36]_0 ;
  output m_axi_gmem0_WREADY_1;
  output m_axi_gmem0_WVALID;
  output s_ready_t_reg;
  output [0:0]E;
  output empty_n_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]Q;
  input m_axi_gmem0_WREADY;
  input \q_reg[2]_0 ;
  input flying_req_reg;
  input WVALID_Dummy;
  input [36:0]in;
  input rs_req_ready;
  input req_fifo_valid;
  input push_0;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_vld_i_1__4_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_reg_0;
  wire fifo_valid;
  wire flying_req_reg;
  wire full_n_i_1__6_n_2;
  wire full_n_i_2__3_n_2;
  wire full_n_i_3__8_n_2;
  wire full_n_reg_0;
  wire [36:0]in;
  wire \last_cnt[4]_i_4_n_2 ;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WREADY_0;
  wire m_axi_gmem0_WREADY_1;
  wire m_axi_gmem0_WVALID;
  wire m_axi_gmem0_WVALID_INST_0_i_1_n_2;
  wire \mem_reg[15][0]_srl16_n_2 ;
  wire \mem_reg[15][10]_srl16_n_2 ;
  wire \mem_reg[15][11]_srl16_n_2 ;
  wire \mem_reg[15][12]_srl16_n_2 ;
  wire \mem_reg[15][13]_srl16_n_2 ;
  wire \mem_reg[15][14]_srl16_n_2 ;
  wire \mem_reg[15][15]_srl16_n_2 ;
  wire \mem_reg[15][16]_srl16_n_2 ;
  wire \mem_reg[15][17]_srl16_n_2 ;
  wire \mem_reg[15][18]_srl16_n_2 ;
  wire \mem_reg[15][19]_srl16_n_2 ;
  wire \mem_reg[15][1]_srl16_n_2 ;
  wire \mem_reg[15][20]_srl16_n_2 ;
  wire \mem_reg[15][21]_srl16_n_2 ;
  wire \mem_reg[15][22]_srl16_n_2 ;
  wire \mem_reg[15][23]_srl16_n_2 ;
  wire \mem_reg[15][24]_srl16_n_2 ;
  wire \mem_reg[15][25]_srl16_n_2 ;
  wire \mem_reg[15][26]_srl16_n_2 ;
  wire \mem_reg[15][27]_srl16_n_2 ;
  wire \mem_reg[15][28]_srl16_n_2 ;
  wire \mem_reg[15][29]_srl16_n_2 ;
  wire \mem_reg[15][2]_srl16_n_2 ;
  wire \mem_reg[15][30]_srl16_n_2 ;
  wire \mem_reg[15][31]_srl16_n_2 ;
  wire \mem_reg[15][32]_srl16_n_2 ;
  wire \mem_reg[15][33]_srl16_n_2 ;
  wire \mem_reg[15][34]_srl16_n_2 ;
  wire \mem_reg[15][35]_srl16_n_2 ;
  wire \mem_reg[15][36]_srl16_n_2 ;
  wire \mem_reg[15][3]_srl16_n_2 ;
  wire \mem_reg[15][4]_srl16_n_2 ;
  wire \mem_reg[15][5]_srl16_n_2 ;
  wire \mem_reg[15][6]_srl16_n_2 ;
  wire \mem_reg[15][7]_srl16_n_2 ;
  wire \mem_reg[15][8]_srl16_n_2 ;
  wire \mem_reg[15][9]_srl16_n_2 ;
  wire pop0;
  wire \pout[0]_i_1__6_n_2 ;
  wire \pout[1]_i_1__0_n_2 ;
  wire \pout[2]_i_1__0_n_2 ;
  wire \pout[3]_i_1__1_n_2 ;
  wire \pout[3]_i_2__2_n_2 ;
  wire \pout[3]_i_3__2_n_2 ;
  wire \pout[3]_i_4__1_n_2 ;
  wire \pout[3]_i_5_n_2 ;
  wire [3:0]pout_reg;
  wire push_0;
  wire \q_reg[2]_0 ;
  wire [36:0]\q_reg[36]_0 ;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_reg;

  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[67]_i_1 
       (.I0(m_axi_gmem0_WREADY_0),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .O(E));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__4
       (.I0(\pout[3]_i_3__2_n_2 ),
        .I1(full_n_i_2__3_n_2),
        .I2(WVALID_Dummy),
        .I3(full_n_reg_0),
        .I4(data_vld_reg_n_2),
        .O(data_vld_i_1__4_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_2),
        .Q(fifo_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h4F0F4400)) 
    flying_req_i_1
       (.I0(m_axi_gmem0_WREADY_0),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_WREADY_1),
        .I3(rs_req_ready),
        .I4(flying_req_reg),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEEEEEEE)) 
    full_n_i_1__6
       (.I0(full_n_i_2__3_n_2),
        .I1(full_n_reg_0),
        .I2(pout_reg[1]),
        .I3(\pout[3]_i_5_n_2 ),
        .I4(full_n_i_3__8_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_2),
        .I1(m_axi_gmem0_WREADY),
        .I2(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .I3(fifo_valid),
        .O(full_n_i_2__3_n_2));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__8
       (.I0(pout_reg[0]),
        .I1(pout_reg[2]),
        .I2(pout_reg[3]),
        .O(full_n_i_3__8_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h69)) 
    \last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \last_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(\last_cnt[4]_i_4_n_2 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \last_cnt[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\last_cnt[4]_i_4_n_2 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \last_cnt[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\last_cnt[4]_i_4_n_2 ),
        .I5(Q[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \last_cnt[4]_i_3 
       (.I0(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .I1(m_axi_gmem0_WREADY),
        .I2(fifo_valid),
        .I3(\q_reg[36]_0 [36]),
        .O(m_axi_gmem0_WREADY_1));
  LUT4 #(
    .INIT(16'h4000)) 
    \last_cnt[4]_i_4 
       (.I0(m_axi_gmem0_WREADY_1),
        .I1(in[36]),
        .I2(full_n_reg_0),
        .I3(WVALID_Dummy),
        .O(\last_cnt[4]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem0_WVALID_INST_0
       (.I0(fifo_valid),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .O(m_axi_gmem0_WVALID));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    m_axi_gmem0_WVALID_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(flying_req_reg),
        .O(m_axi_gmem0_WVALID_INST_0_i_1_n_2));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][0]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[15][0]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][10]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\mem_reg[15][10]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][11]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\mem_reg[15][11]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][12]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\mem_reg[15][12]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][13]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\mem_reg[15][13]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][14]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\mem_reg[15][14]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][15]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\mem_reg[15][15]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][16]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\mem_reg[15][16]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][17]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\mem_reg[15][17]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][18]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\mem_reg[15][18]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][19]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\mem_reg[15][19]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][1]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[15][1]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][20]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\mem_reg[15][20]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][21]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\mem_reg[15][21]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][22]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\mem_reg[15][22]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][23]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\mem_reg[15][23]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][24]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\mem_reg[15][24]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][25]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\mem_reg[15][25]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][26]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\mem_reg[15][26]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][27]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\mem_reg[15][27]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][28]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\mem_reg[15][28]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][29]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\mem_reg[15][29]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][2]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[15][2]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][30]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\mem_reg[15][30]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][31]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\mem_reg[15][31]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][32]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\mem_reg[15][32]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][33]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\mem_reg[15][33]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][34]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\mem_reg[15][34]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][35]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\mem_reg[15][35]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][36]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\mem_reg[15][36]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][3]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[15][3]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][4]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\mem_reg[15][4]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][5]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\mem_reg[15][5]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][6]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\mem_reg[15][6]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][7]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\mem_reg[15][7]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][8]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\mem_reg[15][8]_srl16_n_2 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/wreq_throttle/data_fifo/mem_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[15][9]_srl16 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\mem_reg[15][9]_srl16_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__6 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \pout[1]_i_1__0 
       (.I0(\pout[3]_i_5_n_2 ),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .O(\pout[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[1]),
        .I1(\pout[3]_i_5_n_2 ),
        .I2(pout_reg[0]),
        .I3(pout_reg[2]),
        .O(\pout[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hC0001500)) 
    \pout[3]_i_1__1 
       (.I0(\pout[3]_i_3__2_n_2 ),
        .I1(WVALID_Dummy),
        .I2(full_n_reg_0),
        .I3(data_vld_reg_n_2),
        .I4(\pout[3]_i_4__1_n_2 ),
        .O(\pout[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2__2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_5_n_2 ),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__2 
       (.I0(pout_reg[2]),
        .I1(pout_reg[3]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .O(\pout[3]_i_3__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \pout[3]_i_4__1 
       (.I0(fifo_valid),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .I2(m_axi_gmem0_WREADY),
        .O(\pout[3]_i_4__1_n_2 ));
  LUT6 #(
    .INIT(64'hD000000000000000)) 
    \pout[3]_i_5 
       (.I0(m_axi_gmem0_WREADY),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .I2(fifo_valid),
        .I3(data_vld_reg_n_2),
        .I4(full_n_reg_0),
        .I5(WVALID_Dummy),
        .O(\pout[3]_i_5_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[0]_i_1__6_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[1]_i_1__0_n_2 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[2]_i_1__0_n_2 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_2 ),
        .D(\pout[3]_i_2__2_n_2 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h2F)) 
    \q[31]_i_1__1 
       (.I0(m_axi_gmem0_WREADY),
        .I1(m_axi_gmem0_WVALID_INST_0_i_1_n_2),
        .I2(fifo_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \q[67]_i_1__2 
       (.I0(m_axi_gmem0_WREADY_0),
        .I1(rs_req_ready),
        .I2(req_fifo_valid),
        .O(s_ready_t_reg));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][0]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][10]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][11]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][12]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][13]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][14]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][15]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][16]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][17]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][18]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][19]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][1]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][20]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][21]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][22]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][23]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][24]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][25]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][26]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][27]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][28]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][29]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][2]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][30]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][31]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][32]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][33]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][34]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][35]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][36]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][3]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][4]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][5]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][6]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][7]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][8]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[15][9]_srl16_n_2 ),
        .Q(\q_reg[36]_0 [9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7F7FFFFF000000FF)) 
    \state[0]_i_2 
       (.I0(m_axi_gmem0_WREADY),
        .I1(fifo_valid),
        .I2(\q_reg[36]_0 [36]),
        .I3(Q[0]),
        .I4(\q_reg[2]_0 ),
        .I5(flying_req_reg),
        .O(m_axi_gmem0_WREADY_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    m_axi_gmem0_ARADDR,
    Q,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    m_axi_gmem0_ARREADY,
    icmp_ln65_reg_124,
    s_ready_t_reg_0,
    load_input_U0_m_axi_gmem0_RREADY,
    load_input_U0_m_axi_gmem0_ARVALID,
    in1,
    \data_p2_reg[95] ,
    load_p2);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]\state_reg[0] ;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]Q;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input m_axi_gmem0_ARREADY;
  input icmp_ln65_reg_124;
  input [0:0]s_ready_t_reg_0;
  input load_input_U0_m_axi_gmem0_RREADY;
  input load_input_U0_m_axi_gmem0_ARVALID;
  input [61:0]in1;
  input [31:0]\data_p2_reg[95] ;
  input load_p2;

  wire [32:0]D;
  wire [3:0]Q;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__2_n_8;
  wire align_len0_carry__2_n_9;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[15] ;
  wire \align_len_reg_n_2_[16] ;
  wire \align_len_reg_n_2_[17] ;
  wire \align_len_reg_n_2_[18] ;
  wire \align_len_reg_n_2_[19] ;
  wire \align_len_reg_n_2_[20] ;
  wire \align_len_reg_n_2_[21] ;
  wire \align_len_reg_n_2_[22] ;
  wire \align_len_reg_n_2_[23] ;
  wire \align_len_reg_n_2_[24] ;
  wire \align_len_reg_n_2_[25] ;
  wire \align_len_reg_n_2_[26] ;
  wire \align_len_reg_n_2_[27] ;
  wire \align_len_reg_n_2_[28] ;
  wire \align_len_reg_n_2_[29] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[30] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[3] ;
  wire \align_len_reg_n_2_[4] ;
  wire \align_len_reg_n_2_[5] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_5;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_2_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_7_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_3_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[17]_i_2_n_2 ;
  wire \end_addr_buf[17]_i_3_n_2 ;
  wire \end_addr_buf[17]_i_4_n_2 ;
  wire \end_addr_buf[17]_i_5_n_2 ;
  wire \end_addr_buf[17]_i_6_n_2 ;
  wire \end_addr_buf[17]_i_7_n_2 ;
  wire \end_addr_buf[17]_i_8_n_2 ;
  wire \end_addr_buf[17]_i_9_n_2 ;
  wire \end_addr_buf[25]_i_2_n_2 ;
  wire \end_addr_buf[25]_i_3_n_2 ;
  wire \end_addr_buf[25]_i_4_n_2 ;
  wire \end_addr_buf[25]_i_5_n_2 ;
  wire \end_addr_buf[25]_i_6_n_2 ;
  wire \end_addr_buf[25]_i_7_n_2 ;
  wire \end_addr_buf[25]_i_8_n_2 ;
  wire \end_addr_buf[25]_i_9_n_2 ;
  wire \end_addr_buf[33]_i_2_n_2 ;
  wire \end_addr_buf[33]_i_3_n_2 ;
  wire \end_addr_buf[33]_i_4_n_2 ;
  wire \end_addr_buf[33]_i_5_n_2 ;
  wire \end_addr_buf[33]_i_6_n_2 ;
  wire \end_addr_buf[33]_i_7_n_2 ;
  wire \end_addr_buf[9]_i_2_n_2 ;
  wire \end_addr_buf[9]_i_3_n_2 ;
  wire \end_addr_buf[9]_i_4_n_2 ;
  wire \end_addr_buf[9]_i_5_n_2 ;
  wire \end_addr_buf[9]_i_6_n_2 ;
  wire \end_addr_buf[9]_i_7_n_2 ;
  wire \end_addr_buf[9]_i_8_n_2 ;
  wire \end_addr_buf[9]_i_9_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_9 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_4 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_5 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_6 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_7 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_8 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_9 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [92:64]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_165;
  wire fifo_rreq_n_166;
  wire fifo_rreq_n_167;
  wire fifo_rreq_n_168;
  wire fifo_rreq_n_169;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_170;
  wire fifo_rreq_n_171;
  wire fifo_rreq_n_172;
  wire fifo_rreq_n_173;
  wire fifo_rreq_n_174;
  wire fifo_rreq_n_175;
  wire fifo_rreq_n_176;
  wire fifo_rreq_n_177;
  wire fifo_rreq_n_178;
  wire fifo_rreq_n_179;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_180;
  wire fifo_rreq_n_181;
  wire fifo_rreq_n_182;
  wire fifo_rreq_n_183;
  wire fifo_rreq_n_184;
  wire fifo_rreq_n_185;
  wire fifo_rreq_n_186;
  wire fifo_rreq_n_187;
  wire fifo_rreq_n_188;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_190;
  wire fifo_rreq_n_191;
  wire fifo_rreq_n_192;
  wire fifo_rreq_n_193;
  wire fifo_rreq_n_194;
  wire fifo_rreq_n_195;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_2;
  wire first_sect_carry__0_i_2__0_n_2;
  wire first_sect_carry__0_i_3__0_n_2;
  wire first_sect_carry__0_i_4__0_n_2;
  wire first_sect_carry__0_i_5__0_n_2;
  wire first_sect_carry__0_i_6__0_n_2;
  wire first_sect_carry__0_i_7__0_n_2;
  wire first_sect_carry__0_i_8__0_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry__1_i_1__0_n_2;
  wire first_sect_carry__1_i_2__0_n_2;
  wire first_sect_carry__1_n_9;
  wire first_sect_carry_i_1__0_n_2;
  wire first_sect_carry_i_2__0_n_2;
  wire first_sect_carry_i_3__0_n_2;
  wire first_sect_carry_i_4__0_n_2;
  wire first_sect_carry_i_5__0_n_2;
  wire first_sect_carry_i_6__0_n_2;
  wire first_sect_carry_i_7__0_n_2;
  wire first_sect_carry_i_8__0_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire icmp_ln65_reg_124;
  wire [61:0]in1;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_2;
  wire last_sect_carry__0_i_2__0_n_2;
  wire last_sect_carry__0_i_3__0_n_2;
  wire last_sect_carry__0_i_4__0_n_2;
  wire last_sect_carry__0_i_5__0_n_2;
  wire last_sect_carry__0_i_6__0_n_2;
  wire last_sect_carry__0_i_7__0_n_2;
  wire last_sect_carry__0_i_8__0_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry__1_n_9;
  wire last_sect_carry_i_1__0_n_2;
  wire last_sect_carry_i_2__0_n_2;
  wire last_sect_carry_i_3__0_n_2;
  wire last_sect_carry_i_4__0_n_2;
  wire last_sect_carry_i_5__0_n_2;
  wire last_sect_carry_i_6__0_n_2;
  wire last_sect_carry_i_7__0_n_2;
  wire last_sect_carry_i_8__0_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_input_U0_m_axi_gmem0_ARVALID;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire load_p2;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_22_in;
  wire [4:3]pout_reg;
  wire push;
  wire push_0;
  wire [61:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_2;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [95:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_8;
  wire sect_cnt0_carry__5_n_9;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[32] ;
  wire \start_addr_reg_n_2_[33] ;
  wire \start_addr_reg_n_2_[34] ;
  wire \start_addr_reg_n_2_[35] ;
  wire \start_addr_reg_n_2_[36] ;
  wire \start_addr_reg_n_2_[37] ;
  wire \start_addr_reg_n_2_[38] ;
  wire \start_addr_reg_n_2_[39] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[40] ;
  wire \start_addr_reg_n_2_[41] ;
  wire \start_addr_reg_n_2_[42] ;
  wire \start_addr_reg_n_2_[43] ;
  wire \start_addr_reg_n_2_[44] ;
  wire \start_addr_reg_n_2_[45] ;
  wire \start_addr_reg_n_2_[46] ;
  wire \start_addr_reg_n_2_[47] ;
  wire \start_addr_reg_n_2_[48] ;
  wire \start_addr_reg_n_2_[49] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[50] ;
  wire \start_addr_reg_n_2_[51] ;
  wire \start_addr_reg_n_2_[52] ;
  wire \start_addr_reg_n_2_[53] ;
  wire \start_addr_reg_n_2_[54] ;
  wire \start_addr_reg_n_2_[55] ;
  wire \start_addr_reg_n_2_[56] ;
  wire \start_addr_reg_n_2_[57] ;
  wire \start_addr_reg_n_2_[58] ;
  wire \start_addr_reg_n_2_[59] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[60] ;
  wire \start_addr_reg_n_2_[61] ;
  wire \start_addr_reg_n_2_[62] ;
  wire \start_addr_reg_n_2_[63] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [7:6]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6,align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9}),
        .DI({fifo_rreq_data[70:64],1'b0}),
        .O({align_len0[8:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_165,fifo_rreq_n_166,fifo_rreq_n_167,fifo_rreq_n_168,fifo_rreq_n_169,fifo_rreq_n_170,fifo_rreq_n_171,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__0
       (.CI(align_len0_carry_n_2),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6,align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9}),
        .DI(fifo_rreq_data[78:71]),
        .O(align_len0[16:9]),
        .S({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__1
       (.CI(align_len0_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__1_n_2,align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6,align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9}),
        .DI(fifo_rreq_data[86:79]),
        .O(align_len0[24:17]),
        .S({fifo_rreq_n_172,fifo_rreq_n_173,fifo_rreq_n_174,fifo_rreq_n_175,fifo_rreq_n_176,fifo_rreq_n_177,fifo_rreq_n_178,fifo_rreq_n_179}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__2
       (.CI(align_len0_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_align_len0_carry__2_CO_UNCONNECTED[7:6],align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6,align_len0_carry__2_n_7,align_len0_carry__2_n_8,align_len0_carry__2_n_9}),
        .DI({1'b0,1'b0,fifo_rreq_data[92:87]}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[7],align_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_180,fifo_rreq_n_181,fifo_rreq_n_182,fifo_rreq_n_183,fifo_rreq_n_184,fifo_rreq_n_185,fifo_rreq_n_186}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_5),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .next_beat(next_beat),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_5),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_2),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[10] ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[11] ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[12] ),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[13] ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[14] ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[15] ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[16] ),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[17] ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[18] ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[19] ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[20] ),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[21] ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[22] ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[23] ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[24] ),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[25] ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[26] ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[27] ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[28] ),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[29] ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[2] ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[30] ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(data1[31]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[31] ),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(data1[32]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[32] ),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(data1[33]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[33] ),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(data1[34]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[34] ),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(data1[35]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[35] ),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(data1[36]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[36] ),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(data1[37]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[37] ),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(data1[38]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[38] ),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(data1[39]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[39] ),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[3] ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(data1[40]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[40] ),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(data1[41]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[41] ),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(data1[42]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[42] ),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(data1[43]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[43] ),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(data1[44]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[44] ),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(data1[45]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[45] ),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(data1[46]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[46] ),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(data1[47]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[47] ),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(data1[48]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[48] ),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(data1[49]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[49] ),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[4] ),
        .O(araddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(data1[50]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[50] ),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(data1[51]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[51] ),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(data1[52]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[52] ),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(data1[53]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[53] ),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(data1[54]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[54] ),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(data1[55]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[55] ),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(data1[56]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[56] ),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(data1[57]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[57] ),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(data1[58]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[58] ),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(data1[59]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[59] ),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[5] ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(data1[60]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[60] ),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(data1[61]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[61] ),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(data1[62]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[62] ),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(data1[63]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[63] ),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.araddr_buf[63]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [4]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [3]),
        .O(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[6] ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[7] ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[8] ),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[8]_i_7 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\could_multi_bursts.araddr_buf[63]_i_4_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[9] ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem0_ARADDR[14:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem0_ARADDR[22:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem0_ARADDR[30:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem0_ARADDR[38:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem0_ARADDR[46:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem0_ARADDR[54:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[63]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_CO_UNCONNECTED [7:6],\could_multi_bursts.araddr_buf_reg[63]_i_3_n_4 ,\could_multi_bursts.araddr_buf_reg[63]_i_3_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_3_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_3_n_7 ,\could_multi_bursts.araddr_buf_reg[63]_i_3_n_8 ,\could_multi_bursts.araddr_buf_reg[63]_i_3_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_3_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem0_ARADDR[61:55]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_9 }),
        .DI({m_axi_gmem0_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6_n_2 ,\could_multi_bursts.araddr_buf[8]_i_7_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.loop_cnt_reg [4]),
        .I2(\sect_len_buf_reg_n_2_[4] ),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(fifo_rreq_n_57),
        .I5(fifo_rreq_n_58),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_2 ));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_23),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_24),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_25),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_26),
        .D(fifo_rctl_n_27),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_5));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[17] ),
        .O(\end_addr_buf[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[16] ),
        .O(\end_addr_buf[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[15] ),
        .O(\end_addr_buf[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(\end_addr_buf[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_6 
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(\end_addr_buf[17]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_7 
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(\end_addr_buf[17]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_8 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(\end_addr_buf[17]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_9 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(\end_addr_buf[17]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[25] ),
        .O(\end_addr_buf[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[24] ),
        .O(\end_addr_buf[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[23] ),
        .O(\end_addr_buf[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[22] ),
        .O(\end_addr_buf[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_6 
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[21] ),
        .O(\end_addr_buf[25]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_7 
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[20] ),
        .O(\end_addr_buf[25]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_8 
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[19] ),
        .O(\end_addr_buf[25]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_9 
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[18] ),
        .O(\end_addr_buf[25]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(\end_addr_buf[33]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[30] ),
        .O(\end_addr_buf[33]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_4 
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[29] ),
        .O(\end_addr_buf[33]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_5 
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[28] ),
        .O(\end_addr_buf[33]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_6 
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[27] ),
        .O(\end_addr_buf[33]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_7 
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[26] ),
        .O(\end_addr_buf[33]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(\end_addr_buf[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(\end_addr_buf[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(\end_addr_buf[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(\end_addr_buf[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_6 
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[5] ),
        .O(\end_addr_buf[9]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_7 
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[4] ),
        .O(\end_addr_buf[9]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_8 
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[3] ),
        .O(\end_addr_buf[9]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_9 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[9]_i_9_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_2 ,\end_addr_buf_reg[17]_i_1__0_n_3 ,\end_addr_buf_reg[17]_i_1__0_n_4 ,\end_addr_buf_reg[17]_i_1__0_n_5 ,\end_addr_buf_reg[17]_i_1__0_n_6 ,\end_addr_buf_reg[17]_i_1__0_n_7 ,\end_addr_buf_reg[17]_i_1__0_n_8 ,\end_addr_buf_reg[17]_i_1__0_n_9 }),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[17:10]),
        .S({\end_addr_buf[17]_i_2_n_2 ,\end_addr_buf[17]_i_3_n_2 ,\end_addr_buf[17]_i_4_n_2 ,\end_addr_buf[17]_i_5_n_2 ,\end_addr_buf[17]_i_6_n_2 ,\end_addr_buf[17]_i_7_n_2 ,\end_addr_buf[17]_i_8_n_2 ,\end_addr_buf[17]_i_9_n_2 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_2 ,\end_addr_buf_reg[25]_i_1__0_n_3 ,\end_addr_buf_reg[25]_i_1__0_n_4 ,\end_addr_buf_reg[25]_i_1__0_n_5 ,\end_addr_buf_reg[25]_i_1__0_n_6 ,\end_addr_buf_reg[25]_i_1__0_n_7 ,\end_addr_buf_reg[25]_i_1__0_n_8 ,\end_addr_buf_reg[25]_i_1__0_n_9 }),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[25:18]),
        .S({\end_addr_buf[25]_i_2_n_2 ,\end_addr_buf[25]_i_3_n_2 ,\end_addr_buf[25]_i_4_n_2 ,\end_addr_buf[25]_i_5_n_2 ,\end_addr_buf[25]_i_6_n_2 ,\end_addr_buf[25]_i_7_n_2 ,\end_addr_buf[25]_i_8_n_2 ,\end_addr_buf[25]_i_9_n_2 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_2 ,\end_addr_buf_reg[33]_i_1__0_n_3 ,\end_addr_buf_reg[33]_i_1__0_n_4 ,\end_addr_buf_reg[33]_i_1__0_n_5 ,\end_addr_buf_reg[33]_i_1__0_n_6 ,\end_addr_buf_reg[33]_i_1__0_n_7 ,\end_addr_buf_reg[33]_i_1__0_n_8 ,\end_addr_buf_reg[33]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[33:26]),
        .S({\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\end_addr_buf[33]_i_2_n_2 ,\end_addr_buf[33]_i_3_n_2 ,\end_addr_buf[33]_i_4_n_2 ,\end_addr_buf[33]_i_5_n_2 ,\end_addr_buf[33]_i_6_n_2 ,\end_addr_buf[33]_i_7_n_2 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_2 ,\end_addr_buf_reg[41]_i_1__0_n_3 ,\end_addr_buf_reg[41]_i_1__0_n_4 ,\end_addr_buf_reg[41]_i_1__0_n_5 ,\end_addr_buf_reg[41]_i_1__0_n_6 ,\end_addr_buf_reg[41]_i_1__0_n_7 ,\end_addr_buf_reg[41]_i_1__0_n_8 ,\end_addr_buf_reg[41]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:34]),
        .S({\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_2 ,\end_addr_buf_reg[49]_i_1__0_n_3 ,\end_addr_buf_reg[49]_i_1__0_n_4 ,\end_addr_buf_reg[49]_i_1__0_n_5 ,\end_addr_buf_reg[49]_i_1__0_n_6 ,\end_addr_buf_reg[49]_i_1__0_n_7 ,\end_addr_buf_reg[49]_i_1__0_n_8 ,\end_addr_buf_reg[49]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:42]),
        .S({\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_2 ,\end_addr_buf_reg[57]_i_1__0_n_3 ,\end_addr_buf_reg[57]_i_1__0_n_4 ,\end_addr_buf_reg[57]_i_1__0_n_5 ,\end_addr_buf_reg[57]_i_1__0_n_6 ,\end_addr_buf_reg[57]_i_1__0_n_7 ,\end_addr_buf_reg[57]_i_1__0_n_8 ,\end_addr_buf_reg[57]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:50]),
        .S({\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [7:5],\end_addr_buf_reg[63]_i_1__0_n_5 ,\end_addr_buf_reg[63]_i_1__0_n_6 ,\end_addr_buf_reg[63]_i_1__0_n_7 ,\end_addr_buf_reg[63]_i_1__0_n_8 ,\end_addr_buf_reg[63]_i_1__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [7:6],end_addr[63:58]}),
        .S({1'b0,1'b0,\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[9]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_2 ,\end_addr_buf_reg[9]_i_1__0_n_3 ,\end_addr_buf_reg[9]_i_1__0_n_4 ,\end_addr_buf_reg[9]_i_1__0_n_5 ,\end_addr_buf_reg[9]_i_1__0_n_6 ,\end_addr_buf_reg[9]_i_1__0_n_7 ,\end_addr_buf_reg[9]_i_1__0_n_8 ,\end_addr_buf_reg[9]_i_1__0_n_9 }),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O(end_addr[9:2]),
        .S({\end_addr_buf[9]_i_2_n_2 ,\end_addr_buf[9]_i_3_n_2 ,\end_addr_buf[9]_i_4_n_2 ,\end_addr_buf[9]_i_5_n_2 ,\end_addr_buf[9]_i_6_n_2 ,\end_addr_buf[9]_i_7_n_2 ,\end_addr_buf[9]_i_8_n_2 ,\end_addr_buf[9]_i_9_n_2 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized1_10 fifo_rctl
       (.CO(first_sect),
        .E(p_22_in),
        .Q(data_pack),
        .SR(fifo_rctl_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_6),
        .\beat_len_buf_reg[0] (fifo_rctl_n_13),
        .\beat_len_buf_reg[1] (fifo_rctl_n_14),
        .\beat_len_buf_reg[2] (fifo_rctl_n_15),
        .\beat_len_buf_reg[3] (fifo_rctl_n_16),
        .\beat_len_buf_reg[4] (fifo_rctl_n_17),
        .\beat_len_buf_reg[5] (fifo_rctl_n_18),
        .\beat_len_buf_reg[6] (fifo_rctl_n_19),
        .beat_valid(beat_valid),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_4),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_12),
        .\could_multi_bursts.sect_handling_reg_1 (fifo_rctl_n_23),
        .\could_multi_bursts.sect_handling_reg_2 (fifo_rctl_n_24),
        .\could_multi_bursts.sect_handling_reg_3 (fifo_rctl_n_25),
        .\could_multi_bursts.sect_handling_reg_4 (fifo_rctl_n_26),
        .\could_multi_bursts.sect_handling_reg_5 (fifo_rctl_n_27),
        .\could_multi_bursts.sect_handling_reg_6 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\could_multi_bursts.sect_handling_reg_7 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.sect_handling_reg_8 (\could_multi_bursts.arlen_buf[3]_i_3_n_2 ),
        .empty_n_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\end_addr_buf_reg[10] (fifo_rctl_n_21),
        .\end_addr_buf_reg[11] (fifo_rctl_n_22),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_beat(next_beat),
        .next_rreq(next_rreq),
        .push(push),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_8),
        .rreq_handling_reg_0(fifo_rctl_n_9),
        .rreq_handling_reg_1(fifo_rctl_n_10),
        .rreq_handling_reg_2(fifo_rctl_n_11),
        .rreq_handling_reg_3(rreq_handling_reg_n_2),
        .rreq_handling_reg_4(readRequestFIFONotEmptyReg_reg_n_2),
        .rreq_handling_reg_5(last_sect),
        .rreq_handling_reg_6(fifo_rreq_n_58),
        .rreq_handling_reg_7(fifo_rreq_n_57),
        .rreq_handling_reg_8(fifo_rreq_n_59),
        .\sect_len_buf_reg[9] (beat_len_buf),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_2_[11] ,\end_addr_buf_reg_n_2_[10] ,\end_addr_buf_reg_n_2_[9] ,\end_addr_buf_reg_n_2_[8] ,\end_addr_buf_reg_n_2_[7] ,\end_addr_buf_reg_n_2_[6] ,\end_addr_buf_reg_n_2_[5] ,\end_addr_buf_reg_n_2_[4] ,\end_addr_buf_reg_n_2_[3] ,\end_addr_buf_reg_n_2_[2] }),
        .\sect_len_buf_reg[9]_1 ({\start_addr_buf_reg_n_2_[11] ,\start_addr_buf_reg_n_2_[10] ,\start_addr_buf_reg_n_2_[9] ,\start_addr_buf_reg_n_2_[8] ,\start_addr_buf_reg_n_2_[7] ,\start_addr_buf_reg_n_2_[6] ,\start_addr_buf_reg_n_2_[5] ,\start_addr_buf_reg_n_2_[4] ,\start_addr_buf_reg_n_2_[3] ,\start_addr_buf_reg_n_2_[2] }),
        .\start_addr_buf_reg[9] (fifo_rctl_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized0_11 fifo_rreq
       (.A(fifo_rreq_n_65),
        .D({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55}),
        .DI({pout_reg,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .E(align_len),
        .Q({\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] ,\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] ,\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] ,\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] ,\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .S({fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_rreq_n_59),
        .\could_multi_bursts.loop_cnt_reg[1] (fifo_rreq_n_58),
        .\could_multi_bursts.loop_cnt_reg[5] (fifo_rreq_n_57),
        .data_vld_reg_0(rreq_handling_reg_n_2),
        .data_vld_reg_1(last_sect),
        .data_vld_reg_2(fifo_rctl_n_4),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_187,fifo_rreq_n_188}),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__1({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .last_sect_carry__1_0(p_0_in0_in[51:48]),
        .\mem_reg[68][95]_srl32__0_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\pout_reg[0]_rep__0_0 (rs2f_rreq_valid),
        .\pout_reg[5]_0 ({fifo_rreq_n_190,fifo_rreq_n_191,fifo_rreq_n_192,fifo_rreq_n_193,fifo_rreq_n_194,fifo_rreq_n_195}),
        .\pout_reg[6]_0 ({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .push(push_0),
        .\q_reg[70]_0 ({fifo_rreq_n_165,fifo_rreq_n_166,fifo_rreq_n_167,fifo_rreq_n_168,fifo_rreq_n_169,fifo_rreq_n_170,fifo_rreq_n_171}),
        .\q_reg[86]_0 ({fifo_rreq_n_172,fifo_rreq_n_173,fifo_rreq_n_174,fifo_rreq_n_175,fifo_rreq_n_176,fifo_rreq_n_177,fifo_rreq_n_178,fifo_rreq_n_179}),
        .\q_reg[92]_0 ({fifo_rreq_data,q}),
        .\q_reg[93]_0 ({fifo_rreq_n_180,fifo_rreq_n_181,fifo_rreq_n_182,fifo_rreq_n_183,fifo_rreq_n_184,fifo_rreq_n_185,fifo_rreq_n_186}),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (readRequestFIFONotEmptyReg_reg_n_2),
        .\sect_cnt_reg[0]_0 (fifo_rctl_n_11));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__0_n_2,first_sect_carry_i_2__0_n_2,first_sect_carry_i_3__0_n_2,first_sect_carry_i_4__0_n_2,first_sect_carry_i_5__0_n_2,first_sect_carry_i_6__0_n_2,first_sect_carry_i_7__0_n_2,first_sect_carry_i_8__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__0_n_2,first_sect_carry__0_i_2__0_n_2,first_sect_carry__0_i_3__0_n_2,first_sect_carry__0_i_4__0_n_2,first_sect_carry__0_i_5__0_n_2,first_sect_carry__0_i_6__0_n_2,first_sect_carry__0_i_7__0_n_2,first_sect_carry__0_i_8__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in[47]),
        .I1(\sect_cnt_reg_n_2_[47] ),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in[45]),
        .I4(\sect_cnt_reg_n_2_[46] ),
        .I5(p_0_in[46]),
        .O(first_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in[44]),
        .I1(\sect_cnt_reg_n_2_[44] ),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .I3(p_0_in[43]),
        .I4(\sect_cnt_reg_n_2_[42] ),
        .I5(p_0_in[42]),
        .O(first_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_2_[39] ),
        .I1(p_0_in[39]),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .I3(p_0_in[40]),
        .I4(p_0_in[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_2_[36] ),
        .I1(p_0_in[36]),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .I3(p_0_in[37]),
        .I4(p_0_in[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__0_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__0
       (.I0(p_0_in[35]),
        .I1(\sect_cnt_reg_n_2_[35] ),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in[33]),
        .I4(\sect_cnt_reg_n_2_[34] ),
        .I5(p_0_in[34]),
        .O(first_sect_carry__0_i_5__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__0
       (.I0(\sect_cnt_reg_n_2_[30] ),
        .I1(p_0_in[30]),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .I3(p_0_in[31]),
        .I4(p_0_in[32]),
        .I5(\sect_cnt_reg_n_2_[32] ),
        .O(first_sect_carry__0_i_6__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__0
       (.I0(p_0_in[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in[27]),
        .I4(\sect_cnt_reg_n_2_[28] ),
        .I5(p_0_in[28]),
        .O(first_sect_carry__0_i_7__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__0
       (.I0(p_0_in[26]),
        .I1(\sect_cnt_reg_n_2_[26] ),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in[24]),
        .I4(\sect_cnt_reg_n_2_[25] ),
        .I5(p_0_in[25]),
        .O(first_sect_carry__0_i_8__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__0_n_2,first_sect_carry__1_i_2__0_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__1_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_2_[49] ),
        .I1(p_0_in[49]),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .I3(p_0_in[50]),
        .I4(p_0_in[48]),
        .I5(\sect_cnt_reg_n_2_[48] ),
        .O(first_sect_carry__1_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in[21]),
        .I4(\sect_cnt_reg_n_2_[22] ),
        .I5(p_0_in[22]),
        .O(first_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(p_0_in[18]),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .I3(p_0_in[19]),
        .I4(p_0_in[20]),
        .I5(\sect_cnt_reg_n_2_[20] ),
        .O(first_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_2_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .I3(p_0_in[17]),
        .I4(p_0_in[15]),
        .I5(\sect_cnt_reg_n_2_[15] ),
        .O(first_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_2_[13] ),
        .I5(p_0_in[13]),
        .O(first_sect_carry_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__0
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(p_0_in[9]),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .I3(p_0_in[10]),
        .I4(p_0_in[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_5__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__0
       (.I0(\sect_cnt_reg_n_2_[6] ),
        .I1(p_0_in[6]),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .I3(p_0_in[7]),
        .I4(p_0_in[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_6__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__0
       (.I0(\sect_cnt_reg_n_2_[3] ),
        .I1(p_0_in[3]),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .I3(p_0_in[4]),
        .I4(p_0_in[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_7__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_2_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_8__0_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__0_n_2,last_sect_carry_i_2__0_n_2,last_sect_carry_i_3__0_n_2,last_sect_carry_i_4__0_n_2,last_sect_carry_i_5__0_n_2,last_sect_carry_i_6__0_n_2,last_sect_carry_i_7__0_n_2,last_sect_carry_i_8__0_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__0_n_2,last_sect_carry__0_i_2__0_n_2,last_sect_carry__0_i_3__0_n_2,last_sect_carry__0_i_4__0_n_2,last_sect_carry__0_i_5__0_n_2,last_sect_carry__0_i_6__0_n_2,last_sect_carry__0_i_7__0_n_2,last_sect_carry__0_i_8__0_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_2_[47] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_2_[45] ),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_2_[46] ),
        .O(last_sect_carry__0_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_2_[44] ),
        .I2(p_0_in0_in[42]),
        .I3(\sect_cnt_reg_n_2_[42] ),
        .I4(p_0_in0_in[43]),
        .I5(\sect_cnt_reg_n_2_[43] ),
        .O(last_sect_carry__0_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(p_0_in0_in[39]),
        .I1(\sect_cnt_reg_n_2_[39] ),
        .I2(p_0_in0_in[41]),
        .I3(\sect_cnt_reg_n_2_[41] ),
        .I4(\sect_cnt_reg_n_2_[40] ),
        .I5(p_0_in0_in[40]),
        .O(last_sect_carry__0_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[37]),
        .I1(\sect_cnt_reg_n_2_[37] ),
        .I2(p_0_in0_in[38]),
        .I3(\sect_cnt_reg_n_2_[38] ),
        .I4(\sect_cnt_reg_n_2_[36] ),
        .I5(p_0_in0_in[36]),
        .O(last_sect_carry__0_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__0
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_2_[35] ),
        .I2(p_0_in0_in[34]),
        .I3(\sect_cnt_reg_n_2_[34] ),
        .I4(p_0_in0_in[33]),
        .I5(\sect_cnt_reg_n_2_[33] ),
        .O(last_sect_carry__0_i_5__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__0
       (.I0(p_0_in0_in[30]),
        .I1(\sect_cnt_reg_n_2_[30] ),
        .I2(p_0_in0_in[32]),
        .I3(\sect_cnt_reg_n_2_[32] ),
        .I4(\sect_cnt_reg_n_2_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__0_i_6__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_2_[27] ),
        .I4(p_0_in0_in[28]),
        .I5(\sect_cnt_reg_n_2_[28] ),
        .O(last_sect_carry__0_i_7__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__0
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_2_[26] ),
        .I2(p_0_in0_in[24]),
        .I3(\sect_cnt_reg_n_2_[24] ),
        .I4(p_0_in0_in[25]),
        .I5(\sect_cnt_reg_n_2_[25] ),
        .O(last_sect_carry__0_i_8__0_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_rreq_n_187,fifo_rreq_n_188}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(p_0_in0_in[21]),
        .I3(\sect_cnt_reg_n_2_[21] ),
        .I4(p_0_in0_in[22]),
        .I5(\sect_cnt_reg_n_2_[22] ),
        .O(last_sect_carry_i_1__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(p_0_in0_in[19]),
        .I1(\sect_cnt_reg_n_2_[19] ),
        .I2(p_0_in0_in[20]),
        .I3(\sect_cnt_reg_n_2_[20] ),
        .I4(\sect_cnt_reg_n_2_[18] ),
        .I5(p_0_in0_in[18]),
        .O(last_sect_carry_i_2__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(p_0_in0_in[15]),
        .I1(\sect_cnt_reg_n_2_[15] ),
        .I2(p_0_in0_in[16]),
        .I3(\sect_cnt_reg_n_2_[16] ),
        .I4(\sect_cnt_reg_n_2_[17] ),
        .I5(p_0_in0_in[17]),
        .O(last_sect_carry_i_3__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_2_[12] ),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_2_[13] ),
        .O(last_sect_carry_i_4__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__0
       (.I0(p_0_in0_in[10]),
        .I1(\sect_cnt_reg_n_2_[10] ),
        .I2(p_0_in0_in[11]),
        .I3(\sect_cnt_reg_n_2_[11] ),
        .I4(\sect_cnt_reg_n_2_[9] ),
        .I5(p_0_in0_in[9]),
        .O(last_sect_carry_i_5__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__0
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_2_[7] ),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_2_[8] ),
        .I4(\sect_cnt_reg_n_2_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_6__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__0
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_2_[4] ),
        .I2(p_0_in0_in[5]),
        .I3(\sect_cnt_reg_n_2_[5] ),
        .I4(\sect_cnt_reg_n_2_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_7__0_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(p_0_in0_in[1]),
        .I3(\sect_cnt_reg_n_2_[1] ),
        .I4(p_0_in0_in[0]),
        .I5(\sect_cnt_reg_n_2_[0] ),
        .O(last_sect_carry_i_8__0_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(fifo_rreq_n_65),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,pout_reg,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .S({1'b0,1'b0,fifo_rreq_n_190,fifo_rreq_n_191,fifo_rreq_n_192,fifo_rreq_n_193,fifo_rreq_n_194,fifo_rreq_n_195}));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(rreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.Q({\bus_equal_gen.data_buf_reg_n_2_[31] ,\bus_equal_gen.data_buf_reg_n_2_[30] ,\bus_equal_gen.data_buf_reg_n_2_[29] ,\bus_equal_gen.data_buf_reg_n_2_[28] ,\bus_equal_gen.data_buf_reg_n_2_[27] ,\bus_equal_gen.data_buf_reg_n_2_[26] ,\bus_equal_gen.data_buf_reg_n_2_[25] ,\bus_equal_gen.data_buf_reg_n_2_[24] ,\bus_equal_gen.data_buf_reg_n_2_[23] ,\bus_equal_gen.data_buf_reg_n_2_[22] ,\bus_equal_gen.data_buf_reg_n_2_[21] ,\bus_equal_gen.data_buf_reg_n_2_[20] ,\bus_equal_gen.data_buf_reg_n_2_[19] ,\bus_equal_gen.data_buf_reg_n_2_[18] ,\bus_equal_gen.data_buf_reg_n_2_[17] ,\bus_equal_gen.data_buf_reg_n_2_[16] ,\bus_equal_gen.data_buf_reg_n_2_[15] ,\bus_equal_gen.data_buf_reg_n_2_[14] ,\bus_equal_gen.data_buf_reg_n_2_[13] ,\bus_equal_gen.data_buf_reg_n_2_[12] ,\bus_equal_gen.data_buf_reg_n_2_[11] ,\bus_equal_gen.data_buf_reg_n_2_[10] ,\bus_equal_gen.data_buf_reg_n_2_[9] ,\bus_equal_gen.data_buf_reg_n_2_[8] ,\bus_equal_gen.data_buf_reg_n_2_[7] ,\bus_equal_gen.data_buf_reg_n_2_[6] ,\bus_equal_gen.data_buf_reg_n_2_[5] ,\bus_equal_gen.data_buf_reg_n_2_[4] ,\bus_equal_gen.data_buf_reg_n_2_[3] ,\bus_equal_gen.data_buf_reg_n_2_[2] ,\bus_equal_gen.data_buf_reg_n_2_[1] ,\bus_equal_gen.data_buf_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .load_input_U0_m_axi_gmem0_RREADY(load_input_U0_m_axi_gmem0_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice_12 rs_rreq
       (.Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[95]_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .icmp_ln65_reg_124(icmp_ln65_reg_124),
        .in1(in1),
        .load_input_U0_m_axi_gmem0_ARVALID(load_input_U0_m_axi_gmem0_ARVALID),
        .load_p2(load_p2),
        .push(push_0),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_6));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_2_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] ,\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] ,\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] ,\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] ,\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] ,\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] ,\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_8,sect_cnt0_carry__5_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_8),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_13),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_21),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_12),
        .D(fifo_rctl_n_22),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(p_0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(p_0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(p_0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(p_0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(p_0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(p_0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(p_0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(p_0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(p_0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(p_0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(p_0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(p_0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(p_0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(p_0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(p_0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(p_0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(p_0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(p_0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[32] ),
        .Q(p_0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[33] ),
        .Q(p_0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[34] ),
        .Q(p_0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[35] ),
        .Q(p_0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[36] ),
        .Q(p_0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[37] ),
        .Q(p_0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[38] ),
        .Q(p_0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[39] ),
        .Q(p_0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[40] ),
        .Q(p_0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[41] ),
        .Q(p_0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[42] ),
        .Q(p_0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[43] ),
        .Q(p_0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[44] ),
        .Q(p_0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[45] ),
        .Q(p_0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[46] ),
        .Q(p_0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[47] ),
        .Q(p_0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[48] ),
        .Q(p_0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[49] ),
        .Q(p_0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[50] ),
        .Q(p_0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[51] ),
        .Q(p_0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[52] ),
        .Q(p_0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[53] ),
        .Q(p_0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[54] ),
        .Q(p_0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[55] ),
        .Q(p_0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[56] ),
        .Q(p_0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[57] ),
        .Q(p_0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[58] ),
        .Q(p_0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[59] ),
        .Q(p_0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[60] ),
        .Q(p_0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[61] ),
        .Q(p_0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[62] ),
        .Q(p_0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[63] ),
        .Q(p_0_in[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[29]),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[30]),
        .Q(\start_addr_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[31]),
        .Q(\start_addr_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[32]),
        .Q(\start_addr_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[33]),
        .Q(\start_addr_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[34]),
        .Q(\start_addr_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[35]),
        .Q(\start_addr_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[36]),
        .Q(\start_addr_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[37]),
        .Q(\start_addr_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[38]),
        .Q(\start_addr_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[39]),
        .Q(\start_addr_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[40]),
        .Q(\start_addr_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[41]),
        .Q(\start_addr_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[42]),
        .Q(\start_addr_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[43]),
        .Q(\start_addr_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[44]),
        .Q(\start_addr_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[45]),
        .Q(\start_addr_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[46]),
        .Q(\start_addr_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[47]),
        .Q(\start_addr_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[48]),
        .Q(\start_addr_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[49]),
        .Q(\start_addr_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[50]),
        .Q(\start_addr_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[51]),
        .Q(\start_addr_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[52]),
        .Q(\start_addr_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[53]),
        .Q(\start_addr_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[54]),
        .Q(\start_addr_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[55]),
        .Q(\start_addr_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[56]),
        .Q(\start_addr_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[57]),
        .Q(\start_addr_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[58]),
        .Q(\start_addr_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[59]),
        .Q(\start_addr_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[60]),
        .Q(\start_addr_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[61]),
        .Q(\start_addr_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    push,
    Q,
    s_ready_t_reg_1,
    \data_p1_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_wreq_ack,
    s_ready_t_reg_2,
    \data_p2_reg[61]_0 ,
    \data_p2_reg[95]_0 ,
    store_result_U0_m_axi_gmem0_AWVALID);
  output s_ready_t_reg_0;
  output push;
  output [0:0]Q;
  output s_ready_t_reg_1;
  output [93:0]\data_p1_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_wreq_ack;
  input [0:0]s_ready_t_reg_2;
  input [61:0]\data_p2_reg[61]_0 ;
  input [31:0]\data_p2_reg[95]_0 ;
  input store_result_U0_m_axi_gmem0_AWVALID;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_2 ;
  wire \data_p1[10]_i_1_n_2 ;
  wire \data_p1[11]_i_1_n_2 ;
  wire \data_p1[12]_i_1_n_2 ;
  wire \data_p1[13]_i_1_n_2 ;
  wire \data_p1[14]_i_1_n_2 ;
  wire \data_p1[15]_i_1_n_2 ;
  wire \data_p1[16]_i_1_n_2 ;
  wire \data_p1[17]_i_1_n_2 ;
  wire \data_p1[18]_i_1_n_2 ;
  wire \data_p1[19]_i_1_n_2 ;
  wire \data_p1[1]_i_1_n_2 ;
  wire \data_p1[20]_i_1_n_2 ;
  wire \data_p1[21]_i_1_n_2 ;
  wire \data_p1[22]_i_1_n_2 ;
  wire \data_p1[23]_i_1_n_2 ;
  wire \data_p1[24]_i_1_n_2 ;
  wire \data_p1[25]_i_1_n_2 ;
  wire \data_p1[26]_i_1_n_2 ;
  wire \data_p1[27]_i_1_n_2 ;
  wire \data_p1[28]_i_1_n_2 ;
  wire \data_p1[29]_i_1_n_2 ;
  wire \data_p1[2]_i_1_n_2 ;
  wire \data_p1[30]_i_1_n_2 ;
  wire \data_p1[31]_i_1_n_2 ;
  wire \data_p1[32]_i_1_n_2 ;
  wire \data_p1[33]_i_1_n_2 ;
  wire \data_p1[34]_i_1_n_2 ;
  wire \data_p1[35]_i_1_n_2 ;
  wire \data_p1[36]_i_1_n_2 ;
  wire \data_p1[37]_i_1_n_2 ;
  wire \data_p1[38]_i_1_n_2 ;
  wire \data_p1[39]_i_1_n_2 ;
  wire \data_p1[3]_i_1_n_2 ;
  wire \data_p1[40]_i_1_n_2 ;
  wire \data_p1[41]_i_1_n_2 ;
  wire \data_p1[42]_i_1_n_2 ;
  wire \data_p1[43]_i_1_n_2 ;
  wire \data_p1[44]_i_1_n_2 ;
  wire \data_p1[45]_i_1_n_2 ;
  wire \data_p1[46]_i_1_n_2 ;
  wire \data_p1[47]_i_1_n_2 ;
  wire \data_p1[48]_i_1_n_2 ;
  wire \data_p1[49]_i_1_n_2 ;
  wire \data_p1[4]_i_1_n_2 ;
  wire \data_p1[50]_i_1_n_2 ;
  wire \data_p1[51]_i_1_n_2 ;
  wire \data_p1[52]_i_1_n_2 ;
  wire \data_p1[53]_i_1_n_2 ;
  wire \data_p1[54]_i_1_n_2 ;
  wire \data_p1[55]_i_1_n_2 ;
  wire \data_p1[56]_i_1_n_2 ;
  wire \data_p1[57]_i_1_n_2 ;
  wire \data_p1[58]_i_1_n_2 ;
  wire \data_p1[59]_i_1_n_2 ;
  wire \data_p1[5]_i_1_n_2 ;
  wire \data_p1[60]_i_1_n_2 ;
  wire \data_p1[61]_i_1_n_2 ;
  wire \data_p1[64]_i_1_n_2 ;
  wire \data_p1[65]_i_1_n_2 ;
  wire \data_p1[66]_i_1_n_2 ;
  wire \data_p1[67]_i_1_n_2 ;
  wire \data_p1[68]_i_1_n_2 ;
  wire \data_p1[69]_i_1_n_2 ;
  wire \data_p1[6]_i_1_n_2 ;
  wire \data_p1[70]_i_1_n_2 ;
  wire \data_p1[71]_i_1_n_2 ;
  wire \data_p1[72]_i_1_n_2 ;
  wire \data_p1[73]_i_1_n_2 ;
  wire \data_p1[74]_i_1_n_2 ;
  wire \data_p1[75]_i_1_n_2 ;
  wire \data_p1[76]_i_1_n_2 ;
  wire \data_p1[77]_i_1_n_2 ;
  wire \data_p1[78]_i_1_n_2 ;
  wire \data_p1[79]_i_1_n_2 ;
  wire \data_p1[7]_i_1_n_2 ;
  wire \data_p1[80]_i_1_n_2 ;
  wire \data_p1[81]_i_1_n_2 ;
  wire \data_p1[82]_i_1_n_2 ;
  wire \data_p1[83]_i_1_n_2 ;
  wire \data_p1[84]_i_1_n_2 ;
  wire \data_p1[85]_i_1_n_2 ;
  wire \data_p1[86]_i_1_n_2 ;
  wire \data_p1[87]_i_1_n_2 ;
  wire \data_p1[88]_i_1_n_2 ;
  wire \data_p1[89]_i_1_n_2 ;
  wire \data_p1[8]_i_1_n_2 ;
  wire \data_p1[90]_i_1_n_2 ;
  wire \data_p1[91]_i_1_n_2 ;
  wire \data_p1[92]_i_1_n_2 ;
  wire \data_p1[93]_i_1_n_2 ;
  wire \data_p1[94]_i_1_n_2 ;
  wire \data_p1[95]_i_2_n_2 ;
  wire \data_p1[9]_i_1_n_2 ;
  wire [93:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire [31:0]\data_p2_reg[95]_0 ;
  wire load_p1;
  wire [1:0]next__0;
  wire push;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_2;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_2 ;
  wire \state[1]_i_1_n_2 ;
  wire [1:0]state__0;
  wire store_result_U0_m_axi_gmem0_AWVALID;

  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h000040AA)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_2),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h40EA1540)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_2),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[1]_i_16__1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2),
        .O(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [0]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [10]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[10]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [11]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[11]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [12]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[12]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [13]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[13]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [14]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[14]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [15]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[15]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [16]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[16]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [17]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[17]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [18]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[18]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [19]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[19]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [1]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[1]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [20]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[20]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [21]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[21]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [22]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[22]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [23]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[23]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [24]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[24]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [25]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[25]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [26]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[26]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [27]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[27]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [28]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[28]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [29]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[29]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [2]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[2]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [30]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[30]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [31]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[31]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [32]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[32]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [33]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[33]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [34]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[34]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [35]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[35]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [36]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[36]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [37]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[37]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [38]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[38]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [39]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[39]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [3]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[3]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [40]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[40]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [41]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[41]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [42]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[42]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [43]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[43]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [44]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[44]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [45]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[45]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [46]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[46]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [47]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[47]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [48]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[48]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [49]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[49]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [4]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[4]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [50]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[50]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [51]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[51]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [52]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[52]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [53]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[53]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [54]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[54]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [55]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[55]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [56]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[56]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [57]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[57]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [58]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[58]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [59]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[59]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [5]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[5]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [60]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[60]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [61]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[61]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[64]_i_1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [0]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[64]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[65]_i_1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [1]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[65]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[66]_i_1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [2]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[66]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[67]_i_1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [3]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[67]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[68]_i_1 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [4]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[68]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[69]_i_1 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [5]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[69]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [6]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[6]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[70]_i_1 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [6]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[70]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[71]_i_1 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [7]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[71]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[72]_i_1 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [8]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[72]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[73]_i_1 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [9]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[73]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[74]_i_1 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [10]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[74]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[75]_i_1 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [11]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[75]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[76]_i_1 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [12]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[76]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[77]_i_1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [13]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[77]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[78]_i_1 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [14]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[78]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[79]_i_1 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [15]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[79]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [7]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[7]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[80]_i_1 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [16]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[80]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[81]_i_1 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [17]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[81]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[82]_i_1 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [18]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[82]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[83]_i_1 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [19]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[83]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[84]_i_1 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [20]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[84]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[85]_i_1 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [21]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[85]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[86]_i_1 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [22]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[86]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[87]_i_1 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [23]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[87]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[88]_i_1 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [24]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[88]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[89]_i_1 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [25]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[89]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [8]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[8]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[90]_i_1 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [26]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[90]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[91]_i_1 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [27]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[91]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[92]_i_1 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [28]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[92]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[93]_i_1 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [29]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[93]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[94]_i_1 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [30]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[94]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'h40EA0040)) 
    \data_p1[95]_i_1 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_2),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[95]_i_2 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[95]_0 [31]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[95]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hFB08080808080808)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[61]_0 [9]),
        .I4(s_ready_t_reg_2),
        .I5(s_ready_t_reg_0),
        .O(\data_p1[9]_i_1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_2 ),
        .Q(\data_p1_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(store_result_U0_m_axi_gmem0_AWVALID),
        .D(\data_p2_reg[61]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__0 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT5 #(
    .INIT(32'hF0FFB0F5)) 
    s_ready_t_i_1
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_2),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .O(s_ready_t_i_1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_2),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'hFC4C4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(s_ready_t_reg_2),
        .O(\state[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    \state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_2),
        .I2(state),
        .I3(Q),
        .I4(rs2f_wreq_ack),
        .O(\state[1]_i_1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_2 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice_12
   (s_ready_t_reg_0,
    Q,
    push,
    \data_p1_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_rreq_ack,
    icmp_ln65_reg_124,
    s_ready_t_reg_1,
    load_input_U0_m_axi_gmem0_ARVALID,
    in1,
    \data_p2_reg[95]_0 ,
    load_p2);
  output s_ready_t_reg_0;
  output [0:0]Q;
  output push;
  output [93:0]\data_p1_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_rreq_ack;
  input icmp_ln65_reg_124;
  input [0:0]s_ready_t_reg_1;
  input load_input_U0_m_axi_gmem0_ARVALID;
  input [61:0]in1;
  input [31:0]\data_p2_reg[95]_0 ;
  input load_p2;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__0_n_2 ;
  wire \data_p1[10]_i_1__0_n_2 ;
  wire \data_p1[11]_i_1__0_n_2 ;
  wire \data_p1[12]_i_1__0_n_2 ;
  wire \data_p1[13]_i_1__0_n_2 ;
  wire \data_p1[14]_i_1__0_n_2 ;
  wire \data_p1[15]_i_1__0_n_2 ;
  wire \data_p1[16]_i_1__0_n_2 ;
  wire \data_p1[17]_i_1__0_n_2 ;
  wire \data_p1[18]_i_1__0_n_2 ;
  wire \data_p1[19]_i_1__0_n_2 ;
  wire \data_p1[1]_i_1__0_n_2 ;
  wire \data_p1[20]_i_1__0_n_2 ;
  wire \data_p1[21]_i_1__0_n_2 ;
  wire \data_p1[22]_i_1__0_n_2 ;
  wire \data_p1[23]_i_1__0_n_2 ;
  wire \data_p1[24]_i_1__0_n_2 ;
  wire \data_p1[25]_i_1__0_n_2 ;
  wire \data_p1[26]_i_1__0_n_2 ;
  wire \data_p1[27]_i_1__0_n_2 ;
  wire \data_p1[28]_i_1__0_n_2 ;
  wire \data_p1[29]_i_1__0_n_2 ;
  wire \data_p1[2]_i_1__0_n_2 ;
  wire \data_p1[30]_i_1__0_n_2 ;
  wire \data_p1[31]_i_1__0_n_2 ;
  wire \data_p1[32]_i_1__0_n_2 ;
  wire \data_p1[33]_i_1__0_n_2 ;
  wire \data_p1[34]_i_1__0_n_2 ;
  wire \data_p1[35]_i_1__0_n_2 ;
  wire \data_p1[36]_i_1__0_n_2 ;
  wire \data_p1[37]_i_1__0_n_2 ;
  wire \data_p1[38]_i_1__0_n_2 ;
  wire \data_p1[39]_i_1__0_n_2 ;
  wire \data_p1[3]_i_1__0_n_2 ;
  wire \data_p1[40]_i_1__0_n_2 ;
  wire \data_p1[41]_i_1__0_n_2 ;
  wire \data_p1[42]_i_1__0_n_2 ;
  wire \data_p1[43]_i_1__0_n_2 ;
  wire \data_p1[44]_i_1__0_n_2 ;
  wire \data_p1[45]_i_1__0_n_2 ;
  wire \data_p1[46]_i_1__0_n_2 ;
  wire \data_p1[47]_i_1__0_n_2 ;
  wire \data_p1[48]_i_1__0_n_2 ;
  wire \data_p1[49]_i_1__0_n_2 ;
  wire \data_p1[4]_i_1__0_n_2 ;
  wire \data_p1[50]_i_1__0_n_2 ;
  wire \data_p1[51]_i_1__0_n_2 ;
  wire \data_p1[52]_i_1__0_n_2 ;
  wire \data_p1[53]_i_1__0_n_2 ;
  wire \data_p1[54]_i_1__0_n_2 ;
  wire \data_p1[55]_i_1__0_n_2 ;
  wire \data_p1[56]_i_1__0_n_2 ;
  wire \data_p1[57]_i_1__0_n_2 ;
  wire \data_p1[58]_i_1__0_n_2 ;
  wire \data_p1[59]_i_1__0_n_2 ;
  wire \data_p1[5]_i_1__0_n_2 ;
  wire \data_p1[60]_i_1__0_n_2 ;
  wire \data_p1[61]_i_1__0_n_2 ;
  wire \data_p1[64]_i_1__0_n_2 ;
  wire \data_p1[65]_i_1__0_n_2 ;
  wire \data_p1[66]_i_1__0_n_2 ;
  wire \data_p1[67]_i_1__0_n_2 ;
  wire \data_p1[68]_i_1__0_n_2 ;
  wire \data_p1[69]_i_1__0_n_2 ;
  wire \data_p1[6]_i_1__0_n_2 ;
  wire \data_p1[70]_i_1__0_n_2 ;
  wire \data_p1[71]_i_1__0_n_2 ;
  wire \data_p1[72]_i_1__0_n_2 ;
  wire \data_p1[73]_i_1__0_n_2 ;
  wire \data_p1[74]_i_1__0_n_2 ;
  wire \data_p1[75]_i_1__0_n_2 ;
  wire \data_p1[76]_i_1__0_n_2 ;
  wire \data_p1[77]_i_1__0_n_2 ;
  wire \data_p1[78]_i_1__0_n_2 ;
  wire \data_p1[79]_i_1__0_n_2 ;
  wire \data_p1[7]_i_1__0_n_2 ;
  wire \data_p1[80]_i_1__0_n_2 ;
  wire \data_p1[81]_i_1__0_n_2 ;
  wire \data_p1[82]_i_1__0_n_2 ;
  wire \data_p1[83]_i_1__0_n_2 ;
  wire \data_p1[84]_i_1__0_n_2 ;
  wire \data_p1[85]_i_1__0_n_2 ;
  wire \data_p1[86]_i_1__0_n_2 ;
  wire \data_p1[87]_i_1__0_n_2 ;
  wire \data_p1[88]_i_1__0_n_2 ;
  wire \data_p1[89]_i_1__0_n_2 ;
  wire \data_p1[8]_i_1__0_n_2 ;
  wire \data_p1[90]_i_1__0_n_2 ;
  wire \data_p1[91]_i_1__0_n_2 ;
  wire \data_p1[92]_i_1__0_n_2 ;
  wire \data_p1[93]_i_1__0_n_2 ;
  wire \data_p1[94]_i_1__0_n_2 ;
  wire \data_p1[95]_i_2__0_n_2 ;
  wire \data_p1[9]_i_1__0_n_2 ;
  wire [93:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [31:0]\data_p2_reg[95]_0 ;
  wire icmp_ln65_reg_124;
  wire [61:0]in1;
  wire load_input_U0_m_axi_gmem0_ARVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire push;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_2;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_2 ;
  wire \state[1]_i_1__0_n_2 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h0602020202020202)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(icmp_ln65_reg_124),
        .I4(s_ready_t_reg_1),
        .I5(s_ready_t_reg_0),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h7124242424242424)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(icmp_ln65_reg_124),
        .I4(s_ready_t_reg_1),
        .I5(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[0]),
        .O(\data_p1[0]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[10]),
        .O(\data_p1[10]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[11]),
        .O(\data_p1[11]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[12]),
        .O(\data_p1[12]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[13]),
        .O(\data_p1[13]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[14]),
        .O(\data_p1[14]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[15]),
        .O(\data_p1[15]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[16]),
        .O(\data_p1[16]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[17]),
        .O(\data_p1[17]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[18]),
        .O(\data_p1[18]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[19]),
        .O(\data_p1[19]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[1]),
        .O(\data_p1[1]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[20]),
        .O(\data_p1[20]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[21]),
        .O(\data_p1[21]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[22]),
        .O(\data_p1[22]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[23]),
        .O(\data_p1[23]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[24]),
        .O(\data_p1[24]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[25]),
        .O(\data_p1[25]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[26]),
        .O(\data_p1[26]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[27]),
        .O(\data_p1[27]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[28]),
        .O(\data_p1[28]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[29]),
        .O(\data_p1[29]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[2]),
        .O(\data_p1[2]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[30]),
        .O(\data_p1[30]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[31]),
        .O(\data_p1[31]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[32]),
        .O(\data_p1[32]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[33]),
        .O(\data_p1[33]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[34]),
        .O(\data_p1[34]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[35]),
        .O(\data_p1[35]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[36]),
        .O(\data_p1[36]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[37]),
        .O(\data_p1[37]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[38]),
        .O(\data_p1[38]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[39]),
        .O(\data_p1[39]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[3]),
        .O(\data_p1[3]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[40]),
        .O(\data_p1[40]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[41]),
        .O(\data_p1[41]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[42]),
        .O(\data_p1[42]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[43]),
        .O(\data_p1[43]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[44]),
        .O(\data_p1[44]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[45]),
        .O(\data_p1[45]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[46]),
        .O(\data_p1[46]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[47]),
        .O(\data_p1[47]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[48]),
        .O(\data_p1[48]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[49]),
        .O(\data_p1[49]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[4]),
        .O(\data_p1[4]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[50]),
        .O(\data_p1[50]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[51]),
        .O(\data_p1[51]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[52]),
        .O(\data_p1[52]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[53]),
        .O(\data_p1[53]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[54]),
        .O(\data_p1[54]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[55]),
        .O(\data_p1[55]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[56]),
        .O(\data_p1[56]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[57]),
        .O(\data_p1[57]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[58]),
        .O(\data_p1[58]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[59]),
        .O(\data_p1[59]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[5]),
        .O(\data_p1[5]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[60]),
        .O(\data_p1[60]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[61]),
        .O(\data_p1[61]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[64]_i_1__0 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [0]),
        .O(\data_p1[64]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[65]_i_1__0 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [1]),
        .O(\data_p1[65]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[66]_i_1__0 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [2]),
        .O(\data_p1[66]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[67]_i_1__0 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [3]),
        .O(\data_p1[67]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[68]_i_1__0 
       (.I0(data_p2[68]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [4]),
        .O(\data_p1[68]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[69]_i_1__0 
       (.I0(data_p2[69]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [5]),
        .O(\data_p1[69]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[6]),
        .O(\data_p1[6]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[70]_i_1__0 
       (.I0(data_p2[70]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [6]),
        .O(\data_p1[70]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[71]_i_1__0 
       (.I0(data_p2[71]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [7]),
        .O(\data_p1[71]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[72]_i_1__0 
       (.I0(data_p2[72]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [8]),
        .O(\data_p1[72]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[73]_i_1__0 
       (.I0(data_p2[73]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [9]),
        .O(\data_p1[73]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[74]_i_1__0 
       (.I0(data_p2[74]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [10]),
        .O(\data_p1[74]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[75]_i_1__0 
       (.I0(data_p2[75]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [11]),
        .O(\data_p1[75]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[76]_i_1__0 
       (.I0(data_p2[76]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [12]),
        .O(\data_p1[76]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[77]_i_1__0 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [13]),
        .O(\data_p1[77]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[78]_i_1__0 
       (.I0(data_p2[78]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [14]),
        .O(\data_p1[78]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[79]_i_1__0 
       (.I0(data_p2[79]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [15]),
        .O(\data_p1[79]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[7]),
        .O(\data_p1[7]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[80]_i_1__0 
       (.I0(data_p2[80]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [16]),
        .O(\data_p1[80]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[81]_i_1__0 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [17]),
        .O(\data_p1[81]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[82]_i_1__0 
       (.I0(data_p2[82]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [18]),
        .O(\data_p1[82]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[83]_i_1__0 
       (.I0(data_p2[83]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [19]),
        .O(\data_p1[83]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[84]_i_1__0 
       (.I0(data_p2[84]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [20]),
        .O(\data_p1[84]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[85]_i_1__0 
       (.I0(data_p2[85]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [21]),
        .O(\data_p1[85]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[86]_i_1__0 
       (.I0(data_p2[86]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [22]),
        .O(\data_p1[86]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[87]_i_1__0 
       (.I0(data_p2[87]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [23]),
        .O(\data_p1[87]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[88]_i_1__0 
       (.I0(data_p2[88]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [24]),
        .O(\data_p1[88]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[89]_i_1__0 
       (.I0(data_p2[89]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [25]),
        .O(\data_p1[89]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[8]),
        .O(\data_p1[8]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[90]_i_1__0 
       (.I0(data_p2[90]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [26]),
        .O(\data_p1[90]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[91]_i_1__0 
       (.I0(data_p2[91]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [27]),
        .O(\data_p1[91]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[92]_i_1__0 
       (.I0(data_p2[92]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [28]),
        .O(\data_p1[92]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[93]_i_1__0 
       (.I0(data_p2[93]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [29]),
        .O(\data_p1[93]_i_1__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[94]_i_1__0 
       (.I0(data_p2[94]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [30]),
        .O(\data_p1[94]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h4000EAAA00004000)) 
    \data_p1[95]_i_1__0 
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(icmp_ln65_reg_124),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(load_p1));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[95]_i_2__0 
       (.I0(data_p2[95]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(\data_p2_reg[95]_0 [31]),
        .O(\data_p1[95]_i_2__0_n_2 ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_ARVALID),
        .I4(in1[9]),
        .O(\data_p1[9]_i_1__0_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in1[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__1 
       (.I0(Q),
        .I1(rs2f_rreq_ack),
        .O(push));
  LUT6 #(
    .INIT(64'hCCCCFFFF8CCCDDDD)) 
    s_ready_t_i_1__0
       (.I0(state__0[0]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(icmp_ln65_reg_124),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(s_ready_t_i_1__0_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_2),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(icmp_ln65_reg_124),
        .I5(s_ready_t_reg_1),
        .O(\state[0]_i_1_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__0 
       (.I0(icmp_ln65_reg_124),
        .I1(s_ready_t_reg_1),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(Q),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__0_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_2 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \state_reg[0]_0 ,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    load_input_U0_m_axi_gmem0_RREADY,
    s_ready_t_reg_0,
    Q);
  output rdata_ack_t;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input load_input_U0_m_axi_gmem0_RREADY;
  input s_ready_t_reg_0;
  input [31:0]Q;

  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_2 ;
  wire \data_p1[10]_i_1__1_n_2 ;
  wire \data_p1[11]_i_1__1_n_2 ;
  wire \data_p1[12]_i_1__1_n_2 ;
  wire \data_p1[13]_i_1__1_n_2 ;
  wire \data_p1[14]_i_1__1_n_2 ;
  wire \data_p1[15]_i_1__1_n_2 ;
  wire \data_p1[16]_i_1__1_n_2 ;
  wire \data_p1[17]_i_1__1_n_2 ;
  wire \data_p1[18]_i_1__1_n_2 ;
  wire \data_p1[19]_i_1__1_n_2 ;
  wire \data_p1[1]_i_1__1_n_2 ;
  wire \data_p1[20]_i_1__1_n_2 ;
  wire \data_p1[21]_i_1__1_n_2 ;
  wire \data_p1[22]_i_1__1_n_2 ;
  wire \data_p1[23]_i_1__1_n_2 ;
  wire \data_p1[24]_i_1__1_n_2 ;
  wire \data_p1[25]_i_1__1_n_2 ;
  wire \data_p1[26]_i_1__1_n_2 ;
  wire \data_p1[27]_i_1__1_n_2 ;
  wire \data_p1[28]_i_1__1_n_2 ;
  wire \data_p1[29]_i_1__1_n_2 ;
  wire \data_p1[2]_i_1__1_n_2 ;
  wire \data_p1[30]_i_1__1_n_2 ;
  wire \data_p1[31]_i_2_n_2 ;
  wire \data_p1[3]_i_1__1_n_2 ;
  wire \data_p1[4]_i_1__1_n_2 ;
  wire \data_p1[5]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__1_n_2 ;
  wire \data_p1[7]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__1_n_2 ;
  wire \data_p1[9]_i_1__1_n_2 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__1_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_2 ;
  wire \state[1]_i_1__1_n_2 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0602)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(load_input_U0_m_axi_gmem0_RREADY),
        .I3(s_ready_t_reg_0),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h3E020C30)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_U0_m_axi_gmem0_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_2_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[0]),
        .O(\data_p1[0]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_2_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[10]),
        .O(\data_p1[10]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_2_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[11]),
        .O(\data_p1[11]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_2_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[12]),
        .O(\data_p1[12]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_2_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[13]),
        .O(\data_p1[13]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_2_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[14]),
        .O(\data_p1[14]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_2_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[15]),
        .O(\data_p1[15]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_2_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[16]),
        .O(\data_p1[16]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_2_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[17]),
        .O(\data_p1[17]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_2_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[18]),
        .O(\data_p1[18]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_2_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[19]),
        .O(\data_p1[19]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_2_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[1]),
        .O(\data_p1[1]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_2_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[20]),
        .O(\data_p1[20]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_2_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[21]),
        .O(\data_p1[21]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_2_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[22]),
        .O(\data_p1[22]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_2_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[23]),
        .O(\data_p1[23]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_2_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[24]),
        .O(\data_p1[24]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_2_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[25]),
        .O(\data_p1[25]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_2_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[26]),
        .O(\data_p1[26]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_2_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[27]),
        .O(\data_p1[27]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_2_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[28]),
        .O(\data_p1[28]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_2_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[29]),
        .O(\data_p1[29]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_2_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[2]),
        .O(\data_p1[2]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_2_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[30]),
        .O(\data_p1[30]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h44D0)) 
    \data_p1[31]_i_1__1 
       (.I0(state__0[1]),
        .I1(load_input_U0_m_axi_gmem0_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(\data_p2_reg_n_2_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[31]),
        .O(\data_p1[31]_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_2_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[3]),
        .O(\data_p1[3]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_2_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[4]),
        .O(\data_p1[4]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_2_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[5]),
        .O(\data_p1[5]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_2_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[6]),
        .O(\data_p1[6]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_2_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[7]),
        .O(\data_p1[7]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_2_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[8]),
        .O(\data_p1[8]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_2_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(Q[9]),
        .O(\data_p1[9]_i_1__1_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_2 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_2 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFDF4455)) 
    s_ready_t_i_1__1
       (.I0(state__0[1]),
        .I1(load_input_U0_m_axi_gmem0_RREADY),
        .I2(s_ready_t_reg_0),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__1_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFCCC4C4C)) 
    \state[0]_i_1__0 
       (.I0(load_input_U0_m_axi_gmem0_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(rdata_ack_t),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(load_input_U0_m_axi_gmem0_RREADY),
        .O(\state[1]_i_1__1_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice__parameterized1
   (rs_req_ready,
    \last_cnt_reg[1] ,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[67]_0 ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    D,
    \FSM_sequential_state_reg[0]_0 ,
    req_fifo_valid,
    m_axi_gmem0_AWREADY,
    E);
  output rs_req_ready;
  output \last_cnt_reg[1] ;
  output m_axi_gmem0_AWVALID;
  output [65:0]\data_p1_reg[67]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input [65:0]D;
  input \FSM_sequential_state_reg[0]_0 ;
  input req_fifo_valid;
  input m_axi_gmem0_AWREADY;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire [67:2]data_p2;
  wire \last_cnt_reg[1] ;
  wire load_p1;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire [1:0]next__0;
  wire [67:2]p_0_in;
  wire req_fifo_valid;
  wire rs_req_ready;
  wire s_ready_t_i_1__4_n_2;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_2 ;
  wire \state[1]_i_1__4_n_2 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000F0040)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[1]),
        .I3(m_axi_gmem0_AWREADY),
        .I4(state__0[0]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h00FF00004440BB40)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(rs_req_ready),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_AWREADY),
        .I5(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__2 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(p_0_in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__2 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(p_0_in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__2 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(p_0_in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__2 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__2 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(p_0_in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__2 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(p_0_in[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__2 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(p_0_in[16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__2 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(p_0_in[17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__2 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(p_0_in[18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__2 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(p_0_in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__2 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(p_0_in[20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__2 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(p_0_in[21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__2 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(p_0_in[22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__2 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(p_0_in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__2 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(p_0_in[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__2 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(p_0_in[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__2 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(p_0_in[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__2 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(p_0_in[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__2 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(p_0_in[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__2 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(p_0_in[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__2 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(p_0_in[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__2 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(p_0_in[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(p_0_in[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(p_0_in[33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(p_0_in[34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[33]),
        .O(p_0_in[35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[34]),
        .O(p_0_in[36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[35]),
        .O(p_0_in[37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[36]),
        .O(p_0_in[38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[37]),
        .O(p_0_in[39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[38]),
        .O(p_0_in[40]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[39]),
        .O(p_0_in[41]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[40]),
        .O(p_0_in[42]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[41]),
        .O(p_0_in[43]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[42]),
        .O(p_0_in[44]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[43]),
        .O(p_0_in[45]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[44]),
        .O(p_0_in[46]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[45]),
        .O(p_0_in[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[46]),
        .O(p_0_in[48]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[47]),
        .O(p_0_in[49]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[48]),
        .O(p_0_in[50]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[49]),
        .O(p_0_in[51]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[50]),
        .O(p_0_in[52]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[51]),
        .O(p_0_in[53]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[52]),
        .O(p_0_in[54]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[53]),
        .O(p_0_in[55]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[54]),
        .O(p_0_in[56]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[55]),
        .O(p_0_in[57]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[56]),
        .O(p_0_in[58]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[57]),
        .O(p_0_in[59]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(p_0_in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[58]),
        .O(p_0_in[60]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[59]),
        .O(p_0_in[61]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[60]),
        .O(p_0_in[62]));
  LUT5 #(
    .INIT(32'h00F04044)) 
    \data_p1[63]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_2 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[61]),
        .O(p_0_in[63]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[64]_i_1__1 
       (.I0(data_p2[64]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[62]),
        .O(p_0_in[64]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[65]_i_1__1 
       (.I0(data_p2[65]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[63]),
        .O(p_0_in[65]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[66]_i_1__1 
       (.I0(data_p2[66]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[64]),
        .O(p_0_in[66]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[67]_i_1__1 
       (.I0(data_p2[67]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[65]),
        .O(p_0_in[67]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__2 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(p_0_in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__2 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(p_0_in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__2 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(p_0_in[9]));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[10]),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[11]),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[12]),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[13]),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[14]),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[15]),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[16]),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[17]),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[18]),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[19]),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[20]),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[21]),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[22]),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[23]),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[24]),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[25]),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[26]),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[27]),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[28]),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[29]),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[2]),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[30]),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[31]),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[32]),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[33]),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[34]),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[35]),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[36]),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[37]),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[38]),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[39]),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[3]),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[40]),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[41]),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[42]),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[43]),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[44]),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[45]),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[46]),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[47]),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[48]),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[49]),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[4]),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[50]),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[51]),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[52]),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[53]),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[54]),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[55]),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[56]),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[57]),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[58]),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[59]),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[5]),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[60]),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[61]),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[62]),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[63]),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[64]),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[65]),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[66]),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[67]),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[6]),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[7]),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[8]),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(p_0_in[9]),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF000F)) 
    s_ready_t_i_1__4
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem0_AWREADY),
        .I5(rs_req_ready),
        .O(s_ready_t_i_1__4_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_2),
        .Q(rs_req_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4F44FF004F00FF00)) 
    \state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(m_axi_gmem0_AWREADY),
        .I3(m_axi_gmem0_AWVALID),
        .I4(state),
        .I5(rs_req_ready),
        .O(\state[0]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\last_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'hFFB0FFFF)) 
    \state[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(req_fifo_valid),
        .I2(state),
        .I3(m_axi_gmem0_AWREADY),
        .I4(m_axi_gmem0_AWVALID),
        .O(\state[1]_i_1__4_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_2 ),
        .Q(m_axi_gmem0_AWVALID),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_throttle
   (AWREADY_Dummy,
    WREADY_Dummy,
    \q_reg[36] ,
    m_axi_gmem0_WREADY_0,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_AWVALID,
    \data_p1_reg[67] ,
    ap_rst_n_inv,
    ap_clk,
    AWVALID_Dummy,
    m_axi_gmem0_WREADY,
    WVALID_Dummy,
    in,
    push,
    m_axi_gmem0_AWREADY,
    \q_reg[67] ,
    push_0,
    E);
  output AWREADY_Dummy;
  output WREADY_Dummy;
  output [36:0]\q_reg[36] ;
  output m_axi_gmem0_WREADY_0;
  output m_axi_gmem0_WVALID;
  output m_axi_gmem0_AWVALID;
  output [65:0]\data_p1_reg[67] ;
  input ap_rst_n_inv;
  input ap_clk;
  input AWVALID_Dummy;
  input m_axi_gmem0_WREADY;
  input WVALID_Dummy;
  input [36:0]in;
  input push;
  input m_axi_gmem0_AWREADY;
  input [65:0]\q_reg[67] ;
  input push_0;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire data_fifo_n_3;
  wire data_fifo_n_4;
  wire data_fifo_n_47;
  wire data_fifo_n_49;
  wire data_fifo_n_5;
  wire data_fifo_n_6;
  wire data_fifo_n_7;
  wire [65:0]\data_p1_reg[67] ;
  wire flying_req_reg_n_2;
  wire [36:0]in;
  wire \last_cnt[0]_i_1_n_2 ;
  wire [4:1]last_cnt_reg;
  wire [0:0]last_cnt_reg__0;
  wire load_p2;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_WREADY;
  wire m_axi_gmem0_WREADY_0;
  wire m_axi_gmem0_WVALID;
  wire push;
  wire push_0;
  wire [67:2]q;
  wire [36:0]\q_reg[36] ;
  wire [65:0]\q_reg[67] ;
  wire req_fifo_valid;
  wire rs_req_n_3;
  wire rs_req_ready;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized4 data_fifo
       (.D({data_fifo_n_3,data_fifo_n_4,data_fifo_n_5,data_fifo_n_6}),
        .E(load_p2),
        .Q({last_cnt_reg,last_cnt_reg__0}),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg_0(data_fifo_n_49),
        .flying_req_reg(flying_req_reg_n_2),
        .full_n_reg_0(WREADY_Dummy),
        .in(in),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WREADY_0(data_fifo_n_7),
        .m_axi_gmem0_WREADY_1(m_axi_gmem0_WREADY_0),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .push_0(push_0),
        .\q_reg[2]_0 (rs_req_n_3),
        .\q_reg[36]_0 (\q_reg[36] ),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready),
        .s_ready_t_reg(data_fifo_n_47));
  FDRE flying_req_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_fifo_n_49),
        .Q(flying_req_reg_n_2),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \last_cnt[0]_i_1 
       (.I0(last_cnt_reg__0),
        .O(\last_cnt[0]_i_1_n_2 ));
  FDRE \last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\last_cnt[0]_i_1_n_2 ),
        .Q(last_cnt_reg__0),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(data_fifo_n_6),
        .Q(last_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(data_fifo_n_5),
        .Q(last_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(data_fifo_n_4),
        .Q(last_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(data_fifo_n_3),
        .Q(last_cnt_reg[4]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized3 req_fifo
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg_0(AWREADY_Dummy),
        .push(push),
        .\q_reg[2]_0 (data_fifo_n_47),
        .\q_reg[67]_0 (\q_reg[67] ),
        .req_fifo_valid(req_fifo_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice__parameterized1 rs_req
       (.D(q),
        .E(load_p2),
        .\FSM_sequential_state_reg[0]_0 (data_fifo_n_7),
        .Q(last_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .\last_cnt_reg[1] (rs_req_n_3),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .req_fifo_valid(req_fifo_valid),
        .rs_req_ready(rs_req_ready));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_write
   (full_n_reg,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    WLAST_Dummy,
    E,
    push_0,
    push_1,
    in,
    full_n_reg_1,
    s_ready_t_reg_0,
    empty_n_reg_0,
    \bus_equal_gen.strb_buf_reg[3]_0 ,
    ap_clk,
    Q,
    WEBWE,
    ap_rst_n_inv,
    push,
    AWREADY_Dummy,
    WREADY_Dummy,
    m_axi_gmem0_BVALID,
    full_n_reg_2,
    p_0_in,
    data_vld_reg,
    \last_cnt_reg[0] ,
    \data_p2_reg[61] ,
    \data_p2_reg[95] ,
    ap_enable_reg_pp0_iter2,
    store_result_U0_m_axi_gmem0_AWVALID);
  output full_n_reg;
  output s_ready_t_reg;
  output full_n_reg_0;
  output empty_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output WLAST_Dummy;
  output [0:0]E;
  output push_0;
  output push_1;
  output [65:0]in;
  output full_n_reg_1;
  output s_ready_t_reg_0;
  output empty_n_reg_0;
  output [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  input ap_clk;
  input [31:0]Q;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input push;
  input AWREADY_Dummy;
  input WREADY_Dummy;
  input m_axi_gmem0_BVALID;
  input full_n_reg_2;
  input [0:0]p_0_in;
  input [1:0]data_vld_reg;
  input \last_cnt_reg[0] ;
  input [61:0]\data_p2_reg[61] ;
  input [31:0]\data_p2_reg[95] ;
  input ap_enable_reg_pp0_iter2;
  input store_result_U0_m_axi_gmem0_AWVALID;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]WEBWE;
  wire WLAST_Dummy;
  wire WREADY_Dummy;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__0_n_4 ;
  wire \align_len0_inferred__1/i__carry__0_n_5 ;
  wire \align_len0_inferred__1/i__carry__0_n_6 ;
  wire \align_len0_inferred__1/i__carry__0_n_7 ;
  wire \align_len0_inferred__1/i__carry__0_n_8 ;
  wire \align_len0_inferred__1/i__carry__0_n_9 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_4 ;
  wire \align_len0_inferred__1/i__carry__1_n_5 ;
  wire \align_len0_inferred__1/i__carry__1_n_6 ;
  wire \align_len0_inferred__1/i__carry__1_n_7 ;
  wire \align_len0_inferred__1/i__carry__1_n_8 ;
  wire \align_len0_inferred__1/i__carry__1_n_9 ;
  wire \align_len0_inferred__1/i__carry__2_n_4 ;
  wire \align_len0_inferred__1/i__carry__2_n_5 ;
  wire \align_len0_inferred__1/i__carry__2_n_6 ;
  wire \align_len0_inferred__1/i__carry__2_n_7 ;
  wire \align_len0_inferred__1/i__carry__2_n_8 ;
  wire \align_len0_inferred__1/i__carry__2_n_9 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len0_inferred__1/i__carry_n_7 ;
  wire \align_len0_inferred__1/i__carry_n_8 ;
  wire \align_len0_inferred__1/i__carry_n_9 ;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[15] ;
  wire \align_len_reg_n_2_[16] ;
  wire \align_len_reg_n_2_[17] ;
  wire \align_len_reg_n_2_[18] ;
  wire \align_len_reg_n_2_[19] ;
  wire \align_len_reg_n_2_[20] ;
  wire \align_len_reg_n_2_[21] ;
  wire \align_len_reg_n_2_[22] ;
  wire \align_len_reg_n_2_[23] ;
  wire \align_len_reg_n_2_[24] ;
  wire \align_len_reg_n_2_[25] ;
  wire \align_len_reg_n_2_[26] ;
  wire \align_len_reg_n_2_[27] ;
  wire \align_len_reg_n_2_[28] ;
  wire \align_len_reg_n_2_[29] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[30] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[3] ;
  wire \align_len_reg_n_2_[4] ;
  wire \align_len_reg_n_2_[5] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst_n_inv;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_4;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.len_cnt[7]_i_4_n_2 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3]_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_7_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_2_n_9 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_2 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:2]data1;
  wire [61:0]\data_p2_reg[61] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [1:0]data_vld_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [63:2]end_addr;
  wire \end_addr_buf[17]_i_2_n_2 ;
  wire \end_addr_buf[17]_i_3_n_2 ;
  wire \end_addr_buf[17]_i_4_n_2 ;
  wire \end_addr_buf[17]_i_5_n_2 ;
  wire \end_addr_buf[17]_i_6_n_2 ;
  wire \end_addr_buf[17]_i_7_n_2 ;
  wire \end_addr_buf[17]_i_8_n_2 ;
  wire \end_addr_buf[17]_i_9_n_2 ;
  wire \end_addr_buf[25]_i_2_n_2 ;
  wire \end_addr_buf[25]_i_3_n_2 ;
  wire \end_addr_buf[25]_i_4_n_2 ;
  wire \end_addr_buf[25]_i_5_n_2 ;
  wire \end_addr_buf[25]_i_6_n_2 ;
  wire \end_addr_buf[25]_i_7_n_2 ;
  wire \end_addr_buf[25]_i_8_n_2 ;
  wire \end_addr_buf[25]_i_9_n_2 ;
  wire \end_addr_buf[33]_i_2_n_2 ;
  wire \end_addr_buf[33]_i_3_n_2 ;
  wire \end_addr_buf[33]_i_4_n_2 ;
  wire \end_addr_buf[33]_i_5_n_2 ;
  wire \end_addr_buf[33]_i_6_n_2 ;
  wire \end_addr_buf[33]_i_7_n_2 ;
  wire \end_addr_buf[9]_i_2_n_2 ;
  wire \end_addr_buf[9]_i_3_n_2 ;
  wire \end_addr_buf[9]_i_4_n_2 ;
  wire \end_addr_buf[9]_i_5_n_2 ;
  wire \end_addr_buf[9]_i_6_n_2 ;
  wire \end_addr_buf[9]_i_7_n_2 ;
  wire \end_addr_buf[9]_i_8_n_2 ;
  wire \end_addr_buf[9]_i_9_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_4 ;
  wire \end_addr_buf_reg[17]_i_1_n_5 ;
  wire \end_addr_buf_reg[17]_i_1_n_6 ;
  wire \end_addr_buf_reg[17]_i_1_n_7 ;
  wire \end_addr_buf_reg[17]_i_1_n_8 ;
  wire \end_addr_buf_reg[17]_i_1_n_9 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_4 ;
  wire \end_addr_buf_reg[25]_i_1_n_5 ;
  wire \end_addr_buf_reg[25]_i_1_n_6 ;
  wire \end_addr_buf_reg[25]_i_1_n_7 ;
  wire \end_addr_buf_reg[25]_i_1_n_8 ;
  wire \end_addr_buf_reg[25]_i_1_n_9 ;
  wire \end_addr_buf_reg[33]_i_1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_4 ;
  wire \end_addr_buf_reg[33]_i_1_n_5 ;
  wire \end_addr_buf_reg[33]_i_1_n_6 ;
  wire \end_addr_buf_reg[33]_i_1_n_7 ;
  wire \end_addr_buf_reg[33]_i_1_n_8 ;
  wire \end_addr_buf_reg[33]_i_1_n_9 ;
  wire \end_addr_buf_reg[41]_i_1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_4 ;
  wire \end_addr_buf_reg[41]_i_1_n_5 ;
  wire \end_addr_buf_reg[41]_i_1_n_6 ;
  wire \end_addr_buf_reg[41]_i_1_n_7 ;
  wire \end_addr_buf_reg[41]_i_1_n_8 ;
  wire \end_addr_buf_reg[41]_i_1_n_9 ;
  wire \end_addr_buf_reg[49]_i_1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_4 ;
  wire \end_addr_buf_reg[49]_i_1_n_5 ;
  wire \end_addr_buf_reg[49]_i_1_n_6 ;
  wire \end_addr_buf_reg[49]_i_1_n_7 ;
  wire \end_addr_buf_reg[49]_i_1_n_8 ;
  wire \end_addr_buf_reg[49]_i_1_n_9 ;
  wire \end_addr_buf_reg[57]_i_1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_4 ;
  wire \end_addr_buf_reg[57]_i_1_n_5 ;
  wire \end_addr_buf_reg[57]_i_1_n_6 ;
  wire \end_addr_buf_reg[57]_i_1_n_7 ;
  wire \end_addr_buf_reg[57]_i_1_n_8 ;
  wire \end_addr_buf_reg[57]_i_1_n_9 ;
  wire \end_addr_buf_reg[63]_i_1_n_5 ;
  wire \end_addr_buf_reg[63]_i_1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1_n_7 ;
  wire \end_addr_buf_reg[63]_i_1_n_8 ;
  wire \end_addr_buf_reg[63]_i_1_n_9 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_4 ;
  wire \end_addr_buf_reg[9]_i_1_n_5 ;
  wire \end_addr_buf_reg[9]_i_1_n_6 ;
  wire \end_addr_buf_reg[9]_i_1_n_7 ;
  wire \end_addr_buf_reg[9]_i_1_n_8 ;
  wire \end_addr_buf_reg[9]_i_1_n_9 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_15;
  wire fifo_resp_n_3;
  wire fifo_resp_n_5;
  wire fifo_resp_n_7;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_9;
  wire [92:64]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_135;
  wire fifo_wreq_n_136;
  wire fifo_wreq_n_137;
  wire fifo_wreq_n_138;
  wire fifo_wreq_n_139;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_140;
  wire fifo_wreq_n_141;
  wire fifo_wreq_n_142;
  wire fifo_wreq_n_143;
  wire fifo_wreq_n_144;
  wire fifo_wreq_n_145;
  wire fifo_wreq_n_146;
  wire fifo_wreq_n_147;
  wire fifo_wreq_n_148;
  wire fifo_wreq_n_149;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_150;
  wire fifo_wreq_n_151;
  wire fifo_wreq_n_152;
  wire fifo_wreq_n_153;
  wire fifo_wreq_n_154;
  wire fifo_wreq_n_155;
  wire fifo_wreq_n_156;
  wire fifo_wreq_n_157;
  wire fifo_wreq_n_158;
  wire fifo_wreq_n_159;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_160;
  wire fifo_wreq_n_161;
  wire fifo_wreq_n_162;
  wire fifo_wreq_n_163;
  wire fifo_wreq_n_164;
  wire fifo_wreq_n_165;
  wire fifo_wreq_n_166;
  wire fifo_wreq_n_167;
  wire fifo_wreq_n_168;
  wire fifo_wreq_n_169;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_170;
  wire fifo_wreq_n_171;
  wire fifo_wreq_n_172;
  wire fifo_wreq_n_173;
  wire fifo_wreq_n_174;
  wire fifo_wreq_n_175;
  wire fifo_wreq_n_176;
  wire fifo_wreq_n_177;
  wire fifo_wreq_n_178;
  wire fifo_wreq_n_179;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_180;
  wire fifo_wreq_n_181;
  wire fifo_wreq_n_182;
  wire fifo_wreq_n_183;
  wire fifo_wreq_n_184;
  wire fifo_wreq_n_185;
  wire fifo_wreq_n_186;
  wire fifo_wreq_n_187;
  wire fifo_wreq_n_188;
  wire fifo_wreq_n_189;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_190;
  wire fifo_wreq_n_191;
  wire fifo_wreq_n_192;
  wire fifo_wreq_n_193;
  wire fifo_wreq_n_194;
  wire fifo_wreq_n_195;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_2;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_2;
  wire first_sect_carry__0_i_2_n_2;
  wire first_sect_carry__0_i_3_n_2;
  wire first_sect_carry__0_i_4_n_2;
  wire first_sect_carry__0_i_5_n_2;
  wire first_sect_carry__0_i_6_n_2;
  wire first_sect_carry__0_i_7_n_2;
  wire first_sect_carry__0_i_8_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry__1_i_1_n_2;
  wire first_sect_carry__1_i_2_n_2;
  wire first_sect_carry__1_n_9;
  wire first_sect_carry_i_1_n_2;
  wire first_sect_carry_i_2_n_2;
  wire first_sect_carry_i_3_n_2;
  wire first_sect_carry_i_4_n_2;
  wire first_sect_carry_i_5_n_2;
  wire first_sect_carry_i_6_n_2;
  wire first_sect_carry_i_7_n_2;
  wire first_sect_carry_i_8_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire [65:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire \last_cnt_reg[0] ;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_2;
  wire last_sect_carry__0_i_2_n_2;
  wire last_sect_carry__0_i_3_n_2;
  wire last_sect_carry__0_i_4_n_2;
  wire last_sect_carry__0_i_5_n_2;
  wire last_sect_carry__0_i_6_n_2;
  wire last_sect_carry__0_i_7_n_2;
  wire last_sect_carry__0_i_8_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry__1_n_9;
  wire last_sect_carry_i_1_n_2;
  wire last_sect_carry_i_2_n_2;
  wire last_sect_carry_i_3_n_2;
  wire last_sect_carry_i_4_n_2;
  wire last_sect_carry_i_5_n_2;
  wire last_sect_carry_i_6_n_2;
  wire last_sect_carry_i_7_n_2;
  wire last_sect_carry_i_8_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire m_axi_gmem0_BVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [0:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in_0;
  wire [51:0]p_0_in_1;
  wire [7:0]p_0_in__0;
  wire p_0_out__15_carry_n_12;
  wire p_0_out__15_carry_n_13;
  wire p_0_out__15_carry_n_14;
  wire p_0_out__15_carry_n_15;
  wire p_0_out__15_carry_n_16;
  wire p_0_out__15_carry_n_17;
  wire p_0_out__15_carry_n_5;
  wire p_0_out__15_carry_n_6;
  wire p_0_out__15_carry_n_7;
  wire p_0_out__15_carry_n_8;
  wire p_0_out__15_carry_n_9;
  wire p_0_out__31_carry_n_12;
  wire p_0_out__31_carry_n_13;
  wire p_0_out__31_carry_n_14;
  wire p_0_out__31_carry_n_15;
  wire p_0_out__31_carry_n_16;
  wire p_0_out__31_carry_n_17;
  wire p_0_out__31_carry_n_5;
  wire p_0_out__31_carry_n_6;
  wire p_0_out__31_carry_n_7;
  wire p_0_out__31_carry_n_8;
  wire p_0_out__31_carry_n_9;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_26_in;
  wire p_30_in;
  wire pop0;
  wire [4:0]pout_reg;
  wire [4:0]pout_reg_4;
  wire [4:0]pout_reg_5;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire push_6;
  wire rs2f_wreq_ack;
  wire [95:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_8;
  wire sect_cnt0_carry__5_n_9;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf[0]_i_1_n_2 ;
  wire \sect_len_buf[1]_i_1_n_2 ;
  wire \sect_len_buf[2]_i_1_n_2 ;
  wire \sect_len_buf[3]_i_1_n_2 ;
  wire \sect_len_buf[4]_i_1_n_2 ;
  wire \sect_len_buf[5]_i_1_n_2 ;
  wire \sect_len_buf[6]_i_1_n_2 ;
  wire \sect_len_buf[7]_i_1_n_2 ;
  wire \sect_len_buf[8]_i_1_n_2 ;
  wire \sect_len_buf[9]_i_2_n_2 ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[32] ;
  wire \start_addr_reg_n_2_[33] ;
  wire \start_addr_reg_n_2_[34] ;
  wire \start_addr_reg_n_2_[35] ;
  wire \start_addr_reg_n_2_[36] ;
  wire \start_addr_reg_n_2_[37] ;
  wire \start_addr_reg_n_2_[38] ;
  wire \start_addr_reg_n_2_[39] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[40] ;
  wire \start_addr_reg_n_2_[41] ;
  wire \start_addr_reg_n_2_[42] ;
  wire \start_addr_reg_n_2_[43] ;
  wire \start_addr_reg_n_2_[44] ;
  wire \start_addr_reg_n_2_[45] ;
  wire \start_addr_reg_n_2_[46] ;
  wire \start_addr_reg_n_2_[47] ;
  wire \start_addr_reg_n_2_[48] ;
  wire \start_addr_reg_n_2_[49] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[50] ;
  wire \start_addr_reg_n_2_[51] ;
  wire \start_addr_reg_n_2_[52] ;
  wire \start_addr_reg_n_2_[53] ;
  wire \start_addr_reg_n_2_[54] ;
  wire \start_addr_reg_n_2_[55] ;
  wire \start_addr_reg_n_2_[56] ;
  wire \start_addr_reg_n_2_[57] ;
  wire \start_addr_reg_n_2_[58] ;
  wire \start_addr_reg_n_2_[59] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[60] ;
  wire \start_addr_reg_n_2_[61] ;
  wire \start_addr_reg_n_2_[62] ;
  wire \start_addr_reg_n_2_[63] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire store_result_U0_m_axi_gmem0_AWVALID;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_2;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [7:6]\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [7:7]\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [7:6]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out__15_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out__15_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out__31_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out__31_carry_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 ,\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 ,\align_len0_inferred__1/i__carry_n_7 ,\align_len0_inferred__1/i__carry_n_8 ,\align_len0_inferred__1/i__carry_n_9 }),
        .DI({fifo_wreq_data[70:64],1'b0}),
        .O({align_len0__0[8:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_166,fifo_wreq_n_167,fifo_wreq_n_168,fifo_wreq_n_169,fifo_wreq_n_170,fifo_wreq_n_171,fifo_wreq_n_172,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_2 ),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 ,\align_len0_inferred__1/i__carry__0_n_4 ,\align_len0_inferred__1/i__carry__0_n_5 ,\align_len0_inferred__1/i__carry__0_n_6 ,\align_len0_inferred__1/i__carry__0_n_7 ,\align_len0_inferred__1/i__carry__0_n_8 ,\align_len0_inferred__1/i__carry__0_n_9 }),
        .DI(fifo_wreq_data[78:71]),
        .O(align_len0__0[16:9]),
        .S({fifo_wreq_n_158,fifo_wreq_n_159,fifo_wreq_n_160,fifo_wreq_n_161,fifo_wreq_n_162,fifo_wreq_n_163,fifo_wreq_n_164,fifo_wreq_n_165}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 ,\align_len0_inferred__1/i__carry__1_n_4 ,\align_len0_inferred__1/i__carry__1_n_5 ,\align_len0_inferred__1/i__carry__1_n_6 ,\align_len0_inferred__1/i__carry__1_n_7 ,\align_len0_inferred__1/i__carry__1_n_8 ,\align_len0_inferred__1/i__carry__1_n_9 }),
        .DI(fifo_wreq_data[86:79]),
        .O(align_len0__0[24:17]),
        .S({fifo_wreq_n_173,fifo_wreq_n_174,fifo_wreq_n_175,fifo_wreq_n_176,fifo_wreq_n_177,fifo_wreq_n_178,fifo_wreq_n_179,fifo_wreq_n_180}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry__2_CO_UNCONNECTED [7:6],\align_len0_inferred__1/i__carry__2_n_4 ,\align_len0_inferred__1/i__carry__2_n_5 ,\align_len0_inferred__1/i__carry__2_n_6 ,\align_len0_inferred__1/i__carry__2_n_7 ,\align_len0_inferred__1/i__carry__2_n_8 ,\align_len0_inferred__1/i__carry__2_n_9 }),
        .DI({1'b0,1'b0,fifo_wreq_data[92:87]}),
        .O({\NLW_align_len0_inferred__1/i__carry__2_O_UNCONNECTED [7],align_len0__0[31:25]}),
        .S({1'b0,fifo_wreq_n_181,fifo_wreq_n_182,fifo_wreq_n_183,fifo_wreq_n_184,fifo_wreq_n_185,fifo_wreq_n_186,fifo_wreq_n_187}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_2_[12] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_2_[13] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_2_[14] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_2_[15] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_2_[16] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_2_[17] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_2_[18] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_2_[19] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_2_[20] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_2_[21] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_2_[22] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_2_[23] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_2_[24] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_2_[25] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_2_[26] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_2_[27] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_2_[28] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_2_[29] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_2_[30] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_2_[3] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_2_[4] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_2_[5] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_2_[6] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_2_[7] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(fifo_wreq_n_58));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(fifo_wreq_n_58));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_buffer buff_wdata
       (.E(p_30_in),
        .Q(Q),
        .WEBWE(WEBWE),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_4),
        .\bus_equal_gen.len_cnt_reg[0] (WVALID_Dummy),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41}),
        .full_n_reg_0(full_n_reg),
        .full_n_reg_1(full_n_reg_1),
        .push(push));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(WLAST_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_4),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_17),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_16),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_15),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_14),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_13),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_12),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_11),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_10),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .DI(\bus_equal_gen.fifo_burst_n_17 ),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .S({\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 }),
        .SR(\bus_equal_gen.fifo_burst_n_4 ),
        .WLAST_Dummy(WLAST_Dummy),
        .WREADY_Dummy(WREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_18 ),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (WVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[1] (\bus_equal_gen.fifo_burst_n_16 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_equal_gen.fifo_burst_n_15 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(\could_multi_bursts.sect_handling_reg_n_2 ),
        .full_n_reg_1(AWVALID_Dummy),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .\pout_reg[4]_0 (pout_reg),
        .push(push_3),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[9] ({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] ,\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\sect_len_buf_reg[9]_0 (\could_multi_bursts.loop_cnt_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [1]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [2]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_2 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_4_n_2 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_4 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_4_n_2 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(\bus_equal_gen.strb_buf_reg[3]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_3),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[10] ),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[11] ),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[12] ),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[13] ),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[14] ),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[15] ),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[16] ),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[17] ),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[18] ),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[19] ),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[20] ),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[21] ),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[22] ),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[23] ),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[24] ),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[25] ),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[26] ),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[27] ),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[28] ),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[29] ),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[2] ),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[30] ),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(data1[31]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[31] ),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(data1[32]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[32] ),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(data1[33]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[33] ),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(data1[34]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[34] ),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(data1[35]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[35] ),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(data1[36]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[36] ),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(data1[37]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[37] ),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(data1[38]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[38] ),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(data1[39]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[39] ),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[3] ),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(data1[40]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[40] ),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(data1[41]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[41] ),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(data1[42]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[42] ),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(data1[43]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[43] ),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(data1[44]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[44] ),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(data1[45]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[45] ),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(data1[46]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[46] ),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(data1[47]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[47] ),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(data1[48]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[48] ),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(data1[49]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[49] ),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[4] ),
        .O(awaddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(data1[50]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[50] ),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(data1[51]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[51] ),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(data1[52]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[52] ),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(data1[53]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[53] ),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(data1[54]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[54] ),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(data1[55]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[55] ),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(data1[56]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[56] ),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(data1[57]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[57] ),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(data1[58]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[58] ),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(data1[59]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[59] ),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[5] ),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(data1[60]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[60] ),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(data1[61]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[61] ),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(data1[62]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[62] ),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(data1[63]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[63] ),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [4]),
        .I4(\could_multi_bursts.loop_cnt_reg [5]),
        .I5(\could_multi_bursts.loop_cnt_reg [3]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[6] ),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[7] ),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[8] ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(in[4]),
        .I1(in[64]),
        .I2(in[62]),
        .I3(in[63]),
        .I4(in[65]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(in[3]),
        .I1(in[64]),
        .I2(in[62]),
        .I3(in[63]),
        .I4(in[65]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(in[2]),
        .I1(in[63]),
        .I2(in[62]),
        .I3(in[64]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(in[1]),
        .I1(in[62]),
        .I2(in[63]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[8]_i_7 
       (.I0(in[0]),
        .I1(in[62]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_7_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_3_n_2 ),
        .I2(\sect_addr_buf_reg_n_2_[9] ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[10]),
        .Q(in[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[11]),
        .Q(in[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[12]),
        .Q(in[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[13]),
        .Q(in[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[14]),
        .Q(in[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[15]),
        .Q(in[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[16]),
        .Q(in[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,in[8:7]}),
        .O(data1[16:9]),
        .S(in[14:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[17]),
        .Q(in[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[18]),
        .Q(in[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[19]),
        .Q(in[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[20]),
        .Q(in[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[21]),
        .Q(in[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[22]),
        .Q(in[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[23]),
        .Q(in[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[24]),
        .Q(in[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(in[22:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[25]),
        .Q(in[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[26]),
        .Q(in[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[27]),
        .Q(in[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[28]),
        .Q(in[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[29]),
        .Q(in[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[2]),
        .Q(in[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[30]),
        .Q(in[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[31]),
        .Q(in[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[32]),
        .Q(in[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(in[30:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[33]),
        .Q(in[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[34]),
        .Q(in[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[35]),
        .Q(in[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[36]),
        .Q(in[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[37]),
        .Q(in[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[38]),
        .Q(in[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[39]),
        .Q(in[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[3]),
        .Q(in[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[40]),
        .Q(in[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(in[38:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[41]),
        .Q(in[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[42]),
        .Q(in[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[43]),
        .Q(in[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[44]),
        .Q(in[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[45]),
        .Q(in[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[46]),
        .Q(in[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[47]),
        .Q(in[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[48]),
        .Q(in[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(in[46:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[49]),
        .Q(in[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[4]),
        .Q(in[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[50]),
        .Q(in[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[51]),
        .Q(in[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[52]),
        .Q(in[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[53]),
        .Q(in[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[54]),
        .Q(in[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[55]),
        .Q(in[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[56]),
        .Q(in[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(in[54:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[57]),
        .Q(in[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[58]),
        .Q(in[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[59]),
        .Q(in[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[5]),
        .Q(in[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[60]),
        .Q(in[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[61]),
        .Q(in[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[62]),
        .Q(in[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[63]),
        .Q(in[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_CO_UNCONNECTED [7:6],\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[63]_i_2_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_2_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,in[61:55]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[6]),
        .Q(in[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[7]),
        .Q(in[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[8]),
        .Q(in[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_7 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_8 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_9 }),
        .DI({in[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.awaddr_buf_reg[8]_i_2_O_UNCONNECTED [0]}),
        .S({in[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_2 ,\could_multi_bursts.awaddr_buf[8]_i_7_n_2 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awaddr_tmp[9]),
        .Q(in[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awlen_tmp[0]),
        .Q(in[62]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awlen_tmp[1]),
        .Q(in[63]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awlen_tmp[2]),
        .Q(in[64]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(push_3),
        .D(awlen_tmp[3]),
        .Q(in[65]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_14),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in_0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in_0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(push_3),
        .D(p_0_in_0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_resp_n_7));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_13),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[17] ),
        .O(\end_addr_buf[17]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[16] ),
        .O(\end_addr_buf[17]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[15] ),
        .O(\end_addr_buf[17]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(\end_addr_buf[17]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_6 
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(\end_addr_buf[17]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_7 
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(\end_addr_buf[17]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_8 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(\end_addr_buf[17]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_9 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(\end_addr_buf[17]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[25] ),
        .O(\end_addr_buf[25]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[24] ),
        .O(\end_addr_buf[25]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[23] ),
        .O(\end_addr_buf[25]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[22] ),
        .O(\end_addr_buf[25]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_6 
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[21] ),
        .O(\end_addr_buf[25]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_7 
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[20] ),
        .O(\end_addr_buf[25]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_8 
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[19] ),
        .O(\end_addr_buf[25]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_9 
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[18] ),
        .O(\end_addr_buf[25]_i_9_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(\end_addr_buf[33]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[30] ),
        .O(\end_addr_buf[33]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_4 
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[29] ),
        .O(\end_addr_buf[33]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_5 
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[28] ),
        .O(\end_addr_buf[33]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_6 
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[27] ),
        .O(\end_addr_buf[33]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_7 
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[26] ),
        .O(\end_addr_buf[33]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(\end_addr_buf[9]_i_2_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(\end_addr_buf[9]_i_3_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(\end_addr_buf[9]_i_4_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(\end_addr_buf[9]_i_5_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_6 
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[5] ),
        .O(\end_addr_buf[9]_i_6_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_7 
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[4] ),
        .O(\end_addr_buf[9]_i_7_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_8 
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[3] ),
        .O(\end_addr_buf[9]_i_8_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_9 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[9]_i_9_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 ,\end_addr_buf_reg[17]_i_1_n_4 ,\end_addr_buf_reg[17]_i_1_n_5 ,\end_addr_buf_reg[17]_i_1_n_6 ,\end_addr_buf_reg[17]_i_1_n_7 ,\end_addr_buf_reg[17]_i_1_n_8 ,\end_addr_buf_reg[17]_i_1_n_9 }),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[17:10]),
        .S({\end_addr_buf[17]_i_2_n_2 ,\end_addr_buf[17]_i_3_n_2 ,\end_addr_buf[17]_i_4_n_2 ,\end_addr_buf[17]_i_5_n_2 ,\end_addr_buf[17]_i_6_n_2 ,\end_addr_buf[17]_i_7_n_2 ,\end_addr_buf[17]_i_8_n_2 ,\end_addr_buf[17]_i_9_n_2 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 ,\end_addr_buf_reg[25]_i_1_n_4 ,\end_addr_buf_reg[25]_i_1_n_5 ,\end_addr_buf_reg[25]_i_1_n_6 ,\end_addr_buf_reg[25]_i_1_n_7 ,\end_addr_buf_reg[25]_i_1_n_8 ,\end_addr_buf_reg[25]_i_1_n_9 }),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[25:18]),
        .S({\end_addr_buf[25]_i_2_n_2 ,\end_addr_buf[25]_i_3_n_2 ,\end_addr_buf[25]_i_4_n_2 ,\end_addr_buf[25]_i_5_n_2 ,\end_addr_buf[25]_i_6_n_2 ,\end_addr_buf[25]_i_7_n_2 ,\end_addr_buf[25]_i_8_n_2 ,\end_addr_buf[25]_i_9_n_2 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[33]_i_1_n_2 ,\end_addr_buf_reg[33]_i_1_n_3 ,\end_addr_buf_reg[33]_i_1_n_4 ,\end_addr_buf_reg[33]_i_1_n_5 ,\end_addr_buf_reg[33]_i_1_n_6 ,\end_addr_buf_reg[33]_i_1_n_7 ,\end_addr_buf_reg[33]_i_1_n_8 ,\end_addr_buf_reg[33]_i_1_n_9 }),
        .DI({1'b0,1'b0,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[33:26]),
        .S({\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\end_addr_buf[33]_i_2_n_2 ,\end_addr_buf[33]_i_3_n_2 ,\end_addr_buf[33]_i_4_n_2 ,\end_addr_buf[33]_i_5_n_2 ,\end_addr_buf[33]_i_6_n_2 ,\end_addr_buf[33]_i_7_n_2 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[41]_i_1_n_2 ,\end_addr_buf_reg[41]_i_1_n_3 ,\end_addr_buf_reg[41]_i_1_n_4 ,\end_addr_buf_reg[41]_i_1_n_5 ,\end_addr_buf_reg[41]_i_1_n_6 ,\end_addr_buf_reg[41]_i_1_n_7 ,\end_addr_buf_reg[41]_i_1_n_8 ,\end_addr_buf_reg[41]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:34]),
        .S({\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[49]_i_1_n_2 ,\end_addr_buf_reg[49]_i_1_n_3 ,\end_addr_buf_reg[49]_i_1_n_4 ,\end_addr_buf_reg[49]_i_1_n_5 ,\end_addr_buf_reg[49]_i_1_n_6 ,\end_addr_buf_reg[49]_i_1_n_7 ,\end_addr_buf_reg[49]_i_1_n_8 ,\end_addr_buf_reg[49]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:42]),
        .S({\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[57]_i_1_n_2 ,\end_addr_buf_reg[57]_i_1_n_3 ,\end_addr_buf_reg[57]_i_1_n_4 ,\end_addr_buf_reg[57]_i_1_n_5 ,\end_addr_buf_reg[57]_i_1_n_6 ,\end_addr_buf_reg[57]_i_1_n_7 ,\end_addr_buf_reg[57]_i_1_n_8 ,\end_addr_buf_reg[57]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:50]),
        .S({\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [7:5],\end_addr_buf_reg[63]_i_1_n_5 ,\end_addr_buf_reg[63]_i_1_n_6 ,\end_addr_buf_reg[63]_i_1_n_7 ,\end_addr_buf_reg[63]_i_1_n_8 ,\end_addr_buf_reg[63]_i_1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [7:6],end_addr[63:58]}),
        .S({1'b0,1'b0,\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[9]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 ,\end_addr_buf_reg[9]_i_1_n_4 ,\end_addr_buf_reg[9]_i_1_n_5 ,\end_addr_buf_reg[9]_i_1_n_6 ,\end_addr_buf_reg[9]_i_1_n_7 ,\end_addr_buf_reg[9]_i_1_n_8 ,\end_addr_buf_reg[9]_i_1_n_9 }),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O(end_addr[9:2]),
        .S({\end_addr_buf[9]_i_2_n_2 ,\end_addr_buf[9]_i_3_n_2 ,\end_addr_buf[9]_i_4_n_2 ,\end_addr_buf[9]_i_5_n_2 ,\end_addr_buf[9]_i_6_n_2 ,\end_addr_buf[9]_i_7_n_2 ,\end_addr_buf[9]_i_8_n_2 ,\end_addr_buf[9]_i_9_n_2 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(first_sect),
        .E(pop0),
        .SR(fifo_resp_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_resp_n_7),
        .\could_multi_bursts.awaddr_buf_reg[2] (AWVALID_Dummy),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_14),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_2 ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_13),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_14 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_3),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_0),
        .p_26_in(p_26_in),
        .push(push_3),
        .push_0(push_2),
        .\sect_len_buf_reg[9] (\bus_equal_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[9]_0 (\bus_equal_gen.fifo_burst_n_15 ),
        .\sect_len_buf_reg[9]_1 (fifo_wreq_n_60),
        .wreq_handling_reg(fifo_resp_n_11),
        .wreq_handling_reg_0(fifo_resp_n_12),
        .wreq_handling_reg_1(fifo_resp_n_15),
        .wreq_handling_reg_2(last_sect),
        .wreq_handling_reg_3(wreq_handling_reg_n_2),
        .wreq_handling_reg_4(fifo_wreq_valid_buf_reg_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({p_0_out__31_carry_n_12,p_0_out__31_carry_n_13,p_0_out__31_carry_n_14,p_0_out__31_carry_n_15,p_0_out__31_carry_n_16,p_0_out__31_carry_n_17}),
        .DI(fifo_resp_to_user_n_9),
        .Q(pout_reg_4),
        .S({fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg_0(data_vld_reg[1]),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .full_n_reg_1(full_n_reg_2),
        .p_0_in(p_0_in),
        .push(push_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_fifo__parameterized0 fifo_wreq
       (.A(fifo_wreq_n_64),
        .D({fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55}),
        .DI(fifo_wreq_n_157),
        .E(pop0),
        .Q({\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] ,\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] ,\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] ,\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] ,\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .S({fifo_wreq_n_158,fifo_wreq_n_159,fifo_wreq_n_160,fifo_wreq_n_161,fifo_wreq_n_162,fifo_wreq_n_163,fifo_wreq_n_164,fifo_wreq_n_165}),
        .SR(fifo_wreq_n_58),
        .\align_len_reg[31] (wreq_handling_reg_n_2),
        .\align_len_reg[31]_0 (last_sect),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.loop_cnt_reg[0] (fifo_wreq_n_60),
        .empty_n_reg_0(align_len0),
        .empty_n_reg_1(fifo_wreq_n_59),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_188,fifo_wreq_n_189}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_2),
        .last_sect_carry__1({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[0] }),
        .last_sect_carry__1_0(p_0_in0_in[51:48]),
        .\mem_reg[68][95]_srl32__0_0 ({rs2f_wreq_data[95:64],rs2f_wreq_data[61:0]}),
        .next_wreq(next_wreq),
        .p_26_in(p_26_in),
        .\pout_reg[0]_rep__0_0 (rs2f_wreq_valid),
        .\pout_reg[0]_rep__0_1 (fifo_resp_n_15),
        .\pout_reg[2]_rep_0 (fifo_wreq_n_65),
        .\pout_reg[4]_0 ({pout_reg_5[4:3],pout_reg_5[0]}),
        .\pout_reg[5]_0 ({fifo_wreq_n_190,fifo_wreq_n_191,fifo_wreq_n_192,fifo_wreq_n_193,fifo_wreq_n_194,fifo_wreq_n_195}),
        .\pout_reg[6]_0 ({p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15,p_0_out__15_carry_n_16,p_0_out__15_carry_n_17}),
        .push(push_6),
        .\q_reg[70]_0 ({fifo_wreq_n_166,fifo_wreq_n_167,fifo_wreq_n_168,fifo_wreq_n_169,fifo_wreq_n_170,fifo_wreq_n_171,fifo_wreq_n_172}),
        .\q_reg[86]_0 ({fifo_wreq_n_173,fifo_wreq_n_174,fifo_wreq_n_175,fifo_wreq_n_176,fifo_wreq_n_177,fifo_wreq_n_178,fifo_wreq_n_179,fifo_wreq_n_180}),
        .\q_reg[92]_0 ({fifo_wreq_data,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132,fifo_wreq_n_133,fifo_wreq_n_134,fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138,fifo_wreq_n_139,fifo_wreq_n_140,fifo_wreq_n_141,fifo_wreq_n_142,fifo_wreq_n_143,fifo_wreq_n_144,fifo_wreq_n_145,fifo_wreq_n_146,fifo_wreq_n_147,fifo_wreq_n_148,fifo_wreq_n_149,fifo_wreq_n_150,fifo_wreq_n_151,fifo_wreq_n_152,fifo_wreq_n_153,fifo_wreq_n_154,fifo_wreq_n_155,fifo_wreq_n_156}),
        .\q_reg[93]_0 ({fifo_wreq_n_181,fifo_wreq_n_182,fifo_wreq_n_183,fifo_wreq_n_184,fifo_wreq_n_185,fifo_wreq_n_186,fifo_wreq_n_187}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .\sect_len_buf_reg[9] ({\could_multi_bursts.loop_cnt_reg [4],\could_multi_bursts.loop_cnt_reg [0]}),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[4] }));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1_n_2,first_sect_carry_i_2_n_2,first_sect_carry_i_3_n_2,first_sect_carry_i_4_n_2,first_sect_carry_i_5_n_2,first_sect_carry_i_6_n_2,first_sect_carry_i_7_n_2,first_sect_carry_i_8_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1_n_2,first_sect_carry__0_i_2_n_2,first_sect_carry__0_i_3_n_2,first_sect_carry__0_i_4_n_2,first_sect_carry__0_i_5_n_2,first_sect_carry__0_i_6_n_2,first_sect_carry__0_i_7_n_2,first_sect_carry__0_i_8_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_1[47]),
        .I1(\sect_cnt_reg_n_2_[47] ),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .I3(p_0_in_1[46]),
        .I4(\sect_cnt_reg_n_2_[45] ),
        .I5(p_0_in_1[45]),
        .O(first_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_2_[42] ),
        .I1(p_0_in_1[42]),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .I3(p_0_in_1[43]),
        .I4(p_0_in_1[44]),
        .I5(\sect_cnt_reg_n_2_[44] ),
        .O(first_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_2_[39] ),
        .I1(p_0_in_1[39]),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .I3(p_0_in_1[40]),
        .I4(p_0_in_1[41]),
        .I5(\sect_cnt_reg_n_2_[41] ),
        .O(first_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_2_[36] ),
        .I1(p_0_in_1[36]),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .I3(p_0_in_1[37]),
        .I4(p_0_in_1[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(first_sect_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5
       (.I0(\sect_cnt_reg_n_2_[33] ),
        .I1(p_0_in_1[33]),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .I3(p_0_in_1[34]),
        .I4(p_0_in_1[35]),
        .I5(\sect_cnt_reg_n_2_[35] ),
        .O(first_sect_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6
       (.I0(p_0_in_1[32]),
        .I1(\sect_cnt_reg_n_2_[32] ),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in_1[30]),
        .I4(\sect_cnt_reg_n_2_[31] ),
        .I5(p_0_in_1[31]),
        .O(first_sect_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7
       (.I0(p_0_in_1[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in_1[27]),
        .I4(\sect_cnt_reg_n_2_[28] ),
        .I5(p_0_in_1[28]),
        .O(first_sect_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8
       (.I0(\sect_cnt_reg_n_2_[24] ),
        .I1(p_0_in_1[24]),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .I3(p_0_in_1[26]),
        .I4(p_0_in_1[25]),
        .I5(\sect_cnt_reg_n_2_[25] ),
        .O(first_sect_carry__0_i_8_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1_n_2,first_sect_carry__1_i_2_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_1[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__1_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_1[50]),
        .I1(\sect_cnt_reg_n_2_[50] ),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .I3(p_0_in_1[49]),
        .I4(\sect_cnt_reg_n_2_[48] ),
        .I5(p_0_in_1[48]),
        .O(first_sect_carry__1_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(p_0_in_1[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in_1[21]),
        .I4(\sect_cnt_reg_n_2_[22] ),
        .I5(p_0_in_1[22]),
        .O(first_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_2_[18] ),
        .I1(p_0_in_1[18]),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .I3(p_0_in_1[20]),
        .I4(p_0_in_1[19]),
        .I5(\sect_cnt_reg_n_2_[19] ),
        .O(first_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_2_[15] ),
        .I1(p_0_in_1[15]),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .I3(p_0_in_1[16]),
        .I4(p_0_in_1[17]),
        .I5(\sect_cnt_reg_n_2_[17] ),
        .O(first_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_1[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in_1[12]),
        .I4(\sect_cnt_reg_n_2_[13] ),
        .I5(p_0_in_1[13]),
        .O(first_sect_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(p_0_in_1[9]),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .I3(p_0_in_1[10]),
        .I4(p_0_in_1[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(first_sect_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6
       (.I0(\sect_cnt_reg_n_2_[6] ),
        .I1(p_0_in_1[6]),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .I3(p_0_in_1[7]),
        .I4(p_0_in_1[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(first_sect_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7
       (.I0(\sect_cnt_reg_n_2_[3] ),
        .I1(p_0_in_1[3]),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .I3(p_0_in_1[4]),
        .I4(p_0_in_1[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(first_sect_carry_i_7_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8
       (.I0(p_0_in_1[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_1[0]),
        .I4(\sect_cnt_reg_n_2_[1] ),
        .I5(p_0_in_1[1]),
        .O(first_sect_carry_i_8_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_59),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_26_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \last_cnt[4]_i_1 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .I2(WLAST_Dummy),
        .I3(\last_cnt_reg[0] ),
        .O(E));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1_n_2,last_sect_carry_i_2_n_2,last_sect_carry_i_3_n_2,last_sect_carry_i_4_n_2,last_sect_carry_i_5_n_2,last_sect_carry_i_6_n_2,last_sect_carry_i_7_n_2,last_sect_carry_i_8_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1_n_2,last_sect_carry__0_i_2_n_2,last_sect_carry__0_i_3_n_2,last_sect_carry__0_i_4_n_2,last_sect_carry__0_i_5_n_2,last_sect_carry__0_i_6_n_2,last_sect_carry__0_i_7_n_2,last_sect_carry__0_i_8_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_2_[47] ),
        .I2(p_0_in0_in[45]),
        .I3(\sect_cnt_reg_n_2_[45] ),
        .I4(p_0_in0_in[46]),
        .I5(\sect_cnt_reg_n_2_[46] ),
        .O(last_sect_carry__0_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[43]),
        .I1(\sect_cnt_reg_n_2_[43] ),
        .I2(p_0_in0_in[44]),
        .I3(\sect_cnt_reg_n_2_[44] ),
        .I4(\sect_cnt_reg_n_2_[42] ),
        .I5(p_0_in0_in[42]),
        .O(last_sect_carry__0_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_2_[40] ),
        .I2(p_0_in0_in[41]),
        .I3(\sect_cnt_reg_n_2_[41] ),
        .I4(\sect_cnt_reg_n_2_[39] ),
        .I5(p_0_in0_in[39]),
        .O(last_sect_carry__0_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(p_0_in0_in[37]),
        .I1(\sect_cnt_reg_n_2_[37] ),
        .I2(p_0_in0_in[38]),
        .I3(\sect_cnt_reg_n_2_[38] ),
        .I4(\sect_cnt_reg_n_2_[36] ),
        .I5(p_0_in0_in[36]),
        .O(last_sect_carry__0_i_4_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5
       (.I0(p_0_in0_in[34]),
        .I1(\sect_cnt_reg_n_2_[34] ),
        .I2(p_0_in0_in[35]),
        .I3(\sect_cnt_reg_n_2_[35] ),
        .I4(\sect_cnt_reg_n_2_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__0_i_5_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_2_[32] ),
        .I2(p_0_in0_in[30]),
        .I3(\sect_cnt_reg_n_2_[30] ),
        .I4(p_0_in0_in[31]),
        .I5(\sect_cnt_reg_n_2_[31] ),
        .O(last_sect_carry__0_i_6_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(p_0_in0_in[27]),
        .I3(\sect_cnt_reg_n_2_[27] ),
        .I4(p_0_in0_in[28]),
        .I5(\sect_cnt_reg_n_2_[28] ),
        .O(last_sect_carry__0_i_7_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8
       (.I0(p_0_in0_in[24]),
        .I1(\sect_cnt_reg_n_2_[24] ),
        .I2(p_0_in0_in[25]),
        .I3(\sect_cnt_reg_n_2_[25] ),
        .I4(\sect_cnt_reg_n_2_[26] ),
        .I5(p_0_in0_in[26]),
        .O(last_sect_carry__0_i_8_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_wreq_n_188,fifo_wreq_n_189}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(p_0_in0_in[21]),
        .I3(\sect_cnt_reg_n_2_[21] ),
        .I4(p_0_in0_in[22]),
        .I5(\sect_cnt_reg_n_2_[22] ),
        .O(last_sect_carry_i_1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[18]),
        .I1(\sect_cnt_reg_n_2_[18] ),
        .I2(p_0_in0_in[19]),
        .I3(\sect_cnt_reg_n_2_[19] ),
        .I4(\sect_cnt_reg_n_2_[20] ),
        .I5(p_0_in0_in[20]),
        .O(last_sect_carry_i_2_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(p_0_in0_in[16]),
        .I1(\sect_cnt_reg_n_2_[16] ),
        .I2(p_0_in0_in[17]),
        .I3(\sect_cnt_reg_n_2_[17] ),
        .I4(\sect_cnt_reg_n_2_[15] ),
        .I5(p_0_in0_in[15]),
        .O(last_sect_carry_i_3_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(p_0_in0_in[12]),
        .I3(\sect_cnt_reg_n_2_[12] ),
        .I4(p_0_in0_in[13]),
        .I5(\sect_cnt_reg_n_2_[13] ),
        .O(last_sect_carry_i_4_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5
       (.I0(p_0_in0_in[9]),
        .I1(\sect_cnt_reg_n_2_[9] ),
        .I2(p_0_in0_in[11]),
        .I3(\sect_cnt_reg_n_2_[11] ),
        .I4(\sect_cnt_reg_n_2_[10] ),
        .I5(p_0_in0_in[10]),
        .O(last_sect_carry_i_5_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6
       (.I0(p_0_in0_in[6]),
        .I1(\sect_cnt_reg_n_2_[6] ),
        .I2(p_0_in0_in[8]),
        .I3(\sect_cnt_reg_n_2_[8] ),
        .I4(\sect_cnt_reg_n_2_[7] ),
        .I5(p_0_in0_in[7]),
        .O(last_sect_carry_i_6_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7
       (.I0(p_0_in0_in[4]),
        .I1(\sect_cnt_reg_n_2_[4] ),
        .I2(p_0_in0_in[5]),
        .I3(\sect_cnt_reg_n_2_[5] ),
        .I4(\sect_cnt_reg_n_2_[3] ),
        .I5(p_0_in0_in[3]),
        .O(last_sect_carry_i_7_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(p_0_in0_in[0]),
        .I3(\sect_cnt_reg_n_2_[0] ),
        .I4(p_0_in0_in[1]),
        .I5(\sect_cnt_reg_n_2_[1] ),
        .O(last_sect_carry_i_8_n_2));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][0]_srl16_i_1 
       (.I0(WVALID_Dummy),
        .I1(WREADY_Dummy),
        .O(push_1));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[15][2]_srl16_i_1 
       (.I0(AWVALID_Dummy),
        .I1(AWREADY_Dummy),
        .O(push_0));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__15_carry
       (.CI(pout_reg_5[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__15_carry_CO_UNCONNECTED[7:5],p_0_out__15_carry_n_5,p_0_out__15_carry_n_6,p_0_out__15_carry_n_7,p_0_out__15_carry_n_8,p_0_out__15_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,pout_reg_5[4:3],fifo_wreq_n_65,fifo_wreq_n_64,fifo_wreq_n_157}),
        .O({NLW_p_0_out__15_carry_O_UNCONNECTED[7:6],p_0_out__15_carry_n_12,p_0_out__15_carry_n_13,p_0_out__15_carry_n_14,p_0_out__15_carry_n_15,p_0_out__15_carry_n_16,p_0_out__15_carry_n_17}),
        .S({1'b0,1'b0,fifo_wreq_n_190,fifo_wreq_n_191,fifo_wreq_n_192,fifo_wreq_n_193,fifo_wreq_n_194,fifo_wreq_n_195}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out__31_carry
       (.CI(pout_reg_4[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out__31_carry_CO_UNCONNECTED[7:5],p_0_out__31_carry_n_5,p_0_out__31_carry_n_6,p_0_out__31_carry_n_7,p_0_out__31_carry_n_8,p_0_out__31_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,pout_reg_4[4:1],fifo_resp_to_user_n_9}),
        .O({NLW_p_0_out__31_carry_O_UNCONNECTED[7:6],p_0_out__31_carry_n_12,p_0_out__31_carry_n_13,p_0_out__31_carry_n_14,p_0_out__31_carry_n_15,p_0_out__31_carry_n_16,p_0_out__31_carry_n_17}),
        .S({1'b0,1'b0,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(pout_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,pout_reg[4:1],\bus_equal_gen.fifo_burst_n_17 }),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .S({1'b0,1'b0,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem0_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[95]_0 ({rs2f_wreq_data[95:64],rs2f_wreq_data[61:0]}),
        .\data_p2_reg[61]_0 (\data_p2_reg[61] ),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .push(push_6),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(data_vld_reg[0]),
        .store_result_U0_m_axi_gmem0_AWVALID(store_result_U0_m_axi_gmem0_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_1[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_1[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_1[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_1[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_1[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_1[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_1[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_1[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_1[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_1[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_1[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_1[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_1[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_1[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_1[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_1[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_1[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_1[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_1[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_1[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_1[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_1[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_1[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_1[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_1[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_1[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_1[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_1[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_1[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_1[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_1[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_1[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_1[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_1[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_1[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_1[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_1[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_1[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_1[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_1[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_1[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_1[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_1[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_1[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_1[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_1[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_1[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_1[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_1[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_1[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_1[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_1[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_resp_n_5));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_resp_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_2_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] ,\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] ,\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] ,\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] ,\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] ,\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] ,\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_8,sect_cnt0_carry__5_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_resp_n_11),
        .D(fifo_wreq_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\end_addr_buf_reg_n_2_[2] ),
        .I2(\start_addr_buf_reg_n_2_[2] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\end_addr_buf_reg_n_2_[3] ),
        .I2(\start_addr_buf_reg_n_2_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\end_addr_buf_reg_n_2_[4] ),
        .I2(\start_addr_buf_reg_n_2_[4] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg_n_2_[5] ),
        .I1(\end_addr_buf_reg_n_2_[5] ),
        .I2(beat_len_buf[3]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\end_addr_buf_reg_n_2_[6] ),
        .I2(\start_addr_buf_reg_n_2_[6] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\end_addr_buf_reg_n_2_[7] ),
        .I2(\start_addr_buf_reg_n_2_[7] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\end_addr_buf_reg_n_2_[8] ),
        .I2(\start_addr_buf_reg_n_2_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\end_addr_buf_reg_n_2_[9] ),
        .I2(\start_addr_buf_reg_n_2_[9] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\end_addr_buf_reg_n_2_[10] ),
        .I2(\start_addr_buf_reg_n_2_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_2 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\end_addr_buf_reg_n_2_[11] ),
        .I2(\start_addr_buf_reg_n_2_[11] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_2 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[0]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[1]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[2]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[3]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[4]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[5]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[6]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[7]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[8]_i_1_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_26_in),
        .D(\sect_len_buf[9]_i_2_n_2 ),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(p_0_in_1[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(p_0_in_1[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(p_0_in_1[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(p_0_in_1[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(p_0_in_1[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(p_0_in_1[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(p_0_in_1[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(p_0_in_1[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(p_0_in_1[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(p_0_in_1[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(p_0_in_1[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(p_0_in_1[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(p_0_in_1[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(p_0_in_1[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(p_0_in_1[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(p_0_in_1[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(p_0_in_1[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(p_0_in_1[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(p_0_in_1[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(p_0_in_1[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[32] ),
        .Q(p_0_in_1[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[33] ),
        .Q(p_0_in_1[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[34] ),
        .Q(p_0_in_1[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[35] ),
        .Q(p_0_in_1[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[36] ),
        .Q(p_0_in_1[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[37] ),
        .Q(p_0_in_1[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[38] ),
        .Q(p_0_in_1[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[39] ),
        .Q(p_0_in_1[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[40] ),
        .Q(p_0_in_1[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[41] ),
        .Q(p_0_in_1[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[42] ),
        .Q(p_0_in_1[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[43] ),
        .Q(p_0_in_1[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[44] ),
        .Q(p_0_in_1[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[45] ),
        .Q(p_0_in_1[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[46] ),
        .Q(p_0_in_1[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[47] ),
        .Q(p_0_in_1[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[48] ),
        .Q(p_0_in_1[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[49] ),
        .Q(p_0_in_1[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[50] ),
        .Q(p_0_in_1[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[51] ),
        .Q(p_0_in_1[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[52] ),
        .Q(p_0_in_1[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[53] ),
        .Q(p_0_in_1[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[54] ),
        .Q(p_0_in_1[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[55] ),
        .Q(p_0_in_1[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[56] ),
        .Q(p_0_in_1[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[57] ),
        .Q(p_0_in_1[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[58] ),
        .Q(p_0_in_1[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[59] ),
        .Q(p_0_in_1[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[60] ),
        .Q(p_0_in_1[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[61] ),
        .Q(p_0_in_1[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[62] ),
        .Q(p_0_in_1[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[63] ),
        .Q(p_0_in_1[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_148),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_147),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_146),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_145),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_144),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_143),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_142),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_141),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_140),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_139),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_138),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_137),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_136),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_135),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_134),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_133),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_132),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_131),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_130),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_129),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_156),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_128),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_127),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_126),
        .Q(\start_addr_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_125),
        .Q(\start_addr_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_124),
        .Q(\start_addr_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_123),
        .Q(\start_addr_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_122),
        .Q(\start_addr_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_121),
        .Q(\start_addr_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_120),
        .Q(\start_addr_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_119),
        .Q(\start_addr_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_155),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_118),
        .Q(\start_addr_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_117),
        .Q(\start_addr_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_116),
        .Q(\start_addr_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_115),
        .Q(\start_addr_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_114),
        .Q(\start_addr_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_113),
        .Q(\start_addr_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_112),
        .Q(\start_addr_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_111),
        .Q(\start_addr_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_110),
        .Q(\start_addr_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_109),
        .Q(\start_addr_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_154),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_108),
        .Q(\start_addr_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_107),
        .Q(\start_addr_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_106),
        .Q(\start_addr_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_105),
        .Q(\start_addr_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_104),
        .Q(\start_addr_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_103),
        .Q(\start_addr_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_102),
        .Q(\start_addr_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_101),
        .Q(\start_addr_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_100),
        .Q(\start_addr_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_99),
        .Q(\start_addr_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_153),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_98),
        .Q(\start_addr_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_97),
        .Q(\start_addr_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_96),
        .Q(\start_addr_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_95),
        .Q(\start_addr_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_152),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_151),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_150),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_149),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_12),
        .Q(wreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi
   (full_n_reg,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \state_reg[0] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    m_axi_gmem1_ARREADY,
    icmp_ln65_reg_106,
    Q,
    load_input_1_U0_m_axi_gmem1_RREADY,
    load_input_1_U0_m_axi_gmem1_ARVALID,
    in2,
    \data_p2_reg[95] ,
    load_p2);
  output full_n_reg;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]\state_reg[0] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input m_axi_gmem1_ARREADY;
  input icmp_ln65_reg_106;
  input [0:0]Q;
  input load_input_1_U0_m_axi_gmem1_RREADY;
  input load_input_1_U0_m_axi_gmem1_ARVALID;
  input [61:0]in2;
  input [31:0]\data_p2_reg[95] ;
  input load_p2;

  wire [32:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [31:0]\data_p1_reg[31] ;
  wire [31:0]\data_p2_reg[95] ;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire icmp_ln65_reg_106;
  wire [61:0]in2;
  wire load_input_1_U0_m_axi_gmem1_ARVALID;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [0:0]\state_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_read bus_read
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[31] (\data_p1_reg[31] ),
        .\data_p2_reg[95] (\data_p2_reg[95] ),
        .full_n_reg(full_n_reg),
        .icmp_ln65_reg_106(icmp_ln65_reg_106),
        .in2(in2),
        .load_input_1_U0_m_axi_gmem1_ARVALID(load_input_1_U0_m_axi_gmem1_ARVALID),
        .load_input_1_U0_m_axi_gmem1_RREADY(load_input_1_U0_m_axi_gmem1_RREADY),
        .load_p2(load_p2),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(gmem1_ARREADY),
        .\state_reg[0] (\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    empty_n_reg_0,
    Q,
    dout_valid_reg_0,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    dout_valid_reg_1,
    rdata_ack_t,
    \pout_reg[0] );
  output full_n_reg_0;
  output beat_valid;
  output empty_n_reg_0;
  output [32:0]Q;
  output dout_valid_reg_0;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input dout_valid_reg_1;
  input rdata_ack_t;
  input \pout_reg[0] ;

  wire [32:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_2 ;
  wire \dout_buf[10]_i_1_n_2 ;
  wire \dout_buf[11]_i_1_n_2 ;
  wire \dout_buf[12]_i_1_n_2 ;
  wire \dout_buf[13]_i_1_n_2 ;
  wire \dout_buf[14]_i_1_n_2 ;
  wire \dout_buf[15]_i_1_n_2 ;
  wire \dout_buf[16]_i_1_n_2 ;
  wire \dout_buf[17]_i_1_n_2 ;
  wire \dout_buf[18]_i_1_n_2 ;
  wire \dout_buf[19]_i_1_n_2 ;
  wire \dout_buf[1]_i_1_n_2 ;
  wire \dout_buf[20]_i_1_n_2 ;
  wire \dout_buf[21]_i_1_n_2 ;
  wire \dout_buf[22]_i_1_n_2 ;
  wire \dout_buf[23]_i_1_n_2 ;
  wire \dout_buf[24]_i_1_n_2 ;
  wire \dout_buf[25]_i_1_n_2 ;
  wire \dout_buf[26]_i_1_n_2 ;
  wire \dout_buf[27]_i_1_n_2 ;
  wire \dout_buf[28]_i_1_n_2 ;
  wire \dout_buf[29]_i_1_n_2 ;
  wire \dout_buf[2]_i_1_n_2 ;
  wire \dout_buf[30]_i_1_n_2 ;
  wire \dout_buf[31]_i_1_n_2 ;
  wire \dout_buf[34]_i_2_n_2 ;
  wire \dout_buf[3]_i_1_n_2 ;
  wire \dout_buf[4]_i_1_n_2 ;
  wire \dout_buf[5]_i_1_n_2 ;
  wire \dout_buf[6]_i_1_n_2 ;
  wire \dout_buf[7]_i_1_n_2 ;
  wire \dout_buf[8]_i_1_n_2 ;
  wire \dout_buf[9]_i_1_n_2 ;
  wire dout_valid_i_1__1_n_2;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1__0_n_2;
  wire empty_n_i_2__3_n_2;
  wire empty_n_i_3__1_n_2;
  wire empty_n_reg_0;
  wire empty_n_reg_n_2;
  wire full_n_i_1__7_n_2;
  wire full_n_i_2__9_n_2;
  wire full_n_i_3__6_n_2;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire \mOutPtr[0]_i_1__1_n_2 ;
  wire \mOutPtr[1]_i_1__0_n_2 ;
  wire \mOutPtr[2]_i_1__2_n_2 ;
  wire \mOutPtr[3]_i_1__0_n_2 ;
  wire \mOutPtr[4]_i_1__0_n_2 ;
  wire \mOutPtr[5]_i_1__0_n_2 ;
  wire \mOutPtr[5]_i_2__0_n_2 ;
  wire \mOutPtr[5]_i_3_n_2 ;
  wire \mOutPtr[6]_i_1__0_n_2 ;
  wire \mOutPtr[7]_i_1__0_n_2 ;
  wire \mOutPtr[8]_i_1__1_n_2 ;
  wire \mOutPtr[8]_i_2__0_n_2 ;
  wire \mOutPtr[8]_i_3_n_2 ;
  wire \mOutPtr[8]_i_4__0_n_2 ;
  wire \mOutPtr[8]_i_5_n_2 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__1_n_2;
  wire mem_reg_i_8__1_n_2;
  wire mem_reg_i_9__0_n_2;
  wire mem_reg_n_70;
  wire mem_reg_n_71;
  wire pop;
  wire \pout_reg[0] ;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_2 ;
  wire \waddr[1]_i_1__1_n_2 ;
  wire \waddr[2]_i_1__1_n_2 ;
  wire \waddr[3]_i_1__1_n_2 ;
  wire \waddr[4]_i_1__1_n_2 ;
  wire \waddr[5]_i_1__2_n_2 ;
  wire \waddr[6]_i_1__1_n_2 ;
  wire \waddr[6]_i_2__1_n_2 ;
  wire \waddr[7]_i_2__1_n_2 ;
  wire \waddr[7]_i_3__1_n_2 ;
  wire \waddr[7]_i_4__1_n_2 ;
  wire [15:0]NLW_mem_reg_CASDINA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDINB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDINPB_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_mem_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_mem_reg_CASDOUTPB_UNCONNECTED;
  wire [1:1]NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1__0 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_2 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_2 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \dout_buf[34]_i_1__0 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_2 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_2 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_2 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_2 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_2 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_2 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_2 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_2 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_2 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_2 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_2 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_2 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_2 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_2 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_2 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_2 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_2 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_2 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_2 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_2 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_2 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_2 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_2 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_2 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_2 ),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_2 ),
        .Q(Q[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_2 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_2 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_2 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_2 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_2 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_2 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_2 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAEA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .O(dout_valid_i_1__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_2),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDDDF0000DDD)) 
    empty_n_i_1__0
       (.I0(mOutPtr[0]),
        .I1(empty_n_i_2__3_n_2),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(full_n_i_3__6_n_2),
        .I5(empty_n_reg_n_2),
        .O(empty_n_i_1__0_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    empty_n_i_2__3
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[5]),
        .I2(mOutPtr[4]),
        .I3(mOutPtr[6]),
        .I4(empty_n_i_3__1_n_2),
        .O(empty_n_i_2__3_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__1
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[7]),
        .I3(mOutPtr[3]),
        .O(empty_n_i_3__1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_2),
        .Q(empty_n_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF0FFF0F)) 
    full_n_i_1__7
       (.I0(mOutPtr[8]),
        .I1(full_n_i_2__9_n_2),
        .I2(full_n_i_3__6_n_2),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem1_RVALID),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__7_n_2));
  LUT3 #(
    .INIT(8'h08)) 
    full_n_i_2__9
       (.I0(mOutPtr[7]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_5_n_2 ),
        .O(full_n_i_2__9_n_2));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    full_n_i_3__6
       (.I0(rdata_ack_t),
        .I1(dout_valid_reg_1),
        .I2(beat_valid),
        .I3(empty_n_reg_n_2),
        .O(full_n_i_3__6_n_2));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_2),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr[8]_i_4__0_n_2 ),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr[8]_i_4__0_n_2 ),
        .O(\mOutPtr[2]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[2]),
        .I4(\mOutPtr[8]_i_4__0_n_2 ),
        .O(\mOutPtr[3]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1__0 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(\mOutPtr[8]_i_4__0_n_2 ),
        .O(\mOutPtr[4]_i_1__0_n_2 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \mOutPtr[5]_i_1__0 
       (.I0(mOutPtr[5]),
        .I1(\mOutPtr[5]_i_2__0_n_2 ),
        .I2(\mOutPtr[8]_i_4__0_n_2 ),
        .I3(\mOutPtr[5]_i_3_n_2 ),
        .O(\mOutPtr[5]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mOutPtr[5]_i_2__0 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .O(\mOutPtr[5]_i_2__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[4]),
        .O(\mOutPtr[5]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \mOutPtr[6]_i_1__0 
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[8]_i_3_n_2 ),
        .I2(\mOutPtr[8]_i_4__0_n_2 ),
        .I3(\mOutPtr[8]_i_5_n_2 ),
        .O(\mOutPtr[6]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT5 #(
    .INIT(32'hB4B4F0C3)) 
    \mOutPtr[7]_i_1__0 
       (.I0(\mOutPtr[8]_i_5_n_2 ),
        .I1(\mOutPtr[8]_i_4__0_n_2 ),
        .I2(mOutPtr[7]),
        .I3(\mOutPtr[8]_i_3_n_2 ),
        .I4(mOutPtr[6]),
        .O(\mOutPtr[7]_i_1__0_n_2 ));
  LUT6 #(
    .INIT(64'h55D5AA2AAA2AAA2A)) 
    \mOutPtr[8]_i_1__1 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[8]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96A6AAAA9)) 
    \mOutPtr[8]_i_2__0 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(\mOutPtr[8]_i_3_n_2 ),
        .I4(\mOutPtr[8]_i_4__0_n_2 ),
        .I5(\mOutPtr[8]_i_5_n_2 ),
        .O(\mOutPtr[8]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[8]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h55D5000000000000)) 
    \mOutPtr[8]_i_4__0 
       (.I0(empty_n_reg_n_2),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem1_RVALID),
        .O(\mOutPtr[8]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[5]),
        .O(\mOutPtr[8]_i_5_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[0]_i_1__1_n_2 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[1]_i_1__0_n_2 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[2]_i_1__2_n_2 ),
        .Q(mOutPtr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[3]_i_1__0_n_2 ),
        .Q(mOutPtr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[4]_i_1__0_n_2 ),
        .Q(mOutPtr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[5]_i_1__0_n_2 ),
        .Q(mOutPtr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[6]_i_1__0_n_2 ),
        .Q(mOutPtr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[7]_i_1__0_n_2 ),
        .Q(mOutPtr[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__1_n_2 ),
        .D(\mOutPtr[8]_i_2__0_n_2 ),
        .Q(mOutPtr[8]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__1_n_2,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA(NLW_mem_reg_CASDINA_UNCONNECTED[15:0]),
        .CASDINB(NLW_mem_reg_CASDINB_UNCONNECTED[15:0]),
        .CASDINPA(NLW_mem_reg_CASDINPA_UNCONNECTED[1:0]),
        .CASDINPB(NLW_mem_reg_CASDINPB_UNCONNECTED[1:0]),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_mem_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_mem_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_mem_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_mem_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN(D[15:0]),
        .DINBDIN(D[31:16]),
        .DINPADINP(m_axi_gmem1_RRESP),
        .DINPBDINP({1'b1,D[32]}),
        .DOUTADOUT(q_buf[15:0]),
        .DOUTBDOUT(q_buf[31:16]),
        .DOUTPADOUTP({mem_reg_n_70,mem_reg_n_71}),
        .DOUTPBDOUTP({NLW_mem_reg_DOUTPBDOUTP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  LUT6 #(
    .INIT(64'h7555FFFFFFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(raddr[0]),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_n_2),
        .I5(raddr[1]),
        .O(mem_reg_i_10__1_n_2));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__1
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9__0_n_2),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_2__1
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(mem_reg_i_10__1_n_2),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_3__1
       (.I0(raddr[5]),
        .I1(raddr[2]),
        .I2(mem_reg_i_10__1_n_2),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    mem_reg_i_4__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_3__6_n_2),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .I5(raddr[4]),
        .O(rnext[4]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__1
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(full_n_i_3__6_n_2),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'hA6AA)) 
    mem_reg_i_6__1
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(full_n_i_3__6_n_2),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6666A666AAAAAAAA)) 
    mem_reg_i_7__1
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(raddr[0]),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'h6666A666)) 
    mem_reg_i_8__1
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_2),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .O(mem_reg_i_8__1_n_2));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    mem_reg_i_9__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(full_n_i_3__6_n_2),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_9__0_n_2));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT5 #(
    .INIT(32'h22A2AAAA)) 
    \pout[3]_i_4__3 
       (.I0(\pout_reg[0] ),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(Q[32]),
        .O(empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__1_n_2),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00404000)) 
    show_ahead_i_1__1
       (.I0(empty_n_i_2__3_n_2),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_i_3__6_n_2),
        .I4(mOutPtr[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_2 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__1 
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_2 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_2 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_2 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_2 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_2 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_2 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_2 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_2 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_2 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_2 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_fifo__parameterized0
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[7] ,
    \pout_reg[4]_0 ,
    DI,
    S,
    \q_reg[92]_0 ,
    \q_reg[70]_0 ,
    \q_reg[86]_0 ,
    \q_reg[93]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    \pout_reg[5]_0 ,
    ap_rst_n_inv,
    \q_reg[0]_0 ,
    ap_clk,
    Q,
    \could_multi_bursts.arlen_buf[3]_i_3__0 ,
    \pout_reg[0]_rep_0 ,
    last_sect_carry__1,
    last_sect_carry__1_0,
    \mem_reg[68][95]_srl32__0_0 ,
    D);
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[7] ;
  output [4:0]\pout_reg[4]_0 ;
  output [0:0]DI;
  output [7:0]S;
  output [90:0]\q_reg[92]_0 ;
  output [6:0]\q_reg[70]_0 ;
  output [7:0]\q_reg[86]_0 ;
  output [6:0]\q_reg[93]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  output [5:0]\pout_reg[5]_0 ;
  input ap_rst_n_inv;
  input \q_reg[0]_0 ;
  input ap_clk;
  input [5:0]Q;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0 ;
  input [0:0]\pout_reg[0]_rep_0 ;
  input [3:0]last_sect_carry__1;
  input [3:0]last_sect_carry__1_0;
  input [93:0]\mem_reg[68][95]_srl32__0_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [7:0]S;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3__0 ;
  wire data_vld_i_1__8_n_2;
  wire data_vld_reg_n_2;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire [95:93]fifo_rreq_data;
  wire full_n_i_1__11_n_2;
  wire full_n_i_2__7_n_2;
  wire full_n_i_3__5_n_2;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__1_n_2;
  wire invalid_len_event_i_3__1_n_2;
  wire invalid_len_event_i_4__1_n_2;
  wire invalid_len_event_i_5__1_n_2;
  wire invalid_len_event_i_6__1_n_2;
  wire invalid_len_event_i_7__1_n_2;
  wire invalid_len_event_i_8__1_n_2;
  wire invalid_len_event_i_9__1_n_2;
  wire [3:0]last_sect_carry__1;
  wire [3:0]last_sect_carry__1_0;
  wire \mem_reg[68][0]_mux_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_2 ;
  wire \mem_reg[68][0]_srl32__0_n_3 ;
  wire \mem_reg[68][0]_srl32__1_n_2 ;
  wire \mem_reg[68][0]_srl32_n_2 ;
  wire \mem_reg[68][0]_srl32_n_3 ;
  wire \mem_reg[68][10]_mux_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_2 ;
  wire \mem_reg[68][10]_srl32__0_n_3 ;
  wire \mem_reg[68][10]_srl32__1_n_2 ;
  wire \mem_reg[68][10]_srl32_n_2 ;
  wire \mem_reg[68][10]_srl32_n_3 ;
  wire \mem_reg[68][11]_mux_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_2 ;
  wire \mem_reg[68][11]_srl32__0_n_3 ;
  wire \mem_reg[68][11]_srl32__1_n_2 ;
  wire \mem_reg[68][11]_srl32_n_2 ;
  wire \mem_reg[68][11]_srl32_n_3 ;
  wire \mem_reg[68][12]_mux_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_2 ;
  wire \mem_reg[68][12]_srl32__0_n_3 ;
  wire \mem_reg[68][12]_srl32__1_n_2 ;
  wire \mem_reg[68][12]_srl32_n_2 ;
  wire \mem_reg[68][12]_srl32_n_3 ;
  wire \mem_reg[68][13]_mux_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_2 ;
  wire \mem_reg[68][13]_srl32__0_n_3 ;
  wire \mem_reg[68][13]_srl32__1_n_2 ;
  wire \mem_reg[68][13]_srl32_n_2 ;
  wire \mem_reg[68][13]_srl32_n_3 ;
  wire \mem_reg[68][14]_mux_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_2 ;
  wire \mem_reg[68][14]_srl32__0_n_3 ;
  wire \mem_reg[68][14]_srl32__1_n_2 ;
  wire \mem_reg[68][14]_srl32_n_2 ;
  wire \mem_reg[68][14]_srl32_n_3 ;
  wire \mem_reg[68][15]_mux_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_2 ;
  wire \mem_reg[68][15]_srl32__0_n_3 ;
  wire \mem_reg[68][15]_srl32__1_n_2 ;
  wire \mem_reg[68][15]_srl32_n_2 ;
  wire \mem_reg[68][15]_srl32_n_3 ;
  wire \mem_reg[68][16]_mux_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_2 ;
  wire \mem_reg[68][16]_srl32__0_n_3 ;
  wire \mem_reg[68][16]_srl32__1_n_2 ;
  wire \mem_reg[68][16]_srl32_n_2 ;
  wire \mem_reg[68][16]_srl32_n_3 ;
  wire \mem_reg[68][17]_mux_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_2 ;
  wire \mem_reg[68][17]_srl32__0_n_3 ;
  wire \mem_reg[68][17]_srl32__1_n_2 ;
  wire \mem_reg[68][17]_srl32_n_2 ;
  wire \mem_reg[68][17]_srl32_n_3 ;
  wire \mem_reg[68][18]_mux_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_2 ;
  wire \mem_reg[68][18]_srl32__0_n_3 ;
  wire \mem_reg[68][18]_srl32__1_n_2 ;
  wire \mem_reg[68][18]_srl32_n_2 ;
  wire \mem_reg[68][18]_srl32_n_3 ;
  wire \mem_reg[68][19]_mux_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_2 ;
  wire \mem_reg[68][19]_srl32__0_n_3 ;
  wire \mem_reg[68][19]_srl32__1_n_2 ;
  wire \mem_reg[68][19]_srl32_n_2 ;
  wire \mem_reg[68][19]_srl32_n_3 ;
  wire \mem_reg[68][1]_mux_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_2 ;
  wire \mem_reg[68][1]_srl32__0_n_3 ;
  wire \mem_reg[68][1]_srl32__1_n_2 ;
  wire \mem_reg[68][1]_srl32_n_2 ;
  wire \mem_reg[68][1]_srl32_n_3 ;
  wire \mem_reg[68][20]_mux_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_2 ;
  wire \mem_reg[68][20]_srl32__0_n_3 ;
  wire \mem_reg[68][20]_srl32__1_n_2 ;
  wire \mem_reg[68][20]_srl32_n_2 ;
  wire \mem_reg[68][20]_srl32_n_3 ;
  wire \mem_reg[68][21]_mux_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_2 ;
  wire \mem_reg[68][21]_srl32__0_n_3 ;
  wire \mem_reg[68][21]_srl32__1_n_2 ;
  wire \mem_reg[68][21]_srl32_n_2 ;
  wire \mem_reg[68][21]_srl32_n_3 ;
  wire \mem_reg[68][22]_mux_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_2 ;
  wire \mem_reg[68][22]_srl32__0_n_3 ;
  wire \mem_reg[68][22]_srl32__1_n_2 ;
  wire \mem_reg[68][22]_srl32_n_2 ;
  wire \mem_reg[68][22]_srl32_n_3 ;
  wire \mem_reg[68][23]_mux_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_2 ;
  wire \mem_reg[68][23]_srl32__0_n_3 ;
  wire \mem_reg[68][23]_srl32__1_n_2 ;
  wire \mem_reg[68][23]_srl32_n_2 ;
  wire \mem_reg[68][23]_srl32_n_3 ;
  wire \mem_reg[68][24]_mux_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_2 ;
  wire \mem_reg[68][24]_srl32__0_n_3 ;
  wire \mem_reg[68][24]_srl32__1_n_2 ;
  wire \mem_reg[68][24]_srl32_n_2 ;
  wire \mem_reg[68][24]_srl32_n_3 ;
  wire \mem_reg[68][25]_mux_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_2 ;
  wire \mem_reg[68][25]_srl32__0_n_3 ;
  wire \mem_reg[68][25]_srl32__1_n_2 ;
  wire \mem_reg[68][25]_srl32_n_2 ;
  wire \mem_reg[68][25]_srl32_n_3 ;
  wire \mem_reg[68][26]_mux_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_2 ;
  wire \mem_reg[68][26]_srl32__0_n_3 ;
  wire \mem_reg[68][26]_srl32__1_n_2 ;
  wire \mem_reg[68][26]_srl32_n_2 ;
  wire \mem_reg[68][26]_srl32_n_3 ;
  wire \mem_reg[68][27]_mux_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_2 ;
  wire \mem_reg[68][27]_srl32__0_n_3 ;
  wire \mem_reg[68][27]_srl32__1_n_2 ;
  wire \mem_reg[68][27]_srl32_n_2 ;
  wire \mem_reg[68][27]_srl32_n_3 ;
  wire \mem_reg[68][28]_mux_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_2 ;
  wire \mem_reg[68][28]_srl32__0_n_3 ;
  wire \mem_reg[68][28]_srl32__1_n_2 ;
  wire \mem_reg[68][28]_srl32_n_2 ;
  wire \mem_reg[68][28]_srl32_n_3 ;
  wire \mem_reg[68][29]_mux_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_2 ;
  wire \mem_reg[68][29]_srl32__0_n_3 ;
  wire \mem_reg[68][29]_srl32__1_n_2 ;
  wire \mem_reg[68][29]_srl32_n_2 ;
  wire \mem_reg[68][29]_srl32_n_3 ;
  wire \mem_reg[68][2]_mux_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_2 ;
  wire \mem_reg[68][2]_srl32__0_n_3 ;
  wire \mem_reg[68][2]_srl32__1_n_2 ;
  wire \mem_reg[68][2]_srl32_n_2 ;
  wire \mem_reg[68][2]_srl32_n_3 ;
  wire \mem_reg[68][30]_mux_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_2 ;
  wire \mem_reg[68][30]_srl32__0_n_3 ;
  wire \mem_reg[68][30]_srl32__1_n_2 ;
  wire \mem_reg[68][30]_srl32_n_2 ;
  wire \mem_reg[68][30]_srl32_n_3 ;
  wire \mem_reg[68][31]_mux_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_2 ;
  wire \mem_reg[68][31]_srl32__0_n_3 ;
  wire \mem_reg[68][31]_srl32__1_n_2 ;
  wire \mem_reg[68][31]_srl32_n_2 ;
  wire \mem_reg[68][31]_srl32_n_3 ;
  wire \mem_reg[68][32]_mux_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_2 ;
  wire \mem_reg[68][32]_srl32__0_n_3 ;
  wire \mem_reg[68][32]_srl32__1_n_2 ;
  wire \mem_reg[68][32]_srl32_n_2 ;
  wire \mem_reg[68][32]_srl32_n_3 ;
  wire \mem_reg[68][33]_mux_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_2 ;
  wire \mem_reg[68][33]_srl32__0_n_3 ;
  wire \mem_reg[68][33]_srl32__1_n_2 ;
  wire \mem_reg[68][33]_srl32_n_2 ;
  wire \mem_reg[68][33]_srl32_n_3 ;
  wire \mem_reg[68][34]_mux_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_2 ;
  wire \mem_reg[68][34]_srl32__0_n_3 ;
  wire \mem_reg[68][34]_srl32__1_n_2 ;
  wire \mem_reg[68][34]_srl32_n_2 ;
  wire \mem_reg[68][34]_srl32_n_3 ;
  wire \mem_reg[68][35]_mux_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_2 ;
  wire \mem_reg[68][35]_srl32__0_n_3 ;
  wire \mem_reg[68][35]_srl32__1_n_2 ;
  wire \mem_reg[68][35]_srl32_n_2 ;
  wire \mem_reg[68][35]_srl32_n_3 ;
  wire \mem_reg[68][36]_mux_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_2 ;
  wire \mem_reg[68][36]_srl32__0_n_3 ;
  wire \mem_reg[68][36]_srl32__1_n_2 ;
  wire \mem_reg[68][36]_srl32_n_2 ;
  wire \mem_reg[68][36]_srl32_n_3 ;
  wire \mem_reg[68][37]_mux_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_2 ;
  wire \mem_reg[68][37]_srl32__0_n_3 ;
  wire \mem_reg[68][37]_srl32__1_n_2 ;
  wire \mem_reg[68][37]_srl32_n_2 ;
  wire \mem_reg[68][37]_srl32_n_3 ;
  wire \mem_reg[68][38]_mux_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_2 ;
  wire \mem_reg[68][38]_srl32__0_n_3 ;
  wire \mem_reg[68][38]_srl32__1_n_2 ;
  wire \mem_reg[68][38]_srl32_n_2 ;
  wire \mem_reg[68][38]_srl32_n_3 ;
  wire \mem_reg[68][39]_mux_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_2 ;
  wire \mem_reg[68][39]_srl32__0_n_3 ;
  wire \mem_reg[68][39]_srl32__1_n_2 ;
  wire \mem_reg[68][39]_srl32_n_2 ;
  wire \mem_reg[68][39]_srl32_n_3 ;
  wire \mem_reg[68][3]_mux_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_2 ;
  wire \mem_reg[68][3]_srl32__0_n_3 ;
  wire \mem_reg[68][3]_srl32__1_n_2 ;
  wire \mem_reg[68][3]_srl32_n_2 ;
  wire \mem_reg[68][3]_srl32_n_3 ;
  wire \mem_reg[68][40]_mux_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_2 ;
  wire \mem_reg[68][40]_srl32__0_n_3 ;
  wire \mem_reg[68][40]_srl32__1_n_2 ;
  wire \mem_reg[68][40]_srl32_n_2 ;
  wire \mem_reg[68][40]_srl32_n_3 ;
  wire \mem_reg[68][41]_mux_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_2 ;
  wire \mem_reg[68][41]_srl32__0_n_3 ;
  wire \mem_reg[68][41]_srl32__1_n_2 ;
  wire \mem_reg[68][41]_srl32_n_2 ;
  wire \mem_reg[68][41]_srl32_n_3 ;
  wire \mem_reg[68][42]_mux_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_2 ;
  wire \mem_reg[68][42]_srl32__0_n_3 ;
  wire \mem_reg[68][42]_srl32__1_n_2 ;
  wire \mem_reg[68][42]_srl32_n_2 ;
  wire \mem_reg[68][42]_srl32_n_3 ;
  wire \mem_reg[68][43]_mux_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_2 ;
  wire \mem_reg[68][43]_srl32__0_n_3 ;
  wire \mem_reg[68][43]_srl32__1_n_2 ;
  wire \mem_reg[68][43]_srl32_n_2 ;
  wire \mem_reg[68][43]_srl32_n_3 ;
  wire \mem_reg[68][44]_mux_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_2 ;
  wire \mem_reg[68][44]_srl32__0_n_3 ;
  wire \mem_reg[68][44]_srl32__1_n_2 ;
  wire \mem_reg[68][44]_srl32_n_2 ;
  wire \mem_reg[68][44]_srl32_n_3 ;
  wire \mem_reg[68][45]_mux_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_2 ;
  wire \mem_reg[68][45]_srl32__0_n_3 ;
  wire \mem_reg[68][45]_srl32__1_n_2 ;
  wire \mem_reg[68][45]_srl32_n_2 ;
  wire \mem_reg[68][45]_srl32_n_3 ;
  wire \mem_reg[68][46]_mux_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_2 ;
  wire \mem_reg[68][46]_srl32__0_n_3 ;
  wire \mem_reg[68][46]_srl32__1_n_2 ;
  wire \mem_reg[68][46]_srl32_n_2 ;
  wire \mem_reg[68][46]_srl32_n_3 ;
  wire \mem_reg[68][47]_mux_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_2 ;
  wire \mem_reg[68][47]_srl32__0_n_3 ;
  wire \mem_reg[68][47]_srl32__1_n_2 ;
  wire \mem_reg[68][47]_srl32_n_2 ;
  wire \mem_reg[68][47]_srl32_n_3 ;
  wire \mem_reg[68][48]_mux_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_2 ;
  wire \mem_reg[68][48]_srl32__0_n_3 ;
  wire \mem_reg[68][48]_srl32__1_n_2 ;
  wire \mem_reg[68][48]_srl32_n_2 ;
  wire \mem_reg[68][48]_srl32_n_3 ;
  wire \mem_reg[68][49]_mux_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_2 ;
  wire \mem_reg[68][49]_srl32__0_n_3 ;
  wire \mem_reg[68][49]_srl32__1_n_2 ;
  wire \mem_reg[68][49]_srl32_n_2 ;
  wire \mem_reg[68][49]_srl32_n_3 ;
  wire \mem_reg[68][4]_mux_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_2 ;
  wire \mem_reg[68][4]_srl32__0_n_3 ;
  wire \mem_reg[68][4]_srl32__1_n_2 ;
  wire \mem_reg[68][4]_srl32_n_2 ;
  wire \mem_reg[68][4]_srl32_n_3 ;
  wire \mem_reg[68][50]_mux_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_2 ;
  wire \mem_reg[68][50]_srl32__0_n_3 ;
  wire \mem_reg[68][50]_srl32__1_n_2 ;
  wire \mem_reg[68][50]_srl32_n_2 ;
  wire \mem_reg[68][50]_srl32_n_3 ;
  wire \mem_reg[68][51]_mux_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_2 ;
  wire \mem_reg[68][51]_srl32__0_n_3 ;
  wire \mem_reg[68][51]_srl32__1_n_2 ;
  wire \mem_reg[68][51]_srl32_n_2 ;
  wire \mem_reg[68][51]_srl32_n_3 ;
  wire \mem_reg[68][52]_mux_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_2 ;
  wire \mem_reg[68][52]_srl32__0_n_3 ;
  wire \mem_reg[68][52]_srl32__1_n_2 ;
  wire \mem_reg[68][52]_srl32_n_2 ;
  wire \mem_reg[68][52]_srl32_n_3 ;
  wire \mem_reg[68][53]_mux_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_2 ;
  wire \mem_reg[68][53]_srl32__0_n_3 ;
  wire \mem_reg[68][53]_srl32__1_n_2 ;
  wire \mem_reg[68][53]_srl32_n_2 ;
  wire \mem_reg[68][53]_srl32_n_3 ;
  wire \mem_reg[68][54]_mux_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_2 ;
  wire \mem_reg[68][54]_srl32__0_n_3 ;
  wire \mem_reg[68][54]_srl32__1_n_2 ;
  wire \mem_reg[68][54]_srl32_n_2 ;
  wire \mem_reg[68][54]_srl32_n_3 ;
  wire \mem_reg[68][55]_mux_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_2 ;
  wire \mem_reg[68][55]_srl32__0_n_3 ;
  wire \mem_reg[68][55]_srl32__1_n_2 ;
  wire \mem_reg[68][55]_srl32_n_2 ;
  wire \mem_reg[68][55]_srl32_n_3 ;
  wire \mem_reg[68][56]_mux_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_2 ;
  wire \mem_reg[68][56]_srl32__0_n_3 ;
  wire \mem_reg[68][56]_srl32__1_n_2 ;
  wire \mem_reg[68][56]_srl32_n_2 ;
  wire \mem_reg[68][56]_srl32_n_3 ;
  wire \mem_reg[68][57]_mux_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_2 ;
  wire \mem_reg[68][57]_srl32__0_n_3 ;
  wire \mem_reg[68][57]_srl32__1_n_2 ;
  wire \mem_reg[68][57]_srl32_n_2 ;
  wire \mem_reg[68][57]_srl32_n_3 ;
  wire \mem_reg[68][58]_mux_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_2 ;
  wire \mem_reg[68][58]_srl32__0_n_3 ;
  wire \mem_reg[68][58]_srl32__1_n_2 ;
  wire \mem_reg[68][58]_srl32_n_2 ;
  wire \mem_reg[68][58]_srl32_n_3 ;
  wire \mem_reg[68][59]_mux_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_2 ;
  wire \mem_reg[68][59]_srl32__0_n_3 ;
  wire \mem_reg[68][59]_srl32__1_n_2 ;
  wire \mem_reg[68][59]_srl32_n_2 ;
  wire \mem_reg[68][59]_srl32_n_3 ;
  wire \mem_reg[68][5]_mux_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_2 ;
  wire \mem_reg[68][5]_srl32__0_n_3 ;
  wire \mem_reg[68][5]_srl32__1_n_2 ;
  wire \mem_reg[68][5]_srl32_n_2 ;
  wire \mem_reg[68][5]_srl32_n_3 ;
  wire \mem_reg[68][60]_mux_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_2 ;
  wire \mem_reg[68][60]_srl32__0_n_3 ;
  wire \mem_reg[68][60]_srl32__1_n_2 ;
  wire \mem_reg[68][60]_srl32_n_2 ;
  wire \mem_reg[68][60]_srl32_n_3 ;
  wire \mem_reg[68][61]_mux_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_2 ;
  wire \mem_reg[68][61]_srl32__0_n_3 ;
  wire \mem_reg[68][61]_srl32__1_n_2 ;
  wire \mem_reg[68][61]_srl32_n_2 ;
  wire \mem_reg[68][61]_srl32_n_3 ;
  wire \mem_reg[68][64]_mux_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_2 ;
  wire \mem_reg[68][64]_srl32__0_n_3 ;
  wire \mem_reg[68][64]_srl32__1_n_2 ;
  wire \mem_reg[68][64]_srl32_n_2 ;
  wire \mem_reg[68][64]_srl32_n_3 ;
  wire \mem_reg[68][65]_mux_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_2 ;
  wire \mem_reg[68][65]_srl32__0_n_3 ;
  wire \mem_reg[68][65]_srl32__1_n_2 ;
  wire \mem_reg[68][65]_srl32_n_2 ;
  wire \mem_reg[68][65]_srl32_n_3 ;
  wire \mem_reg[68][66]_mux_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_2 ;
  wire \mem_reg[68][66]_srl32__0_n_3 ;
  wire \mem_reg[68][66]_srl32__1_n_2 ;
  wire \mem_reg[68][66]_srl32_n_2 ;
  wire \mem_reg[68][66]_srl32_n_3 ;
  wire \mem_reg[68][67]_mux_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_2 ;
  wire \mem_reg[68][67]_srl32__0_n_3 ;
  wire \mem_reg[68][67]_srl32__1_n_2 ;
  wire \mem_reg[68][67]_srl32_n_2 ;
  wire \mem_reg[68][67]_srl32_n_3 ;
  wire \mem_reg[68][68]_mux_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_2 ;
  wire \mem_reg[68][68]_srl32__0_n_3 ;
  wire \mem_reg[68][68]_srl32__1_n_2 ;
  wire \mem_reg[68][68]_srl32_n_2 ;
  wire \mem_reg[68][68]_srl32_n_3 ;
  wire \mem_reg[68][69]_mux_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_2 ;
  wire \mem_reg[68][69]_srl32__0_n_3 ;
  wire \mem_reg[68][69]_srl32__1_n_2 ;
  wire \mem_reg[68][69]_srl32_n_2 ;
  wire \mem_reg[68][69]_srl32_n_3 ;
  wire \mem_reg[68][6]_mux_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_2 ;
  wire \mem_reg[68][6]_srl32__0_n_3 ;
  wire \mem_reg[68][6]_srl32__1_n_2 ;
  wire \mem_reg[68][6]_srl32_n_2 ;
  wire \mem_reg[68][6]_srl32_n_3 ;
  wire \mem_reg[68][70]_mux_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_2 ;
  wire \mem_reg[68][70]_srl32__0_n_3 ;
  wire \mem_reg[68][70]_srl32__1_n_2 ;
  wire \mem_reg[68][70]_srl32_n_2 ;
  wire \mem_reg[68][70]_srl32_n_3 ;
  wire \mem_reg[68][71]_mux_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_2 ;
  wire \mem_reg[68][71]_srl32__0_n_3 ;
  wire \mem_reg[68][71]_srl32__1_n_2 ;
  wire \mem_reg[68][71]_srl32_n_2 ;
  wire \mem_reg[68][71]_srl32_n_3 ;
  wire \mem_reg[68][72]_mux_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_2 ;
  wire \mem_reg[68][72]_srl32__0_n_3 ;
  wire \mem_reg[68][72]_srl32__1_n_2 ;
  wire \mem_reg[68][72]_srl32_n_2 ;
  wire \mem_reg[68][72]_srl32_n_3 ;
  wire \mem_reg[68][73]_mux_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_2 ;
  wire \mem_reg[68][73]_srl32__0_n_3 ;
  wire \mem_reg[68][73]_srl32__1_n_2 ;
  wire \mem_reg[68][73]_srl32_n_2 ;
  wire \mem_reg[68][73]_srl32_n_3 ;
  wire \mem_reg[68][74]_mux_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_2 ;
  wire \mem_reg[68][74]_srl32__0_n_3 ;
  wire \mem_reg[68][74]_srl32__1_n_2 ;
  wire \mem_reg[68][74]_srl32_n_2 ;
  wire \mem_reg[68][74]_srl32_n_3 ;
  wire \mem_reg[68][75]_mux_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_2 ;
  wire \mem_reg[68][75]_srl32__0_n_3 ;
  wire \mem_reg[68][75]_srl32__1_n_2 ;
  wire \mem_reg[68][75]_srl32_n_2 ;
  wire \mem_reg[68][75]_srl32_n_3 ;
  wire \mem_reg[68][76]_mux_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_2 ;
  wire \mem_reg[68][76]_srl32__0_n_3 ;
  wire \mem_reg[68][76]_srl32__1_n_2 ;
  wire \mem_reg[68][76]_srl32_n_2 ;
  wire \mem_reg[68][76]_srl32_n_3 ;
  wire \mem_reg[68][77]_mux_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_2 ;
  wire \mem_reg[68][77]_srl32__0_n_3 ;
  wire \mem_reg[68][77]_srl32__1_n_2 ;
  wire \mem_reg[68][77]_srl32_n_2 ;
  wire \mem_reg[68][77]_srl32_n_3 ;
  wire \mem_reg[68][78]_mux_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_2 ;
  wire \mem_reg[68][78]_srl32__0_n_3 ;
  wire \mem_reg[68][78]_srl32__1_n_2 ;
  wire \mem_reg[68][78]_srl32_n_2 ;
  wire \mem_reg[68][78]_srl32_n_3 ;
  wire \mem_reg[68][79]_mux_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_2 ;
  wire \mem_reg[68][79]_srl32__0_n_3 ;
  wire \mem_reg[68][79]_srl32__1_n_2 ;
  wire \mem_reg[68][79]_srl32_n_2 ;
  wire \mem_reg[68][79]_srl32_n_3 ;
  wire \mem_reg[68][7]_mux_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_2 ;
  wire \mem_reg[68][7]_srl32__0_n_3 ;
  wire \mem_reg[68][7]_srl32__1_n_2 ;
  wire \mem_reg[68][7]_srl32_n_2 ;
  wire \mem_reg[68][7]_srl32_n_3 ;
  wire \mem_reg[68][80]_mux_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_2 ;
  wire \mem_reg[68][80]_srl32__0_n_3 ;
  wire \mem_reg[68][80]_srl32__1_n_2 ;
  wire \mem_reg[68][80]_srl32_n_2 ;
  wire \mem_reg[68][80]_srl32_n_3 ;
  wire \mem_reg[68][81]_mux_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_2 ;
  wire \mem_reg[68][81]_srl32__0_n_3 ;
  wire \mem_reg[68][81]_srl32__1_n_2 ;
  wire \mem_reg[68][81]_srl32_n_2 ;
  wire \mem_reg[68][81]_srl32_n_3 ;
  wire \mem_reg[68][82]_mux_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_2 ;
  wire \mem_reg[68][82]_srl32__0_n_3 ;
  wire \mem_reg[68][82]_srl32__1_n_2 ;
  wire \mem_reg[68][82]_srl32_n_2 ;
  wire \mem_reg[68][82]_srl32_n_3 ;
  wire \mem_reg[68][83]_mux_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_2 ;
  wire \mem_reg[68][83]_srl32__0_n_3 ;
  wire \mem_reg[68][83]_srl32__1_n_2 ;
  wire \mem_reg[68][83]_srl32_n_2 ;
  wire \mem_reg[68][83]_srl32_n_3 ;
  wire \mem_reg[68][84]_mux_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_2 ;
  wire \mem_reg[68][84]_srl32__0_n_3 ;
  wire \mem_reg[68][84]_srl32__1_n_2 ;
  wire \mem_reg[68][84]_srl32_n_2 ;
  wire \mem_reg[68][84]_srl32_n_3 ;
  wire \mem_reg[68][85]_mux_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_2 ;
  wire \mem_reg[68][85]_srl32__0_n_3 ;
  wire \mem_reg[68][85]_srl32__1_n_2 ;
  wire \mem_reg[68][85]_srl32_n_2 ;
  wire \mem_reg[68][85]_srl32_n_3 ;
  wire \mem_reg[68][86]_mux_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_2 ;
  wire \mem_reg[68][86]_srl32__0_n_3 ;
  wire \mem_reg[68][86]_srl32__1_n_2 ;
  wire \mem_reg[68][86]_srl32_n_2 ;
  wire \mem_reg[68][86]_srl32_n_3 ;
  wire \mem_reg[68][87]_mux_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_2 ;
  wire \mem_reg[68][87]_srl32__0_n_3 ;
  wire \mem_reg[68][87]_srl32__1_n_2 ;
  wire \mem_reg[68][87]_srl32_n_2 ;
  wire \mem_reg[68][87]_srl32_n_3 ;
  wire \mem_reg[68][88]_mux_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_2 ;
  wire \mem_reg[68][88]_srl32__0_n_3 ;
  wire \mem_reg[68][88]_srl32__1_n_2 ;
  wire \mem_reg[68][88]_srl32_n_2 ;
  wire \mem_reg[68][88]_srl32_n_3 ;
  wire \mem_reg[68][89]_mux_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_2 ;
  wire \mem_reg[68][89]_srl32__0_n_3 ;
  wire \mem_reg[68][89]_srl32__1_n_2 ;
  wire \mem_reg[68][89]_srl32_n_2 ;
  wire \mem_reg[68][89]_srl32_n_3 ;
  wire \mem_reg[68][8]_mux_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_2 ;
  wire \mem_reg[68][8]_srl32__0_n_3 ;
  wire \mem_reg[68][8]_srl32__1_n_2 ;
  wire \mem_reg[68][8]_srl32_n_2 ;
  wire \mem_reg[68][8]_srl32_n_3 ;
  wire \mem_reg[68][90]_mux_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_2 ;
  wire \mem_reg[68][90]_srl32__0_n_3 ;
  wire \mem_reg[68][90]_srl32__1_n_2 ;
  wire \mem_reg[68][90]_srl32_n_2 ;
  wire \mem_reg[68][90]_srl32_n_3 ;
  wire \mem_reg[68][91]_mux_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_2 ;
  wire \mem_reg[68][91]_srl32__0_n_3 ;
  wire \mem_reg[68][91]_srl32__1_n_2 ;
  wire \mem_reg[68][91]_srl32_n_2 ;
  wire \mem_reg[68][91]_srl32_n_3 ;
  wire \mem_reg[68][92]_mux_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_2 ;
  wire \mem_reg[68][92]_srl32__0_n_3 ;
  wire \mem_reg[68][92]_srl32__1_n_2 ;
  wire \mem_reg[68][92]_srl32_n_2 ;
  wire \mem_reg[68][92]_srl32_n_3 ;
  wire \mem_reg[68][93]_mux_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_2 ;
  wire \mem_reg[68][93]_srl32__0_n_3 ;
  wire \mem_reg[68][93]_srl32__1_n_2 ;
  wire \mem_reg[68][93]_srl32_n_2 ;
  wire \mem_reg[68][93]_srl32_n_3 ;
  wire \mem_reg[68][94]_mux_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_2 ;
  wire \mem_reg[68][94]_srl32__0_n_3 ;
  wire \mem_reg[68][94]_srl32__1_n_2 ;
  wire \mem_reg[68][94]_srl32_n_2 ;
  wire \mem_reg[68][94]_srl32_n_3 ;
  wire \mem_reg[68][95]_mux_n_2 ;
  wire [93:0]\mem_reg[68][95]_srl32__0_0 ;
  wire \mem_reg[68][95]_srl32__0_n_2 ;
  wire \mem_reg[68][95]_srl32__0_n_3 ;
  wire \mem_reg[68][95]_srl32__1_n_2 ;
  wire \mem_reg[68][95]_srl32_n_2 ;
  wire \mem_reg[68][95]_srl32_n_3 ;
  wire \mem_reg[68][9]_mux_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_2 ;
  wire \mem_reg[68][9]_srl32__0_n_3 ;
  wire \mem_reg[68][9]_srl32__1_n_2 ;
  wire \mem_reg[68][9]_srl32_n_2 ;
  wire \mem_reg[68][9]_srl32_n_3 ;
  wire \pout[0]_i_1__7_n_2 ;
  wire \pout[0]_rep_i_1__3_n_2 ;
  wire \pout[6]_i_1__3_n_2 ;
  wire \pout[6]_i_2__3_n_2 ;
  wire \pout[6]_i_3__1_n_2 ;
  wire [6:5]pout_reg;
  wire [0:0]\pout_reg[0]_rep_0 ;
  wire \pout_reg[0]_rep_n_2 ;
  wire \pout_reg[1]_rep_n_2 ;
  wire \pout_reg[2]_rep_n_2 ;
  wire \pout_reg[3]_rep_n_2 ;
  wire [4:0]\pout_reg[4]_0 ;
  wire \pout_reg[4]_rep__0_n_2 ;
  wire \pout_reg[4]_rep_n_2 ;
  wire [5:0]\pout_reg[5]_0 ;
  wire push;
  wire \q[0]_i_1__2_n_2 ;
  wire \q[10]_i_1__1_n_2 ;
  wire \q[11]_i_1__1_n_2 ;
  wire \q[12]_i_1__1_n_2 ;
  wire \q[13]_i_1__1_n_2 ;
  wire \q[14]_i_1__1_n_2 ;
  wire \q[15]_i_1__1_n_2 ;
  wire \q[16]_i_1__1_n_2 ;
  wire \q[17]_i_1__1_n_2 ;
  wire \q[18]_i_1__1_n_2 ;
  wire \q[19]_i_1__1_n_2 ;
  wire \q[1]_i_1__2_n_2 ;
  wire \q[20]_i_1__1_n_2 ;
  wire \q[21]_i_1__1_n_2 ;
  wire \q[22]_i_1__1_n_2 ;
  wire \q[23]_i_1__1_n_2 ;
  wire \q[24]_i_1__1_n_2 ;
  wire \q[25]_i_1__1_n_2 ;
  wire \q[26]_i_1__1_n_2 ;
  wire \q[27]_i_1__1_n_2 ;
  wire \q[28]_i_1__1_n_2 ;
  wire \q[29]_i_1__1_n_2 ;
  wire \q[2]_i_1__2_n_2 ;
  wire \q[30]_i_1__1_n_2 ;
  wire \q[31]_i_1__2_n_2 ;
  wire \q[32]_i_1__1_n_2 ;
  wire \q[33]_i_1__1_n_2 ;
  wire \q[34]_i_1__1_n_2 ;
  wire \q[35]_i_1__1_n_2 ;
  wire \q[36]_i_1__1_n_2 ;
  wire \q[37]_i_1__1_n_2 ;
  wire \q[38]_i_1__1_n_2 ;
  wire \q[39]_i_1__1_n_2 ;
  wire \q[3]_i_1__2_n_2 ;
  wire \q[40]_i_1__1_n_2 ;
  wire \q[41]_i_1__1_n_2 ;
  wire \q[42]_i_1__1_n_2 ;
  wire \q[43]_i_1__1_n_2 ;
  wire \q[44]_i_1__1_n_2 ;
  wire \q[45]_i_1__1_n_2 ;
  wire \q[46]_i_1__1_n_2 ;
  wire \q[47]_i_1__1_n_2 ;
  wire \q[48]_i_1__1_n_2 ;
  wire \q[49]_i_1__1_n_2 ;
  wire \q[4]_i_1__1_n_2 ;
  wire \q[50]_i_1__1_n_2 ;
  wire \q[51]_i_1__1_n_2 ;
  wire \q[52]_i_1__1_n_2 ;
  wire \q[53]_i_1__1_n_2 ;
  wire \q[54]_i_1__1_n_2 ;
  wire \q[55]_i_1__1_n_2 ;
  wire \q[56]_i_1__1_n_2 ;
  wire \q[57]_i_1__1_n_2 ;
  wire \q[58]_i_1__1_n_2 ;
  wire \q[59]_i_1__1_n_2 ;
  wire \q[5]_i_1__1_n_2 ;
  wire \q[60]_i_1__1_n_2 ;
  wire \q[61]_i_1__1_n_2 ;
  wire \q[64]_i_1__1_n_2 ;
  wire \q[65]_i_1__1_n_2 ;
  wire \q[66]_i_1__1_n_2 ;
  wire \q[67]_i_1__1_n_2 ;
  wire \q[68]_i_1__1_n_2 ;
  wire \q[69]_i_1__1_n_2 ;
  wire \q[6]_i_1__1_n_2 ;
  wire \q[70]_i_1__1_n_2 ;
  wire \q[71]_i_1__1_n_2 ;
  wire \q[72]_i_1__1_n_2 ;
  wire \q[73]_i_1__1_n_2 ;
  wire \q[74]_i_1__1_n_2 ;
  wire \q[75]_i_1__1_n_2 ;
  wire \q[76]_i_1__1_n_2 ;
  wire \q[77]_i_1__1_n_2 ;
  wire \q[78]_i_1__1_n_2 ;
  wire \q[79]_i_1__1_n_2 ;
  wire \q[7]_i_1__1_n_2 ;
  wire \q[80]_i_1__1_n_2 ;
  wire \q[81]_i_1__1_n_2 ;
  wire \q[82]_i_1__1_n_2 ;
  wire \q[83]_i_1__1_n_2 ;
  wire \q[84]_i_1__1_n_2 ;
  wire \q[85]_i_1__1_n_2 ;
  wire \q[86]_i_1__1_n_2 ;
  wire \q[87]_i_1__1_n_2 ;
  wire \q[88]_i_1__1_n_2 ;
  wire \q[89]_i_1__1_n_2 ;
  wire \q[8]_i_1__1_n_2 ;
  wire \q[90]_i_1__1_n_2 ;
  wire \q[91]_i_1__1_n_2 ;
  wire \q[92]_i_1__1_n_2 ;
  wire \q[93]_i_1__1_n_2 ;
  wire \q[94]_i_1__1_n_2 ;
  wire \q[95]_i_1__1_n_2 ;
  wire \q[9]_i_1__1_n_2 ;
  wire \q_reg[0]_0 ;
  wire [6:0]\q_reg[70]_0 ;
  wire [7:0]\q_reg[86]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [6:0]\q_reg[93]_0 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;
  wire \NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ;
  wire \NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1__0
       (.I0(\q_reg[92]_0 [76]),
        .O(S[7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2__0
       (.I0(\q_reg[92]_0 [75]),
        .O(S[6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3__0
       (.I0(\q_reg[92]_0 [74]),
        .O(S[5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4__0
       (.I0(\q_reg[92]_0 [73]),
        .O(S[4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_5__0
       (.I0(\q_reg[92]_0 [72]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_6__0
       (.I0(\q_reg[92]_0 [71]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_7__0
       (.I0(\q_reg[92]_0 [70]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_8__0
       (.I0(\q_reg[92]_0 [69]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1__0
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2__0
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_3__0
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_4__0
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_5__0
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_6__0
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_7__0
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_8__0
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_1__0
       (.I0(fifo_rreq_data[93]),
        .O(\q_reg[93]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_2__0
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_3__0
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_4__0
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[93]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_5__0
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_6__0
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__2_i_7__0
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__0
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2__0
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3__0
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4__0
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_5__0
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_6__0
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_7__0
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[70]_0 [0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4__0 
       (.I0(Q[3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3__0 [4]),
        .I3(Q[4]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3__0 [5]),
        .I5(Q[5]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5__0 
       (.I0(Q[0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3__0 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3__0 [1]),
        .I3(Q[1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3__0 [2]),
        .I5(Q[2]),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'h8F80FF80)) 
    data_vld_i_1__8
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .I2(\pout[6]_i_2__3_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(\q_reg[0]_0 ),
        .O(data_vld_i_1__8_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_2),
        .Q(readRequestFIFONotEmpty),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA2AAAA)) 
    full_n_i_1__11
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .I2(full_n_i_2__7_n_2),
        .I3(\q_reg[0]_0 ),
        .I4(data_vld_reg_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__11_n_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    full_n_i_2__7
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .I2(\pout_reg[4]_0 [2]),
        .I3(\pout_reg[4]_0 [1]),
        .I4(\pout_reg[4]_0 [0]),
        .I5(full_n_i_3__5_n_2),
        .O(full_n_i_2__7_n_2));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'hE)) 
    full_n_i_3__5
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .O(full_n_i_3__5_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_2),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    invalid_len_event_i_1__1
       (.I0(readRequestFIFONotEmpty),
        .I1(fifo_rreq_data[95]),
        .I2(invalid_len_event_i_2__1_n_2),
        .I3(invalid_len_event_i_3__1_n_2),
        .I4(invalid_len_event_i_4__1_n_2),
        .I5(invalid_len_event_i_5__1_n_2),
        .O(invalid_len_event0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2__1
       (.I0(\q_reg[92]_0 [65]),
        .I1(\q_reg[92]_0 [64]),
        .I2(\q_reg[92]_0 [63]),
        .I3(\q_reg[92]_0 [62]),
        .I4(invalid_len_event_i_6__1_n_2),
        .O(invalid_len_event_i_2__1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3__1
       (.I0(\q_reg[92]_0 [72]),
        .I1(\q_reg[92]_0 [71]),
        .I2(\q_reg[92]_0 [70]),
        .I3(\q_reg[92]_0 [73]),
        .I4(invalid_len_event_i_7__1_n_2),
        .O(invalid_len_event_i_3__1_n_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4__1
       (.I0(\q_reg[92]_0 [86]),
        .I1(\q_reg[92]_0 [89]),
        .I2(\q_reg[92]_0 [87]),
        .I3(\q_reg[92]_0 [88]),
        .I4(invalid_len_event_i_8__1_n_2),
        .O(invalid_len_event_i_4__1_n_2));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_5__1
       (.I0(\q_reg[92]_0 [78]),
        .I1(\q_reg[92]_0 [79]),
        .I2(\q_reg[92]_0 [80]),
        .I3(\q_reg[92]_0 [81]),
        .I4(invalid_len_event_i_9__1_n_2),
        .O(invalid_len_event_i_5__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6__1
       (.I0(\q_reg[92]_0 [66]),
        .I1(\q_reg[92]_0 [67]),
        .I2(\q_reg[92]_0 [68]),
        .I3(\q_reg[92]_0 [69]),
        .O(invalid_len_event_i_6__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7__1
       (.I0(\q_reg[92]_0 [76]),
        .I1(\q_reg[92]_0 [75]),
        .I2(\q_reg[92]_0 [77]),
        .I3(\q_reg[92]_0 [74]),
        .O(invalid_len_event_i_7__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8__1
       (.I0(fifo_rreq_data[95]),
        .I1(fifo_rreq_data[93]),
        .I2(fifo_rreq_data[94]),
        .I3(\q_reg[92]_0 [90]),
        .O(invalid_len_event_i_8__1_n_2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9__1
       (.I0(\q_reg[92]_0 [83]),
        .I1(\q_reg[92]_0 [82]),
        .I2(\q_reg[92]_0 [85]),
        .I3(\q_reg[92]_0 [84]),
        .O(invalid_len_event_i_9__1_n_2));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__1_i_1__1
       (.I0(last_sect_carry__1[3]),
        .I1(last_sect_carry__1_0[3]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__1
       (.I0(last_sect_carry__1[2]),
        .I1(last_sect_carry__1_0[2]),
        .I2(last_sect_carry__1_0[0]),
        .I3(last_sect_carry__1[0]),
        .I4(last_sect_carry__1_0[1]),
        .I5(last_sect_carry__1[1]),
        .O(\end_addr_buf_reg[63] [0]));
  MUXF7 \mem_reg[68][0]_mux 
       (.I0(\mem_reg[68][0]_srl32_n_2 ),
        .I1(\mem_reg[68][0]_srl32__0_n_2 ),
        .O(\mem_reg[68][0]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [0]),
        .Q(\mem_reg[68][0]_srl32_n_2 ),
        .Q31(\mem_reg[68][0]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32_n_3 ),
        .Q(\mem_reg[68][0]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][0]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][0]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][0]_srl32__0_n_3 ),
        .Q(\mem_reg[68][0]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][0]_srl32__1_Q31_UNCONNECTED ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[68][0]_srl32_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .O(push));
  MUXF7 \mem_reg[68][10]_mux 
       (.I0(\mem_reg[68][10]_srl32_n_2 ),
        .I1(\mem_reg[68][10]_srl32__0_n_2 ),
        .O(\mem_reg[68][10]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [10]),
        .Q(\mem_reg[68][10]_srl32_n_2 ),
        .Q31(\mem_reg[68][10]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32_n_3 ),
        .Q(\mem_reg[68][10]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][10]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][10]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][10]_srl32__0_n_3 ),
        .Q(\mem_reg[68][10]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][10]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][11]_mux 
       (.I0(\mem_reg[68][11]_srl32_n_2 ),
        .I1(\mem_reg[68][11]_srl32__0_n_2 ),
        .O(\mem_reg[68][11]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [11]),
        .Q(\mem_reg[68][11]_srl32_n_2 ),
        .Q31(\mem_reg[68][11]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32_n_3 ),
        .Q(\mem_reg[68][11]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][11]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][11]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][11]_srl32__0_n_3 ),
        .Q(\mem_reg[68][11]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][11]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][12]_mux 
       (.I0(\mem_reg[68][12]_srl32_n_2 ),
        .I1(\mem_reg[68][12]_srl32__0_n_2 ),
        .O(\mem_reg[68][12]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [12]),
        .Q(\mem_reg[68][12]_srl32_n_2 ),
        .Q31(\mem_reg[68][12]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32_n_3 ),
        .Q(\mem_reg[68][12]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][12]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][12]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][12]_srl32__0_n_3 ),
        .Q(\mem_reg[68][12]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][12]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][13]_mux 
       (.I0(\mem_reg[68][13]_srl32_n_2 ),
        .I1(\mem_reg[68][13]_srl32__0_n_2 ),
        .O(\mem_reg[68][13]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [13]),
        .Q(\mem_reg[68][13]_srl32_n_2 ),
        .Q31(\mem_reg[68][13]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32_n_3 ),
        .Q(\mem_reg[68][13]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][13]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][13]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][13]_srl32__0_n_3 ),
        .Q(\mem_reg[68][13]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][13]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][14]_mux 
       (.I0(\mem_reg[68][14]_srl32_n_2 ),
        .I1(\mem_reg[68][14]_srl32__0_n_2 ),
        .O(\mem_reg[68][14]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [14]),
        .Q(\mem_reg[68][14]_srl32_n_2 ),
        .Q31(\mem_reg[68][14]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32_n_3 ),
        .Q(\mem_reg[68][14]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][14]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][14]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][14]_srl32__0_n_3 ),
        .Q(\mem_reg[68][14]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][14]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][15]_mux 
       (.I0(\mem_reg[68][15]_srl32_n_2 ),
        .I1(\mem_reg[68][15]_srl32__0_n_2 ),
        .O(\mem_reg[68][15]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [15]),
        .Q(\mem_reg[68][15]_srl32_n_2 ),
        .Q31(\mem_reg[68][15]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32_n_3 ),
        .Q(\mem_reg[68][15]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][15]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][15]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][15]_srl32__0_n_3 ),
        .Q(\mem_reg[68][15]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][15]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][16]_mux 
       (.I0(\mem_reg[68][16]_srl32_n_2 ),
        .I1(\mem_reg[68][16]_srl32__0_n_2 ),
        .O(\mem_reg[68][16]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [16]),
        .Q(\mem_reg[68][16]_srl32_n_2 ),
        .Q31(\mem_reg[68][16]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32_n_3 ),
        .Q(\mem_reg[68][16]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][16]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][16]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][16]_srl32__0_n_3 ),
        .Q(\mem_reg[68][16]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][16]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][17]_mux 
       (.I0(\mem_reg[68][17]_srl32_n_2 ),
        .I1(\mem_reg[68][17]_srl32__0_n_2 ),
        .O(\mem_reg[68][17]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [17]),
        .Q(\mem_reg[68][17]_srl32_n_2 ),
        .Q31(\mem_reg[68][17]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32_n_3 ),
        .Q(\mem_reg[68][17]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][17]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][17]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][17]_srl32__0_n_3 ),
        .Q(\mem_reg[68][17]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][17]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][18]_mux 
       (.I0(\mem_reg[68][18]_srl32_n_2 ),
        .I1(\mem_reg[68][18]_srl32__0_n_2 ),
        .O(\mem_reg[68][18]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [18]),
        .Q(\mem_reg[68][18]_srl32_n_2 ),
        .Q31(\mem_reg[68][18]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32_n_3 ),
        .Q(\mem_reg[68][18]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][18]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][18]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][18]_srl32__0_n_3 ),
        .Q(\mem_reg[68][18]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][18]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][19]_mux 
       (.I0(\mem_reg[68][19]_srl32_n_2 ),
        .I1(\mem_reg[68][19]_srl32__0_n_2 ),
        .O(\mem_reg[68][19]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [19]),
        .Q(\mem_reg[68][19]_srl32_n_2 ),
        .Q31(\mem_reg[68][19]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32_n_3 ),
        .Q(\mem_reg[68][19]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][19]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][19]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][19]_srl32__0_n_3 ),
        .Q(\mem_reg[68][19]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][19]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][1]_mux 
       (.I0(\mem_reg[68][1]_srl32_n_2 ),
        .I1(\mem_reg[68][1]_srl32__0_n_2 ),
        .O(\mem_reg[68][1]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [1]),
        .Q(\mem_reg[68][1]_srl32_n_2 ),
        .Q31(\mem_reg[68][1]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32_n_3 ),
        .Q(\mem_reg[68][1]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][1]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][1]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][1]_srl32__0_n_3 ),
        .Q(\mem_reg[68][1]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][1]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][20]_mux 
       (.I0(\mem_reg[68][20]_srl32_n_2 ),
        .I1(\mem_reg[68][20]_srl32__0_n_2 ),
        .O(\mem_reg[68][20]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [20]),
        .Q(\mem_reg[68][20]_srl32_n_2 ),
        .Q31(\mem_reg[68][20]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32_n_3 ),
        .Q(\mem_reg[68][20]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][20]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][20]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][20]_srl32__0_n_3 ),
        .Q(\mem_reg[68][20]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][20]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][21]_mux 
       (.I0(\mem_reg[68][21]_srl32_n_2 ),
        .I1(\mem_reg[68][21]_srl32__0_n_2 ),
        .O(\mem_reg[68][21]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [21]),
        .Q(\mem_reg[68][21]_srl32_n_2 ),
        .Q31(\mem_reg[68][21]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32_n_3 ),
        .Q(\mem_reg[68][21]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][21]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][21]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][21]_srl32__0_n_3 ),
        .Q(\mem_reg[68][21]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][21]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][22]_mux 
       (.I0(\mem_reg[68][22]_srl32_n_2 ),
        .I1(\mem_reg[68][22]_srl32__0_n_2 ),
        .O(\mem_reg[68][22]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [22]),
        .Q(\mem_reg[68][22]_srl32_n_2 ),
        .Q31(\mem_reg[68][22]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32_n_3 ),
        .Q(\mem_reg[68][22]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][22]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][22]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][22]_srl32__0_n_3 ),
        .Q(\mem_reg[68][22]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][22]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][23]_mux 
       (.I0(\mem_reg[68][23]_srl32_n_2 ),
        .I1(\mem_reg[68][23]_srl32__0_n_2 ),
        .O(\mem_reg[68][23]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [23]),
        .Q(\mem_reg[68][23]_srl32_n_2 ),
        .Q31(\mem_reg[68][23]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32_n_3 ),
        .Q(\mem_reg[68][23]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][23]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][23]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][23]_srl32__0_n_3 ),
        .Q(\mem_reg[68][23]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][23]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][24]_mux 
       (.I0(\mem_reg[68][24]_srl32_n_2 ),
        .I1(\mem_reg[68][24]_srl32__0_n_2 ),
        .O(\mem_reg[68][24]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [24]),
        .Q(\mem_reg[68][24]_srl32_n_2 ),
        .Q31(\mem_reg[68][24]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32_n_3 ),
        .Q(\mem_reg[68][24]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][24]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][24]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][24]_srl32__0_n_3 ),
        .Q(\mem_reg[68][24]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][24]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][25]_mux 
       (.I0(\mem_reg[68][25]_srl32_n_2 ),
        .I1(\mem_reg[68][25]_srl32__0_n_2 ),
        .O(\mem_reg[68][25]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [25]),
        .Q(\mem_reg[68][25]_srl32_n_2 ),
        .Q31(\mem_reg[68][25]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32_n_3 ),
        .Q(\mem_reg[68][25]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][25]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][25]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][25]_srl32__0_n_3 ),
        .Q(\mem_reg[68][25]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][25]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][26]_mux 
       (.I0(\mem_reg[68][26]_srl32_n_2 ),
        .I1(\mem_reg[68][26]_srl32__0_n_2 ),
        .O(\mem_reg[68][26]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [26]),
        .Q(\mem_reg[68][26]_srl32_n_2 ),
        .Q31(\mem_reg[68][26]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32_n_3 ),
        .Q(\mem_reg[68][26]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][26]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][26]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][26]_srl32__0_n_3 ),
        .Q(\mem_reg[68][26]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][26]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][27]_mux 
       (.I0(\mem_reg[68][27]_srl32_n_2 ),
        .I1(\mem_reg[68][27]_srl32__0_n_2 ),
        .O(\mem_reg[68][27]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [27]),
        .Q(\mem_reg[68][27]_srl32_n_2 ),
        .Q31(\mem_reg[68][27]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32_n_3 ),
        .Q(\mem_reg[68][27]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][27]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][27]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][27]_srl32__0_n_3 ),
        .Q(\mem_reg[68][27]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][27]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][28]_mux 
       (.I0(\mem_reg[68][28]_srl32_n_2 ),
        .I1(\mem_reg[68][28]_srl32__0_n_2 ),
        .O(\mem_reg[68][28]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [28]),
        .Q(\mem_reg[68][28]_srl32_n_2 ),
        .Q31(\mem_reg[68][28]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32_n_3 ),
        .Q(\mem_reg[68][28]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][28]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][28]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][28]_srl32__0_n_3 ),
        .Q(\mem_reg[68][28]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][28]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][29]_mux 
       (.I0(\mem_reg[68][29]_srl32_n_2 ),
        .I1(\mem_reg[68][29]_srl32__0_n_2 ),
        .O(\mem_reg[68][29]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [29]),
        .Q(\mem_reg[68][29]_srl32_n_2 ),
        .Q31(\mem_reg[68][29]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32_n_3 ),
        .Q(\mem_reg[68][29]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][29]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][29]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][29]_srl32__0_n_3 ),
        .Q(\mem_reg[68][29]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][29]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][2]_mux 
       (.I0(\mem_reg[68][2]_srl32_n_2 ),
        .I1(\mem_reg[68][2]_srl32__0_n_2 ),
        .O(\mem_reg[68][2]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [2]),
        .Q(\mem_reg[68][2]_srl32_n_2 ),
        .Q31(\mem_reg[68][2]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32_n_3 ),
        .Q(\mem_reg[68][2]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][2]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][2]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][2]_srl32__0_n_3 ),
        .Q(\mem_reg[68][2]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][2]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][30]_mux 
       (.I0(\mem_reg[68][30]_srl32_n_2 ),
        .I1(\mem_reg[68][30]_srl32__0_n_2 ),
        .O(\mem_reg[68][30]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [30]),
        .Q(\mem_reg[68][30]_srl32_n_2 ),
        .Q31(\mem_reg[68][30]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32_n_3 ),
        .Q(\mem_reg[68][30]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][30]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][30]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][30]_srl32__0_n_3 ),
        .Q(\mem_reg[68][30]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][30]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][31]_mux 
       (.I0(\mem_reg[68][31]_srl32_n_2 ),
        .I1(\mem_reg[68][31]_srl32__0_n_2 ),
        .O(\mem_reg[68][31]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [31]),
        .Q(\mem_reg[68][31]_srl32_n_2 ),
        .Q31(\mem_reg[68][31]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32_n_3 ),
        .Q(\mem_reg[68][31]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][31]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][31]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][31]_srl32__0_n_3 ),
        .Q(\mem_reg[68][31]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][31]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][32]_mux 
       (.I0(\mem_reg[68][32]_srl32_n_2 ),
        .I1(\mem_reg[68][32]_srl32__0_n_2 ),
        .O(\mem_reg[68][32]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [32]),
        .Q(\mem_reg[68][32]_srl32_n_2 ),
        .Q31(\mem_reg[68][32]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32_n_3 ),
        .Q(\mem_reg[68][32]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][32]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][32]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][32]_srl32__0_n_3 ),
        .Q(\mem_reg[68][32]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][32]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][33]_mux 
       (.I0(\mem_reg[68][33]_srl32_n_2 ),
        .I1(\mem_reg[68][33]_srl32__0_n_2 ),
        .O(\mem_reg[68][33]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [33]),
        .Q(\mem_reg[68][33]_srl32_n_2 ),
        .Q31(\mem_reg[68][33]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32_n_3 ),
        .Q(\mem_reg[68][33]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][33]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][33]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][33]_srl32__0_n_3 ),
        .Q(\mem_reg[68][33]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][33]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][34]_mux 
       (.I0(\mem_reg[68][34]_srl32_n_2 ),
        .I1(\mem_reg[68][34]_srl32__0_n_2 ),
        .O(\mem_reg[68][34]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [34]),
        .Q(\mem_reg[68][34]_srl32_n_2 ),
        .Q31(\mem_reg[68][34]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32_n_3 ),
        .Q(\mem_reg[68][34]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][34]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][34]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][34]_srl32__0_n_3 ),
        .Q(\mem_reg[68][34]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][34]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][35]_mux 
       (.I0(\mem_reg[68][35]_srl32_n_2 ),
        .I1(\mem_reg[68][35]_srl32__0_n_2 ),
        .O(\mem_reg[68][35]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [35]),
        .Q(\mem_reg[68][35]_srl32_n_2 ),
        .Q31(\mem_reg[68][35]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32_n_3 ),
        .Q(\mem_reg[68][35]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][35]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][35]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][35]_srl32__0_n_3 ),
        .Q(\mem_reg[68][35]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][35]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][36]_mux 
       (.I0(\mem_reg[68][36]_srl32_n_2 ),
        .I1(\mem_reg[68][36]_srl32__0_n_2 ),
        .O(\mem_reg[68][36]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [36]),
        .Q(\mem_reg[68][36]_srl32_n_2 ),
        .Q31(\mem_reg[68][36]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32_n_3 ),
        .Q(\mem_reg[68][36]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][36]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][36]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][36]_srl32__0_n_3 ),
        .Q(\mem_reg[68][36]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][36]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][37]_mux 
       (.I0(\mem_reg[68][37]_srl32_n_2 ),
        .I1(\mem_reg[68][37]_srl32__0_n_2 ),
        .O(\mem_reg[68][37]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [37]),
        .Q(\mem_reg[68][37]_srl32_n_2 ),
        .Q31(\mem_reg[68][37]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32_n_3 ),
        .Q(\mem_reg[68][37]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][37]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][37]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][37]_srl32__0_n_3 ),
        .Q(\mem_reg[68][37]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][37]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][38]_mux 
       (.I0(\mem_reg[68][38]_srl32_n_2 ),
        .I1(\mem_reg[68][38]_srl32__0_n_2 ),
        .O(\mem_reg[68][38]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [38]),
        .Q(\mem_reg[68][38]_srl32_n_2 ),
        .Q31(\mem_reg[68][38]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32_n_3 ),
        .Q(\mem_reg[68][38]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][38]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][38]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][38]_srl32__0_n_3 ),
        .Q(\mem_reg[68][38]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][38]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][39]_mux 
       (.I0(\mem_reg[68][39]_srl32_n_2 ),
        .I1(\mem_reg[68][39]_srl32__0_n_2 ),
        .O(\mem_reg[68][39]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [39]),
        .Q(\mem_reg[68][39]_srl32_n_2 ),
        .Q31(\mem_reg[68][39]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32_n_3 ),
        .Q(\mem_reg[68][39]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][39]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][39]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][39]_srl32__0_n_3 ),
        .Q(\mem_reg[68][39]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][39]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][3]_mux 
       (.I0(\mem_reg[68][3]_srl32_n_2 ),
        .I1(\mem_reg[68][3]_srl32__0_n_2 ),
        .O(\mem_reg[68][3]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [3]),
        .Q(\mem_reg[68][3]_srl32_n_2 ),
        .Q31(\mem_reg[68][3]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32_n_3 ),
        .Q(\mem_reg[68][3]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][3]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][3]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][3]_srl32__0_n_3 ),
        .Q(\mem_reg[68][3]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][3]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][40]_mux 
       (.I0(\mem_reg[68][40]_srl32_n_2 ),
        .I1(\mem_reg[68][40]_srl32__0_n_2 ),
        .O(\mem_reg[68][40]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [40]),
        .Q(\mem_reg[68][40]_srl32_n_2 ),
        .Q31(\mem_reg[68][40]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32_n_3 ),
        .Q(\mem_reg[68][40]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][40]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][40]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][40]_srl32__0_n_3 ),
        .Q(\mem_reg[68][40]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][40]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][41]_mux 
       (.I0(\mem_reg[68][41]_srl32_n_2 ),
        .I1(\mem_reg[68][41]_srl32__0_n_2 ),
        .O(\mem_reg[68][41]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [41]),
        .Q(\mem_reg[68][41]_srl32_n_2 ),
        .Q31(\mem_reg[68][41]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32_n_3 ),
        .Q(\mem_reg[68][41]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][41]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][41]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][41]_srl32__0_n_3 ),
        .Q(\mem_reg[68][41]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][41]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][42]_mux 
       (.I0(\mem_reg[68][42]_srl32_n_2 ),
        .I1(\mem_reg[68][42]_srl32__0_n_2 ),
        .O(\mem_reg[68][42]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [42]),
        .Q(\mem_reg[68][42]_srl32_n_2 ),
        .Q31(\mem_reg[68][42]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32_n_3 ),
        .Q(\mem_reg[68][42]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][42]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][42]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][42]_srl32__0_n_3 ),
        .Q(\mem_reg[68][42]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][42]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][43]_mux 
       (.I0(\mem_reg[68][43]_srl32_n_2 ),
        .I1(\mem_reg[68][43]_srl32__0_n_2 ),
        .O(\mem_reg[68][43]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [43]),
        .Q(\mem_reg[68][43]_srl32_n_2 ),
        .Q31(\mem_reg[68][43]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32_n_3 ),
        .Q(\mem_reg[68][43]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][43]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][43]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][43]_srl32__0_n_3 ),
        .Q(\mem_reg[68][43]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][43]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][44]_mux 
       (.I0(\mem_reg[68][44]_srl32_n_2 ),
        .I1(\mem_reg[68][44]_srl32__0_n_2 ),
        .O(\mem_reg[68][44]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [44]),
        .Q(\mem_reg[68][44]_srl32_n_2 ),
        .Q31(\mem_reg[68][44]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32_n_3 ),
        .Q(\mem_reg[68][44]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][44]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][44]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][44]_srl32__0_n_3 ),
        .Q(\mem_reg[68][44]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][44]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][45]_mux 
       (.I0(\mem_reg[68][45]_srl32_n_2 ),
        .I1(\mem_reg[68][45]_srl32__0_n_2 ),
        .O(\mem_reg[68][45]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [45]),
        .Q(\mem_reg[68][45]_srl32_n_2 ),
        .Q31(\mem_reg[68][45]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32_n_3 ),
        .Q(\mem_reg[68][45]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][45]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][45]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][45]_srl32__0_n_3 ),
        .Q(\mem_reg[68][45]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][45]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][46]_mux 
       (.I0(\mem_reg[68][46]_srl32_n_2 ),
        .I1(\mem_reg[68][46]_srl32__0_n_2 ),
        .O(\mem_reg[68][46]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [46]),
        .Q(\mem_reg[68][46]_srl32_n_2 ),
        .Q31(\mem_reg[68][46]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32_n_3 ),
        .Q(\mem_reg[68][46]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][46]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][46]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][46]_srl32__0_n_3 ),
        .Q(\mem_reg[68][46]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][46]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][47]_mux 
       (.I0(\mem_reg[68][47]_srl32_n_2 ),
        .I1(\mem_reg[68][47]_srl32__0_n_2 ),
        .O(\mem_reg[68][47]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [47]),
        .Q(\mem_reg[68][47]_srl32_n_2 ),
        .Q31(\mem_reg[68][47]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32_n_3 ),
        .Q(\mem_reg[68][47]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][47]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][47]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][47]_srl32__0_n_3 ),
        .Q(\mem_reg[68][47]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][47]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][48]_mux 
       (.I0(\mem_reg[68][48]_srl32_n_2 ),
        .I1(\mem_reg[68][48]_srl32__0_n_2 ),
        .O(\mem_reg[68][48]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [48]),
        .Q(\mem_reg[68][48]_srl32_n_2 ),
        .Q31(\mem_reg[68][48]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32_n_3 ),
        .Q(\mem_reg[68][48]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][48]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][48]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][48]_srl32__0_n_3 ),
        .Q(\mem_reg[68][48]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][48]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][49]_mux 
       (.I0(\mem_reg[68][49]_srl32_n_2 ),
        .I1(\mem_reg[68][49]_srl32__0_n_2 ),
        .O(\mem_reg[68][49]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [49]),
        .Q(\mem_reg[68][49]_srl32_n_2 ),
        .Q31(\mem_reg[68][49]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32_n_3 ),
        .Q(\mem_reg[68][49]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][49]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][49]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][49]_srl32__0_n_3 ),
        .Q(\mem_reg[68][49]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][49]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][4]_mux 
       (.I0(\mem_reg[68][4]_srl32_n_2 ),
        .I1(\mem_reg[68][4]_srl32__0_n_2 ),
        .O(\mem_reg[68][4]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [4]),
        .Q(\mem_reg[68][4]_srl32_n_2 ),
        .Q31(\mem_reg[68][4]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32_n_3 ),
        .Q(\mem_reg[68][4]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][4]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][4]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][4]_srl32__0_n_3 ),
        .Q(\mem_reg[68][4]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][4]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][50]_mux 
       (.I0(\mem_reg[68][50]_srl32_n_2 ),
        .I1(\mem_reg[68][50]_srl32__0_n_2 ),
        .O(\mem_reg[68][50]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [50]),
        .Q(\mem_reg[68][50]_srl32_n_2 ),
        .Q31(\mem_reg[68][50]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32_n_3 ),
        .Q(\mem_reg[68][50]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][50]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][50]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][50]_srl32__0_n_3 ),
        .Q(\mem_reg[68][50]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][50]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][51]_mux 
       (.I0(\mem_reg[68][51]_srl32_n_2 ),
        .I1(\mem_reg[68][51]_srl32__0_n_2 ),
        .O(\mem_reg[68][51]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [51]),
        .Q(\mem_reg[68][51]_srl32_n_2 ),
        .Q31(\mem_reg[68][51]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32_n_3 ),
        .Q(\mem_reg[68][51]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][51]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][51]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][51]_srl32__0_n_3 ),
        .Q(\mem_reg[68][51]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][51]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][52]_mux 
       (.I0(\mem_reg[68][52]_srl32_n_2 ),
        .I1(\mem_reg[68][52]_srl32__0_n_2 ),
        .O(\mem_reg[68][52]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [52]),
        .Q(\mem_reg[68][52]_srl32_n_2 ),
        .Q31(\mem_reg[68][52]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32_n_3 ),
        .Q(\mem_reg[68][52]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][52]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][52]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][52]_srl32__0_n_3 ),
        .Q(\mem_reg[68][52]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][52]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][53]_mux 
       (.I0(\mem_reg[68][53]_srl32_n_2 ),
        .I1(\mem_reg[68][53]_srl32__0_n_2 ),
        .O(\mem_reg[68][53]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [53]),
        .Q(\mem_reg[68][53]_srl32_n_2 ),
        .Q31(\mem_reg[68][53]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32_n_3 ),
        .Q(\mem_reg[68][53]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][53]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][53]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][53]_srl32__0_n_3 ),
        .Q(\mem_reg[68][53]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][53]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][54]_mux 
       (.I0(\mem_reg[68][54]_srl32_n_2 ),
        .I1(\mem_reg[68][54]_srl32__0_n_2 ),
        .O(\mem_reg[68][54]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [54]),
        .Q(\mem_reg[68][54]_srl32_n_2 ),
        .Q31(\mem_reg[68][54]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32_n_3 ),
        .Q(\mem_reg[68][54]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][54]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][54]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][54]_srl32__0_n_3 ),
        .Q(\mem_reg[68][54]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][54]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][55]_mux 
       (.I0(\mem_reg[68][55]_srl32_n_2 ),
        .I1(\mem_reg[68][55]_srl32__0_n_2 ),
        .O(\mem_reg[68][55]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [55]),
        .Q(\mem_reg[68][55]_srl32_n_2 ),
        .Q31(\mem_reg[68][55]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32_n_3 ),
        .Q(\mem_reg[68][55]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][55]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][55]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][55]_srl32__0_n_3 ),
        .Q(\mem_reg[68][55]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][55]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][56]_mux 
       (.I0(\mem_reg[68][56]_srl32_n_2 ),
        .I1(\mem_reg[68][56]_srl32__0_n_2 ),
        .O(\mem_reg[68][56]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [56]),
        .Q(\mem_reg[68][56]_srl32_n_2 ),
        .Q31(\mem_reg[68][56]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32_n_3 ),
        .Q(\mem_reg[68][56]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][56]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][56]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][56]_srl32__0_n_3 ),
        .Q(\mem_reg[68][56]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][56]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][57]_mux 
       (.I0(\mem_reg[68][57]_srl32_n_2 ),
        .I1(\mem_reg[68][57]_srl32__0_n_2 ),
        .O(\mem_reg[68][57]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [57]),
        .Q(\mem_reg[68][57]_srl32_n_2 ),
        .Q31(\mem_reg[68][57]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32_n_3 ),
        .Q(\mem_reg[68][57]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][57]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][57]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][57]_srl32__0_n_3 ),
        .Q(\mem_reg[68][57]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][57]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][58]_mux 
       (.I0(\mem_reg[68][58]_srl32_n_2 ),
        .I1(\mem_reg[68][58]_srl32__0_n_2 ),
        .O(\mem_reg[68][58]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [58]),
        .Q(\mem_reg[68][58]_srl32_n_2 ),
        .Q31(\mem_reg[68][58]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32_n_3 ),
        .Q(\mem_reg[68][58]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][58]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][58]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][58]_srl32__0_n_3 ),
        .Q(\mem_reg[68][58]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][58]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][59]_mux 
       (.I0(\mem_reg[68][59]_srl32_n_2 ),
        .I1(\mem_reg[68][59]_srl32__0_n_2 ),
        .O(\mem_reg[68][59]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [59]),
        .Q(\mem_reg[68][59]_srl32_n_2 ),
        .Q31(\mem_reg[68][59]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32_n_3 ),
        .Q(\mem_reg[68][59]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][59]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][59]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][59]_srl32__0_n_3 ),
        .Q(\mem_reg[68][59]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][59]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][5]_mux 
       (.I0(\mem_reg[68][5]_srl32_n_2 ),
        .I1(\mem_reg[68][5]_srl32__0_n_2 ),
        .O(\mem_reg[68][5]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [5]),
        .Q(\mem_reg[68][5]_srl32_n_2 ),
        .Q31(\mem_reg[68][5]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32_n_3 ),
        .Q(\mem_reg[68][5]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][5]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][5]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][5]_srl32__0_n_3 ),
        .Q(\mem_reg[68][5]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][5]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][60]_mux 
       (.I0(\mem_reg[68][60]_srl32_n_2 ),
        .I1(\mem_reg[68][60]_srl32__0_n_2 ),
        .O(\mem_reg[68][60]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [60]),
        .Q(\mem_reg[68][60]_srl32_n_2 ),
        .Q31(\mem_reg[68][60]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32_n_3 ),
        .Q(\mem_reg[68][60]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][60]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][60]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][60]_srl32__0_n_3 ),
        .Q(\mem_reg[68][60]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][60]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][61]_mux 
       (.I0(\mem_reg[68][61]_srl32_n_2 ),
        .I1(\mem_reg[68][61]_srl32__0_n_2 ),
        .O(\mem_reg[68][61]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [61]),
        .Q(\mem_reg[68][61]_srl32_n_2 ),
        .Q31(\mem_reg[68][61]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__0 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32_n_3 ),
        .Q(\mem_reg[68][61]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][61]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][61]_srl32__1 
       (.A({\pout_reg[4]_rep_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][61]_srl32__0_n_3 ),
        .Q(\mem_reg[68][61]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][61]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][64]_mux 
       (.I0(\mem_reg[68][64]_srl32_n_2 ),
        .I1(\mem_reg[68][64]_srl32__0_n_2 ),
        .O(\mem_reg[68][64]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [62]),
        .Q(\mem_reg[68][64]_srl32_n_2 ),
        .Q31(\mem_reg[68][64]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32_n_3 ),
        .Q(\mem_reg[68][64]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][64]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][64]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][64]_srl32__0_n_3 ),
        .Q(\mem_reg[68][64]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][64]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][65]_mux 
       (.I0(\mem_reg[68][65]_srl32_n_2 ),
        .I1(\mem_reg[68][65]_srl32__0_n_2 ),
        .O(\mem_reg[68][65]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [63]),
        .Q(\mem_reg[68][65]_srl32_n_2 ),
        .Q31(\mem_reg[68][65]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32_n_3 ),
        .Q(\mem_reg[68][65]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][65]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][65]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][65]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][65]_srl32__0_n_3 ),
        .Q(\mem_reg[68][65]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][65]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][66]_mux 
       (.I0(\mem_reg[68][66]_srl32_n_2 ),
        .I1(\mem_reg[68][66]_srl32__0_n_2 ),
        .O(\mem_reg[68][66]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [64]),
        .Q(\mem_reg[68][66]_srl32_n_2 ),
        .Q31(\mem_reg[68][66]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32_n_3 ),
        .Q(\mem_reg[68][66]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][66]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][66]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][66]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][66]_srl32__0_n_3 ),
        .Q(\mem_reg[68][66]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][66]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][67]_mux 
       (.I0(\mem_reg[68][67]_srl32_n_2 ),
        .I1(\mem_reg[68][67]_srl32__0_n_2 ),
        .O(\mem_reg[68][67]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [65]),
        .Q(\mem_reg[68][67]_srl32_n_2 ),
        .Q31(\mem_reg[68][67]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32_n_3 ),
        .Q(\mem_reg[68][67]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][67]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][67]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][67]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][67]_srl32__0_n_3 ),
        .Q(\mem_reg[68][67]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][67]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][68]_mux 
       (.I0(\mem_reg[68][68]_srl32_n_2 ),
        .I1(\mem_reg[68][68]_srl32__0_n_2 ),
        .O(\mem_reg[68][68]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [66]),
        .Q(\mem_reg[68][68]_srl32_n_2 ),
        .Q31(\mem_reg[68][68]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32_n_3 ),
        .Q(\mem_reg[68][68]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][68]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][68]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][68]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][68]_srl32__0_n_3 ),
        .Q(\mem_reg[68][68]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][68]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][69]_mux 
       (.I0(\mem_reg[68][69]_srl32_n_2 ),
        .I1(\mem_reg[68][69]_srl32__0_n_2 ),
        .O(\mem_reg[68][69]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [67]),
        .Q(\mem_reg[68][69]_srl32_n_2 ),
        .Q31(\mem_reg[68][69]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32_n_3 ),
        .Q(\mem_reg[68][69]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][69]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][69]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][69]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][69]_srl32__0_n_3 ),
        .Q(\mem_reg[68][69]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][69]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][6]_mux 
       (.I0(\mem_reg[68][6]_srl32_n_2 ),
        .I1(\mem_reg[68][6]_srl32__0_n_2 ),
        .O(\mem_reg[68][6]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [6]),
        .Q(\mem_reg[68][6]_srl32_n_2 ),
        .Q31(\mem_reg[68][6]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32_n_3 ),
        .Q(\mem_reg[68][6]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][6]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][6]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][6]_srl32__0_n_3 ),
        .Q(\mem_reg[68][6]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][6]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][70]_mux 
       (.I0(\mem_reg[68][70]_srl32_n_2 ),
        .I1(\mem_reg[68][70]_srl32__0_n_2 ),
        .O(\mem_reg[68][70]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [68]),
        .Q(\mem_reg[68][70]_srl32_n_2 ),
        .Q31(\mem_reg[68][70]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32_n_3 ),
        .Q(\mem_reg[68][70]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][70]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][70]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][70]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][70]_srl32__0_n_3 ),
        .Q(\mem_reg[68][70]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][70]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][71]_mux 
       (.I0(\mem_reg[68][71]_srl32_n_2 ),
        .I1(\mem_reg[68][71]_srl32__0_n_2 ),
        .O(\mem_reg[68][71]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [69]),
        .Q(\mem_reg[68][71]_srl32_n_2 ),
        .Q31(\mem_reg[68][71]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32_n_3 ),
        .Q(\mem_reg[68][71]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][71]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][71]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][71]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][71]_srl32__0_n_3 ),
        .Q(\mem_reg[68][71]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][71]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][72]_mux 
       (.I0(\mem_reg[68][72]_srl32_n_2 ),
        .I1(\mem_reg[68][72]_srl32__0_n_2 ),
        .O(\mem_reg[68][72]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [70]),
        .Q(\mem_reg[68][72]_srl32_n_2 ),
        .Q31(\mem_reg[68][72]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32_n_3 ),
        .Q(\mem_reg[68][72]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][72]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][72]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][72]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][72]_srl32__0_n_3 ),
        .Q(\mem_reg[68][72]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][72]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][73]_mux 
       (.I0(\mem_reg[68][73]_srl32_n_2 ),
        .I1(\mem_reg[68][73]_srl32__0_n_2 ),
        .O(\mem_reg[68][73]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [71]),
        .Q(\mem_reg[68][73]_srl32_n_2 ),
        .Q31(\mem_reg[68][73]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32_n_3 ),
        .Q(\mem_reg[68][73]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][73]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][73]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][73]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][73]_srl32__0_n_3 ),
        .Q(\mem_reg[68][73]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][73]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][74]_mux 
       (.I0(\mem_reg[68][74]_srl32_n_2 ),
        .I1(\mem_reg[68][74]_srl32__0_n_2 ),
        .O(\mem_reg[68][74]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [72]),
        .Q(\mem_reg[68][74]_srl32_n_2 ),
        .Q31(\mem_reg[68][74]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32_n_3 ),
        .Q(\mem_reg[68][74]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][74]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][74]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][74]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][74]_srl32__0_n_3 ),
        .Q(\mem_reg[68][74]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][74]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][75]_mux 
       (.I0(\mem_reg[68][75]_srl32_n_2 ),
        .I1(\mem_reg[68][75]_srl32__0_n_2 ),
        .O(\mem_reg[68][75]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [73]),
        .Q(\mem_reg[68][75]_srl32_n_2 ),
        .Q31(\mem_reg[68][75]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32_n_3 ),
        .Q(\mem_reg[68][75]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][75]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][75]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][75]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][75]_srl32__0_n_3 ),
        .Q(\mem_reg[68][75]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][75]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][76]_mux 
       (.I0(\mem_reg[68][76]_srl32_n_2 ),
        .I1(\mem_reg[68][76]_srl32__0_n_2 ),
        .O(\mem_reg[68][76]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [74]),
        .Q(\mem_reg[68][76]_srl32_n_2 ),
        .Q31(\mem_reg[68][76]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32_n_3 ),
        .Q(\mem_reg[68][76]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][76]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][76]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][76]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][76]_srl32__0_n_3 ),
        .Q(\mem_reg[68][76]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][76]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][77]_mux 
       (.I0(\mem_reg[68][77]_srl32_n_2 ),
        .I1(\mem_reg[68][77]_srl32__0_n_2 ),
        .O(\mem_reg[68][77]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [75]),
        .Q(\mem_reg[68][77]_srl32_n_2 ),
        .Q31(\mem_reg[68][77]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32_n_3 ),
        .Q(\mem_reg[68][77]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][77]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][77]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][77]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][77]_srl32__0_n_3 ),
        .Q(\mem_reg[68][77]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][77]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][78]_mux 
       (.I0(\mem_reg[68][78]_srl32_n_2 ),
        .I1(\mem_reg[68][78]_srl32__0_n_2 ),
        .O(\mem_reg[68][78]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [76]),
        .Q(\mem_reg[68][78]_srl32_n_2 ),
        .Q31(\mem_reg[68][78]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32_n_3 ),
        .Q(\mem_reg[68][78]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][78]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][78]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][78]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][78]_srl32__0_n_3 ),
        .Q(\mem_reg[68][78]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][78]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][79]_mux 
       (.I0(\mem_reg[68][79]_srl32_n_2 ),
        .I1(\mem_reg[68][79]_srl32__0_n_2 ),
        .O(\mem_reg[68][79]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [77]),
        .Q(\mem_reg[68][79]_srl32_n_2 ),
        .Q31(\mem_reg[68][79]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32_n_3 ),
        .Q(\mem_reg[68][79]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][79]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][79]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][79]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][79]_srl32__0_n_3 ),
        .Q(\mem_reg[68][79]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][79]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][7]_mux 
       (.I0(\mem_reg[68][7]_srl32_n_2 ),
        .I1(\mem_reg[68][7]_srl32__0_n_2 ),
        .O(\mem_reg[68][7]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [7]),
        .Q(\mem_reg[68][7]_srl32_n_2 ),
        .Q31(\mem_reg[68][7]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32_n_3 ),
        .Q(\mem_reg[68][7]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][7]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][7]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][7]_srl32__0_n_3 ),
        .Q(\mem_reg[68][7]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][7]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][80]_mux 
       (.I0(\mem_reg[68][80]_srl32_n_2 ),
        .I1(\mem_reg[68][80]_srl32__0_n_2 ),
        .O(\mem_reg[68][80]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [78]),
        .Q(\mem_reg[68][80]_srl32_n_2 ),
        .Q31(\mem_reg[68][80]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32_n_3 ),
        .Q(\mem_reg[68][80]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][80]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][80]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][80]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][80]_srl32__0_n_3 ),
        .Q(\mem_reg[68][80]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][80]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][81]_mux 
       (.I0(\mem_reg[68][81]_srl32_n_2 ),
        .I1(\mem_reg[68][81]_srl32__0_n_2 ),
        .O(\mem_reg[68][81]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [79]),
        .Q(\mem_reg[68][81]_srl32_n_2 ),
        .Q31(\mem_reg[68][81]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32_n_3 ),
        .Q(\mem_reg[68][81]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][81]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][81]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][81]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][81]_srl32__0_n_3 ),
        .Q(\mem_reg[68][81]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][81]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][82]_mux 
       (.I0(\mem_reg[68][82]_srl32_n_2 ),
        .I1(\mem_reg[68][82]_srl32__0_n_2 ),
        .O(\mem_reg[68][82]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [80]),
        .Q(\mem_reg[68][82]_srl32_n_2 ),
        .Q31(\mem_reg[68][82]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32_n_3 ),
        .Q(\mem_reg[68][82]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][82]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][82]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][82]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][82]_srl32__0_n_3 ),
        .Q(\mem_reg[68][82]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][82]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][83]_mux 
       (.I0(\mem_reg[68][83]_srl32_n_2 ),
        .I1(\mem_reg[68][83]_srl32__0_n_2 ),
        .O(\mem_reg[68][83]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [81]),
        .Q(\mem_reg[68][83]_srl32_n_2 ),
        .Q31(\mem_reg[68][83]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32_n_3 ),
        .Q(\mem_reg[68][83]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][83]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][83]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][83]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][83]_srl32__0_n_3 ),
        .Q(\mem_reg[68][83]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][83]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][84]_mux 
       (.I0(\mem_reg[68][84]_srl32_n_2 ),
        .I1(\mem_reg[68][84]_srl32__0_n_2 ),
        .O(\mem_reg[68][84]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [82]),
        .Q(\mem_reg[68][84]_srl32_n_2 ),
        .Q31(\mem_reg[68][84]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32_n_3 ),
        .Q(\mem_reg[68][84]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][84]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][84]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][84]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][84]_srl32__0_n_3 ),
        .Q(\mem_reg[68][84]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][84]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][85]_mux 
       (.I0(\mem_reg[68][85]_srl32_n_2 ),
        .I1(\mem_reg[68][85]_srl32__0_n_2 ),
        .O(\mem_reg[68][85]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [83]),
        .Q(\mem_reg[68][85]_srl32_n_2 ),
        .Q31(\mem_reg[68][85]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32_n_3 ),
        .Q(\mem_reg[68][85]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][85]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][85]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][85]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][85]_srl32__0_n_3 ),
        .Q(\mem_reg[68][85]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][85]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][86]_mux 
       (.I0(\mem_reg[68][86]_srl32_n_2 ),
        .I1(\mem_reg[68][86]_srl32__0_n_2 ),
        .O(\mem_reg[68][86]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [84]),
        .Q(\mem_reg[68][86]_srl32_n_2 ),
        .Q31(\mem_reg[68][86]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32_n_3 ),
        .Q(\mem_reg[68][86]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][86]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][86]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][86]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][86]_srl32__0_n_3 ),
        .Q(\mem_reg[68][86]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][86]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][87]_mux 
       (.I0(\mem_reg[68][87]_srl32_n_2 ),
        .I1(\mem_reg[68][87]_srl32__0_n_2 ),
        .O(\mem_reg[68][87]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [85]),
        .Q(\mem_reg[68][87]_srl32_n_2 ),
        .Q31(\mem_reg[68][87]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32_n_3 ),
        .Q(\mem_reg[68][87]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][87]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][87]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][87]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][87]_srl32__0_n_3 ),
        .Q(\mem_reg[68][87]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][87]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][88]_mux 
       (.I0(\mem_reg[68][88]_srl32_n_2 ),
        .I1(\mem_reg[68][88]_srl32__0_n_2 ),
        .O(\mem_reg[68][88]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [86]),
        .Q(\mem_reg[68][88]_srl32_n_2 ),
        .Q31(\mem_reg[68][88]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32_n_3 ),
        .Q(\mem_reg[68][88]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][88]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][88]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][88]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][88]_srl32__0_n_3 ),
        .Q(\mem_reg[68][88]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][88]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][89]_mux 
       (.I0(\mem_reg[68][89]_srl32_n_2 ),
        .I1(\mem_reg[68][89]_srl32__0_n_2 ),
        .O(\mem_reg[68][89]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [87]),
        .Q(\mem_reg[68][89]_srl32_n_2 ),
        .Q31(\mem_reg[68][89]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32_n_3 ),
        .Q(\mem_reg[68][89]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][89]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][89]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][89]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][89]_srl32__0_n_3 ),
        .Q(\mem_reg[68][89]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][89]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][8]_mux 
       (.I0(\mem_reg[68][8]_srl32_n_2 ),
        .I1(\mem_reg[68][8]_srl32__0_n_2 ),
        .O(\mem_reg[68][8]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [8]),
        .Q(\mem_reg[68][8]_srl32_n_2 ),
        .Q31(\mem_reg[68][8]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32_n_3 ),
        .Q(\mem_reg[68][8]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][8]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][8]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][8]_srl32__0_n_3 ),
        .Q(\mem_reg[68][8]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][8]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][90]_mux 
       (.I0(\mem_reg[68][90]_srl32_n_2 ),
        .I1(\mem_reg[68][90]_srl32__0_n_2 ),
        .O(\mem_reg[68][90]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [88]),
        .Q(\mem_reg[68][90]_srl32_n_2 ),
        .Q31(\mem_reg[68][90]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32_n_3 ),
        .Q(\mem_reg[68][90]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][90]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][90]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][90]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][90]_srl32__0_n_3 ),
        .Q(\mem_reg[68][90]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][90]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][91]_mux 
       (.I0(\mem_reg[68][91]_srl32_n_2 ),
        .I1(\mem_reg[68][91]_srl32__0_n_2 ),
        .O(\mem_reg[68][91]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [89]),
        .Q(\mem_reg[68][91]_srl32_n_2 ),
        .Q31(\mem_reg[68][91]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32_n_3 ),
        .Q(\mem_reg[68][91]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][91]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][91]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][91]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][91]_srl32__0_n_3 ),
        .Q(\mem_reg[68][91]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][91]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][92]_mux 
       (.I0(\mem_reg[68][92]_srl32_n_2 ),
        .I1(\mem_reg[68][92]_srl32__0_n_2 ),
        .O(\mem_reg[68][92]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [90]),
        .Q(\mem_reg[68][92]_srl32_n_2 ),
        .Q31(\mem_reg[68][92]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32_n_3 ),
        .Q(\mem_reg[68][92]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][92]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][92]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][92]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][92]_srl32__0_n_3 ),
        .Q(\mem_reg[68][92]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][92]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][93]_mux 
       (.I0(\mem_reg[68][93]_srl32_n_2 ),
        .I1(\mem_reg[68][93]_srl32__0_n_2 ),
        .O(\mem_reg[68][93]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [91]),
        .Q(\mem_reg[68][93]_srl32_n_2 ),
        .Q31(\mem_reg[68][93]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32_n_3 ),
        .Q(\mem_reg[68][93]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][93]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][93]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][93]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][93]_srl32__0_n_3 ),
        .Q(\mem_reg[68][93]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][93]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][94]_mux 
       (.I0(\mem_reg[68][94]_srl32_n_2 ),
        .I1(\mem_reg[68][94]_srl32__0_n_2 ),
        .O(\mem_reg[68][94]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [92]),
        .Q(\mem_reg[68][94]_srl32_n_2 ),
        .Q31(\mem_reg[68][94]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32_n_3 ),
        .Q(\mem_reg[68][94]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][94]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][94]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][94]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][94]_srl32__0_n_3 ),
        .Q(\mem_reg[68][94]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][94]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][95]_mux 
       (.I0(\mem_reg[68][95]_srl32_n_2 ),
        .I1(\mem_reg[68][95]_srl32__0_n_2 ),
        .O(\mem_reg[68][95]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [93]),
        .Q(\mem_reg[68][95]_srl32_n_2 ),
        .Q31(\mem_reg[68][95]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__0 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32_n_3 ),
        .Q(\mem_reg[68][95]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][95]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][95]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][95]_srl32__1 
       (.A({\pout_reg[4]_rep__0_n_2 ,\pout_reg[4]_0 [3:0]}),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_n_3 ),
        .Q(\mem_reg[68][95]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][95]_srl32__1_Q31_UNCONNECTED ));
  MUXF7 \mem_reg[68][9]_mux 
       (.I0(\mem_reg[68][9]_srl32_n_2 ),
        .I1(\mem_reg[68][9]_srl32__0_n_2 ),
        .O(\mem_reg[68][9]_mux_n_2 ),
        .S(pout_reg[5]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][95]_srl32__0_0 [9]),
        .Q(\mem_reg[68][9]_srl32_n_2 ),
        .Q31(\mem_reg[68][9]_srl32_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__0 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32_n_3 ),
        .Q(\mem_reg[68][9]_srl32__0_n_2 ),
        .Q31(\mem_reg[68][9]_srl32__0_n_3 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[68][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \mem_reg[68][9]_srl32__1 
       (.A({\pout_reg[4]_0 [4],\pout_reg[3]_rep_n_2 ,\pout_reg[2]_rep_n_2 ,\pout_reg[1]_rep_n_2 ,\pout_reg[0]_rep_n_2 }),
        .CE(push),
        .CLK(ap_clk),
        .D(\mem_reg[68][9]_srl32__0_n_3 ),
        .Q(\mem_reg[68][9]_srl32__1_n_2 ),
        .Q31(\NLW_mem_reg[68][9]_srl32__1_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(\pout_reg[4]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(pout_reg[5]),
        .I1(pout_reg[6]),
        .O(\pout_reg[5]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(\pout_reg[4]_0 [4]),
        .I1(pout_reg[5]),
        .O(\pout_reg[5]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(\pout_reg[4]_0 [3]),
        .I1(\pout_reg[4]_0 [4]),
        .O(\pout_reg[5]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__1
       (.I0(\pout_reg[4]_0 [2]),
        .I1(\pout_reg[4]_0 [3]),
        .O(\pout_reg[5]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__1
       (.I0(\pout_reg[4]_0 [1]),
        .I1(\pout_reg[4]_0 [2]),
        .O(\pout_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'h0F0F870F)) 
    p_0_out_carry_i_7__1
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .I2(\pout_reg[4]_0 [1]),
        .I3(data_vld_reg_n_2),
        .I4(\q_reg[0]_0 ),
        .O(\pout_reg[5]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__7 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_i_1__7_n_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_rep_i_1__3 
       (.I0(\pout_reg[4]_0 [0]),
        .O(\pout[0]_rep_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h0F008800)) 
    \pout[6]_i_1__3 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .I2(\pout[6]_i_2__3_n_2 ),
        .I3(data_vld_reg_n_2),
        .I4(\q_reg[0]_0 ),
        .O(\pout[6]_i_1__3_n_2 ));
  LUT6 #(
    .INIT(64'h888888888888888F)) 
    \pout[6]_i_2__3 
       (.I0(rs2f_rreq_ack),
        .I1(\pout_reg[0]_rep_0 ),
        .I2(\pout[6]_i_3__1_n_2 ),
        .I3(\pout_reg[4]_0 [1]),
        .I4(\pout_reg[4]_0 [0]),
        .I5(\pout_reg[4]_0 [2]),
        .O(\pout[6]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pout[6]_i_3__1 
       (.I0(\pout_reg[4]_0 [4]),
        .I1(\pout_reg[4]_0 [3]),
        .I2(pout_reg[6]),
        .I3(pout_reg[5]),
        .O(\pout[6]_i_3__1_n_2 ));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(\pout[0]_i_1__7_n_2 ),
        .Q(\pout_reg[4]_0 [0]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[0]" *) 
  FDRE \pout_reg[0]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(\pout[0]_rep_i_1__3_n_2 ),
        .Q(\pout_reg[0]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[0]),
        .Q(\pout_reg[4]_0 [1]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[1]" *) 
  FDRE \pout_reg[1]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[0]),
        .Q(\pout_reg[1]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[1]),
        .Q(\pout_reg[4]_0 [2]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[2]" *) 
  FDRE \pout_reg[2]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[1]),
        .Q(\pout_reg[2]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[2]),
        .Q(\pout_reg[4]_0 [3]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[3]" *) 
  FDRE \pout_reg[3]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[2]),
        .Q(\pout_reg[3]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[3]),
        .Q(\pout_reg[4]_0 [4]),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep_n_2 ),
        .R(ap_rst_n_inv));
  (* ORIG_CELL_NAME = "pout_reg[4]" *) 
  FDRE \pout_reg[4]_rep__0 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[3]),
        .Q(\pout_reg[4]_rep__0_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[5] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[4]),
        .Q(pout_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[6] 
       (.C(ap_clk),
        .CE(\pout[6]_i_1__3_n_2 ),
        .D(D[5]),
        .Q(pout_reg[6]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[0]_i_1__2 
       (.I0(\mem_reg[68][0]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][0]_mux_n_2 ),
        .O(\q[0]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[10]_i_1__1 
       (.I0(\mem_reg[68][10]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][10]_mux_n_2 ),
        .O(\q[10]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[11]_i_1__1 
       (.I0(\mem_reg[68][11]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][11]_mux_n_2 ),
        .O(\q[11]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[12]_i_1__1 
       (.I0(\mem_reg[68][12]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][12]_mux_n_2 ),
        .O(\q[12]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[13]_i_1__1 
       (.I0(\mem_reg[68][13]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][13]_mux_n_2 ),
        .O(\q[13]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[14]_i_1__1 
       (.I0(\mem_reg[68][14]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][14]_mux_n_2 ),
        .O(\q[14]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[15]_i_1__1 
       (.I0(\mem_reg[68][15]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][15]_mux_n_2 ),
        .O(\q[15]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[16]_i_1__1 
       (.I0(\mem_reg[68][16]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][16]_mux_n_2 ),
        .O(\q[16]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[17]_i_1__1 
       (.I0(\mem_reg[68][17]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][17]_mux_n_2 ),
        .O(\q[17]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[18]_i_1__1 
       (.I0(\mem_reg[68][18]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][18]_mux_n_2 ),
        .O(\q[18]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[19]_i_1__1 
       (.I0(\mem_reg[68][19]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][19]_mux_n_2 ),
        .O(\q[19]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[1]_i_1__2 
       (.I0(\mem_reg[68][1]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][1]_mux_n_2 ),
        .O(\q[1]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[20]_i_1__1 
       (.I0(\mem_reg[68][20]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][20]_mux_n_2 ),
        .O(\q[20]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[21]_i_1__1 
       (.I0(\mem_reg[68][21]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][21]_mux_n_2 ),
        .O(\q[21]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[22]_i_1__1 
       (.I0(\mem_reg[68][22]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][22]_mux_n_2 ),
        .O(\q[22]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[23]_i_1__1 
       (.I0(\mem_reg[68][23]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][23]_mux_n_2 ),
        .O(\q[23]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[24]_i_1__1 
       (.I0(\mem_reg[68][24]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][24]_mux_n_2 ),
        .O(\q[24]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[25]_i_1__1 
       (.I0(\mem_reg[68][25]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][25]_mux_n_2 ),
        .O(\q[25]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[26]_i_1__1 
       (.I0(\mem_reg[68][26]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][26]_mux_n_2 ),
        .O(\q[26]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[27]_i_1__1 
       (.I0(\mem_reg[68][27]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][27]_mux_n_2 ),
        .O(\q[27]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[28]_i_1__1 
       (.I0(\mem_reg[68][28]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][28]_mux_n_2 ),
        .O(\q[28]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[29]_i_1__1 
       (.I0(\mem_reg[68][29]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][29]_mux_n_2 ),
        .O(\q[29]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[2]_i_1__2 
       (.I0(\mem_reg[68][2]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][2]_mux_n_2 ),
        .O(\q[2]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[30]_i_1__1 
       (.I0(\mem_reg[68][30]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][30]_mux_n_2 ),
        .O(\q[30]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[31]_i_1__2 
       (.I0(\mem_reg[68][31]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][31]_mux_n_2 ),
        .O(\q[31]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[32]_i_1__1 
       (.I0(\mem_reg[68][32]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][32]_mux_n_2 ),
        .O(\q[32]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[33]_i_1__1 
       (.I0(\mem_reg[68][33]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][33]_mux_n_2 ),
        .O(\q[33]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[34]_i_1__1 
       (.I0(\mem_reg[68][34]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][34]_mux_n_2 ),
        .O(\q[34]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[35]_i_1__1 
       (.I0(\mem_reg[68][35]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][35]_mux_n_2 ),
        .O(\q[35]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[36]_i_1__1 
       (.I0(\mem_reg[68][36]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][36]_mux_n_2 ),
        .O(\q[36]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[37]_i_1__1 
       (.I0(\mem_reg[68][37]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][37]_mux_n_2 ),
        .O(\q[37]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[38]_i_1__1 
       (.I0(\mem_reg[68][38]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][38]_mux_n_2 ),
        .O(\q[38]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[39]_i_1__1 
       (.I0(\mem_reg[68][39]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][39]_mux_n_2 ),
        .O(\q[39]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[3]_i_1__2 
       (.I0(\mem_reg[68][3]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][3]_mux_n_2 ),
        .O(\q[3]_i_1__2_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[40]_i_1__1 
       (.I0(\mem_reg[68][40]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][40]_mux_n_2 ),
        .O(\q[40]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[41]_i_1__1 
       (.I0(\mem_reg[68][41]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][41]_mux_n_2 ),
        .O(\q[41]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[42]_i_1__1 
       (.I0(\mem_reg[68][42]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][42]_mux_n_2 ),
        .O(\q[42]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[43]_i_1__1 
       (.I0(\mem_reg[68][43]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][43]_mux_n_2 ),
        .O(\q[43]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[44]_i_1__1 
       (.I0(\mem_reg[68][44]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][44]_mux_n_2 ),
        .O(\q[44]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[45]_i_1__1 
       (.I0(\mem_reg[68][45]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][45]_mux_n_2 ),
        .O(\q[45]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[46]_i_1__1 
       (.I0(\mem_reg[68][46]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][46]_mux_n_2 ),
        .O(\q[46]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[47]_i_1__1 
       (.I0(\mem_reg[68][47]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][47]_mux_n_2 ),
        .O(\q[47]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[48]_i_1__1 
       (.I0(\mem_reg[68][48]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][48]_mux_n_2 ),
        .O(\q[48]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[49]_i_1__1 
       (.I0(\mem_reg[68][49]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][49]_mux_n_2 ),
        .O(\q[49]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[4]_i_1__1 
       (.I0(\mem_reg[68][4]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][4]_mux_n_2 ),
        .O(\q[4]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[50]_i_1__1 
       (.I0(\mem_reg[68][50]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][50]_mux_n_2 ),
        .O(\q[50]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[51]_i_1__1 
       (.I0(\mem_reg[68][51]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][51]_mux_n_2 ),
        .O(\q[51]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[52]_i_1__1 
       (.I0(\mem_reg[68][52]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][52]_mux_n_2 ),
        .O(\q[52]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[53]_i_1__1 
       (.I0(\mem_reg[68][53]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][53]_mux_n_2 ),
        .O(\q[53]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[54]_i_1__1 
       (.I0(\mem_reg[68][54]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][54]_mux_n_2 ),
        .O(\q[54]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[55]_i_1__1 
       (.I0(\mem_reg[68][55]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][55]_mux_n_2 ),
        .O(\q[55]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[56]_i_1__1 
       (.I0(\mem_reg[68][56]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][56]_mux_n_2 ),
        .O(\q[56]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[57]_i_1__1 
       (.I0(\mem_reg[68][57]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][57]_mux_n_2 ),
        .O(\q[57]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[58]_i_1__1 
       (.I0(\mem_reg[68][58]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][58]_mux_n_2 ),
        .O(\q[58]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[59]_i_1__1 
       (.I0(\mem_reg[68][59]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][59]_mux_n_2 ),
        .O(\q[59]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[5]_i_1__1 
       (.I0(\mem_reg[68][5]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][5]_mux_n_2 ),
        .O(\q[5]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[60]_i_1__1 
       (.I0(\mem_reg[68][60]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][60]_mux_n_2 ),
        .O(\q[60]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[61]_i_1__1 
       (.I0(\mem_reg[68][61]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][61]_mux_n_2 ),
        .O(\q[61]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[64]_i_1__1 
       (.I0(\mem_reg[68][64]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][64]_mux_n_2 ),
        .O(\q[64]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[65]_i_1__1 
       (.I0(\mem_reg[68][65]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][65]_mux_n_2 ),
        .O(\q[65]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[66]_i_1__1 
       (.I0(\mem_reg[68][66]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][66]_mux_n_2 ),
        .O(\q[66]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[67]_i_1__1 
       (.I0(\mem_reg[68][67]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][67]_mux_n_2 ),
        .O(\q[67]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[68]_i_1__1 
       (.I0(\mem_reg[68][68]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][68]_mux_n_2 ),
        .O(\q[68]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[69]_i_1__1 
       (.I0(\mem_reg[68][69]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][69]_mux_n_2 ),
        .O(\q[69]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[6]_i_1__1 
       (.I0(\mem_reg[68][6]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][6]_mux_n_2 ),
        .O(\q[6]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[70]_i_1__1 
       (.I0(\mem_reg[68][70]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][70]_mux_n_2 ),
        .O(\q[70]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[71]_i_1__1 
       (.I0(\mem_reg[68][71]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][71]_mux_n_2 ),
        .O(\q[71]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[72]_i_1__1 
       (.I0(\mem_reg[68][72]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][72]_mux_n_2 ),
        .O(\q[72]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[73]_i_1__1 
       (.I0(\mem_reg[68][73]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][73]_mux_n_2 ),
        .O(\q[73]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[74]_i_1__1 
       (.I0(\mem_reg[68][74]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][74]_mux_n_2 ),
        .O(\q[74]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[75]_i_1__1 
       (.I0(\mem_reg[68][75]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][75]_mux_n_2 ),
        .O(\q[75]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[76]_i_1__1 
       (.I0(\mem_reg[68][76]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][76]_mux_n_2 ),
        .O(\q[76]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[77]_i_1__1 
       (.I0(\mem_reg[68][77]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][77]_mux_n_2 ),
        .O(\q[77]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[78]_i_1__1 
       (.I0(\mem_reg[68][78]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][78]_mux_n_2 ),
        .O(\q[78]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[79]_i_1__1 
       (.I0(\mem_reg[68][79]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][79]_mux_n_2 ),
        .O(\q[79]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[7]_i_1__1 
       (.I0(\mem_reg[68][7]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][7]_mux_n_2 ),
        .O(\q[7]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[80]_i_1__1 
       (.I0(\mem_reg[68][80]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][80]_mux_n_2 ),
        .O(\q[80]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[81]_i_1__1 
       (.I0(\mem_reg[68][81]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][81]_mux_n_2 ),
        .O(\q[81]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[82]_i_1__1 
       (.I0(\mem_reg[68][82]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][82]_mux_n_2 ),
        .O(\q[82]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[83]_i_1__1 
       (.I0(\mem_reg[68][83]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][83]_mux_n_2 ),
        .O(\q[83]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[84]_i_1__1 
       (.I0(\mem_reg[68][84]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][84]_mux_n_2 ),
        .O(\q[84]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[85]_i_1__1 
       (.I0(\mem_reg[68][85]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][85]_mux_n_2 ),
        .O(\q[85]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[86]_i_1__1 
       (.I0(\mem_reg[68][86]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][86]_mux_n_2 ),
        .O(\q[86]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[87]_i_1__1 
       (.I0(\mem_reg[68][87]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][87]_mux_n_2 ),
        .O(\q[87]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[88]_i_1__1 
       (.I0(\mem_reg[68][88]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][88]_mux_n_2 ),
        .O(\q[88]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[89]_i_1__1 
       (.I0(\mem_reg[68][89]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][89]_mux_n_2 ),
        .O(\q[89]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[8]_i_1__1 
       (.I0(\mem_reg[68][8]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][8]_mux_n_2 ),
        .O(\q[8]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[90]_i_1__1 
       (.I0(\mem_reg[68][90]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][90]_mux_n_2 ),
        .O(\q[90]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[91]_i_1__1 
       (.I0(\mem_reg[68][91]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][91]_mux_n_2 ),
        .O(\q[91]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[92]_i_1__1 
       (.I0(\mem_reg[68][92]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][92]_mux_n_2 ),
        .O(\q[92]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[93]_i_1__1 
       (.I0(\mem_reg[68][93]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][93]_mux_n_2 ),
        .O(\q[93]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[94]_i_1__1 
       (.I0(\mem_reg[68][94]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][94]_mux_n_2 ),
        .O(\q[94]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[95]_i_1__1 
       (.I0(\mem_reg[68][95]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][95]_mux_n_2 ),
        .O(\q[95]_i_1__1_n_2 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q[9]_i_1__1 
       (.I0(\mem_reg[68][9]_srl32__1_n_2 ),
        .I1(pout_reg[5]),
        .I2(pout_reg[6]),
        .I3(\mem_reg[68][9]_mux_n_2 ),
        .O(\q[9]_i_1__1_n_2 ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[0]_i_1__2_n_2 ),
        .Q(\q_reg[92]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[10]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[11]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[12]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[13]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[14]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[15]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[16]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[17]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[18]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[19]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[1]_i_1__2_n_2 ),
        .Q(\q_reg[92]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[20]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[21]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[22]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[23]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[24]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[25]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[26]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[27]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[28]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[29]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[2]_i_1__2_n_2 ),
        .Q(\q_reg[92]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[30]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[31]_i_1__2_n_2 ),
        .Q(\q_reg[92]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[32]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[33]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[34]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[35]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[36]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[37]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[38]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[39]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[3]_i_1__2_n_2 ),
        .Q(\q_reg[92]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[40]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[41]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[42]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[43]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[44]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[45]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[46]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[47]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[48]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[49]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[4]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[50]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[51]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[52]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[53]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[54]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[55]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[56]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[57]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[58]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[59]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[5]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[60]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[61]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[64]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[65]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[66]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[67]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[68]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[69]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[6]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[70]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[71]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[72]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[73]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[74]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[75]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[76]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[77]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [75]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[78]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [76]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[79]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [77]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[7]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[80]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [78]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[81]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [79]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[82]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [80]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[83]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [81]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[84]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [82]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[85]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [83]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[86]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [84]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[87]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [85]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[88]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [86]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[89]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [87]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[8]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[90]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [88]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[91]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [89]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[92]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [90]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[93]_i_1__1_n_2 ),
        .Q(fifo_rreq_data[93]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[94]_i_1__1_n_2 ),
        .Q(fifo_rreq_data[94]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[95]_i_1__1_n_2 ),
        .Q(fifo_rreq_data[95]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\q[9]_i_1__1_n_2 ),
        .Q(\q_reg[92]_0 [9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_fifo__parameterized1
   (empty_n_reg_0,
    invalid_len_event_reg2_reg,
    D,
    next_rreq,
    E,
    SR,
    ap_rst_n_inv_reg,
    p_21_in,
    rreq_handling_reg,
    \could_multi_bursts.sect_handling_reg ,
    rreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg_0 ,
    full_n_reg_0,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \beat_len_buf_reg[3] ,
    \end_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \end_addr_buf_reg[11] ,
    rreq_handling_reg_1,
    rreq_handling_reg_2,
    ap_clk,
    ap_rst_n_inv,
    invalid_len_event_reg2,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_3,
    CO,
    rreq_handling_reg_4,
    readRequestFIFONotEmpty,
    \sect_addr_buf_reg[11] ,
    \sect_cnt_reg[51] ,
    \sect_cnt_reg[51]_0 ,
    \pout_reg[0]_0 ,
    empty_n_reg_1,
    rdata_ack_t,
    empty_n_reg_2,
    beat_valid,
    invalid_len_event,
    \could_multi_bursts.arlen_buf_reg[0] ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[9]_1 );
  output empty_n_reg_0;
  output invalid_len_event_reg2_reg;
  output [51:0]D;
  output next_rreq;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]ap_rst_n_inv_reg;
  output p_21_in;
  output rreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg ;
  output rreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output full_n_reg_0;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output \end_addr_buf_reg[2] ;
  output \end_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \beat_len_buf_reg[3] ;
  output \end_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \end_addr_buf_reg[11] ;
  output [0:0]rreq_handling_reg_1;
  output [0:0]rreq_handling_reg_2;
  input ap_clk;
  input ap_rst_n_inv;
  input invalid_len_event_reg2;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem1_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_3;
  input [0:0]CO;
  input rreq_handling_reg_4;
  input readRequestFIFONotEmpty;
  input [0:0]\sect_addr_buf_reg[11] ;
  input \sect_cnt_reg[51] ;
  input \sect_cnt_reg[51]_0 ;
  input \pout_reg[0]_0 ;
  input [0:0]empty_n_reg_1;
  input rdata_ack_t;
  input empty_n_reg_2;
  input beat_valid;
  input invalid_len_event;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [9:0]\sect_len_buf_reg[9]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [0:0]ap_rst_n_inv_reg;
  wire \beat_len_buf_reg[3] ;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire \could_multi_bursts.sect_handling_i_2_n_2 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1__5_n_2;
  wire data_vld_reg_n_2;
  wire empty_n_i_1__5_n_2;
  wire empty_n_i_2__4_n_2;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire \end_addr_buf_reg[11] ;
  wire \end_addr_buf_reg[2] ;
  wire \end_addr_buf_reg[3] ;
  wire \end_addr_buf_reg[6] ;
  wire fifo_rctl_ready;
  wire full_n_i_1__8_n_2;
  wire full_n_i_2__8_n_2;
  wire full_n_i_3__7_n_2;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem1_ARREADY;
  wire next_rreq;
  wire p_21_in;
  wire \pout[0]_i_1__8_n_2 ;
  wire \pout[1]_i_1__3_n_2 ;
  wire \pout[2]_i_1__3_n_2 ;
  wire \pout[3]_i_1__2_n_2 ;
  wire \pout[3]_i_2__3_n_2 ;
  wire \pout[3]_i_3__3_n_2 ;
  wire \pout[3]_i_5__0_n_2 ;
  wire [3:0]pout_reg;
  wire \pout_reg[0]_0 ;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire rreq_handling_reg_4;
  wire [0:0]\sect_addr_buf_reg[11] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_cnt_reg[51] ;
  wire \sect_cnt_reg[51]_0 ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\sect_len_buf_reg[9]_1 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h4F00)) 
    \align_len[31]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(CO),
        .I2(rreq_handling_reg_3),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg_1));
  LUT6 #(
    .INIT(64'h0000000040FF4040)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(m_axi_gmem1_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I5(ap_rst_n_inv),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \could_multi_bursts.araddr_buf[63]_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(fifo_rctl_ready),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF80880000)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(ap_rst_n_inv),
        .I1(empty_n_i_2__4_n_2),
        .O(SR));
  LUT3 #(
    .INIT(8'hCE)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(rreq_handling_reg_3),
        .I2(\could_multi_bursts.sect_handling_i_2_n_2 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h0000000000008088)) 
    \could_multi_bursts.sect_handling_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(m_axi_gmem1_ARREADY),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I4(\sect_cnt_reg[51] ),
        .I5(\sect_cnt_reg[51]_0 ),
        .O(\could_multi_bursts.sect_handling_i_2_n_2 ));
  LUT4 #(
    .INIT(16'hBFAA)) 
    data_vld_i_1__5
       (.I0(p_21_in),
        .I1(\pout[3]_i_3__3_n_2 ),
        .I2(full_n_i_2__8_n_2),
        .I3(data_vld_reg_n_2),
        .O(data_vld_i_1__5_n_2));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_2),
        .Q(data_vld_reg_n_2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__5
       (.I0(empty_n_reg_0),
        .I1(beat_valid),
        .I2(empty_n_reg_2),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_1),
        .I5(data_vld_reg_n_2),
        .O(empty_n_i_1__5_n_2));
  LUT4 #(
    .INIT(16'h5DFF)) 
    empty_n_i_1__6
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__4_n_2),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg_0));
  LUT5 #(
    .INIT(32'hFD00FFFF)) 
    empty_n_i_2__4
       (.I0(p_21_in),
        .I1(\sect_cnt_reg[51] ),
        .I2(\sect_cnt_reg[51]_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .I4(rreq_handling_reg_3),
        .O(empty_n_i_2__4_n_2));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_2),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAEEEEEE)) 
    full_n_i_1__8
       (.I0(full_n_i_2__8_n_2),
        .I1(fifo_rctl_ready),
        .I2(\pout[3]_i_5__0_n_2 ),
        .I3(pout_reg[0]),
        .I4(full_n_i_3__7_n_2),
        .I5(ap_rst_n_inv),
        .O(full_n_i_1__8_n_2));
  LUT6 #(
    .INIT(64'h80880000AAAAAAAA)) 
    full_n_i_2__8
       (.I0(data_vld_reg_n_2),
        .I1(empty_n_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_2),
        .I4(beat_valid),
        .I5(empty_n_reg_0),
        .O(full_n_i_2__8_n_2));
  LUT3 #(
    .INIT(8'h40)) 
    full_n_i_3__7
       (.I0(pout_reg[1]),
        .I1(pout_reg[3]),
        .I2(pout_reg[2]),
        .O(full_n_i_3__7_n_2));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_2),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1__0
       (.I0(empty_n_i_2__4_n_2),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__8 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1__3 
       (.I0(\pout[3]_i_5__0_n_2 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1__3 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(pout_reg[0]),
        .I3(\pout[3]_i_5__0_n_2 ),
        .O(\pout[2]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hC010)) 
    \pout[3]_i_1__2 
       (.I0(\pout[3]_i_3__3_n_2 ),
        .I1(\pout_reg[0]_0 ),
        .I2(data_vld_reg_n_2),
        .I3(p_21_in),
        .O(\pout[3]_i_1__2_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__3 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_5__0_n_2 ),
        .O(\pout[3]_i_2__3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__3_n_2 ));
  LUT6 #(
    .INIT(64'h2FFFFFFFFFFFFFFF)) 
    \pout[3]_i_5__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(\could_multi_bursts.sect_handling_reg_1 ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_n_2),
        .I5(\pout_reg[0]_0 ),
        .O(\pout[3]_i_5__0_n_2 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_2 ),
        .D(\pout[0]_i_1__8_n_2 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_2 ),
        .D(\pout[1]_i_1__3_n_2 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_2 ),
        .D(\pout[2]_i_1__3_n_2 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__2_n_2 ),
        .D(\pout[3]_i_2__3_n_2 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    readRequestFIFONotEmptyReg_i_1
       (.I0(rreq_handling_reg_3),
        .I1(CO),
        .I2(empty_n_i_2__4_n_2),
        .I3(rreq_handling_reg_4),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1__0
       (.I0(rreq_handling_reg_3),
        .I1(rreq_handling_reg_4),
        .I2(invalid_len_event),
        .I3(CO),
        .I4(empty_n_i_2__4_n_2),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(ap_rst_n_inv),
        .I1(empty_n_i_2__4_n_2),
        .I2(\sect_addr_buf_reg[11] ),
        .O(ap_rst_n_inv_reg));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT4 #(
    .INIT(16'h7773)) 
    \sect_cnt[51]_i_1__1 
       (.I0(rreq_handling_reg_3),
        .I1(empty_n_i_2__4_n_2),
        .I2(rreq_handling_reg_4),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[9]_1 [0]),
        .O(\end_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[9]_1 [1]),
        .O(\end_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [2]),
        .I4(\sect_len_buf_reg[9] [2]),
        .I5(\sect_len_buf_reg[9]_0 [2]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF333C101FF3FCD0D)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_0 [3]),
        .I4(\sect_len_buf_reg[9] [3]),
        .I5(\sect_len_buf_reg[9]_1 [3]),
        .O(\beat_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[9]_1 [4]),
        .O(\end_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [5]),
        .I4(\sect_len_buf_reg[9] [5]),
        .I5(\sect_len_buf_reg[9]_0 [5]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [6]),
        .I4(\sect_len_buf_reg[9] [6]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [7]),
        .I4(\sect_len_buf_reg[9] [7]),
        .I5(\sect_len_buf_reg[9]_0 [7]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9]_1 [8]),
        .I4(\sect_len_buf_reg[9] [8]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\start_addr_buf_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(empty_n_i_2__4_n_2),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(empty_n_i_2__4_n_2),
        .I1(\sect_addr_buf_reg[11] ),
        .I2(CO),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[9]_1 [9]),
        .O(\end_addr_buf_reg[11] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    \state_reg[0] ,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p1_reg[31] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n_inv,
    m_axi_gmem1_ARREADY,
    icmp_ln65_reg_106,
    Q,
    load_input_1_U0_m_axi_gmem1_RREADY,
    load_input_1_U0_m_axi_gmem1_ARVALID,
    in2,
    \data_p2_reg[95] ,
    load_p2);
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]\state_reg[0] ;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [31:0]\data_p1_reg[31] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n_inv;
  input m_axi_gmem1_ARREADY;
  input icmp_ln65_reg_106;
  input [0:0]Q;
  input load_input_1_U0_m_axi_gmem1_RREADY;
  input load_input_1_U0_m_axi_gmem1_ARVALID;
  input [61:0]in2;
  input [31:0]\data_p2_reg[95] ;
  input load_p2;

  wire [32:0]D;
  wire [0:0]Q;
  wire [31:2]align_len0;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__0_n_4;
  wire align_len0_carry__0_n_5;
  wire align_len0_carry__0_n_6;
  wire align_len0_carry__0_n_7;
  wire align_len0_carry__0_n_8;
  wire align_len0_carry__0_n_9;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry__1_n_4;
  wire align_len0_carry__1_n_5;
  wire align_len0_carry__1_n_6;
  wire align_len0_carry__1_n_7;
  wire align_len0_carry__1_n_8;
  wire align_len0_carry__1_n_9;
  wire align_len0_carry__2_n_4;
  wire align_len0_carry__2_n_5;
  wire align_len0_carry__2_n_6;
  wire align_len0_carry__2_n_7;
  wire align_len0_carry__2_n_8;
  wire align_len0_carry__2_n_9;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire align_len0_carry_n_7;
  wire align_len0_carry_n_8;
  wire align_len0_carry_n_9;
  wire \align_len_reg_n_2_[10] ;
  wire \align_len_reg_n_2_[11] ;
  wire \align_len_reg_n_2_[12] ;
  wire \align_len_reg_n_2_[13] ;
  wire \align_len_reg_n_2_[14] ;
  wire \align_len_reg_n_2_[15] ;
  wire \align_len_reg_n_2_[16] ;
  wire \align_len_reg_n_2_[17] ;
  wire \align_len_reg_n_2_[18] ;
  wire \align_len_reg_n_2_[19] ;
  wire \align_len_reg_n_2_[20] ;
  wire \align_len_reg_n_2_[21] ;
  wire \align_len_reg_n_2_[22] ;
  wire \align_len_reg_n_2_[23] ;
  wire \align_len_reg_n_2_[24] ;
  wire \align_len_reg_n_2_[25] ;
  wire \align_len_reg_n_2_[26] ;
  wire \align_len_reg_n_2_[27] ;
  wire \align_len_reg_n_2_[28] ;
  wire \align_len_reg_n_2_[29] ;
  wire \align_len_reg_n_2_[2] ;
  wire \align_len_reg_n_2_[30] ;
  wire \align_len_reg_n_2_[31] ;
  wire \align_len_reg_n_2_[3] ;
  wire \align_len_reg_n_2_[4] ;
  wire \align_len_reg_n_2_[5] ;
  wire \align_len_reg_n_2_[6] ;
  wire \align_len_reg_n_2_[7] ;
  wire \align_len_reg_n_2_[8] ;
  wire \align_len_reg_n_2_[9] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_4;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_2_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[18] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[19] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[20] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[21] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[22] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[23] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[24] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[25] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[26] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[27] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[28] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[29] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[30] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[31] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_2_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_2 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6__0_n_2 ;
  wire \could_multi_bursts.araddr_buf[8]_i_7__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_9 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_2 ;
  wire [63:2]data1;
  wire [31:0]\data_p1_reg[31] ;
  wire [31:0]\data_p2_reg[95] ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[17]_i_2__0_n_2 ;
  wire \end_addr_buf[17]_i_3__0_n_2 ;
  wire \end_addr_buf[17]_i_4__0_n_2 ;
  wire \end_addr_buf[17]_i_5__0_n_2 ;
  wire \end_addr_buf[17]_i_6__0_n_2 ;
  wire \end_addr_buf[17]_i_7__0_n_2 ;
  wire \end_addr_buf[17]_i_8__0_n_2 ;
  wire \end_addr_buf[17]_i_9__0_n_2 ;
  wire \end_addr_buf[25]_i_2__0_n_2 ;
  wire \end_addr_buf[25]_i_3__0_n_2 ;
  wire \end_addr_buf[25]_i_4__0_n_2 ;
  wire \end_addr_buf[25]_i_5__0_n_2 ;
  wire \end_addr_buf[25]_i_6__0_n_2 ;
  wire \end_addr_buf[25]_i_7__0_n_2 ;
  wire \end_addr_buf[25]_i_8__0_n_2 ;
  wire \end_addr_buf[25]_i_9__0_n_2 ;
  wire \end_addr_buf[33]_i_2__0_n_2 ;
  wire \end_addr_buf[33]_i_3__0_n_2 ;
  wire \end_addr_buf[33]_i_4__0_n_2 ;
  wire \end_addr_buf[33]_i_5__0_n_2 ;
  wire \end_addr_buf[33]_i_6__0_n_2 ;
  wire \end_addr_buf[33]_i_7__0_n_2 ;
  wire \end_addr_buf[9]_i_2__0_n_2 ;
  wire \end_addr_buf[9]_i_3__0_n_2 ;
  wire \end_addr_buf[9]_i_4__0_n_2 ;
  wire \end_addr_buf[9]_i_5__0_n_2 ;
  wire \end_addr_buf[9]_i_6__0_n_2 ;
  wire \end_addr_buf[9]_i_7__0_n_2 ;
  wire \end_addr_buf[9]_i_8__0_n_2 ;
  wire \end_addr_buf[9]_i_9__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[17]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[25]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[33]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[41]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[49]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[57]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_9 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_4 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_5 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_6 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_7 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_8 ;
  wire \end_addr_buf_reg[9]_i_1__1_n_9 ;
  wire \end_addr_buf_reg_n_2_[10] ;
  wire \end_addr_buf_reg_n_2_[11] ;
  wire \end_addr_buf_reg_n_2_[2] ;
  wire \end_addr_buf_reg_n_2_[3] ;
  wire \end_addr_buf_reg_n_2_[4] ;
  wire \end_addr_buf_reg_n_2_[5] ;
  wire \end_addr_buf_reg_n_2_[6] ;
  wire \end_addr_buf_reg_n_2_[7] ;
  wire \end_addr_buf_reg_n_2_[8] ;
  wire \end_addr_buf_reg_n_2_[9] ;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_23;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_76;
  wire fifo_rctl_n_77;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_79;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_80;
  wire fifo_rctl_n_81;
  wire fifo_rctl_n_9;
  wire [92:64]fifo_rreq_data;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_140;
  wire fifo_rreq_n_141;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_5;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_2;
  wire first_sect_carry__0_i_2__1_n_2;
  wire first_sect_carry__0_i_3__1_n_2;
  wire first_sect_carry__0_i_4__1_n_2;
  wire first_sect_carry__0_i_5__1_n_2;
  wire first_sect_carry__0_i_6__1_n_2;
  wire first_sect_carry__0_i_7__1_n_2;
  wire first_sect_carry__0_i_8__1_n_2;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry__0_n_7;
  wire first_sect_carry__0_n_8;
  wire first_sect_carry__0_n_9;
  wire first_sect_carry__1_i_1__1_n_2;
  wire first_sect_carry__1_i_2__1_n_2;
  wire first_sect_carry__1_n_9;
  wire first_sect_carry_i_1__1_n_2;
  wire first_sect_carry_i_2__1_n_2;
  wire first_sect_carry_i_3__1_n_2;
  wire first_sect_carry_i_4__1_n_2;
  wire first_sect_carry_i_5__1_n_2;
  wire first_sect_carry_i_6__1_n_2;
  wire first_sect_carry_i_7__1_n_2;
  wire first_sect_carry_i_8__1_n_2;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire first_sect_carry_n_7;
  wire first_sect_carry_n_8;
  wire first_sect_carry_n_9;
  wire full_n_reg;
  wire icmp_ln65_reg_106;
  wire [61:0]in2;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__1_n_2;
  wire last_sect_carry__0_i_2__1_n_2;
  wire last_sect_carry__0_i_3__1_n_2;
  wire last_sect_carry__0_i_4__1_n_2;
  wire last_sect_carry__0_i_5__1_n_2;
  wire last_sect_carry__0_i_6__1_n_2;
  wire last_sect_carry__0_i_7__1_n_2;
  wire last_sect_carry__0_i_8__1_n_2;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry__0_n_7;
  wire last_sect_carry__0_n_8;
  wire last_sect_carry__0_n_9;
  wire last_sect_carry__1_n_9;
  wire last_sect_carry_i_1__1_n_2;
  wire last_sect_carry_i_2__1_n_2;
  wire last_sect_carry_i_3__1_n_2;
  wire last_sect_carry_i_4__1_n_2;
  wire last_sect_carry_i_5__1_n_2;
  wire last_sect_carry_i_6__1_n_2;
  wire last_sect_carry_i_7__1_n_2;
  wire last_sect_carry_i_8__1_n_2;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_sect_carry_n_7;
  wire last_sect_carry_n_8;
  wire last_sect_carry_n_9;
  wire load_input_1_U0_m_axi_gmem1_ARVALID;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire load_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_16;
  wire p_0_out_carry_n_17;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_21_in;
  wire p_22_in;
  wire [4:0]pout_reg;
  wire [61:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_2;
  wire rreq_handling_reg_n_2;
  wire rs2f_rreq_ack;
  wire [95:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_2_[10] ;
  wire \sect_addr_buf_reg_n_2_[11] ;
  wire \sect_addr_buf_reg_n_2_[12] ;
  wire \sect_addr_buf_reg_n_2_[13] ;
  wire \sect_addr_buf_reg_n_2_[14] ;
  wire \sect_addr_buf_reg_n_2_[15] ;
  wire \sect_addr_buf_reg_n_2_[16] ;
  wire \sect_addr_buf_reg_n_2_[17] ;
  wire \sect_addr_buf_reg_n_2_[18] ;
  wire \sect_addr_buf_reg_n_2_[19] ;
  wire \sect_addr_buf_reg_n_2_[20] ;
  wire \sect_addr_buf_reg_n_2_[21] ;
  wire \sect_addr_buf_reg_n_2_[22] ;
  wire \sect_addr_buf_reg_n_2_[23] ;
  wire \sect_addr_buf_reg_n_2_[24] ;
  wire \sect_addr_buf_reg_n_2_[25] ;
  wire \sect_addr_buf_reg_n_2_[26] ;
  wire \sect_addr_buf_reg_n_2_[27] ;
  wire \sect_addr_buf_reg_n_2_[28] ;
  wire \sect_addr_buf_reg_n_2_[29] ;
  wire \sect_addr_buf_reg_n_2_[2] ;
  wire \sect_addr_buf_reg_n_2_[30] ;
  wire \sect_addr_buf_reg_n_2_[31] ;
  wire \sect_addr_buf_reg_n_2_[32] ;
  wire \sect_addr_buf_reg_n_2_[33] ;
  wire \sect_addr_buf_reg_n_2_[34] ;
  wire \sect_addr_buf_reg_n_2_[35] ;
  wire \sect_addr_buf_reg_n_2_[36] ;
  wire \sect_addr_buf_reg_n_2_[37] ;
  wire \sect_addr_buf_reg_n_2_[38] ;
  wire \sect_addr_buf_reg_n_2_[39] ;
  wire \sect_addr_buf_reg_n_2_[3] ;
  wire \sect_addr_buf_reg_n_2_[40] ;
  wire \sect_addr_buf_reg_n_2_[41] ;
  wire \sect_addr_buf_reg_n_2_[42] ;
  wire \sect_addr_buf_reg_n_2_[43] ;
  wire \sect_addr_buf_reg_n_2_[44] ;
  wire \sect_addr_buf_reg_n_2_[45] ;
  wire \sect_addr_buf_reg_n_2_[46] ;
  wire \sect_addr_buf_reg_n_2_[47] ;
  wire \sect_addr_buf_reg_n_2_[48] ;
  wire \sect_addr_buf_reg_n_2_[49] ;
  wire \sect_addr_buf_reg_n_2_[4] ;
  wire \sect_addr_buf_reg_n_2_[50] ;
  wire \sect_addr_buf_reg_n_2_[51] ;
  wire \sect_addr_buf_reg_n_2_[52] ;
  wire \sect_addr_buf_reg_n_2_[53] ;
  wire \sect_addr_buf_reg_n_2_[54] ;
  wire \sect_addr_buf_reg_n_2_[55] ;
  wire \sect_addr_buf_reg_n_2_[56] ;
  wire \sect_addr_buf_reg_n_2_[57] ;
  wire \sect_addr_buf_reg_n_2_[58] ;
  wire \sect_addr_buf_reg_n_2_[59] ;
  wire \sect_addr_buf_reg_n_2_[5] ;
  wire \sect_addr_buf_reg_n_2_[60] ;
  wire \sect_addr_buf_reg_n_2_[61] ;
  wire \sect_addr_buf_reg_n_2_[62] ;
  wire \sect_addr_buf_reg_n_2_[63] ;
  wire \sect_addr_buf_reg_n_2_[6] ;
  wire \sect_addr_buf_reg_n_2_[7] ;
  wire \sect_addr_buf_reg_n_2_[8] ;
  wire \sect_addr_buf_reg_n_2_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__0_n_5;
  wire sect_cnt0_carry__0_n_6;
  wire sect_cnt0_carry__0_n_7;
  wire sect_cnt0_carry__0_n_8;
  wire sect_cnt0_carry__0_n_9;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__1_n_5;
  wire sect_cnt0_carry__1_n_6;
  wire sect_cnt0_carry__1_n_7;
  wire sect_cnt0_carry__1_n_8;
  wire sect_cnt0_carry__1_n_9;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__2_n_5;
  wire sect_cnt0_carry__2_n_6;
  wire sect_cnt0_carry__2_n_7;
  wire sect_cnt0_carry__2_n_8;
  wire sect_cnt0_carry__2_n_9;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry__3_n_5;
  wire sect_cnt0_carry__3_n_6;
  wire sect_cnt0_carry__3_n_7;
  wire sect_cnt0_carry__3_n_8;
  wire sect_cnt0_carry__3_n_9;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__4_n_4;
  wire sect_cnt0_carry__4_n_5;
  wire sect_cnt0_carry__4_n_6;
  wire sect_cnt0_carry__4_n_7;
  wire sect_cnt0_carry__4_n_8;
  wire sect_cnt0_carry__4_n_9;
  wire sect_cnt0_carry__5_n_8;
  wire sect_cnt0_carry__5_n_9;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire sect_cnt0_carry_n_5;
  wire sect_cnt0_carry_n_6;
  wire sect_cnt0_carry_n_7;
  wire sect_cnt0_carry_n_8;
  wire sect_cnt0_carry_n_9;
  wire \sect_cnt_reg_n_2_[0] ;
  wire \sect_cnt_reg_n_2_[10] ;
  wire \sect_cnt_reg_n_2_[11] ;
  wire \sect_cnt_reg_n_2_[12] ;
  wire \sect_cnt_reg_n_2_[13] ;
  wire \sect_cnt_reg_n_2_[14] ;
  wire \sect_cnt_reg_n_2_[15] ;
  wire \sect_cnt_reg_n_2_[16] ;
  wire \sect_cnt_reg_n_2_[17] ;
  wire \sect_cnt_reg_n_2_[18] ;
  wire \sect_cnt_reg_n_2_[19] ;
  wire \sect_cnt_reg_n_2_[1] ;
  wire \sect_cnt_reg_n_2_[20] ;
  wire \sect_cnt_reg_n_2_[21] ;
  wire \sect_cnt_reg_n_2_[22] ;
  wire \sect_cnt_reg_n_2_[23] ;
  wire \sect_cnt_reg_n_2_[24] ;
  wire \sect_cnt_reg_n_2_[25] ;
  wire \sect_cnt_reg_n_2_[26] ;
  wire \sect_cnt_reg_n_2_[27] ;
  wire \sect_cnt_reg_n_2_[28] ;
  wire \sect_cnt_reg_n_2_[29] ;
  wire \sect_cnt_reg_n_2_[2] ;
  wire \sect_cnt_reg_n_2_[30] ;
  wire \sect_cnt_reg_n_2_[31] ;
  wire \sect_cnt_reg_n_2_[32] ;
  wire \sect_cnt_reg_n_2_[33] ;
  wire \sect_cnt_reg_n_2_[34] ;
  wire \sect_cnt_reg_n_2_[35] ;
  wire \sect_cnt_reg_n_2_[36] ;
  wire \sect_cnt_reg_n_2_[37] ;
  wire \sect_cnt_reg_n_2_[38] ;
  wire \sect_cnt_reg_n_2_[39] ;
  wire \sect_cnt_reg_n_2_[3] ;
  wire \sect_cnt_reg_n_2_[40] ;
  wire \sect_cnt_reg_n_2_[41] ;
  wire \sect_cnt_reg_n_2_[42] ;
  wire \sect_cnt_reg_n_2_[43] ;
  wire \sect_cnt_reg_n_2_[44] ;
  wire \sect_cnt_reg_n_2_[45] ;
  wire \sect_cnt_reg_n_2_[46] ;
  wire \sect_cnt_reg_n_2_[47] ;
  wire \sect_cnt_reg_n_2_[48] ;
  wire \sect_cnt_reg_n_2_[49] ;
  wire \sect_cnt_reg_n_2_[4] ;
  wire \sect_cnt_reg_n_2_[50] ;
  wire \sect_cnt_reg_n_2_[51] ;
  wire \sect_cnt_reg_n_2_[5] ;
  wire \sect_cnt_reg_n_2_[6] ;
  wire \sect_cnt_reg_n_2_[7] ;
  wire \sect_cnt_reg_n_2_[8] ;
  wire \sect_cnt_reg_n_2_[9] ;
  wire \sect_len_buf_reg_n_2_[0] ;
  wire \sect_len_buf_reg_n_2_[1] ;
  wire \sect_len_buf_reg_n_2_[2] ;
  wire \sect_len_buf_reg_n_2_[3] ;
  wire \sect_len_buf_reg_n_2_[4] ;
  wire \sect_len_buf_reg_n_2_[5] ;
  wire \sect_len_buf_reg_n_2_[6] ;
  wire \sect_len_buf_reg_n_2_[7] ;
  wire \sect_len_buf_reg_n_2_[8] ;
  wire \sect_len_buf_reg_n_2_[9] ;
  wire \start_addr_buf_reg_n_2_[10] ;
  wire \start_addr_buf_reg_n_2_[11] ;
  wire \start_addr_buf_reg_n_2_[2] ;
  wire \start_addr_buf_reg_n_2_[3] ;
  wire \start_addr_buf_reg_n_2_[4] ;
  wire \start_addr_buf_reg_n_2_[5] ;
  wire \start_addr_buf_reg_n_2_[6] ;
  wire \start_addr_buf_reg_n_2_[7] ;
  wire \start_addr_buf_reg_n_2_[8] ;
  wire \start_addr_buf_reg_n_2_[9] ;
  wire \start_addr_reg_n_2_[10] ;
  wire \start_addr_reg_n_2_[11] ;
  wire \start_addr_reg_n_2_[12] ;
  wire \start_addr_reg_n_2_[13] ;
  wire \start_addr_reg_n_2_[14] ;
  wire \start_addr_reg_n_2_[15] ;
  wire \start_addr_reg_n_2_[16] ;
  wire \start_addr_reg_n_2_[17] ;
  wire \start_addr_reg_n_2_[18] ;
  wire \start_addr_reg_n_2_[19] ;
  wire \start_addr_reg_n_2_[20] ;
  wire \start_addr_reg_n_2_[21] ;
  wire \start_addr_reg_n_2_[22] ;
  wire \start_addr_reg_n_2_[23] ;
  wire \start_addr_reg_n_2_[24] ;
  wire \start_addr_reg_n_2_[25] ;
  wire \start_addr_reg_n_2_[26] ;
  wire \start_addr_reg_n_2_[27] ;
  wire \start_addr_reg_n_2_[28] ;
  wire \start_addr_reg_n_2_[29] ;
  wire \start_addr_reg_n_2_[2] ;
  wire \start_addr_reg_n_2_[30] ;
  wire \start_addr_reg_n_2_[31] ;
  wire \start_addr_reg_n_2_[32] ;
  wire \start_addr_reg_n_2_[33] ;
  wire \start_addr_reg_n_2_[34] ;
  wire \start_addr_reg_n_2_[35] ;
  wire \start_addr_reg_n_2_[36] ;
  wire \start_addr_reg_n_2_[37] ;
  wire \start_addr_reg_n_2_[38] ;
  wire \start_addr_reg_n_2_[39] ;
  wire \start_addr_reg_n_2_[3] ;
  wire \start_addr_reg_n_2_[40] ;
  wire \start_addr_reg_n_2_[41] ;
  wire \start_addr_reg_n_2_[42] ;
  wire \start_addr_reg_n_2_[43] ;
  wire \start_addr_reg_n_2_[44] ;
  wire \start_addr_reg_n_2_[45] ;
  wire \start_addr_reg_n_2_[46] ;
  wire \start_addr_reg_n_2_[47] ;
  wire \start_addr_reg_n_2_[48] ;
  wire \start_addr_reg_n_2_[49] ;
  wire \start_addr_reg_n_2_[4] ;
  wire \start_addr_reg_n_2_[50] ;
  wire \start_addr_reg_n_2_[51] ;
  wire \start_addr_reg_n_2_[52] ;
  wire \start_addr_reg_n_2_[53] ;
  wire \start_addr_reg_n_2_[54] ;
  wire \start_addr_reg_n_2_[55] ;
  wire \start_addr_reg_n_2_[56] ;
  wire \start_addr_reg_n_2_[57] ;
  wire \start_addr_reg_n_2_[58] ;
  wire \start_addr_reg_n_2_[59] ;
  wire \start_addr_reg_n_2_[5] ;
  wire \start_addr_reg_n_2_[60] ;
  wire \start_addr_reg_n_2_[61] ;
  wire \start_addr_reg_n_2_[62] ;
  wire \start_addr_reg_n_2_[63] ;
  wire \start_addr_reg_n_2_[6] ;
  wire \start_addr_reg_n_2_[7] ;
  wire \start_addr_reg_n_2_[8] ;
  wire \start_addr_reg_n_2_[9] ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [7:6]NLW_align_len0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_align_len0_carry__2_O_UNCONNECTED;
  wire [7:6]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [7:7]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2__0_O_UNCONNECTED ;
  wire [7:5]\NLW_end_addr_buf_reg[63]_i_1__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_end_addr_buf_reg[63]_i_1__1_O_UNCONNECTED ;
  wire [7:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_first_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_last_sect_carry__1_CO_UNCONNECTED;
  wire [7:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [7:5]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [7:6]NLW_p_0_out_carry_O_UNCONNECTED;
  wire [7:2]NLW_sect_cnt0_carry__5_CO_UNCONNECTED;
  wire [7:3]NLW_sect_cnt0_carry__5_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({align_len0_carry_n_2,align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6,align_len0_carry_n_7,align_len0_carry_n_8,align_len0_carry_n_9}),
        .DI({fifo_rreq_data[70:64],1'b0}),
        .O({align_len0[8:2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__0
       (.CI(align_len0_carry_n_2),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__0_n_2,align_len0_carry__0_n_3,align_len0_carry__0_n_4,align_len0_carry__0_n_5,align_len0_carry__0_n_6,align_len0_carry__0_n_7,align_len0_carry__0_n_8,align_len0_carry__0_n_9}),
        .DI(fifo_rreq_data[78:71]),
        .O(align_len0[16:9]),
        .S({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__1
       (.CI(align_len0_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({align_len0_carry__1_n_2,align_len0_carry__1_n_3,align_len0_carry__1_n_4,align_len0_carry__1_n_5,align_len0_carry__1_n_6,align_len0_carry__1_n_7,align_len0_carry__1_n_8,align_len0_carry__1_n_9}),
        .DI(fifo_rreq_data[86:79]),
        .O(align_len0[24:17]),
        .S({fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 align_len0_carry__2
       (.CI(align_len0_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_align_len0_carry__2_CO_UNCONNECTED[7:6],align_len0_carry__2_n_4,align_len0_carry__2_n_5,align_len0_carry__2_n_6,align_len0_carry__2_n_7,align_len0_carry__2_n_8,align_len0_carry__2_n_9}),
        .DI({1'b0,1'b0,fifo_rreq_data[92:87]}),
        .O({NLW_align_len0_carry__2_O_UNCONNECTED[7],align_len0[31:25]}),
        .S({1'b0,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[11]),
        .Q(\align_len_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[12]),
        .Q(\align_len_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[13]),
        .Q(\align_len_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[14]),
        .Q(\align_len_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[15]),
        .Q(\align_len_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[16]),
        .Q(\align_len_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[17]),
        .Q(\align_len_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[18]),
        .Q(\align_len_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[19]),
        .Q(\align_len_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[20]),
        .Q(\align_len_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[21]),
        .Q(\align_len_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[22]),
        .Q(\align_len_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[23]),
        .Q(\align_len_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[24]),
        .Q(\align_len_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[25]),
        .Q(\align_len_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[26]),
        .Q(\align_len_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[27]),
        .Q(\align_len_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[28]),
        .Q(\align_len_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[29]),
        .Q(\align_len_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[30]),
        .Q(\align_len_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[3] ),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[4] ),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[5] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[6] ),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[7] ),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[8] ),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[9] ),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[10] ),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_2_[11] ),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .Q({data_pack,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_38),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .empty_n_reg_0(buff_rdata_n_4),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .\pout_reg[0] (fifo_rctl_n_2),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_37),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_27),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_26),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_25),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_24),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_23),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_36),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_35),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_34),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_33),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_32),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_31),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_30),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_29),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_28),
        .Q(\bus_equal_gen.data_buf_reg_n_2_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_38),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_3),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_2_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[8]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[8]_i_6__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[8]_i_7__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[8]_i_7__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_2_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_2 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[16:9]),
        .S(m_axi_gmem1_ARADDR[14:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:17]),
        .S(m_axi_gmem1_ARADDR[22:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[32]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:25]),
        .S(m_axi_gmem1_ARADDR[30:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[40]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:33]),
        .S(m_axi_gmem1_ARADDR[38:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[48]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:41]),
        .S(m_axi_gmem1_ARADDR[46:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[56]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:49]),
        .S(m_axi_gmem1_ARADDR[54:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [7:6],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_4 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_5 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_6 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_7 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_8 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [7],data1[63:57]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:55]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_6 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_7 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_8 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_9 }),
        .DI({m_axi_gmem1_ARADDR[6:0],1'b0}),
        .O({data1[8:2],\NLW_could_multi_bursts.araddr_buf_reg[8]_i_2__0_O_UNCONNECTED [0]}),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_5__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_6__0_n_2 ,\could_multi_bursts.araddr_buf[8]_i_7__0_n_2 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(fifo_rreq_n_5),
        .I1(fifo_rreq_n_4),
        .O(\could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_68),
        .D(fifo_rctl_n_65),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_68),
        .D(fifo_rctl_n_66),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_68),
        .D(fifo_rctl_n_67),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_68),
        .D(fifo_rctl_n_69),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_58));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_62),
        .Q(\could_multi_bursts.sect_handling_reg_n_2 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2__0 
       (.I0(\start_addr_reg_n_2_[17] ),
        .I1(\align_len_reg_n_2_[17] ),
        .O(\end_addr_buf[17]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3__0 
       (.I0(\start_addr_reg_n_2_[16] ),
        .I1(\align_len_reg_n_2_[16] ),
        .O(\end_addr_buf[17]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4__0 
       (.I0(\start_addr_reg_n_2_[15] ),
        .I1(\align_len_reg_n_2_[15] ),
        .O(\end_addr_buf[17]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5__0 
       (.I0(\start_addr_reg_n_2_[14] ),
        .I1(\align_len_reg_n_2_[14] ),
        .O(\end_addr_buf[17]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_6__0 
       (.I0(\start_addr_reg_n_2_[13] ),
        .I1(\align_len_reg_n_2_[13] ),
        .O(\end_addr_buf[17]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_7__0 
       (.I0(\start_addr_reg_n_2_[12] ),
        .I1(\align_len_reg_n_2_[12] ),
        .O(\end_addr_buf[17]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_8__0 
       (.I0(\start_addr_reg_n_2_[11] ),
        .I1(\align_len_reg_n_2_[11] ),
        .O(\end_addr_buf[17]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_9__0 
       (.I0(\start_addr_reg_n_2_[10] ),
        .I1(\align_len_reg_n_2_[10] ),
        .O(\end_addr_buf[17]_i_9__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2__0 
       (.I0(\start_addr_reg_n_2_[25] ),
        .I1(\align_len_reg_n_2_[25] ),
        .O(\end_addr_buf[25]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3__0 
       (.I0(\start_addr_reg_n_2_[24] ),
        .I1(\align_len_reg_n_2_[24] ),
        .O(\end_addr_buf[25]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4__0 
       (.I0(\start_addr_reg_n_2_[23] ),
        .I1(\align_len_reg_n_2_[23] ),
        .O(\end_addr_buf[25]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5__0 
       (.I0(\start_addr_reg_n_2_[22] ),
        .I1(\align_len_reg_n_2_[22] ),
        .O(\end_addr_buf[25]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_6__0 
       (.I0(\start_addr_reg_n_2_[21] ),
        .I1(\align_len_reg_n_2_[21] ),
        .O(\end_addr_buf[25]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_7__0 
       (.I0(\start_addr_reg_n_2_[20] ),
        .I1(\align_len_reg_n_2_[20] ),
        .O(\end_addr_buf[25]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_8__0 
       (.I0(\start_addr_reg_n_2_[19] ),
        .I1(\align_len_reg_n_2_[19] ),
        .O(\end_addr_buf[25]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_9__0 
       (.I0(\start_addr_reg_n_2_[18] ),
        .I1(\align_len_reg_n_2_[18] ),
        .O(\end_addr_buf[25]_i_9__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2__0 
       (.I0(\start_addr_reg_n_2_[31] ),
        .I1(\align_len_reg_n_2_[31] ),
        .O(\end_addr_buf[33]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3__0 
       (.I0(\start_addr_reg_n_2_[30] ),
        .I1(\align_len_reg_n_2_[30] ),
        .O(\end_addr_buf[33]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_4__0 
       (.I0(\start_addr_reg_n_2_[29] ),
        .I1(\align_len_reg_n_2_[29] ),
        .O(\end_addr_buf[33]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_5__0 
       (.I0(\start_addr_reg_n_2_[28] ),
        .I1(\align_len_reg_n_2_[28] ),
        .O(\end_addr_buf[33]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_6__0 
       (.I0(\start_addr_reg_n_2_[27] ),
        .I1(\align_len_reg_n_2_[27] ),
        .O(\end_addr_buf[33]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_7__0 
       (.I0(\start_addr_reg_n_2_[26] ),
        .I1(\align_len_reg_n_2_[26] ),
        .O(\end_addr_buf[33]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2__0 
       (.I0(\start_addr_reg_n_2_[9] ),
        .I1(\align_len_reg_n_2_[9] ),
        .O(\end_addr_buf[9]_i_2__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3__0 
       (.I0(\start_addr_reg_n_2_[8] ),
        .I1(\align_len_reg_n_2_[8] ),
        .O(\end_addr_buf[9]_i_3__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4__0 
       (.I0(\start_addr_reg_n_2_[7] ),
        .I1(\align_len_reg_n_2_[7] ),
        .O(\end_addr_buf[9]_i_4__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5__0 
       (.I0(\start_addr_reg_n_2_[6] ),
        .I1(\align_len_reg_n_2_[6] ),
        .O(\end_addr_buf[9]_i_5__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_6__0 
       (.I0(\start_addr_reg_n_2_[5] ),
        .I1(\align_len_reg_n_2_[5] ),
        .O(\end_addr_buf[9]_i_6__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_7__0 
       (.I0(\start_addr_reg_n_2_[4] ),
        .I1(\align_len_reg_n_2_[4] ),
        .O(\end_addr_buf[9]_i_7__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_8__0 
       (.I0(\start_addr_reg_n_2_[3] ),
        .I1(\align_len_reg_n_2_[3] ),
        .O(\end_addr_buf[9]_i_8__0_n_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_9__0 
       (.I0(\start_addr_reg_n_2_[2] ),
        .I1(\align_len_reg_n_2_[2] ),
        .O(\end_addr_buf[9]_i_9__0_n_2 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[17]_i_1__1 
       (.CI(\end_addr_buf_reg[9]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[17]_i_1__1_n_2 ,\end_addr_buf_reg[17]_i_1__1_n_3 ,\end_addr_buf_reg[17]_i_1__1_n_4 ,\end_addr_buf_reg[17]_i_1__1_n_5 ,\end_addr_buf_reg[17]_i_1__1_n_6 ,\end_addr_buf_reg[17]_i_1__1_n_7 ,\end_addr_buf_reg[17]_i_1__1_n_8 ,\end_addr_buf_reg[17]_i_1__1_n_9 }),
        .DI({\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] ,\start_addr_reg_n_2_[11] ,\start_addr_reg_n_2_[10] }),
        .O(end_addr[17:10]),
        .S({\end_addr_buf[17]_i_2__0_n_2 ,\end_addr_buf[17]_i_3__0_n_2 ,\end_addr_buf[17]_i_4__0_n_2 ,\end_addr_buf[17]_i_5__0_n_2 ,\end_addr_buf[17]_i_6__0_n_2 ,\end_addr_buf[17]_i_7__0_n_2 ,\end_addr_buf[17]_i_8__0_n_2 ,\end_addr_buf[17]_i_9__0_n_2 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[25]_i_1__1 
       (.CI(\end_addr_buf_reg[17]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[25]_i_1__1_n_2 ,\end_addr_buf_reg[25]_i_1__1_n_3 ,\end_addr_buf_reg[25]_i_1__1_n_4 ,\end_addr_buf_reg[25]_i_1__1_n_5 ,\end_addr_buf_reg[25]_i_1__1_n_6 ,\end_addr_buf_reg[25]_i_1__1_n_7 ,\end_addr_buf_reg[25]_i_1__1_n_8 ,\end_addr_buf_reg[25]_i_1__1_n_9 }),
        .DI({\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] }),
        .O(end_addr[25:18]),
        .S({\end_addr_buf[25]_i_2__0_n_2 ,\end_addr_buf[25]_i_3__0_n_2 ,\end_addr_buf[25]_i_4__0_n_2 ,\end_addr_buf[25]_i_5__0_n_2 ,\end_addr_buf[25]_i_6__0_n_2 ,\end_addr_buf[25]_i_7__0_n_2 ,\end_addr_buf[25]_i_8__0_n_2 ,\end_addr_buf[25]_i_9__0_n_2 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[33]_i_1__1 
       (.CI(\end_addr_buf_reg[25]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[33]_i_1__1_n_2 ,\end_addr_buf_reg[33]_i_1__1_n_3 ,\end_addr_buf_reg[33]_i_1__1_n_4 ,\end_addr_buf_reg[33]_i_1__1_n_5 ,\end_addr_buf_reg[33]_i_1__1_n_6 ,\end_addr_buf_reg[33]_i_1__1_n_7 ,\end_addr_buf_reg[33]_i_1__1_n_8 ,\end_addr_buf_reg[33]_i_1__1_n_9 }),
        .DI({1'b0,1'b0,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] }),
        .O(end_addr[33:26]),
        .S({\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\end_addr_buf[33]_i_2__0_n_2 ,\end_addr_buf[33]_i_3__0_n_2 ,\end_addr_buf[33]_i_4__0_n_2 ,\end_addr_buf[33]_i_5__0_n_2 ,\end_addr_buf[33]_i_6__0_n_2 ,\end_addr_buf[33]_i_7__0_n_2 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[41]_i_1__1 
       (.CI(\end_addr_buf_reg[33]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[41]_i_1__1_n_2 ,\end_addr_buf_reg[41]_i_1__1_n_3 ,\end_addr_buf_reg[41]_i_1__1_n_4 ,\end_addr_buf_reg[41]_i_1__1_n_5 ,\end_addr_buf_reg[41]_i_1__1_n_6 ,\end_addr_buf_reg[41]_i_1__1_n_7 ,\end_addr_buf_reg[41]_i_1__1_n_8 ,\end_addr_buf_reg[41]_i_1__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:34]),
        .S({\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[49]_i_1__1 
       (.CI(\end_addr_buf_reg[41]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[49]_i_1__1_n_2 ,\end_addr_buf_reg[49]_i_1__1_n_3 ,\end_addr_buf_reg[49]_i_1__1_n_4 ,\end_addr_buf_reg[49]_i_1__1_n_5 ,\end_addr_buf_reg[49]_i_1__1_n_6 ,\end_addr_buf_reg[49]_i_1__1_n_7 ,\end_addr_buf_reg[49]_i_1__1_n_8 ,\end_addr_buf_reg[49]_i_1__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:42]),
        .S({\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[57]_i_1__1 
       (.CI(\end_addr_buf_reg[49]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[57]_i_1__1_n_2 ,\end_addr_buf_reg[57]_i_1__1_n_3 ,\end_addr_buf_reg[57]_i_1__1_n_4 ,\end_addr_buf_reg[57]_i_1__1_n_5 ,\end_addr_buf_reg[57]_i_1__1_n_6 ,\end_addr_buf_reg[57]_i_1__1_n_7 ,\end_addr_buf_reg[57]_i_1__1_n_8 ,\end_addr_buf_reg[57]_i_1__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:50]),
        .S({\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[63]_i_1__1 
       (.CI(\end_addr_buf_reg[57]_i_1__1_n_2 ),
        .CI_TOP(1'b0),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__1_CO_UNCONNECTED [7:5],\end_addr_buf_reg[63]_i_1__1_n_5 ,\end_addr_buf_reg[63]_i_1__1_n_6 ,\end_addr_buf_reg[63]_i_1__1_n_7 ,\end_addr_buf_reg[63]_i_1__1_n_8 ,\end_addr_buf_reg[63]_i_1__1_n_9 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__1_O_UNCONNECTED [7:6],end_addr[63:58]}),
        .S({1'b0,1'b0,\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \end_addr_buf_reg[9]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\end_addr_buf_reg[9]_i_1__1_n_2 ,\end_addr_buf_reg[9]_i_1__1_n_3 ,\end_addr_buf_reg[9]_i_1__1_n_4 ,\end_addr_buf_reg[9]_i_1__1_n_5 ,\end_addr_buf_reg[9]_i_1__1_n_6 ,\end_addr_buf_reg[9]_i_1__1_n_7 ,\end_addr_buf_reg[9]_i_1__1_n_8 ,\end_addr_buf_reg[9]_i_1__1_n_9 }),
        .DI({\start_addr_reg_n_2_[9] ,\start_addr_reg_n_2_[8] ,\start_addr_reg_n_2_[7] ,\start_addr_reg_n_2_[6] ,\start_addr_reg_n_2_[5] ,\start_addr_reg_n_2_[4] ,\start_addr_reg_n_2_[3] ,\start_addr_reg_n_2_[2] }),
        .O(end_addr[9:2]),
        .S({\end_addr_buf[9]_i_2__0_n_2 ,\end_addr_buf[9]_i_3__0_n_2 ,\end_addr_buf[9]_i_4__0_n_2 ,\end_addr_buf[9]_i_5__0_n_2 ,\end_addr_buf[9]_i_6__0_n_2 ,\end_addr_buf[9]_i_7__0_n_2 ,\end_addr_buf[9]_i_8__0_n_2 ,\end_addr_buf[9]_i_9__0_n_2 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .D({fifo_rctl_n_4,fifo_rctl_n_5,fifo_rctl_n_6,fifo_rctl_n_7,fifo_rctl_n_8,fifo_rctl_n_9,fifo_rctl_n_10,fifo_rctl_n_11,fifo_rctl_n_12,fifo_rctl_n_13,fifo_rctl_n_14,fifo_rctl_n_15,fifo_rctl_n_16,fifo_rctl_n_17,fifo_rctl_n_18,fifo_rctl_n_19,fifo_rctl_n_20,fifo_rctl_n_21,fifo_rctl_n_22,fifo_rctl_n_23,fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53,fifo_rctl_n_54,fifo_rctl_n_55}),
        .E(p_22_in),
        .Q({\start_addr_reg_n_2_[63] ,\start_addr_reg_n_2_[62] ,\start_addr_reg_n_2_[61] ,\start_addr_reg_n_2_[60] ,\start_addr_reg_n_2_[59] ,\start_addr_reg_n_2_[58] ,\start_addr_reg_n_2_[57] ,\start_addr_reg_n_2_[56] ,\start_addr_reg_n_2_[55] ,\start_addr_reg_n_2_[54] ,\start_addr_reg_n_2_[53] ,\start_addr_reg_n_2_[52] ,\start_addr_reg_n_2_[51] ,\start_addr_reg_n_2_[50] ,\start_addr_reg_n_2_[49] ,\start_addr_reg_n_2_[48] ,\start_addr_reg_n_2_[47] ,\start_addr_reg_n_2_[46] ,\start_addr_reg_n_2_[45] ,\start_addr_reg_n_2_[44] ,\start_addr_reg_n_2_[43] ,\start_addr_reg_n_2_[42] ,\start_addr_reg_n_2_[41] ,\start_addr_reg_n_2_[40] ,\start_addr_reg_n_2_[39] ,\start_addr_reg_n_2_[38] ,\start_addr_reg_n_2_[37] ,\start_addr_reg_n_2_[36] ,\start_addr_reg_n_2_[35] ,\start_addr_reg_n_2_[34] ,\start_addr_reg_n_2_[33] ,\start_addr_reg_n_2_[32] ,\start_addr_reg_n_2_[31] ,\start_addr_reg_n_2_[30] ,\start_addr_reg_n_2_[29] ,\start_addr_reg_n_2_[28] ,\start_addr_reg_n_2_[27] ,\start_addr_reg_n_2_[26] ,\start_addr_reg_n_2_[25] ,\start_addr_reg_n_2_[24] ,\start_addr_reg_n_2_[23] ,\start_addr_reg_n_2_[22] ,\start_addr_reg_n_2_[21] ,\start_addr_reg_n_2_[20] ,\start_addr_reg_n_2_[19] ,\start_addr_reg_n_2_[18] ,\start_addr_reg_n_2_[17] ,\start_addr_reg_n_2_[16] ,\start_addr_reg_n_2_[15] ,\start_addr_reg_n_2_[14] ,\start_addr_reg_n_2_[13] ,\start_addr_reg_n_2_[12] }),
        .SR(fifo_rctl_n_58),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_rst_n_inv_reg(fifo_rctl_n_59),
        .\beat_len_buf_reg[3] (fifo_rctl_n_73),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (\could_multi_bursts.arlen_buf[3]_i_3__0_n_2 ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_2_[3] ,\sect_len_buf_reg_n_2_[2] ,\sect_len_buf_reg_n_2_[1] ,\sect_len_buf_reg_n_2_[0] }),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_62),
        .\could_multi_bursts.sect_handling_reg_0 (fifo_rctl_n_64),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_n_2 ),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .empty_n_reg_2(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\end_addr_buf_reg[11] (fifo_rctl_n_79),
        .\end_addr_buf_reg[2] (fifo_rctl_n_70),
        .\end_addr_buf_reg[3] (fifo_rctl_n_71),
        .\end_addr_buf_reg[6] (fifo_rctl_n_74),
        .full_n_reg_0(fifo_rctl_n_65),
        .full_n_reg_1(fifo_rctl_n_66),
        .full_n_reg_2(fifo_rctl_n_67),
        .full_n_reg_3(fifo_rctl_n_68),
        .full_n_reg_4(fifo_rctl_n_69),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_3),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .\pout_reg[0]_0 (buff_rdata_n_4),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(fifo_rctl_n_61),
        .rreq_handling_reg_0(fifo_rctl_n_63),
        .rreq_handling_reg_1(fifo_rctl_n_80),
        .rreq_handling_reg_2(fifo_rctl_n_81),
        .rreq_handling_reg_3(rreq_handling_reg_n_2),
        .rreq_handling_reg_4(readRequestFIFONotEmptyReg_reg_n_2),
        .\sect_addr_buf_reg[11] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_2_[0] ),
        .\sect_cnt_reg[51] (fifo_rreq_n_4),
        .\sect_cnt_reg[51]_0 (fifo_rreq_n_5),
        .\sect_len_buf_reg[9] ({\end_addr_buf_reg_n_2_[11] ,\end_addr_buf_reg_n_2_[10] ,\end_addr_buf_reg_n_2_[9] ,\end_addr_buf_reg_n_2_[8] ,\end_addr_buf_reg_n_2_[7] ,\end_addr_buf_reg_n_2_[6] ,\end_addr_buf_reg_n_2_[5] ,\end_addr_buf_reg_n_2_[4] ,\end_addr_buf_reg_n_2_[3] ,\end_addr_buf_reg_n_2_[2] }),
        .\sect_len_buf_reg[9]_0 (beat_len_buf),
        .\sect_len_buf_reg[9]_1 ({\start_addr_buf_reg_n_2_[11] ,\start_addr_buf_reg_n_2_[10] ,\start_addr_buf_reg_n_2_[9] ,\start_addr_buf_reg_n_2_[8] ,\start_addr_buf_reg_n_2_[7] ,\start_addr_buf_reg_n_2_[6] ,\start_addr_buf_reg_n_2_[5] ,\start_addr_buf_reg_n_2_[4] ,\start_addr_buf_reg_n_2_[3] ,\start_addr_buf_reg_n_2_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_78),
        .\start_addr_buf_reg[4] (fifo_rctl_n_72),
        .\start_addr_buf_reg[7] (fifo_rctl_n_75),
        .\start_addr_buf_reg[8] (fifo_rctl_n_76),
        .\start_addr_buf_reg[9] (fifo_rctl_n_77));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.D({p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .DI(fifo_rreq_n_11),
        .Q({\sect_len_buf_reg_n_2_[9] ,\sect_len_buf_reg_n_2_[8] ,\sect_len_buf_reg_n_2_[7] ,\sect_len_buf_reg_n_2_[6] ,\sect_len_buf_reg_n_2_[5] ,\sect_len_buf_reg_n_2_[4] }),
        .S({fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.arlen_buf[3]_i_3__0 (\could_multi_bursts.loop_cnt_reg ),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_133,fifo_rreq_n_134}),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__1(p_0_in0_in[51:48]),
        .last_sect_carry__1_0({\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] ,\sect_cnt_reg_n_2_[48] }),
        .\mem_reg[68][95]_srl32__0_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\pout_reg[0]_rep_0 (rs2f_rreq_valid),
        .\pout_reg[4]_0 (pout_reg),
        .\pout_reg[5]_0 ({fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140,fifo_rreq_n_141}),
        .\q_reg[0]_0 (fifo_rctl_n_63),
        .\q_reg[70]_0 ({fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117}),
        .\q_reg[86]_0 ({fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125}),
        .\q_reg[92]_0 ({fifo_rreq_data,q}),
        .\q_reg[93]_0 ({fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[4] (fifo_rreq_n_4),
        .\sect_len_buf_reg[7] (fifo_rreq_n_5));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6,first_sect_carry_n_7,first_sect_carry_n_8,first_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[7:0]),
        .S({first_sect_carry_i_1__1_n_2,first_sect_carry_i_2__1_n_2,first_sect_carry_i_3__1_n_2,first_sect_carry_i_4__1_n_2,first_sect_carry_i_5__1_n_2,first_sect_carry_i_6__1_n_2,first_sect_carry_i_7__1_n_2,first_sect_carry_i_8__1_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__0
       (.CI(first_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({first_sect_carry__0_n_2,first_sect_carry__0_n_3,first_sect_carry__0_n_4,first_sect_carry__0_n_5,first_sect_carry__0_n_6,first_sect_carry__0_n_7,first_sect_carry__0_n_8,first_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({first_sect_carry__0_i_1__1_n_2,first_sect_carry__0_i_2__1_n_2,first_sect_carry__0_i_3__1_n_2,first_sect_carry__0_i_4__1_n_2,first_sect_carry__0_i_5__1_n_2,first_sect_carry__0_i_6__1_n_2,first_sect_carry__0_i_7__1_n_2,first_sect_carry__0_i_8__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_2_[47] ),
        .I1(p_0_in_0[47]),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .I3(p_0_in_0[45]),
        .I4(p_0_in_0[46]),
        .I5(\sect_cnt_reg_n_2_[46] ),
        .O(first_sect_carry__0_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_2_[44] ),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_2_[43] ),
        .I5(p_0_in_0[43]),
        .O(first_sect_carry__0_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(p_0_in_0[40]),
        .I1(\sect_cnt_reg_n_2_[40] ),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .I3(p_0_in_0[41]),
        .I4(\sect_cnt_reg_n_2_[39] ),
        .I5(p_0_in_0[39]),
        .O(first_sect_carry__0_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_2_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_2_[37] ),
        .O(first_sect_carry__0_i_4__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_5__1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_2_[35] ),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .I3(p_0_in_0[34]),
        .I4(\sect_cnt_reg_n_2_[33] ),
        .I5(p_0_in_0[33]),
        .O(first_sect_carry__0_i_5__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_6__1
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_2_[32] ),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_2_[31] ),
        .I5(p_0_in_0[31]),
        .O(first_sect_carry__0_i_6__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_7__1
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_2_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__0_i_7__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_8__1
       (.I0(\sect_cnt_reg_n_2_[26] ),
        .I1(p_0_in_0[26]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in_0[24]),
        .I4(p_0_in_0[25]),
        .I5(\sect_cnt_reg_n_2_[25] ),
        .O(first_sect_carry__0_i_8__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 first_sect_carry__1
       (.CI(first_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_first_sect_carry__1_CO_UNCONNECTED[7:2],first_sect,first_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,first_sect_carry__1_i_1__1_n_2,first_sect_carry__1_i_2__1_n_2}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__1_i_1__1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_2_[51] ),
        .O(first_sect_carry__1_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__1
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_2_[50] ),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_2_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__1_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_2_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_2_[20] ),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_2_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_2_[17] ),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_2_[16] ),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(p_0_in_0[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .I3(p_0_in_0[13]),
        .I4(\sect_cnt_reg_n_2_[12] ),
        .I5(p_0_in_0[12]),
        .O(first_sect_carry_i_4__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_5__1
       (.I0(\sect_cnt_reg_n_2_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_2_[10] ),
        .O(first_sect_carry_i_5__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_6__1
       (.I0(\sect_cnt_reg_n_2_[8] ),
        .I1(p_0_in_0[8]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(\sect_cnt_reg_n_2_[7] ),
        .O(first_sect_carry_i_6__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_7__1
       (.I0(\sect_cnt_reg_n_2_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_2_[4] ),
        .O(first_sect_carry_i_7__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_8__1
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_2_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_8__1_n_2));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6,last_sect_carry_n_7,last_sect_carry_n_8,last_sect_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[7:0]),
        .S({last_sect_carry_i_1__1_n_2,last_sect_carry_i_2__1_n_2,last_sect_carry_i_3__1_n_2,last_sect_carry_i_4__1_n_2,last_sect_carry_i_5__1_n_2,last_sect_carry_i_6__1_n_2,last_sect_carry_i_7__1_n_2,last_sect_carry_i_8__1_n_2}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__0
       (.CI(last_sect_carry_n_2),
        .CI_TOP(1'b0),
        .CO({last_sect_carry__0_n_2,last_sect_carry__0_n_3,last_sect_carry__0_n_4,last_sect_carry__0_n_5,last_sect_carry__0_n_6,last_sect_carry__0_n_7,last_sect_carry__0_n_8,last_sect_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[7:0]),
        .S({last_sect_carry__0_i_1__1_n_2,last_sect_carry__0_i_2__1_n_2,last_sect_carry__0_i_3__1_n_2,last_sect_carry__0_i_4__1_n_2,last_sect_carry__0_i_5__1_n_2,last_sect_carry__0_i_6__1_n_2,last_sect_carry__0_i_7__1_n_2,last_sect_carry__0_i_8__1_n_2}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_2_[45] ),
        .I1(p_0_in0_in[45]),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .I3(p_0_in0_in[46]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_2_[47] ),
        .O(last_sect_carry__0_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_2_[44] ),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_2_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__0_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(p_0_in0_in[40]),
        .I1(\sect_cnt_reg_n_2_[40] ),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .I3(p_0_in0_in[41]),
        .I4(\sect_cnt_reg_n_2_[39] ),
        .I5(p_0_in0_in[39]),
        .O(last_sect_carry__0_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_2_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_2_[38] ),
        .O(last_sect_carry__0_i_4__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_5__1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_2_[35] ),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(\sect_cnt_reg_n_2_[34] ),
        .I5(p_0_in0_in[34]),
        .O(last_sect_carry__0_i_5__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_6__1
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_2_[32] ),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_2_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__0_i_6__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_7__1
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_2_[29] ),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_2_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__0_i_7__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_8__1
       (.I0(\sect_cnt_reg_n_2_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_2_[26] ),
        .O(last_sect_carry__0_i_8__1_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 last_sect_carry__1
       (.CI(last_sect_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_last_sect_carry__1_CO_UNCONNECTED[7:2],last_sect,last_sect_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,fifo_rreq_n_133,fifo_rreq_n_134}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_2_[23] ),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .I3(p_0_in0_in[22]),
        .I4(\sect_cnt_reg_n_2_[21] ),
        .I5(p_0_in0_in[21]),
        .O(last_sect_carry_i_1__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_2_[20] ),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_2_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry_i_2__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_2_[17] ),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_2_[16] ),
        .I5(p_0_in0_in[16]),
        .O(last_sect_carry_i_3__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_2_[14] ),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_2_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry_i_4__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_5__1
       (.I0(\sect_cnt_reg_n_2_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_2_[11] ),
        .O(last_sect_carry_i_5__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_6__1
       (.I0(\sect_cnt_reg_n_2_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_2_[8] ),
        .O(last_sect_carry_i_6__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_7__1
       (.I0(\sect_cnt_reg_n_2_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_2_[5] ),
        .O(last_sect_carry_i_7__1_n_2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_8__1
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_2_[2] ),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_2_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_8__1_n_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(pout_reg[0]),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry_CO_UNCONNECTED[7:5],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,pout_reg[4:1],fifo_rreq_n_11}),
        .O({NLW_p_0_out_carry_O_UNCONNECTED[7:6],p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15,p_0_out_carry_n_16,p_0_out_carry_n_17}),
        .S({1'b0,1'b0,fifo_rreq_n_136,fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140,fifo_rreq_n_141}));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_2),
        .R(ap_rst_n_inv));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_61),
        .Q(rreq_handling_reg_n_2),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(next_beat),
        .Q({\bus_equal_gen.data_buf_reg_n_2_[31] ,\bus_equal_gen.data_buf_reg_n_2_[30] ,\bus_equal_gen.data_buf_reg_n_2_[29] ,\bus_equal_gen.data_buf_reg_n_2_[28] ,\bus_equal_gen.data_buf_reg_n_2_[27] ,\bus_equal_gen.data_buf_reg_n_2_[26] ,\bus_equal_gen.data_buf_reg_n_2_[25] ,\bus_equal_gen.data_buf_reg_n_2_[24] ,\bus_equal_gen.data_buf_reg_n_2_[23] ,\bus_equal_gen.data_buf_reg_n_2_[22] ,\bus_equal_gen.data_buf_reg_n_2_[21] ,\bus_equal_gen.data_buf_reg_n_2_[20] ,\bus_equal_gen.data_buf_reg_n_2_[19] ,\bus_equal_gen.data_buf_reg_n_2_[18] ,\bus_equal_gen.data_buf_reg_n_2_[17] ,\bus_equal_gen.data_buf_reg_n_2_[16] ,\bus_equal_gen.data_buf_reg_n_2_[15] ,\bus_equal_gen.data_buf_reg_n_2_[14] ,\bus_equal_gen.data_buf_reg_n_2_[13] ,\bus_equal_gen.data_buf_reg_n_2_[12] ,\bus_equal_gen.data_buf_reg_n_2_[11] ,\bus_equal_gen.data_buf_reg_n_2_[10] ,\bus_equal_gen.data_buf_reg_n_2_[9] ,\bus_equal_gen.data_buf_reg_n_2_[8] ,\bus_equal_gen.data_buf_reg_n_2_[7] ,\bus_equal_gen.data_buf_reg_n_2_[6] ,\bus_equal_gen.data_buf_reg_n_2_[5] ,\bus_equal_gen.data_buf_reg_n_2_[4] ,\bus_equal_gen.data_buf_reg_n_2_[3] ,\bus_equal_gen.data_buf_reg_n_2_[2] ,\bus_equal_gen.data_buf_reg_n_2_[1] ,\bus_equal_gen.data_buf_reg_n_2_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\data_p1_reg[31]_0 (\data_p1_reg[31] ),
        .load_input_1_U0_m_axi_gmem1_RREADY(load_input_1_U0_m_axi_gmem1_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_2 ),
        .\state_reg[0]_0 (\state_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_reg_slice rs_rreq
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[95]_0 ({rs2f_rreq_data[95:64],rs2f_rreq_data[61:0]}),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .icmp_ln65_reg_106(icmp_ln65_reg_106),
        .in2(in2),
        .load_input_1_U0_m_axi_gmem1_ARVALID(load_input_1_U0_m_axi_gmem1_ARVALID),
        .load_p2(load_p2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_2_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_2_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_2_[10] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_2_[11] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_2_[2] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_2_[3] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_2_[4] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_2_[5] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_2_[6] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_2_[7] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_2_[8] ),
        .R(fifo_rctl_n_59));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_2_[9] ),
        .R(fifo_rctl_n_59));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry
       (.CI(\sect_cnt_reg_n_2_[0] ),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4,sect_cnt0_carry_n_5,sect_cnt0_carry_n_6,sect_cnt0_carry_n_7,sect_cnt0_carry_n_8,sect_cnt0_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:1]),
        .S({\sect_cnt_reg_n_2_[8] ,\sect_cnt_reg_n_2_[7] ,\sect_cnt_reg_n_2_[6] ,\sect_cnt_reg_n_2_[5] ,\sect_cnt_reg_n_2_[4] ,\sect_cnt_reg_n_2_[3] ,\sect_cnt_reg_n_2_[2] ,\sect_cnt_reg_n_2_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4,sect_cnt0_carry__0_n_5,sect_cnt0_carry__0_n_6,sect_cnt0_carry__0_n_7,sect_cnt0_carry__0_n_8,sect_cnt0_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:9]),
        .S({\sect_cnt_reg_n_2_[16] ,\sect_cnt_reg_n_2_[15] ,\sect_cnt_reg_n_2_[14] ,\sect_cnt_reg_n_2_[13] ,\sect_cnt_reg_n_2_[12] ,\sect_cnt_reg_n_2_[11] ,\sect_cnt_reg_n_2_[10] ,\sect_cnt_reg_n_2_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4,sect_cnt0_carry__1_n_5,sect_cnt0_carry__1_n_6,sect_cnt0_carry__1_n_7,sect_cnt0_carry__1_n_8,sect_cnt0_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:17]),
        .S({\sect_cnt_reg_n_2_[24] ,\sect_cnt_reg_n_2_[23] ,\sect_cnt_reg_n_2_[22] ,\sect_cnt_reg_n_2_[21] ,\sect_cnt_reg_n_2_[20] ,\sect_cnt_reg_n_2_[19] ,\sect_cnt_reg_n_2_[18] ,\sect_cnt_reg_n_2_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4,sect_cnt0_carry__2_n_5,sect_cnt0_carry__2_n_6,sect_cnt0_carry__2_n_7,sect_cnt0_carry__2_n_8,sect_cnt0_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:25]),
        .S({\sect_cnt_reg_n_2_[32] ,\sect_cnt_reg_n_2_[31] ,\sect_cnt_reg_n_2_[30] ,\sect_cnt_reg_n_2_[29] ,\sect_cnt_reg_n_2_[28] ,\sect_cnt_reg_n_2_[27] ,\sect_cnt_reg_n_2_[26] ,\sect_cnt_reg_n_2_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4,sect_cnt0_carry__3_n_5,sect_cnt0_carry__3_n_6,sect_cnt0_carry__3_n_7,sect_cnt0_carry__3_n_8,sect_cnt0_carry__3_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:33]),
        .S({\sect_cnt_reg_n_2_[40] ,\sect_cnt_reg_n_2_[39] ,\sect_cnt_reg_n_2_[38] ,\sect_cnt_reg_n_2_[37] ,\sect_cnt_reg_n_2_[36] ,\sect_cnt_reg_n_2_[35] ,\sect_cnt_reg_n_2_[34] ,\sect_cnt_reg_n_2_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_2),
        .CI_TOP(1'b0),
        .CO({sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3,sect_cnt0_carry__4_n_4,sect_cnt0_carry__4_n_5,sect_cnt0_carry__4_n_6,sect_cnt0_carry__4_n_7,sect_cnt0_carry__4_n_8,sect_cnt0_carry__4_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:41]),
        .S({\sect_cnt_reg_n_2_[48] ,\sect_cnt_reg_n_2_[47] ,\sect_cnt_reg_n_2_[46] ,\sect_cnt_reg_n_2_[45] ,\sect_cnt_reg_n_2_[44] ,\sect_cnt_reg_n_2_[43] ,\sect_cnt_reg_n_2_[42] ,\sect_cnt_reg_n_2_[41] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_sect_cnt0_carry__5_CO_UNCONNECTED[7:2],sect_cnt0_carry__5_n_8,sect_cnt0_carry__5_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__5_O_UNCONNECTED[7:3],sect_cnt0[51:49]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sect_cnt_reg_n_2_[51] ,\sect_cnt_reg_n_2_[50] ,\sect_cnt_reg_n_2_[49] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_55),
        .Q(\sect_cnt_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_54),
        .Q(\sect_cnt_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_23),
        .Q(\sect_cnt_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_22),
        .Q(\sect_cnt_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_21),
        .Q(\sect_cnt_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_20),
        .Q(\sect_cnt_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_19),
        .Q(\sect_cnt_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_18),
        .Q(\sect_cnt_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_17),
        .Q(\sect_cnt_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_16),
        .Q(\sect_cnt_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_15),
        .Q(\sect_cnt_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_14),
        .Q(\sect_cnt_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_13),
        .Q(\sect_cnt_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_12),
        .Q(\sect_cnt_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_11),
        .Q(\sect_cnt_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_10),
        .Q(\sect_cnt_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_9),
        .Q(\sect_cnt_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_8),
        .Q(\sect_cnt_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_7),
        .Q(\sect_cnt_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_6),
        .Q(\sect_cnt_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_5),
        .Q(\sect_cnt_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_4),
        .Q(\sect_cnt_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_81),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_70),
        .Q(\sect_len_buf_reg_n_2_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_71),
        .Q(\sect_len_buf_reg_n_2_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_72),
        .Q(\sect_len_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_73),
        .Q(\sect_len_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_74),
        .Q(\sect_len_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_75),
        .Q(\sect_len_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_76),
        .Q(\sect_len_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_77),
        .Q(\sect_len_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_78),
        .Q(\sect_len_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_64),
        .D(fifo_rctl_n_79),
        .Q(\sect_len_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[10] ),
        .Q(\start_addr_buf_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[11] ),
        .Q(\start_addr_buf_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[2] ),
        .Q(\start_addr_buf_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[3] ),
        .Q(\start_addr_buf_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[4] ),
        .Q(\start_addr_buf_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[5] ),
        .Q(\start_addr_buf_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[6] ),
        .Q(\start_addr_buf_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[7] ),
        .Q(\start_addr_buf_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[8] ),
        .Q(\start_addr_buf_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_2_[9] ),
        .Q(\start_addr_buf_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[8]),
        .Q(\start_addr_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[9]),
        .Q(\start_addr_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[10]),
        .Q(\start_addr_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[11]),
        .Q(\start_addr_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[12]),
        .Q(\start_addr_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[13]),
        .Q(\start_addr_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[14]),
        .Q(\start_addr_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[15]),
        .Q(\start_addr_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[16]),
        .Q(\start_addr_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[17]),
        .Q(\start_addr_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[18]),
        .Q(\start_addr_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[19]),
        .Q(\start_addr_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[20]),
        .Q(\start_addr_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[21]),
        .Q(\start_addr_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[22]),
        .Q(\start_addr_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[23]),
        .Q(\start_addr_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[24]),
        .Q(\start_addr_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[25]),
        .Q(\start_addr_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[26]),
        .Q(\start_addr_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[27]),
        .Q(\start_addr_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[0]),
        .Q(\start_addr_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[28]),
        .Q(\start_addr_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[29]),
        .Q(\start_addr_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[30]),
        .Q(\start_addr_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[31]),
        .Q(\start_addr_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[32]),
        .Q(\start_addr_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[33]),
        .Q(\start_addr_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[34]),
        .Q(\start_addr_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[35]),
        .Q(\start_addr_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[36]),
        .Q(\start_addr_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[37]),
        .Q(\start_addr_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[1]),
        .Q(\start_addr_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[38]),
        .Q(\start_addr_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[39]),
        .Q(\start_addr_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[40]),
        .Q(\start_addr_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[41]),
        .Q(\start_addr_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[42]),
        .Q(\start_addr_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[43]),
        .Q(\start_addr_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[44]),
        .Q(\start_addr_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[45]),
        .Q(\start_addr_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[46]),
        .Q(\start_addr_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[47]),
        .Q(\start_addr_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[2]),
        .Q(\start_addr_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[48]),
        .Q(\start_addr_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[49]),
        .Q(\start_addr_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[50]),
        .Q(\start_addr_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[51]),
        .Q(\start_addr_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[52]),
        .Q(\start_addr_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[53]),
        .Q(\start_addr_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[54]),
        .Q(\start_addr_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[55]),
        .Q(\start_addr_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[56]),
        .Q(\start_addr_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[57]),
        .Q(\start_addr_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[3]),
        .Q(\start_addr_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[58]),
        .Q(\start_addr_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[59]),
        .Q(\start_addr_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[60]),
        .Q(\start_addr_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[61]),
        .Q(\start_addr_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[4]),
        .Q(\start_addr_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[5]),
        .Q(\start_addr_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[6]),
        .Q(\start_addr_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_80),
        .D(q[7]),
        .Q(\start_addr_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    \state_reg[0]_0 ,
    \data_p1_reg[95]_0 ,
    ap_rst_n_inv,
    ap_clk,
    icmp_ln65_reg_106,
    Q,
    rs2f_rreq_ack,
    load_input_1_U0_m_axi_gmem1_ARVALID,
    in2,
    \data_p2_reg[95]_0 ,
    load_p2);
  output s_ready_t_reg_0;
  output [0:0]\state_reg[0]_0 ;
  output [93:0]\data_p1_reg[95]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input icmp_ln65_reg_106;
  input [0:0]Q;
  input rs2f_rreq_ack;
  input load_input_1_U0_m_axi_gmem1_ARVALID;
  input [61:0]in2;
  input [31:0]\data_p2_reg[95]_0 ;
  input load_p2;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__2_n_2 ;
  wire \data_p1[10]_i_1__3_n_2 ;
  wire \data_p1[11]_i_1__3_n_2 ;
  wire \data_p1[12]_i_1__3_n_2 ;
  wire \data_p1[13]_i_1__3_n_2 ;
  wire \data_p1[14]_i_1__3_n_2 ;
  wire \data_p1[15]_i_1__3_n_2 ;
  wire \data_p1[16]_i_1__3_n_2 ;
  wire \data_p1[17]_i_1__3_n_2 ;
  wire \data_p1[18]_i_1__3_n_2 ;
  wire \data_p1[19]_i_1__3_n_2 ;
  wire \data_p1[1]_i_1__2_n_2 ;
  wire \data_p1[20]_i_1__3_n_2 ;
  wire \data_p1[21]_i_1__3_n_2 ;
  wire \data_p1[22]_i_1__3_n_2 ;
  wire \data_p1[23]_i_1__3_n_2 ;
  wire \data_p1[24]_i_1__3_n_2 ;
  wire \data_p1[25]_i_1__3_n_2 ;
  wire \data_p1[26]_i_1__3_n_2 ;
  wire \data_p1[27]_i_1__3_n_2 ;
  wire \data_p1[28]_i_1__3_n_2 ;
  wire \data_p1[29]_i_1__3_n_2 ;
  wire \data_p1[2]_i_1__3_n_2 ;
  wire \data_p1[30]_i_1__3_n_2 ;
  wire \data_p1[31]_i_1__4_n_2 ;
  wire \data_p1[32]_i_1__2_n_2 ;
  wire \data_p1[33]_i_1__2_n_2 ;
  wire \data_p1[34]_i_1__2_n_2 ;
  wire \data_p1[35]_i_1__2_n_2 ;
  wire \data_p1[36]_i_1__2_n_2 ;
  wire \data_p1[37]_i_1__2_n_2 ;
  wire \data_p1[38]_i_1__2_n_2 ;
  wire \data_p1[39]_i_1__2_n_2 ;
  wire \data_p1[3]_i_1__3_n_2 ;
  wire \data_p1[40]_i_1__2_n_2 ;
  wire \data_p1[41]_i_1__2_n_2 ;
  wire \data_p1[42]_i_1__2_n_2 ;
  wire \data_p1[43]_i_1__2_n_2 ;
  wire \data_p1[44]_i_1__2_n_2 ;
  wire \data_p1[45]_i_1__2_n_2 ;
  wire \data_p1[46]_i_1__2_n_2 ;
  wire \data_p1[47]_i_1__2_n_2 ;
  wire \data_p1[48]_i_1__2_n_2 ;
  wire \data_p1[49]_i_1__2_n_2 ;
  wire \data_p1[4]_i_1__3_n_2 ;
  wire \data_p1[50]_i_1__2_n_2 ;
  wire \data_p1[51]_i_1__2_n_2 ;
  wire \data_p1[52]_i_1__2_n_2 ;
  wire \data_p1[53]_i_1__2_n_2 ;
  wire \data_p1[54]_i_1__2_n_2 ;
  wire \data_p1[55]_i_1__2_n_2 ;
  wire \data_p1[56]_i_1__2_n_2 ;
  wire \data_p1[57]_i_1__2_n_2 ;
  wire \data_p1[58]_i_1__2_n_2 ;
  wire \data_p1[59]_i_1__2_n_2 ;
  wire \data_p1[5]_i_1__3_n_2 ;
  wire \data_p1[60]_i_1__2_n_2 ;
  wire \data_p1[61]_i_1__2_n_2 ;
  wire \data_p1[64]_i_1__2_n_2 ;
  wire \data_p1[65]_i_1__2_n_2 ;
  wire \data_p1[66]_i_1__2_n_2 ;
  wire \data_p1[67]_i_1__2_n_2 ;
  wire \data_p1[68]_i_1__1_n_2 ;
  wire \data_p1[69]_i_1__1_n_2 ;
  wire \data_p1[6]_i_1__3_n_2 ;
  wire \data_p1[70]_i_1__1_n_2 ;
  wire \data_p1[71]_i_1__1_n_2 ;
  wire \data_p1[72]_i_1__1_n_2 ;
  wire \data_p1[73]_i_1__1_n_2 ;
  wire \data_p1[74]_i_1__1_n_2 ;
  wire \data_p1[75]_i_1__1_n_2 ;
  wire \data_p1[76]_i_1__1_n_2 ;
  wire \data_p1[77]_i_1__1_n_2 ;
  wire \data_p1[78]_i_1__1_n_2 ;
  wire \data_p1[79]_i_1__1_n_2 ;
  wire \data_p1[7]_i_1__3_n_2 ;
  wire \data_p1[80]_i_1__1_n_2 ;
  wire \data_p1[81]_i_1__1_n_2 ;
  wire \data_p1[82]_i_1__1_n_2 ;
  wire \data_p1[83]_i_1__1_n_2 ;
  wire \data_p1[84]_i_1__1_n_2 ;
  wire \data_p1[85]_i_1__1_n_2 ;
  wire \data_p1[86]_i_1__1_n_2 ;
  wire \data_p1[87]_i_1__1_n_2 ;
  wire \data_p1[88]_i_1__1_n_2 ;
  wire \data_p1[89]_i_1__1_n_2 ;
  wire \data_p1[8]_i_1__3_n_2 ;
  wire \data_p1[90]_i_1__1_n_2 ;
  wire \data_p1[91]_i_1__1_n_2 ;
  wire \data_p1[92]_i_1__1_n_2 ;
  wire \data_p1[93]_i_1__1_n_2 ;
  wire \data_p1[94]_i_1__1_n_2 ;
  wire \data_p1[95]_i_2__1_n_2 ;
  wire \data_p1[9]_i_1__3_n_2 ;
  wire [93:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [31:0]\data_p2_reg[95]_0 ;
  wire icmp_ln65_reg_106;
  wire [61:0]in2;
  wire load_input_1_U0_m_axi_gmem1_ARVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__2_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_2 ;
  wire \state[1]_i_1__2_n_2 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT6 #(
    .INIT(64'h000000000080FF00)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln65_reg_106),
        .I2(Q),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0080FF80007F0080)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln65_reg_106),
        .I2(Q),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[0]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[0]),
        .O(\data_p1[0]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[10]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[10]),
        .O(\data_p1[10]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[11]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[11]),
        .O(\data_p1[11]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[12]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[12]),
        .O(\data_p1[12]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[13]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[13]),
        .O(\data_p1[13]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[14]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[14]),
        .O(\data_p1[14]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[15]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[15]),
        .O(\data_p1[15]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[16]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[16]),
        .O(\data_p1[16]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[17]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[17]),
        .O(\data_p1[17]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[18]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[18]),
        .O(\data_p1[18]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[19]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[19]),
        .O(\data_p1[19]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[1]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[1]),
        .O(\data_p1[1]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[20]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[20]),
        .O(\data_p1[20]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[21]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[21]),
        .O(\data_p1[21]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[22]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[22]),
        .O(\data_p1[22]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[23]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[23]),
        .O(\data_p1[23]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[24]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[24]),
        .O(\data_p1[24]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[25]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[25]),
        .O(\data_p1[25]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[26]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[26]),
        .O(\data_p1[26]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[27]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[27]),
        .O(\data_p1[27]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[28]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[28]),
        .O(\data_p1[28]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[29]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[29]),
        .O(\data_p1[29]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[2]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[2]),
        .O(\data_p1[2]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[30]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[30]),
        .O(\data_p1[30]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[31]_i_1__4 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[31]),
        .O(\data_p1[31]_i_1__4_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[32]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[32]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[32]),
        .O(\data_p1[32]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[33]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[33]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[33]),
        .O(\data_p1[33]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[34]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[34]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[34]),
        .O(\data_p1[34]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[35]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[35]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[35]),
        .O(\data_p1[35]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[36]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[36]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[36]),
        .O(\data_p1[36]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[37]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[37]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[37]),
        .O(\data_p1[37]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[38]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[38]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[38]),
        .O(\data_p1[38]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[39]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[39]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[39]),
        .O(\data_p1[39]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[3]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[3]),
        .O(\data_p1[3]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[40]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[40]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[40]),
        .O(\data_p1[40]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[41]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[41]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[41]),
        .O(\data_p1[41]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[42]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[42]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[42]),
        .O(\data_p1[42]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[43]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[43]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[43]),
        .O(\data_p1[43]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[44]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[44]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[44]),
        .O(\data_p1[44]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[45]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[45]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[45]),
        .O(\data_p1[45]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[46]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[46]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[46]),
        .O(\data_p1[46]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[47]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[47]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[47]),
        .O(\data_p1[47]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[48]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[48]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[48]),
        .O(\data_p1[48]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[49]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[49]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[49]),
        .O(\data_p1[49]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[4]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[4]),
        .O(\data_p1[4]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[50]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[50]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[50]),
        .O(\data_p1[50]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[51]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[51]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[51]),
        .O(\data_p1[51]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[52]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[52]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[52]),
        .O(\data_p1[52]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[53]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[53]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[53]),
        .O(\data_p1[53]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[54]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[54]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[54]),
        .O(\data_p1[54]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[55]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[55]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[55]),
        .O(\data_p1[55]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[56]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[56]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[56]),
        .O(\data_p1[56]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[57]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[57]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[57]),
        .O(\data_p1[57]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[58]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[58]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[58]),
        .O(\data_p1[58]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[59]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[59]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[59]),
        .O(\data_p1[59]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[5]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[5]),
        .O(\data_p1[5]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[60]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[60]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[60]),
        .O(\data_p1[60]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[61]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[61]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[61]),
        .O(\data_p1[61]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[64]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [0]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[64]),
        .O(\data_p1[64]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[65]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [1]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[65]),
        .O(\data_p1[65]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[66]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [2]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[66]),
        .O(\data_p1[66]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[67]_i_1__2 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [3]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[67]),
        .O(\data_p1[67]_i_1__2_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[68]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [4]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[68]),
        .O(\data_p1[68]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[69]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [5]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[69]),
        .O(\data_p1[69]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[6]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[6]),
        .O(\data_p1[6]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[70]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [6]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[70]),
        .O(\data_p1[70]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[71]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[71]),
        .O(\data_p1[71]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[72]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[72]),
        .O(\data_p1[72]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[73]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[73]),
        .O(\data_p1[73]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[74]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [10]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[74]),
        .O(\data_p1[74]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[75]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [11]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[75]),
        .O(\data_p1[75]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[76]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [12]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[76]),
        .O(\data_p1[76]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[77]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [13]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[77]),
        .O(\data_p1[77]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[78]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [14]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[78]),
        .O(\data_p1[78]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[79]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [15]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[79]),
        .O(\data_p1[79]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[7]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[7]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[7]),
        .O(\data_p1[7]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[80]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [16]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[80]),
        .O(\data_p1[80]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[81]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [17]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[81]),
        .O(\data_p1[81]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[82]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [18]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[82]),
        .O(\data_p1[82]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[83]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [19]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[83]),
        .O(\data_p1[83]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[84]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [20]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[84]),
        .O(\data_p1[84]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[85]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [21]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[85]),
        .O(\data_p1[85]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[86]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [22]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[86]),
        .O(\data_p1[86]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[87]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [23]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[87]),
        .O(\data_p1[87]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[88]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [24]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[88]),
        .O(\data_p1[88]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[89]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [25]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[89]),
        .O(\data_p1[89]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[8]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[8]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[8]),
        .O(\data_p1[8]_i_1__3_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[90]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [26]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[90]),
        .O(\data_p1[90]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[91]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [27]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[91]),
        .O(\data_p1[91]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[92]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [28]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[92]),
        .O(\data_p1[92]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[93]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [29]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[93]),
        .O(\data_p1[93]_i_1__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[94]_i_1__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [30]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[94]),
        .O(\data_p1[94]_i_1__1_n_2 ));
  LUT6 #(
    .INIT(64'h4D40404040404040)) 
    \data_p1[95]_i_1__1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .I4(icmp_ln65_reg_106),
        .I5(Q),
        .O(load_p1));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[95]_i_2__1 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(\data_p2_reg[95]_0 [31]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[95]),
        .O(\data_p1[95]_i_2__1_n_2 ));
  LUT5 #(
    .INIT(32'h8F888088)) 
    \data_p1[9]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_ARVALID),
        .I1(in2[9]),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .I4(data_p2[9]),
        .O(\data_p1[9]_i_1__3_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__4_n_2 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1__2_n_2 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \data_p1_reg[78] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[78]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \data_p1_reg[79] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[79]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[80] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[80]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \data_p1_reg[82] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[82]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \data_p1_reg[83] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[83]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \data_p1_reg[84] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[84]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \data_p1_reg[85] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[85]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \data_p1_reg[86] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[86]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \data_p1_reg[87] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[87]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \data_p1_reg[88] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[88]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \data_p1_reg[89] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[89]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[90] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[90]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \data_p1_reg[91] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[91]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \data_p1_reg[92] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[92]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \data_p1_reg[93] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[93]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \data_p1_reg[94] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[94]_i_1__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2__1_n_2 ),
        .Q(\data_p1_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_2 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[75]),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[76]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[78] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[78]),
        .R(1'b0));
  FDRE \data_p2_reg[79] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[79]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[80] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[80]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[82] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[82]),
        .R(1'b0));
  FDRE \data_p2_reg[83] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[83]),
        .R(1'b0));
  FDRE \data_p2_reg[84] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[84]),
        .R(1'b0));
  FDRE \data_p2_reg[85] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[85]),
        .R(1'b0));
  FDRE \data_p2_reg[86] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[86]),
        .R(1'b0));
  FDRE \data_p2_reg[87] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[87]),
        .R(1'b0));
  FDRE \data_p2_reg[88] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[88]),
        .R(1'b0));
  FDRE \data_p2_reg[89] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[89]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[90] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[90]),
        .R(1'b0));
  FDRE \data_p2_reg[91] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[91]),
        .R(1'b0));
  FDRE \data_p2_reg[92] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[92]),
        .R(1'b0));
  FDRE \data_p2_reg[93] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[93]),
        .R(1'b0));
  FDRE \data_p2_reg[94] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[94]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(in2[9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFF2AFF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(icmp_ln65_reg_106),
        .I2(Q),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__2_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_2),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(Q),
        .I4(icmp_ln65_reg_106),
        .I5(s_ready_t_reg_0),
        .O(\state[0]_i_1__2_n_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(icmp_ln65_reg_106),
        .I2(s_ready_t_reg_0),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .I5(rs2f_rreq_ack),
        .O(\state[1]_i_1__2_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "krnl_vadd_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    E,
    \state_reg[0]_0 ,
    \data_p1_reg[31]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    beat_valid,
    load_input_1_U0_m_axi_gmem1_RREADY,
    Q);
  output rdata_ack_t;
  output [0:0]E;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\data_p1_reg[31]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input beat_valid;
  input load_input_1_U0_m_axi_gmem1_RREADY;
  input [31:0]Q;

  wire [0:0]E;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \data_p1[0]_i_1__3_n_2 ;
  wire \data_p1[10]_i_1__4_n_2 ;
  wire \data_p1[11]_i_1__4_n_2 ;
  wire \data_p1[12]_i_1__4_n_2 ;
  wire \data_p1[13]_i_1__4_n_2 ;
  wire \data_p1[14]_i_1__4_n_2 ;
  wire \data_p1[15]_i_1__4_n_2 ;
  wire \data_p1[16]_i_1__4_n_2 ;
  wire \data_p1[17]_i_1__4_n_2 ;
  wire \data_p1[18]_i_1__4_n_2 ;
  wire \data_p1[19]_i_1__4_n_2 ;
  wire \data_p1[1]_i_1__3_n_2 ;
  wire \data_p1[20]_i_1__4_n_2 ;
  wire \data_p1[21]_i_1__4_n_2 ;
  wire \data_p1[22]_i_1__4_n_2 ;
  wire \data_p1[23]_i_1__4_n_2 ;
  wire \data_p1[24]_i_1__4_n_2 ;
  wire \data_p1[25]_i_1__4_n_2 ;
  wire \data_p1[26]_i_1__4_n_2 ;
  wire \data_p1[27]_i_1__4_n_2 ;
  wire \data_p1[28]_i_1__4_n_2 ;
  wire \data_p1[29]_i_1__4_n_2 ;
  wire \data_p1[2]_i_1__4_n_2 ;
  wire \data_p1[30]_i_1__4_n_2 ;
  wire \data_p1[31]_i_2__0_n_2 ;
  wire \data_p1[3]_i_1__4_n_2 ;
  wire \data_p1[4]_i_1__4_n_2 ;
  wire \data_p1[5]_i_1__4_n_2 ;
  wire \data_p1[6]_i_1__4_n_2 ;
  wire \data_p1[7]_i_1__4_n_2 ;
  wire \data_p1[8]_i_1__4_n_2 ;
  wire \data_p1[9]_i_1__4_n_2 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p2_reg_n_2_[0] ;
  wire \data_p2_reg_n_2_[10] ;
  wire \data_p2_reg_n_2_[11] ;
  wire \data_p2_reg_n_2_[12] ;
  wire \data_p2_reg_n_2_[13] ;
  wire \data_p2_reg_n_2_[14] ;
  wire \data_p2_reg_n_2_[15] ;
  wire \data_p2_reg_n_2_[16] ;
  wire \data_p2_reg_n_2_[17] ;
  wire \data_p2_reg_n_2_[18] ;
  wire \data_p2_reg_n_2_[19] ;
  wire \data_p2_reg_n_2_[1] ;
  wire \data_p2_reg_n_2_[20] ;
  wire \data_p2_reg_n_2_[21] ;
  wire \data_p2_reg_n_2_[22] ;
  wire \data_p2_reg_n_2_[23] ;
  wire \data_p2_reg_n_2_[24] ;
  wire \data_p2_reg_n_2_[25] ;
  wire \data_p2_reg_n_2_[26] ;
  wire \data_p2_reg_n_2_[27] ;
  wire \data_p2_reg_n_2_[28] ;
  wire \data_p2_reg_n_2_[29] ;
  wire \data_p2_reg_n_2_[2] ;
  wire \data_p2_reg_n_2_[30] ;
  wire \data_p2_reg_n_2_[31] ;
  wire \data_p2_reg_n_2_[3] ;
  wire \data_p2_reg_n_2_[4] ;
  wire \data_p2_reg_n_2_[5] ;
  wire \data_p2_reg_n_2_[6] ;
  wire \data_p2_reg_n_2_[7] ;
  wire \data_p2_reg_n_2_[8] ;
  wire \data_p2_reg_n_2_[9] ;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__3_n_2;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_2 ;
  wire \state[1]_i_1__3_n_2 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(load_input_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(load_input_1_U0_m_axi_gmem1_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB0)) 
    \bus_equal_gen.data_buf[31]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(beat_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__3 
       (.I0(Q[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[0] ),
        .O(\data_p1[0]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__4 
       (.I0(Q[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[10] ),
        .O(\data_p1[10]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__4 
       (.I0(Q[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[11] ),
        .O(\data_p1[11]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__4 
       (.I0(Q[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[12] ),
        .O(\data_p1[12]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__4 
       (.I0(Q[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[13] ),
        .O(\data_p1[13]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__4 
       (.I0(Q[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[14] ),
        .O(\data_p1[14]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__4 
       (.I0(Q[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[15] ),
        .O(\data_p1[15]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__4 
       (.I0(Q[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[16] ),
        .O(\data_p1[16]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__4 
       (.I0(Q[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[17] ),
        .O(\data_p1[17]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__4 
       (.I0(Q[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[18] ),
        .O(\data_p1[18]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__4 
       (.I0(Q[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[19] ),
        .O(\data_p1[19]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__3 
       (.I0(Q[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[1] ),
        .O(\data_p1[1]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__4 
       (.I0(Q[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[20] ),
        .O(\data_p1[20]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__4 
       (.I0(Q[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[21] ),
        .O(\data_p1[21]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__4 
       (.I0(Q[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[22] ),
        .O(\data_p1[22]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__4 
       (.I0(Q[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[23] ),
        .O(\data_p1[23]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__4 
       (.I0(Q[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[24] ),
        .O(\data_p1[24]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__4 
       (.I0(Q[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[25] ),
        .O(\data_p1[25]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__4 
       (.I0(Q[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[26] ),
        .O(\data_p1[26]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__4 
       (.I0(Q[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[27] ),
        .O(\data_p1[27]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__4 
       (.I0(Q[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[28] ),
        .O(\data_p1[28]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__4 
       (.I0(Q[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[29] ),
        .O(\data_p1[29]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__4 
       (.I0(Q[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[2] ),
        .O(\data_p1[2]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__4 
       (.I0(Q[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[30] ),
        .O(\data_p1[30]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[31]_i_1__3 
       (.I0(state__0[1]),
        .I1(load_input_1_U0_m_axi_gmem1_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_2__0 
       (.I0(Q[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[31] ),
        .O(\data_p1[31]_i_2__0_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__4 
       (.I0(Q[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[3] ),
        .O(\data_p1[3]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__4 
       (.I0(Q[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[4] ),
        .O(\data_p1[4]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__4 
       (.I0(Q[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[5] ),
        .O(\data_p1[5]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__4 
       (.I0(Q[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[6] ),
        .O(\data_p1[6]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__4 
       (.I0(Q[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[7] ),
        .O(\data_p1[7]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__4 
       (.I0(Q[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[8] ),
        .O(\data_p1[8]_i_1__4_n_2 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__4 
       (.I0(Q[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_2_[9] ),
        .O(\data_p1[9]_i_1__4_n_2 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_2 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_2 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__0_n_2 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__4_n_2 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[31]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[0]),
        .Q(\data_p2_reg_n_2_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[10]),
        .Q(\data_p2_reg_n_2_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[11]),
        .Q(\data_p2_reg_n_2_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[12]),
        .Q(\data_p2_reg_n_2_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[13]),
        .Q(\data_p2_reg_n_2_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[14]),
        .Q(\data_p2_reg_n_2_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[15]),
        .Q(\data_p2_reg_n_2_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[16]),
        .Q(\data_p2_reg_n_2_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[17]),
        .Q(\data_p2_reg_n_2_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[18]),
        .Q(\data_p2_reg_n_2_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[19]),
        .Q(\data_p2_reg_n_2_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[1]),
        .Q(\data_p2_reg_n_2_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[20]),
        .Q(\data_p2_reg_n_2_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[21]),
        .Q(\data_p2_reg_n_2_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[22]),
        .Q(\data_p2_reg_n_2_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[23]),
        .Q(\data_p2_reg_n_2_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[24]),
        .Q(\data_p2_reg_n_2_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[25]),
        .Q(\data_p2_reg_n_2_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[26]),
        .Q(\data_p2_reg_n_2_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[27]),
        .Q(\data_p2_reg_n_2_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[28]),
        .Q(\data_p2_reg_n_2_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[29]),
        .Q(\data_p2_reg_n_2_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[2]),
        .Q(\data_p2_reg_n_2_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[30]),
        .Q(\data_p2_reg_n_2_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[31]),
        .Q(\data_p2_reg_n_2_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[3]),
        .Q(\data_p2_reg_n_2_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[4]),
        .Q(\data_p2_reg_n_2_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[5]),
        .Q(\data_p2_reg_n_2_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[6]),
        .Q(\data_p2_reg_n_2_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[7]),
        .Q(\data_p2_reg_n_2_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[8]),
        .Q(\data_p2_reg_n_2_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(Q[9]),
        .Q(\data_p2_reg_n_2_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__3
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(load_input_1_U0_m_axi_gmem1_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__3_n_2));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_2),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__3 
       (.I0(load_input_1_U0_m_axi_gmem1_RREADY),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__3_n_2 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(load_input_1_U0_m_axi_gmem1_RREADY),
        .O(\state[1]_i_1__3_n_2 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_2 ),
        .Q(\state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_2 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input
   (ap_enable_reg_pp0_iter2,
    start_once_reg,
    icmp_ln65_reg_124,
    load_p2,
    Q,
    load_input_U0_m_axi_gmem0_RREADY,
    D,
    E,
    int_ap_start_reg,
    internal_full_n_reg,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[72]_0 ,
    ap_sync_ready,
    ap_sync_load_input_U0_ap_ready,
    int_ap_start_reg_0,
    \gmem0_addr_read_reg_133_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    gmem0_ARREADY,
    \icmp_ln65_reg_129_reg[0] ,
    in1_stream_full_n,
    size_c11_full_n,
    start_for_compute_add_U0_full_n,
    ap_sync_reg_load_input_U0_ap_ready_reg,
    ap_start,
    CO,
    \mOutPtr_reg[1] ,
    size_c_full_n,
    compute_add_U0_ap_start,
    size_c11_empty_n,
    ap_sync_load_input_1_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready,
    int_ap_start_reg_1,
    ap_sync_reg_load_input_1_U0_ap_ready,
    int_ap_idle_reg,
    ap_loop_init_int_reg,
    \trunc_ln65_reg_128_reg[30]_0 ,
    \gmem0_addr_read_reg_133_reg[31]_0 );
  output ap_enable_reg_pp0_iter2;
  output start_once_reg;
  output icmp_ln65_reg_124;
  output load_p2;
  output [0:0]Q;
  output load_input_U0_m_axi_gmem0_RREADY;
  output [0:0]D;
  output [0:0]E;
  output int_ap_start_reg;
  output [0:0]internal_full_n_reg;
  output [0:0]internal_full_n_reg_0;
  output \ap_CS_fsm_reg[72]_0 ;
  output ap_sync_ready;
  output ap_sync_load_input_U0_ap_ready;
  output int_ap_start_reg_0;
  output [31:0]\gmem0_addr_read_reg_133_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_ARREADY;
  input [0:0]\icmp_ln65_reg_129_reg[0] ;
  input in1_stream_full_n;
  input size_c11_full_n;
  input start_for_compute_add_U0_full_n;
  input ap_sync_reg_load_input_U0_ap_ready_reg;
  input ap_start;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[1] ;
  input size_c_full_n;
  input compute_add_U0_ap_start;
  input size_c11_empty_n;
  input ap_sync_load_input_1_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input int_ap_start_reg_1;
  input ap_sync_reg_load_input_1_U0_ap_ready;
  input [0:0]int_ap_idle_reg;
  input ap_loop_init_int_reg;
  input [30:0]\trunc_ln65_reg_128_reg[30]_0 ;
  input [31:0]\gmem0_addr_read_reg_133_reg[31]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm[1]_i_10_n_2 ;
  wire \ap_CS_fsm[1]_i_11_n_2 ;
  wire \ap_CS_fsm[1]_i_12_n_2 ;
  wire \ap_CS_fsm[1]_i_13_n_2 ;
  wire \ap_CS_fsm[1]_i_14_n_2 ;
  wire \ap_CS_fsm[1]_i_15_n_2 ;
  wire \ap_CS_fsm[1]_i_16_n_2 ;
  wire \ap_CS_fsm[1]_i_17_n_2 ;
  wire \ap_CS_fsm[1]_i_2_n_2 ;
  wire \ap_CS_fsm[1]_i_3_n_2 ;
  wire \ap_CS_fsm[1]_i_4_n_2 ;
  wire \ap_CS_fsm[1]_i_5_n_2 ;
  wire \ap_CS_fsm[1]_i_6_n_2 ;
  wire \ap_CS_fsm[1]_i_7_n_2 ;
  wire \ap_CS_fsm[1]_i_8_n_2 ;
  wire \ap_CS_fsm[1]_i_9_n_2 ;
  wire \ap_CS_fsm_reg[72]_0 ;
  wire \ap_CS_fsm_reg_n_2_[0] ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[29] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[30] ;
  wire \ap_CS_fsm_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg_n_2_[32] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[52] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[54] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[62] ;
  wire \ap_CS_fsm_reg_n_2_[63] ;
  wire \ap_CS_fsm_reg_n_2_[64] ;
  wire \ap_CS_fsm_reg_n_2_[65] ;
  wire \ap_CS_fsm_reg_n_2_[66] ;
  wire \ap_CS_fsm_reg_n_2_[67] ;
  wire \ap_CS_fsm_reg_n_2_[68] ;
  wire \ap_CS_fsm_reg_n_2_[69] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[70] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire [72:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_load_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_U0_ap_ready_reg;
  wire compute_add_U0_ap_start;
  wire gmem0_ARREADY;
  wire [31:0]\gmem0_addr_read_reg_133_reg[31] ;
  wire [31:0]\gmem0_addr_read_reg_133_reg[31]_0 ;
  wire grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg;
  wire grp_load_input_Pipeline_mem_rd_fu_78_n_6;
  wire grp_load_input_Pipeline_mem_rd_fu_78_n_7;
  wire icmp_ln65_reg_124;
  wire \icmp_ln65_reg_124[0]_i_1_n_2 ;
  wire [0:0]\icmp_ln65_reg_129_reg[0] ;
  wire in1_stream_full_n;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire int_ap_start_reg_1;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire load_p2;
  wire [0:0]\mOutPtr_reg[1] ;
  wire size_c11_empty_n;
  wire size_c11_full_n;
  wire size_c_full_n;
  wire start_for_compute_add_U0_full_n;
  wire start_once_reg;
  wire trunc_ln65_2_reg_1330;
  wire [30:0]trunc_ln65_reg_128;
  wire [30:0]\trunc_ln65_reg_128_reg[30]_0 ;

  LUT6 #(
    .INIT(64'h0000888000000000)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(size_c11_full_n),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(start_once_reg),
        .I3(start_for_compute_add_U0_full_n),
        .I4(ap_sync_reg_load_input_U0_ap_ready_reg),
        .I5(ap_start),
        .O(internal_full_n_reg));
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_2 ),
        .I1(size_c11_full_n),
        .I2(\ap_CS_fsm_reg_n_2_[0] ),
        .I3(\ap_CS_fsm[1]_i_3_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(\ap_CS_fsm_reg_n_2_[2] ),
        .I1(\ap_CS_fsm_reg_n_2_[3] ),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .I4(\ap_CS_fsm_reg_n_2_[5] ),
        .O(\ap_CS_fsm[1]_i_10_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_2_[9] ),
        .I1(\ap_CS_fsm_reg_n_2_[10] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .I4(\ap_CS_fsm_reg_n_2_[12] ),
        .I5(\ap_CS_fsm_reg_n_2_[11] ),
        .O(\ap_CS_fsm[1]_i_11_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12 
       (.I0(\ap_CS_fsm_reg_n_2_[51] ),
        .I1(\ap_CS_fsm_reg_n_2_[52] ),
        .I2(\ap_CS_fsm_reg_n_2_[49] ),
        .I3(\ap_CS_fsm_reg_n_2_[50] ),
        .I4(\ap_CS_fsm_reg_n_2_[54] ),
        .I5(\ap_CS_fsm_reg_n_2_[53] ),
        .O(\ap_CS_fsm[1]_i_12_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13 
       (.I0(\ap_CS_fsm_reg_n_2_[45] ),
        .I1(\ap_CS_fsm_reg_n_2_[46] ),
        .I2(\ap_CS_fsm_reg_n_2_[43] ),
        .I3(\ap_CS_fsm_reg_n_2_[44] ),
        .I4(\ap_CS_fsm_reg_n_2_[48] ),
        .I5(\ap_CS_fsm_reg_n_2_[47] ),
        .O(\ap_CS_fsm[1]_i_13_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14 
       (.I0(\ap_CS_fsm_reg_n_2_[63] ),
        .I1(\ap_CS_fsm_reg_n_2_[64] ),
        .I2(\ap_CS_fsm_reg_n_2_[61] ),
        .I3(\ap_CS_fsm_reg_n_2_[62] ),
        .I4(\ap_CS_fsm_reg_n_2_[66] ),
        .I5(\ap_CS_fsm_reg_n_2_[65] ),
        .O(\ap_CS_fsm[1]_i_14_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_15 
       (.I0(\ap_CS_fsm_reg_n_2_[57] ),
        .I1(\ap_CS_fsm_reg_n_2_[58] ),
        .I2(\ap_CS_fsm_reg_n_2_[55] ),
        .I3(\ap_CS_fsm_reg_n_2_[56] ),
        .I4(\ap_CS_fsm_reg_n_2_[60] ),
        .I5(\ap_CS_fsm_reg_n_2_[59] ),
        .O(\ap_CS_fsm[1]_i_15_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_16 
       (.I0(\ap_CS_fsm_reg_n_2_[33] ),
        .I1(\ap_CS_fsm_reg_n_2_[34] ),
        .I2(\ap_CS_fsm_reg_n_2_[31] ),
        .I3(\ap_CS_fsm_reg_n_2_[32] ),
        .I4(\ap_CS_fsm_reg_n_2_[36] ),
        .I5(\ap_CS_fsm_reg_n_2_[35] ),
        .O(\ap_CS_fsm[1]_i_16_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_17 
       (.I0(\ap_CS_fsm_reg_n_2_[39] ),
        .I1(\ap_CS_fsm_reg_n_2_[40] ),
        .I2(\ap_CS_fsm_reg_n_2_[37] ),
        .I3(\ap_CS_fsm_reg_n_2_[38] ),
        .I4(\ap_CS_fsm_reg_n_2_[42] ),
        .I5(\ap_CS_fsm_reg_n_2_[41] ),
        .O(\ap_CS_fsm[1]_i_17_n_2 ));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_compute_add_U0_full_n),
        .I2(ap_sync_reg_load_input_U0_ap_ready_reg),
        .I3(ap_start),
        .O(\ap_CS_fsm[1]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm[1]_i_4_n_2 ),
        .I1(\ap_CS_fsm[1]_i_5_n_2 ),
        .I2(\ap_CS_fsm[1]_i_6_n_2 ),
        .I3(\ap_CS_fsm[1]_i_7_n_2 ),
        .I4(\ap_CS_fsm[1]_i_8_n_2 ),
        .I5(\ap_CS_fsm[1]_i_9_n_2 ),
        .O(\ap_CS_fsm[1]_i_3_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_2_[69] ),
        .I1(\ap_CS_fsm_reg_n_2_[70] ),
        .I2(\ap_CS_fsm_reg_n_2_[67] ),
        .I3(\ap_CS_fsm_reg_n_2_[68] ),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state72),
        .O(\ap_CS_fsm[1]_i_4_n_2 ));
  LUT6 #(
    .INIT(64'h00004F0000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(gmem0_ARREADY),
        .I1(icmp_ln65_reg_124),
        .I2(Q),
        .I3(\ap_CS_fsm[1]_i_10_n_2 ),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(\ap_CS_fsm[1]_i_11_n_2 ),
        .O(\ap_CS_fsm[1]_i_5_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_2_[27] ),
        .I1(\ap_CS_fsm_reg_n_2_[28] ),
        .I2(\ap_CS_fsm_reg_n_2_[25] ),
        .I3(\ap_CS_fsm_reg_n_2_[26] ),
        .I4(\ap_CS_fsm_reg_n_2_[30] ),
        .I5(\ap_CS_fsm_reg_n_2_[29] ),
        .O(\ap_CS_fsm[1]_i_6_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_2_[21] ),
        .I1(\ap_CS_fsm_reg_n_2_[22] ),
        .I2(\ap_CS_fsm_reg_n_2_[19] ),
        .I3(\ap_CS_fsm_reg_n_2_[20] ),
        .I4(\ap_CS_fsm_reg_n_2_[24] ),
        .I5(\ap_CS_fsm_reg_n_2_[23] ),
        .O(\ap_CS_fsm[1]_i_7_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_2_[15] ),
        .I1(\ap_CS_fsm_reg_n_2_[16] ),
        .I2(\ap_CS_fsm_reg_n_2_[13] ),
        .I3(\ap_CS_fsm_reg_n_2_[14] ),
        .I4(\ap_CS_fsm_reg_n_2_[18] ),
        .I5(\ap_CS_fsm_reg_n_2_[17] ),
        .O(\ap_CS_fsm[1]_i_8_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm[1]_i_12_n_2 ),
        .I1(\ap_CS_fsm[1]_i_13_n_2 ),
        .I2(\ap_CS_fsm[1]_i_14_n_2 ),
        .I3(\ap_CS_fsm[1]_i_15_n_2 ),
        .I4(\ap_CS_fsm[1]_i_16_n_2 ),
        .I5(\ap_CS_fsm[1]_i_17_n_2 ),
        .O(\ap_CS_fsm[1]_i_9_n_2 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(icmp_ln65_reg_124),
        .I1(Q),
        .I2(gmem0_ARREADY),
        .O(D));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(\ap_CS_fsm_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[29] ),
        .Q(\ap_CS_fsm_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[30] ),
        .Q(\ap_CS_fsm_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[31] ),
        .Q(\ap_CS_fsm_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[32] ),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(\ap_CS_fsm_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[52] ),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(\ap_CS_fsm_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[54] ),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(\ap_CS_fsm_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[62] ),
        .Q(\ap_CS_fsm_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[63] ),
        .Q(\ap_CS_fsm_reg_n_2_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[64] ),
        .Q(\ap_CS_fsm_reg_n_2_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[65] ),
        .Q(\ap_CS_fsm_reg_n_2_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[66] ),
        .Q(\ap_CS_fsm_reg_n_2_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[67] ),
        .Q(\ap_CS_fsm_reg_n_2_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[68] ),
        .Q(\ap_CS_fsm_reg_n_2_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[69] ),
        .Q(\ap_CS_fsm_reg_n_2_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[70] ),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(Q),
        .I1(icmp_ln65_reg_124),
        .I2(gmem0_ARREADY),
        .O(load_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_Pipeline_mem_rd grp_load_input_Pipeline_mem_rd_fu_78
       (.D({ap_NS_fsm[72],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state73,ap_CS_fsm_state72,Q,\ap_CS_fsm_reg_n_2_[0] }),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm[1]_i_2_n_2 ),
        .\ap_CS_fsm_reg[72] (grp_load_input_Pipeline_mem_rd_fu_78_n_7),
        .\ap_CS_fsm_reg[72]_0 (\ap_CS_fsm_reg[72]_0 ),
        .\ap_CS_fsm_reg[72]_1 (icmp_ln65_reg_124),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(grp_load_input_Pipeline_mem_rd_fu_78_n_6),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_load_input_U0_ap_ready(ap_sync_load_input_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_load_input_U0_ap_ready_reg(ap_sync_reg_load_input_U0_ap_ready_reg),
        .\gmem0_addr_read_reg_133_reg[31]_0 (\gmem0_addr_read_reg_133_reg[31] ),
        .\gmem0_addr_read_reg_133_reg[31]_1 (\gmem0_addr_read_reg_133_reg[31]_0 ),
        .grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .\icmp_ln65_reg_129_reg[0]_0 (\icmp_ln65_reg_129_reg[0] ),
        .\icmp_ln65_reg_129_reg[0]_1 (trunc_ln65_reg_128),
        .in1_stream_full_n(in1_stream_full_n),
        .int_ap_start_reg(int_ap_start_reg_1),
        .internal_full_n_reg(internal_full_n_reg_0),
        .load_input_U0_m_axi_gmem0_RREADY(load_input_U0_m_axi_gmem0_RREADY),
        .size_c11_full_n(size_c11_full_n),
        .start_once_reg_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_load_input_Pipeline_mem_rd_fu_78_n_6),
        .Q(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln65_reg_124[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg_n_2_[0] ),
        .I2(icmp_ln65_reg_124),
        .O(\icmp_ln65_reg_124[0]_i_1_n_2 ));
  FDRE \icmp_ln65_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln65_reg_124[0]_i_1_n_2 ),
        .Q(icmp_ln65_reg_124),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2FFFFFFF)) 
    int_ap_idle_i_2
       (.I0(ap_start),
        .I1(ap_sync_reg_load_input_1_U0_ap_ready),
        .I2(int_ap_idle_reg),
        .I3(\ap_CS_fsm_reg_n_2_[0] ),
        .I4(\ap_CS_fsm[1]_i_2_n_2 ),
        .O(int_ap_start_reg_0));
  LUT5 #(
    .INIT(32'h95555555)) 
    \mOutPtr[1]_i_1__1 
       (.I0(int_ap_start_reg),
        .I1(\mOutPtr_reg[1] ),
        .I2(size_c_full_n),
        .I3(compute_add_U0_ap_start),
        .I4(size_c11_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hDDDFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_start),
        .I1(ap_sync_reg_load_input_U0_ap_ready_reg),
        .I2(start_for_compute_add_U0_full_n),
        .I3(start_once_reg),
        .I4(\ap_CS_fsm_reg_n_2_[0] ),
        .I5(size_c11_full_n),
        .O(int_ap_start_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_load_input_Pipeline_mem_rd_fu_78_n_7),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln65_reg_128[30]_i_1 
       (.I0(Q),
        .I1(icmp_ln65_reg_124),
        .O(trunc_ln65_2_reg_1330));
  FDRE \trunc_ln65_reg_128_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [0]),
        .Q(trunc_ln65_reg_128[0]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [10]),
        .Q(trunc_ln65_reg_128[10]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [11]),
        .Q(trunc_ln65_reg_128[11]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [12]),
        .Q(trunc_ln65_reg_128[12]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [13]),
        .Q(trunc_ln65_reg_128[13]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [14]),
        .Q(trunc_ln65_reg_128[14]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [15]),
        .Q(trunc_ln65_reg_128[15]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [16]),
        .Q(trunc_ln65_reg_128[16]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [17]),
        .Q(trunc_ln65_reg_128[17]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [18]),
        .Q(trunc_ln65_reg_128[18]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [19]),
        .Q(trunc_ln65_reg_128[19]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [1]),
        .Q(trunc_ln65_reg_128[1]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [20]),
        .Q(trunc_ln65_reg_128[20]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [21]),
        .Q(trunc_ln65_reg_128[21]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [22]),
        .Q(trunc_ln65_reg_128[22]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [23]),
        .Q(trunc_ln65_reg_128[23]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [24]),
        .Q(trunc_ln65_reg_128[24]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [25]),
        .Q(trunc_ln65_reg_128[25]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [26]),
        .Q(trunc_ln65_reg_128[26]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [27]),
        .Q(trunc_ln65_reg_128[27]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [28]),
        .Q(trunc_ln65_reg_128[28]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [29]),
        .Q(trunc_ln65_reg_128[29]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [2]),
        .Q(trunc_ln65_reg_128[2]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [30]),
        .Q(trunc_ln65_reg_128[30]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [3]),
        .Q(trunc_ln65_reg_128[3]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [4]),
        .Q(trunc_ln65_reg_128[4]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [5]),
        .Q(trunc_ln65_reg_128[5]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [6]),
        .Q(trunc_ln65_reg_128[6]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [7]),
        .Q(trunc_ln65_reg_128[7]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [8]),
        .Q(trunc_ln65_reg_128[8]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_128_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln65_2_reg_1330),
        .D(\trunc_ln65_reg_128_reg[30]_0 [9]),
        .Q(trunc_ln65_reg_128[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_1
   (ap_enable_reg_pp0_iter2,
    icmp_ln65_reg_106,
    load_p2,
    Q,
    load_input_1_U0_m_axi_gmem1_RREADY,
    D,
    internal_full_n_reg,
    \icmp_ln65_reg_106_reg[0]_0 ,
    ap_sync_load_input_1_U0_ap_ready,
    \gmem1_addr_read_reg_133_reg[31] ,
    ap_clk,
    ap_rst_n_inv,
    gmem1_ARREADY,
    \icmp_ln65_reg_129_reg[0] ,
    in2_stream_full_n,
    ap_start,
    ap_sync_reg_load_input_1_U0_ap_ready,
    ap_loop_init_int_reg,
    \icmp_ln65_reg_106_reg[0]_1 ,
    \trunc_ln65_reg_110_reg[30]_0 ,
    \gmem1_addr_read_reg_133_reg[31]_0 );
  output ap_enable_reg_pp0_iter2;
  output icmp_ln65_reg_106;
  output load_p2;
  output [1:0]Q;
  output load_input_1_U0_m_axi_gmem1_RREADY;
  output [0:0]D;
  output [0:0]internal_full_n_reg;
  output \icmp_ln65_reg_106_reg[0]_0 ;
  output ap_sync_load_input_1_U0_ap_ready;
  output [31:0]\gmem1_addr_read_reg_133_reg[31] ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem1_ARREADY;
  input [0:0]\icmp_ln65_reg_129_reg[0] ;
  input in2_stream_full_n;
  input ap_start;
  input ap_sync_reg_load_input_1_U0_ap_ready;
  input ap_loop_init_int_reg;
  input [0:0]\icmp_ln65_reg_106_reg[0]_1 ;
  input [30:0]\trunc_ln65_reg_110_reg[30]_0 ;
  input [31:0]\gmem1_addr_read_reg_133_reg[31]_0 ;

  wire [0:0]D;
  wire [1:0]Q;
  wire \ap_CS_fsm[1]_i_10__0_n_2 ;
  wire \ap_CS_fsm[1]_i_11__0_n_2 ;
  wire \ap_CS_fsm[1]_i_12__0_n_2 ;
  wire \ap_CS_fsm[1]_i_13__0_n_2 ;
  wire \ap_CS_fsm[1]_i_14__0_n_2 ;
  wire \ap_CS_fsm[1]_i_15__0_n_2 ;
  wire \ap_CS_fsm[1]_i_16__0_n_2 ;
  wire \ap_CS_fsm[1]_i_2__0_n_2 ;
  wire \ap_CS_fsm[1]_i_3__0_n_2 ;
  wire \ap_CS_fsm[1]_i_4__0_n_2 ;
  wire \ap_CS_fsm[1]_i_5__0_n_2 ;
  wire \ap_CS_fsm[1]_i_6__0_n_2 ;
  wire \ap_CS_fsm[1]_i_7__0_n_2 ;
  wire \ap_CS_fsm[1]_i_8__0_n_2 ;
  wire \ap_CS_fsm[1]_i_9__0_n_2 ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[29] ;
  wire \ap_CS_fsm_reg_n_2_[2] ;
  wire \ap_CS_fsm_reg_n_2_[30] ;
  wire \ap_CS_fsm_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg_n_2_[32] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[3] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[52] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[54] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[62] ;
  wire \ap_CS_fsm_reg_n_2_[63] ;
  wire \ap_CS_fsm_reg_n_2_[64] ;
  wire \ap_CS_fsm_reg_n_2_[65] ;
  wire \ap_CS_fsm_reg_n_2_[66] ;
  wire \ap_CS_fsm_reg_n_2_[67] ;
  wire \ap_CS_fsm_reg_n_2_[68] ;
  wire \ap_CS_fsm_reg_n_2_[69] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[70] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire [72:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready;
  wire gmem1_ARREADY;
  wire [31:0]\gmem1_addr_read_reg_133_reg[31] ;
  wire [31:0]\gmem1_addr_read_reg_133_reg[31]_0 ;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_n_6;
  wire icmp_ln65_reg_106;
  wire \icmp_ln65_reg_106[0]_i_1_n_2 ;
  wire \icmp_ln65_reg_106_reg[0]_0 ;
  wire [0:0]\icmp_ln65_reg_106_reg[0]_1 ;
  wire [0:0]\icmp_ln65_reg_129_reg[0] ;
  wire in2_stream_full_n;
  wire [0:0]internal_full_n_reg;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire load_p2;
  wire trunc_ln65_1_reg_1150;
  wire [30:0]trunc_ln65_reg_110;
  wire [30:0]\trunc_ln65_reg_110_reg[30]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10__0 
       (.I0(\ap_CS_fsm_reg_n_2_[9] ),
        .I1(\ap_CS_fsm_reg_n_2_[10] ),
        .I2(\ap_CS_fsm_reg_n_2_[7] ),
        .I3(\ap_CS_fsm_reg_n_2_[8] ),
        .I4(\ap_CS_fsm_reg_n_2_[12] ),
        .I5(\ap_CS_fsm_reg_n_2_[11] ),
        .O(\ap_CS_fsm[1]_i_10__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11__0 
       (.I0(\ap_CS_fsm_reg_n_2_[51] ),
        .I1(\ap_CS_fsm_reg_n_2_[52] ),
        .I2(\ap_CS_fsm_reg_n_2_[49] ),
        .I3(\ap_CS_fsm_reg_n_2_[50] ),
        .I4(\ap_CS_fsm_reg_n_2_[54] ),
        .I5(\ap_CS_fsm_reg_n_2_[53] ),
        .O(\ap_CS_fsm[1]_i_11__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12__0 
       (.I0(\ap_CS_fsm_reg_n_2_[45] ),
        .I1(\ap_CS_fsm_reg_n_2_[46] ),
        .I2(\ap_CS_fsm_reg_n_2_[43] ),
        .I3(\ap_CS_fsm_reg_n_2_[44] ),
        .I4(\ap_CS_fsm_reg_n_2_[48] ),
        .I5(\ap_CS_fsm_reg_n_2_[47] ),
        .O(\ap_CS_fsm[1]_i_12__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13__0 
       (.I0(\ap_CS_fsm_reg_n_2_[63] ),
        .I1(\ap_CS_fsm_reg_n_2_[64] ),
        .I2(\ap_CS_fsm_reg_n_2_[61] ),
        .I3(\ap_CS_fsm_reg_n_2_[62] ),
        .I4(\ap_CS_fsm_reg_n_2_[66] ),
        .I5(\ap_CS_fsm_reg_n_2_[65] ),
        .O(\ap_CS_fsm[1]_i_13__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14__0 
       (.I0(\ap_CS_fsm_reg_n_2_[57] ),
        .I1(\ap_CS_fsm_reg_n_2_[58] ),
        .I2(\ap_CS_fsm_reg_n_2_[55] ),
        .I3(\ap_CS_fsm_reg_n_2_[56] ),
        .I4(\ap_CS_fsm_reg_n_2_[60] ),
        .I5(\ap_CS_fsm_reg_n_2_[59] ),
        .O(\ap_CS_fsm[1]_i_14__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_15__0 
       (.I0(\ap_CS_fsm_reg_n_2_[33] ),
        .I1(\ap_CS_fsm_reg_n_2_[34] ),
        .I2(\ap_CS_fsm_reg_n_2_[31] ),
        .I3(\ap_CS_fsm_reg_n_2_[32] ),
        .I4(\ap_CS_fsm_reg_n_2_[36] ),
        .I5(\ap_CS_fsm_reg_n_2_[35] ),
        .O(\ap_CS_fsm[1]_i_15__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_16__0 
       (.I0(\ap_CS_fsm_reg_n_2_[39] ),
        .I1(\ap_CS_fsm_reg_n_2_[40] ),
        .I2(\ap_CS_fsm_reg_n_2_[37] ),
        .I3(\ap_CS_fsm_reg_n_2_[38] ),
        .I4(\ap_CS_fsm_reg_n_2_[42] ),
        .I5(\ap_CS_fsm_reg_n_2_[41] ),
        .O(\ap_CS_fsm[1]_i_16__0_n_2 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_sync_reg_load_input_1_U0_ap_ready),
        .I3(\ap_CS_fsm[1]_i_2__0_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm[1]_i_3__0_n_2 ),
        .I1(\ap_CS_fsm[1]_i_4__0_n_2 ),
        .I2(\ap_CS_fsm[1]_i_5__0_n_2 ),
        .I3(\ap_CS_fsm[1]_i_6__0_n_2 ),
        .I4(\ap_CS_fsm[1]_i_7__0_n_2 ),
        .I5(\ap_CS_fsm[1]_i_8__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(\ap_CS_fsm_reg_n_2_[69] ),
        .I1(\ap_CS_fsm_reg_n_2_[70] ),
        .I2(\ap_CS_fsm_reg_n_2_[67] ),
        .I3(\ap_CS_fsm_reg_n_2_[68] ),
        .I4(ap_CS_fsm_state73),
        .I5(ap_CS_fsm_state72),
        .O(\ap_CS_fsm[1]_i_3__0_n_2 ));
  LUT6 #(
    .INIT(64'h00004F0000000000)) 
    \ap_CS_fsm[1]_i_4__0 
       (.I0(gmem1_ARREADY),
        .I1(icmp_ln65_reg_106),
        .I2(Q[1]),
        .I3(\ap_CS_fsm[1]_i_9__0_n_2 ),
        .I4(Q[0]),
        .I5(\ap_CS_fsm[1]_i_10__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_4__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5__0 
       (.I0(\ap_CS_fsm_reg_n_2_[27] ),
        .I1(\ap_CS_fsm_reg_n_2_[28] ),
        .I2(\ap_CS_fsm_reg_n_2_[25] ),
        .I3(\ap_CS_fsm_reg_n_2_[26] ),
        .I4(\ap_CS_fsm_reg_n_2_[30] ),
        .I5(\ap_CS_fsm_reg_n_2_[29] ),
        .O(\ap_CS_fsm[1]_i_5__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__0 
       (.I0(\ap_CS_fsm_reg_n_2_[21] ),
        .I1(\ap_CS_fsm_reg_n_2_[22] ),
        .I2(\ap_CS_fsm_reg_n_2_[19] ),
        .I3(\ap_CS_fsm_reg_n_2_[20] ),
        .I4(\ap_CS_fsm_reg_n_2_[24] ),
        .I5(\ap_CS_fsm_reg_n_2_[23] ),
        .O(\ap_CS_fsm[1]_i_6__0_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__0 
       (.I0(\ap_CS_fsm_reg_n_2_[15] ),
        .I1(\ap_CS_fsm_reg_n_2_[16] ),
        .I2(\ap_CS_fsm_reg_n_2_[13] ),
        .I3(\ap_CS_fsm_reg_n_2_[14] ),
        .I4(\ap_CS_fsm_reg_n_2_[18] ),
        .I5(\ap_CS_fsm_reg_n_2_[17] ),
        .O(\ap_CS_fsm[1]_i_7__0_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_8__0 
       (.I0(\ap_CS_fsm[1]_i_11__0_n_2 ),
        .I1(\ap_CS_fsm[1]_i_12__0_n_2 ),
        .I2(\ap_CS_fsm[1]_i_13__0_n_2 ),
        .I3(\ap_CS_fsm[1]_i_14__0_n_2 ),
        .I4(\ap_CS_fsm[1]_i_15__0_n_2 ),
        .I5(\ap_CS_fsm[1]_i_16__0_n_2 ),
        .O(\ap_CS_fsm[1]_i_8__0_n_2 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_CS_fsm[1]_i_9__0 
       (.I0(\ap_CS_fsm_reg_n_2_[2] ),
        .I1(\ap_CS_fsm_reg_n_2_[3] ),
        .I2(\ap_CS_fsm_reg_n_2_[4] ),
        .I3(\ap_CS_fsm_reg_n_2_[6] ),
        .I4(\ap_CS_fsm_reg_n_2_[5] ),
        .O(\ap_CS_fsm[1]_i_9__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(icmp_ln65_reg_106),
        .I2(gmem1_ARREADY),
        .O(D));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(\ap_CS_fsm_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\ap_CS_fsm_reg_n_2_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[29] ),
        .Q(\ap_CS_fsm_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[30] ),
        .Q(\ap_CS_fsm_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[31] ),
        .Q(\ap_CS_fsm_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[32] ),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[2] ),
        .Q(\ap_CS_fsm_reg_n_2_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[3] ),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(\ap_CS_fsm_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[52] ),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(\ap_CS_fsm_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[54] ),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(\ap_CS_fsm_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[62] ),
        .Q(\ap_CS_fsm_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[63] ),
        .Q(\ap_CS_fsm_reg_n_2_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[64] ),
        .Q(\ap_CS_fsm_reg_n_2_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[65] ),
        .Q(\ap_CS_fsm_reg_n_2_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[66] ),
        .Q(\ap_CS_fsm_reg_n_2_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[67] ),
        .Q(\ap_CS_fsm_reg_n_2_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[68] ),
        .Q(\ap_CS_fsm_reg_n_2_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[69] ),
        .Q(\ap_CS_fsm_reg_n_2_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[70] ),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[72]),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1__0 
       (.I0(gmem1_ARREADY),
        .I1(icmp_ln65_reg_106),
        .I2(Q[1]),
        .O(load_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_1_Pipeline_mem_rd grp_load_input_1_Pipeline_mem_rd_fu_60
       (.D({ap_NS_fsm[72],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state73,ap_CS_fsm_state72,Q}),
        .\ap_CS_fsm_reg[72] (icmp_ln65_reg_106),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(grp_load_input_1_Pipeline_mem_rd_fu_60_n_6),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_reg_load_input_1_U0_ap_ready(ap_sync_reg_load_input_1_U0_ap_ready),
        .\gmem1_addr_read_reg_133_reg[31]_0 (\gmem1_addr_read_reg_133_reg[31] ),
        .\gmem1_addr_read_reg_133_reg[31]_1 (\gmem1_addr_read_reg_133_reg[31]_0 ),
        .grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .\icmp_ln65_reg_106_reg[0] (\icmp_ln65_reg_106_reg[0]_0 ),
        .\icmp_ln65_reg_129_reg[0]_0 (\icmp_ln65_reg_129_reg[0] ),
        .\icmp_ln65_reg_129_reg[0]_1 (trunc_ln65_reg_110),
        .in2_stream_full_n(in2_stream_full_n),
        .internal_full_n_reg(internal_full_n_reg),
        .load_input_1_U0_m_axi_gmem1_RREADY(load_input_1_U0_m_axi_gmem1_RREADY));
  FDRE #(
    .INIT(1'b0)) 
    grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_load_input_1_Pipeline_mem_rd_fu_60_n_6),
        .Q(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln65_reg_106[0]_i_1 
       (.I0(\icmp_ln65_reg_106_reg[0]_1 ),
        .I1(Q[0]),
        .I2(icmp_ln65_reg_106),
        .O(\icmp_ln65_reg_106[0]_i_1_n_2 ));
  FDRE \icmp_ln65_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln65_reg_106[0]_i_1_n_2 ),
        .Q(icmp_ln65_reg_106),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln65_reg_110[30]_i_1 
       (.I0(icmp_ln65_reg_106),
        .I1(Q[1]),
        .O(trunc_ln65_1_reg_1150));
  FDRE \trunc_ln65_reg_110_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [0]),
        .Q(trunc_ln65_reg_110[0]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [10]),
        .Q(trunc_ln65_reg_110[10]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [11]),
        .Q(trunc_ln65_reg_110[11]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [12]),
        .Q(trunc_ln65_reg_110[12]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [13]),
        .Q(trunc_ln65_reg_110[13]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [14]),
        .Q(trunc_ln65_reg_110[14]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [15]),
        .Q(trunc_ln65_reg_110[15]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[16] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [16]),
        .Q(trunc_ln65_reg_110[16]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[17] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [17]),
        .Q(trunc_ln65_reg_110[17]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[18] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [18]),
        .Q(trunc_ln65_reg_110[18]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[19] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [19]),
        .Q(trunc_ln65_reg_110[19]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [1]),
        .Q(trunc_ln65_reg_110[1]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[20] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [20]),
        .Q(trunc_ln65_reg_110[20]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[21] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [21]),
        .Q(trunc_ln65_reg_110[21]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[22] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [22]),
        .Q(trunc_ln65_reg_110[22]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[23] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [23]),
        .Q(trunc_ln65_reg_110[23]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[24] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [24]),
        .Q(trunc_ln65_reg_110[24]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[25] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [25]),
        .Q(trunc_ln65_reg_110[25]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[26] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [26]),
        .Q(trunc_ln65_reg_110[26]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[27] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [27]),
        .Q(trunc_ln65_reg_110[27]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[28] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [28]),
        .Q(trunc_ln65_reg_110[28]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[29] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [29]),
        .Q(trunc_ln65_reg_110[29]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [2]),
        .Q(trunc_ln65_reg_110[2]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[30] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [30]),
        .Q(trunc_ln65_reg_110[30]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [3]),
        .Q(trunc_ln65_reg_110[3]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [4]),
        .Q(trunc_ln65_reg_110[4]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [5]),
        .Q(trunc_ln65_reg_110[5]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [6]),
        .Q(trunc_ln65_reg_110[6]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [7]),
        .Q(trunc_ln65_reg_110[7]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [8]),
        .Q(trunc_ln65_reg_110[8]),
        .R(1'b0));
  FDRE \trunc_ln65_reg_110_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln65_1_reg_1150),
        .D(\trunc_ln65_reg_110_reg[30]_0 [9]),
        .Q(trunc_ln65_reg_110[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_1_Pipeline_mem_rd
   (ap_enable_reg_pp0_iter2_reg_0,
    D,
    load_input_1_U0_m_axi_gmem1_RREADY,
    ap_enable_reg_pp0_iter2_reg_1,
    internal_full_n_reg,
    \icmp_ln65_reg_106_reg[0] ,
    ap_sync_load_input_1_U0_ap_ready,
    \gmem1_addr_read_reg_133_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \icmp_ln65_reg_129_reg[0]_0 ,
    in2_stream_full_n,
    grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[72] ,
    ap_start,
    ap_sync_reg_load_input_1_U0_ap_ready,
    ap_loop_init_int_reg,
    \icmp_ln65_reg_129_reg[0]_1 ,
    \gmem1_addr_read_reg_133_reg[31]_1 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]D;
  output load_input_1_U0_m_axi_gmem1_RREADY;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]internal_full_n_reg;
  output \icmp_ln65_reg_106_reg[0] ;
  output ap_sync_load_input_1_U0_ap_ready;
  output [31:0]\gmem1_addr_read_reg_133_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]\icmp_ln65_reg_129_reg[0]_0 ;
  input in2_stream_full_n;
  input grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg;
  input [3:0]Q;
  input \ap_CS_fsm_reg[72] ;
  input ap_start;
  input ap_sync_reg_load_input_1_U0_ap_ready;
  input ap_loop_init_int_reg;
  input [30:0]\icmp_ln65_reg_129_reg[0]_1 ;
  input [31:0]\gmem1_addr_read_reg_133_reg[31]_1 ;

  wire [1:0]D;
  wire \FSM_sequential_state[1]_i_3__0_n_2 ;
  wire [3:0]Q;
  wire [30:0]add_ln65_fu_100_p2;
  wire add_ln65_fu_100_p2_carry__0_n_2;
  wire add_ln65_fu_100_p2_carry__0_n_3;
  wire add_ln65_fu_100_p2_carry__0_n_4;
  wire add_ln65_fu_100_p2_carry__0_n_5;
  wire add_ln65_fu_100_p2_carry__0_n_6;
  wire add_ln65_fu_100_p2_carry__0_n_7;
  wire add_ln65_fu_100_p2_carry__0_n_8;
  wire add_ln65_fu_100_p2_carry__0_n_9;
  wire add_ln65_fu_100_p2_carry__1_n_2;
  wire add_ln65_fu_100_p2_carry__1_n_3;
  wire add_ln65_fu_100_p2_carry__1_n_4;
  wire add_ln65_fu_100_p2_carry__1_n_5;
  wire add_ln65_fu_100_p2_carry__1_n_6;
  wire add_ln65_fu_100_p2_carry__1_n_7;
  wire add_ln65_fu_100_p2_carry__1_n_8;
  wire add_ln65_fu_100_p2_carry__1_n_9;
  wire add_ln65_fu_100_p2_carry__2_n_5;
  wire add_ln65_fu_100_p2_carry__2_n_6;
  wire add_ln65_fu_100_p2_carry__2_n_7;
  wire add_ln65_fu_100_p2_carry__2_n_8;
  wire add_ln65_fu_100_p2_carry__2_n_9;
  wire add_ln65_fu_100_p2_carry_n_2;
  wire add_ln65_fu_100_p2_carry_n_3;
  wire add_ln65_fu_100_p2_carry_n_4;
  wire add_ln65_fu_100_p2_carry_n_5;
  wire add_ln65_fu_100_p2_carry_n_6;
  wire add_ln65_fu_100_p2_carry_n_7;
  wire add_ln65_fu_100_p2_carry_n_8;
  wire add_ln65_fu_100_p2_carry_n_9;
  wire \ap_CS_fsm_reg[72] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_3;
  wire ap_start;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready;
  wire ap_sync_reg_load_input_1_U0_ap_ready_i_3_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem1_addr_read_reg_1330;
  wire [31:0]\gmem1_addr_read_reg_133_reg[31]_0 ;
  wire [31:0]\gmem1_addr_read_reg_133_reg[31]_1 ;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready;
  wire grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg;
  wire i_fu_54;
  wire \i_fu_54_reg_n_2_[0] ;
  wire \i_fu_54_reg_n_2_[10] ;
  wire \i_fu_54_reg_n_2_[11] ;
  wire \i_fu_54_reg_n_2_[12] ;
  wire \i_fu_54_reg_n_2_[13] ;
  wire \i_fu_54_reg_n_2_[14] ;
  wire \i_fu_54_reg_n_2_[15] ;
  wire \i_fu_54_reg_n_2_[16] ;
  wire \i_fu_54_reg_n_2_[17] ;
  wire \i_fu_54_reg_n_2_[18] ;
  wire \i_fu_54_reg_n_2_[19] ;
  wire \i_fu_54_reg_n_2_[1] ;
  wire \i_fu_54_reg_n_2_[20] ;
  wire \i_fu_54_reg_n_2_[21] ;
  wire \i_fu_54_reg_n_2_[22] ;
  wire \i_fu_54_reg_n_2_[23] ;
  wire \i_fu_54_reg_n_2_[24] ;
  wire \i_fu_54_reg_n_2_[25] ;
  wire \i_fu_54_reg_n_2_[26] ;
  wire \i_fu_54_reg_n_2_[27] ;
  wire \i_fu_54_reg_n_2_[28] ;
  wire \i_fu_54_reg_n_2_[29] ;
  wire \i_fu_54_reg_n_2_[2] ;
  wire \i_fu_54_reg_n_2_[30] ;
  wire \i_fu_54_reg_n_2_[3] ;
  wire \i_fu_54_reg_n_2_[4] ;
  wire \i_fu_54_reg_n_2_[5] ;
  wire \i_fu_54_reg_n_2_[6] ;
  wire \i_fu_54_reg_n_2_[7] ;
  wire \i_fu_54_reg_n_2_[8] ;
  wire \i_fu_54_reg_n_2_[9] ;
  wire icmp_ln65_fu_94_p2;
  wire icmp_ln65_fu_94_p2_carry__0_n_8;
  wire icmp_ln65_fu_94_p2_carry__0_n_9;
  wire icmp_ln65_fu_94_p2_carry_n_2;
  wire icmp_ln65_fu_94_p2_carry_n_3;
  wire icmp_ln65_fu_94_p2_carry_n_4;
  wire icmp_ln65_fu_94_p2_carry_n_5;
  wire icmp_ln65_fu_94_p2_carry_n_6;
  wire icmp_ln65_fu_94_p2_carry_n_7;
  wire icmp_ln65_fu_94_p2_carry_n_8;
  wire icmp_ln65_fu_94_p2_carry_n_9;
  wire \icmp_ln65_reg_106_reg[0] ;
  wire [0:0]\icmp_ln65_reg_129_reg[0]_0 ;
  wire [30:0]\icmp_ln65_reg_129_reg[0]_1 ;
  wire \icmp_ln65_reg_129_reg_n_2_[0] ;
  wire in2_stream_full_n;
  wire [0:0]internal_full_n_reg;
  wire load_input_1_U0_m_axi_gmem1_RREADY;
  wire [7:5]NLW_add_ln65_fu_100_p2_carry__2_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln65_fu_100_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln65_fu_94_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln65_fu_94_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln65_fu_94_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000000000F800)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[72] ),
        .I2(Q[2]),
        .I3(\icmp_ln65_reg_129_reg[0]_0 ),
        .I4(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I5(\FSM_sequential_state[1]_i_3__0_n_2 ),
        .O(load_input_1_U0_m_axi_gmem1_RREADY));
  LUT3 #(
    .INIT(8'h2F)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(in2_stream_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\FSM_sequential_state[1]_i_3__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(in2_stream_full_n),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_CS_fsm_reg[72] ),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(internal_full_n_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry
       (.CI(ap_sig_allocacmp_i_3[0]),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry_n_2,add_ln65_fu_100_p2_carry_n_3,add_ln65_fu_100_p2_carry_n_4,add_ln65_fu_100_p2_carry_n_5,add_ln65_fu_100_p2_carry_n_6,add_ln65_fu_100_p2_carry_n_7,add_ln65_fu_100_p2_carry_n_8,add_ln65_fu_100_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[8:1]),
        .S(ap_sig_allocacmp_i_3[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__0
       (.CI(add_ln65_fu_100_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry__0_n_2,add_ln65_fu_100_p2_carry__0_n_3,add_ln65_fu_100_p2_carry__0_n_4,add_ln65_fu_100_p2_carry__0_n_5,add_ln65_fu_100_p2_carry__0_n_6,add_ln65_fu_100_p2_carry__0_n_7,add_ln65_fu_100_p2_carry__0_n_8,add_ln65_fu_100_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[16:9]),
        .S(ap_sig_allocacmp_i_3[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__1
       (.CI(add_ln65_fu_100_p2_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry__1_n_2,add_ln65_fu_100_p2_carry__1_n_3,add_ln65_fu_100_p2_carry__1_n_4,add_ln65_fu_100_p2_carry__1_n_5,add_ln65_fu_100_p2_carry__1_n_6,add_ln65_fu_100_p2_carry__1_n_7,add_ln65_fu_100_p2_carry__1_n_8,add_ln65_fu_100_p2_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[24:17]),
        .S(ap_sig_allocacmp_i_3[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__2
       (.CI(add_ln65_fu_100_p2_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln65_fu_100_p2_carry__2_CO_UNCONNECTED[7:5],add_ln65_fu_100_p2_carry__2_n_5,add_ln65_fu_100_p2_carry__2_n_6,add_ln65_fu_100_p2_carry__2_n_7,add_ln65_fu_100_p2_carry__2_n_8,add_ln65_fu_100_p2_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln65_fu_100_p2_carry__2_O_UNCONNECTED[7:6],add_ln65_fu_100_p2[30:25]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_3[30:25]}));
  LUT6 #(
    .INIT(64'hABAAABAAFF00ABAA)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .I1(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I2(\icmp_ln65_reg_129_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(in2_stream_full_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0504550400005500)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n_inv),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in2_stream_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h757575FF75757575)) 
    ap_sync_reg_load_input_1_U0_ap_ready_i_3
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(in2_stream_full_n),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I4(\icmp_ln65_reg_129_reg[0]_0 ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_sync_reg_load_input_1_U0_ap_ready_i_3_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_7 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln65_fu_94_p2),
        .D(D),
        .E(i_fu_54),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[72] (\ap_CS_fsm_reg[72] ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_done_cache_reg_1(\icmp_ln65_reg_129_reg[0]_0 ),
        .ap_done_cache_reg_2(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_3(ap_sig_allocacmp_i_3),
        .ap_start(ap_start),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_reg_load_input_1_U0_ap_ready(ap_sync_reg_load_input_1_U0_ap_ready),
        .ap_sync_reg_load_input_1_U0_ap_ready_reg(ap_sync_reg_load_input_1_U0_ap_ready_i_3_n_2),
        .grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_ready),
        .grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg(grp_load_input_1_Pipeline_mem_rd_fu_60_ap_start_reg),
        .\i_fu_54_reg[0] (add_ln65_fu_100_p2[0]),
        .\icmp_ln65_reg_129_reg[0] ({\i_fu_54_reg_n_2_[30] ,\i_fu_54_reg_n_2_[29] ,\i_fu_54_reg_n_2_[28] ,\i_fu_54_reg_n_2_[27] ,\i_fu_54_reg_n_2_[26] ,\i_fu_54_reg_n_2_[25] ,\i_fu_54_reg_n_2_[24] ,\i_fu_54_reg_n_2_[23] ,\i_fu_54_reg_n_2_[22] ,\i_fu_54_reg_n_2_[21] ,\i_fu_54_reg_n_2_[20] ,\i_fu_54_reg_n_2_[19] ,\i_fu_54_reg_n_2_[18] ,\i_fu_54_reg_n_2_[17] ,\i_fu_54_reg_n_2_[16] ,\i_fu_54_reg_n_2_[15] ,\i_fu_54_reg_n_2_[14] ,\i_fu_54_reg_n_2_[13] ,\i_fu_54_reg_n_2_[12] ,\i_fu_54_reg_n_2_[11] ,\i_fu_54_reg_n_2_[10] ,\i_fu_54_reg_n_2_[9] ,\i_fu_54_reg_n_2_[8] ,\i_fu_54_reg_n_2_[7] ,\i_fu_54_reg_n_2_[6] ,\i_fu_54_reg_n_2_[5] ,\i_fu_54_reg_n_2_[4] ,\i_fu_54_reg_n_2_[3] ,\i_fu_54_reg_n_2_[2] ,\i_fu_54_reg_n_2_[1] ,\i_fu_54_reg_n_2_[0] }),
        .\icmp_ln65_reg_129_reg[0]_0 (\icmp_ln65_reg_129_reg[0]_1 ),
        .in2_stream_full_n(in2_stream_full_n),
        .\trunc_ln65_reg_110_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  LUT5 #(
    .INIT(32'h45450045)) 
    \gmem1_addr_read_reg_133[31]_i_1 
       (.I0(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in2_stream_full_n),
        .O(gmem1_addr_read_reg_1330));
  FDRE \gmem1_addr_read_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [0]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [10]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [11]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [12]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [13]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [14]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [15]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[16] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [16]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[17] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [17]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[18] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [18]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[19] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [19]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [1]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[20] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [20]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[21] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [21]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[22] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [22]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[23] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [23]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[24] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [24]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[25] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [25]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[26] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [26]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[27] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [27]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[28] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [28]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[29] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [29]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [2]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[30] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [30]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[31] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [31]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [3]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [4]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [5]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [6]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [7]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [8]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem1_addr_read_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(gmem1_addr_read_reg_1330),
        .D(\gmem1_addr_read_reg_133_reg[31]_1 [9]),
        .Q(\gmem1_addr_read_reg_133_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[0]),
        .Q(\i_fu_54_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[10]),
        .Q(\i_fu_54_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[11]),
        .Q(\i_fu_54_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[12]),
        .Q(\i_fu_54_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[13]),
        .Q(\i_fu_54_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[14]),
        .Q(\i_fu_54_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[15]),
        .Q(\i_fu_54_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[16]),
        .Q(\i_fu_54_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[17]),
        .Q(\i_fu_54_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[18]),
        .Q(\i_fu_54_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[19]),
        .Q(\i_fu_54_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[1]),
        .Q(\i_fu_54_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[20]),
        .Q(\i_fu_54_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[21]),
        .Q(\i_fu_54_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[22]),
        .Q(\i_fu_54_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[23]),
        .Q(\i_fu_54_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[24]),
        .Q(\i_fu_54_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[25]),
        .Q(\i_fu_54_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[26]),
        .Q(\i_fu_54_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[27]),
        .Q(\i_fu_54_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[28]),
        .Q(\i_fu_54_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[29]),
        .Q(\i_fu_54_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[2]),
        .Q(\i_fu_54_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[30]),
        .Q(\i_fu_54_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[3]),
        .Q(\i_fu_54_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[4]),
        .Q(\i_fu_54_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[5]),
        .Q(\i_fu_54_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[6]),
        .Q(\i_fu_54_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[7]),
        .Q(\i_fu_54_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[8]),
        .Q(\i_fu_54_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[9]),
        .Q(\i_fu_54_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  CARRY8 icmp_ln65_fu_94_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln65_fu_94_p2_carry_n_2,icmp_ln65_fu_94_p2_carry_n_3,icmp_ln65_fu_94_p2_carry_n_4,icmp_ln65_fu_94_p2_carry_n_5,icmp_ln65_fu_94_p2_carry_n_6,icmp_ln65_fu_94_p2_carry_n_7,icmp_ln65_fu_94_p2_carry_n_8,icmp_ln65_fu_94_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln65_fu_94_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  CARRY8 icmp_ln65_fu_94_p2_carry__0
       (.CI(icmp_ln65_fu_94_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln65_fu_94_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln65_fu_94_p2,icmp_ln65_fu_94_p2_carry__0_n_8,icmp_ln65_fu_94_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln65_fu_94_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  LUT5 #(
    .INIT(32'hEFEF00EF)) 
    \icmp_ln65_reg_129[0]_i_1__0 
       (.I0(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in2_stream_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln65_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln65_fu_94_p2),
        .Q(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_3__2 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(\ap_CS_fsm_reg[72] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[3]),
        .I4(in2_stream_full_n),
        .O(\icmp_ln65_reg_106_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_load_input_Pipeline_mem_rd
   (ap_enable_reg_pp0_iter2_reg_0,
    D,
    load_input_U0_m_axi_gmem0_RREADY,
    ap_enable_reg_pp0_iter2_reg_1,
    \ap_CS_fsm_reg[72] ,
    internal_full_n_reg,
    \ap_CS_fsm_reg[72]_0 ,
    ap_sync_ready,
    ap_sync_load_input_U0_ap_ready,
    \gmem0_addr_read_reg_133_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    \icmp_ln65_reg_129_reg[0]_0 ,
    in1_stream_full_n,
    grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg,
    Q,
    \ap_CS_fsm_reg[72]_1 ,
    \ap_CS_fsm_reg[0] ,
    size_c11_full_n,
    \icmp_ln65_reg_129_reg[0]_1 ,
    start_once_reg_reg,
    ap_sync_load_input_1_U0_ap_ready,
    ap_sync_reg_entry_proc_U0_ap_ready,
    int_ap_start_reg,
    ap_sync_reg_load_input_U0_ap_ready_reg,
    ap_loop_init_int_reg,
    \gmem0_addr_read_reg_133_reg[31]_1 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output [1:0]D;
  output load_input_U0_m_axi_gmem0_RREADY;
  output ap_enable_reg_pp0_iter2_reg_1;
  output \ap_CS_fsm_reg[72] ;
  output [0:0]internal_full_n_reg;
  output \ap_CS_fsm_reg[72]_0 ;
  output ap_sync_ready;
  output ap_sync_load_input_U0_ap_ready;
  output [31:0]\gmem0_addr_read_reg_133_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]\icmp_ln65_reg_129_reg[0]_0 ;
  input in1_stream_full_n;
  input grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg;
  input [3:0]Q;
  input \ap_CS_fsm_reg[72]_1 ;
  input \ap_CS_fsm_reg[0] ;
  input size_c11_full_n;
  input [30:0]\icmp_ln65_reg_129_reg[0]_1 ;
  input start_once_reg_reg;
  input ap_sync_load_input_1_U0_ap_ready;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input int_ap_start_reg;
  input ap_sync_reg_load_input_U0_ap_ready_reg;
  input ap_loop_init_int_reg;
  input [31:0]\gmem0_addr_read_reg_133_reg[31]_1 ;

  wire [1:0]D;
  wire \FSM_sequential_state[1]_i_3_n_2 ;
  wire [3:0]Q;
  wire [30:0]add_ln65_fu_100_p2;
  wire add_ln65_fu_100_p2_carry__0_n_2;
  wire add_ln65_fu_100_p2_carry__0_n_3;
  wire add_ln65_fu_100_p2_carry__0_n_4;
  wire add_ln65_fu_100_p2_carry__0_n_5;
  wire add_ln65_fu_100_p2_carry__0_n_6;
  wire add_ln65_fu_100_p2_carry__0_n_7;
  wire add_ln65_fu_100_p2_carry__0_n_8;
  wire add_ln65_fu_100_p2_carry__0_n_9;
  wire add_ln65_fu_100_p2_carry__1_n_2;
  wire add_ln65_fu_100_p2_carry__1_n_3;
  wire add_ln65_fu_100_p2_carry__1_n_4;
  wire add_ln65_fu_100_p2_carry__1_n_5;
  wire add_ln65_fu_100_p2_carry__1_n_6;
  wire add_ln65_fu_100_p2_carry__1_n_7;
  wire add_ln65_fu_100_p2_carry__1_n_8;
  wire add_ln65_fu_100_p2_carry__1_n_9;
  wire add_ln65_fu_100_p2_carry__2_n_5;
  wire add_ln65_fu_100_p2_carry__2_n_6;
  wire add_ln65_fu_100_p2_carry__2_n_7;
  wire add_ln65_fu_100_p2_carry__2_n_8;
  wire add_ln65_fu_100_p2_carry__2_n_9;
  wire add_ln65_fu_100_p2_carry_n_2;
  wire add_ln65_fu_100_p2_carry_n_3;
  wire add_ln65_fu_100_p2_carry_n_4;
  wire add_ln65_fu_100_p2_carry_n_5;
  wire add_ln65_fu_100_p2_carry_n_6;
  wire add_ln65_fu_100_p2_carry_n_7;
  wire add_ln65_fu_100_p2_carry_n_8;
  wire add_ln65_fu_100_p2_carry_n_9;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[72]_0 ;
  wire \ap_CS_fsm_reg[72]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_i_1_n_2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_2;
  wire ap_sync_load_input_1_U0_ap_ready;
  wire ap_sync_load_input_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire ap_sync_reg_load_input_U0_ap_ready_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_addr_read_reg_1330;
  wire [31:0]\gmem0_addr_read_reg_133_reg[31]_0 ;
  wire [31:0]\gmem0_addr_read_reg_133_reg[31]_1 ;
  wire grp_load_input_Pipeline_mem_rd_fu_78_ap_ready;
  wire grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg;
  wire i_fu_54;
  wire \i_fu_54_reg_n_2_[0] ;
  wire \i_fu_54_reg_n_2_[10] ;
  wire \i_fu_54_reg_n_2_[11] ;
  wire \i_fu_54_reg_n_2_[12] ;
  wire \i_fu_54_reg_n_2_[13] ;
  wire \i_fu_54_reg_n_2_[14] ;
  wire \i_fu_54_reg_n_2_[15] ;
  wire \i_fu_54_reg_n_2_[16] ;
  wire \i_fu_54_reg_n_2_[17] ;
  wire \i_fu_54_reg_n_2_[18] ;
  wire \i_fu_54_reg_n_2_[19] ;
  wire \i_fu_54_reg_n_2_[1] ;
  wire \i_fu_54_reg_n_2_[20] ;
  wire \i_fu_54_reg_n_2_[21] ;
  wire \i_fu_54_reg_n_2_[22] ;
  wire \i_fu_54_reg_n_2_[23] ;
  wire \i_fu_54_reg_n_2_[24] ;
  wire \i_fu_54_reg_n_2_[25] ;
  wire \i_fu_54_reg_n_2_[26] ;
  wire \i_fu_54_reg_n_2_[27] ;
  wire \i_fu_54_reg_n_2_[28] ;
  wire \i_fu_54_reg_n_2_[29] ;
  wire \i_fu_54_reg_n_2_[2] ;
  wire \i_fu_54_reg_n_2_[30] ;
  wire \i_fu_54_reg_n_2_[3] ;
  wire \i_fu_54_reg_n_2_[4] ;
  wire \i_fu_54_reg_n_2_[5] ;
  wire \i_fu_54_reg_n_2_[6] ;
  wire \i_fu_54_reg_n_2_[7] ;
  wire \i_fu_54_reg_n_2_[8] ;
  wire \i_fu_54_reg_n_2_[9] ;
  wire icmp_ln65_fu_94_p2;
  wire icmp_ln65_fu_94_p2_carry__0_n_8;
  wire icmp_ln65_fu_94_p2_carry__0_n_9;
  wire icmp_ln65_fu_94_p2_carry_n_2;
  wire icmp_ln65_fu_94_p2_carry_n_3;
  wire icmp_ln65_fu_94_p2_carry_n_4;
  wire icmp_ln65_fu_94_p2_carry_n_5;
  wire icmp_ln65_fu_94_p2_carry_n_6;
  wire icmp_ln65_fu_94_p2_carry_n_7;
  wire icmp_ln65_fu_94_p2_carry_n_8;
  wire icmp_ln65_fu_94_p2_carry_n_9;
  wire [0:0]\icmp_ln65_reg_129_reg[0]_0 ;
  wire [30:0]\icmp_ln65_reg_129_reg[0]_1 ;
  wire \icmp_ln65_reg_129_reg_n_2_[0] ;
  wire in1_stream_full_n;
  wire int_ap_start_reg;
  wire [0:0]internal_full_n_reg;
  wire load_input_U0_m_axi_gmem0_RREADY;
  wire size_c11_full_n;
  wire start_once_reg_reg;
  wire [7:5]NLW_add_ln65_fu_100_p2_carry__2_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln65_fu_100_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln65_fu_94_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln65_fu_94_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln65_fu_94_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000000000F800)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\ap_CS_fsm_reg[72]_1 ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\icmp_ln65_reg_129_reg[0]_0 ),
        .I4(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I5(\FSM_sequential_state[1]_i_3_n_2 ),
        .O(load_input_U0_m_axi_gmem0_RREADY));
  LUT3 #(
    .INIT(8'h2F)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(in1_stream_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\FSM_sequential_state[1]_i_3_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(in1_stream_full_n),
        .I1(\ap_CS_fsm_reg[72]_1 ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[3]),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(internal_full_n_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry
       (.CI(ap_sig_allocacmp_i_2[0]),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry_n_2,add_ln65_fu_100_p2_carry_n_3,add_ln65_fu_100_p2_carry_n_4,add_ln65_fu_100_p2_carry_n_5,add_ln65_fu_100_p2_carry_n_6,add_ln65_fu_100_p2_carry_n_7,add_ln65_fu_100_p2_carry_n_8,add_ln65_fu_100_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[8:1]),
        .S(ap_sig_allocacmp_i_2[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__0
       (.CI(add_ln65_fu_100_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry__0_n_2,add_ln65_fu_100_p2_carry__0_n_3,add_ln65_fu_100_p2_carry__0_n_4,add_ln65_fu_100_p2_carry__0_n_5,add_ln65_fu_100_p2_carry__0_n_6,add_ln65_fu_100_p2_carry__0_n_7,add_ln65_fu_100_p2_carry__0_n_8,add_ln65_fu_100_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[16:9]),
        .S(ap_sig_allocacmp_i_2[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__1
       (.CI(add_ln65_fu_100_p2_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln65_fu_100_p2_carry__1_n_2,add_ln65_fu_100_p2_carry__1_n_3,add_ln65_fu_100_p2_carry__1_n_4,add_ln65_fu_100_p2_carry__1_n_5,add_ln65_fu_100_p2_carry__1_n_6,add_ln65_fu_100_p2_carry__1_n_7,add_ln65_fu_100_p2_carry__1_n_8,add_ln65_fu_100_p2_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln65_fu_100_p2[24:17]),
        .S(ap_sig_allocacmp_i_2[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln65_fu_100_p2_carry__2
       (.CI(add_ln65_fu_100_p2_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln65_fu_100_p2_carry__2_CO_UNCONNECTED[7:5],add_ln65_fu_100_p2_carry__2_n_5,add_ln65_fu_100_p2_carry__2_n_6,add_ln65_fu_100_p2_carry__2_n_7,add_ln65_fu_100_p2_carry__2_n_8,add_ln65_fu_100_p2_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln65_fu_100_p2_carry__2_O_UNCONNECTED[7:6],add_ln65_fu_100_p2[30:25]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_2[30:25]}));
  LUT6 #(
    .INIT(64'hEF000000EF00EF00)) 
    \ap_CS_fsm[72]_i_3 
       (.I0(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(in1_stream_full_n),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hABAAABAAFF00ABAA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .I1(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I2(\icmp_ln65_reg_129_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(in1_stream_full_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0504550400005500)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_rst_n_inv),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in1_stream_full_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_load_input_Pipeline_mem_rd_fu_78_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln65_fu_94_p2),
        .D(D),
        .E(i_fu_54),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[72] (\ap_CS_fsm_reg[72] ),
        .\ap_CS_fsm_reg[72]_0 (\ap_CS_fsm_reg[72]_1 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_done_cache_reg_1(\icmp_ln65_reg_129_reg[0]_0 ),
        .ap_done_cache_reg_2(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_2(ap_sig_allocacmp_i_2),
        .ap_sync_load_input_1_U0_ap_ready(ap_sync_load_input_1_U0_ap_ready),
        .ap_sync_load_input_U0_ap_ready(ap_sync_load_input_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready(ap_sync_reg_entry_proc_U0_ap_ready),
        .ap_sync_reg_load_input_U0_ap_ready_reg(ap_sync_reg_load_input_U0_ap_ready_reg),
        .grp_load_input_Pipeline_mem_rd_fu_78_ap_ready(grp_load_input_Pipeline_mem_rd_fu_78_ap_ready),
        .grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg(grp_load_input_Pipeline_mem_rd_fu_78_ap_start_reg),
        .\i_fu_54_reg[0] (add_ln65_fu_100_p2[0]),
        .\icmp_ln65_reg_129_reg[0] ({\i_fu_54_reg_n_2_[30] ,\i_fu_54_reg_n_2_[29] ,\i_fu_54_reg_n_2_[28] ,\i_fu_54_reg_n_2_[27] ,\i_fu_54_reg_n_2_[26] ,\i_fu_54_reg_n_2_[25] ,\i_fu_54_reg_n_2_[24] ,\i_fu_54_reg_n_2_[23] ,\i_fu_54_reg_n_2_[22] ,\i_fu_54_reg_n_2_[21] ,\i_fu_54_reg_n_2_[20] ,\i_fu_54_reg_n_2_[19] ,\i_fu_54_reg_n_2_[18] ,\i_fu_54_reg_n_2_[17] ,\i_fu_54_reg_n_2_[16] ,\i_fu_54_reg_n_2_[15] ,\i_fu_54_reg_n_2_[14] ,\i_fu_54_reg_n_2_[13] ,\i_fu_54_reg_n_2_[12] ,\i_fu_54_reg_n_2_[11] ,\i_fu_54_reg_n_2_[10] ,\i_fu_54_reg_n_2_[9] ,\i_fu_54_reg_n_2_[8] ,\i_fu_54_reg_n_2_[7] ,\i_fu_54_reg_n_2_[6] ,\i_fu_54_reg_n_2_[5] ,\i_fu_54_reg_n_2_[4] ,\i_fu_54_reg_n_2_[3] ,\i_fu_54_reg_n_2_[2] ,\i_fu_54_reg_n_2_[1] ,\i_fu_54_reg_n_2_[0] }),
        .\icmp_ln65_reg_129_reg[0]_0 (\icmp_ln65_reg_129_reg[0]_1 ),
        .in1_stream_full_n(in1_stream_full_n),
        .int_ap_start_reg(int_ap_start_reg),
        .size_c11_full_n(size_c11_full_n),
        .start_once_reg_reg(start_once_reg_reg),
        .\trunc_ln65_reg_128_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  LUT5 #(
    .INIT(32'h45450045)) 
    \gmem0_addr_read_reg_133[31]_i_1 
       (.I0(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in1_stream_full_n),
        .O(gmem0_addr_read_reg_1330));
  FDRE \gmem0_addr_read_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [0]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [10]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [11]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [12]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [13]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [14]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [15]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [16]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [17]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [18]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [19]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [1]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [20]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [21]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [22]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [23]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [24]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [25]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [26]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [27]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [28]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [29]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [2]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [30]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [31]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [3]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [4]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [5]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [6]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [7]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [8]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_133_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_read_reg_1330),
        .D(\gmem0_addr_read_reg_133_reg[31]_1 [9]),
        .Q(\gmem0_addr_read_reg_133_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \i_fu_54_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[0]),
        .Q(\i_fu_54_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[10]),
        .Q(\i_fu_54_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[11]),
        .Q(\i_fu_54_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[12]),
        .Q(\i_fu_54_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[13]),
        .Q(\i_fu_54_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[14]),
        .Q(\i_fu_54_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[15]),
        .Q(\i_fu_54_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[16]),
        .Q(\i_fu_54_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[17]),
        .Q(\i_fu_54_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[18]),
        .Q(\i_fu_54_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[19]),
        .Q(\i_fu_54_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[1]),
        .Q(\i_fu_54_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[20]),
        .Q(\i_fu_54_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[21]),
        .Q(\i_fu_54_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[22]),
        .Q(\i_fu_54_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[23]),
        .Q(\i_fu_54_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[24]),
        .Q(\i_fu_54_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[25]),
        .Q(\i_fu_54_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[26]),
        .Q(\i_fu_54_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[27]),
        .Q(\i_fu_54_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[28]),
        .Q(\i_fu_54_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[29]),
        .Q(\i_fu_54_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[2]),
        .Q(\i_fu_54_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[30]),
        .Q(\i_fu_54_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[3]),
        .Q(\i_fu_54_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[4]),
        .Q(\i_fu_54_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[5]),
        .Q(\i_fu_54_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[6]),
        .Q(\i_fu_54_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[7]),
        .Q(\i_fu_54_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[8]),
        .Q(\i_fu_54_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_54_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_54),
        .D(add_ln65_fu_100_p2[9]),
        .Q(\i_fu_54_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  CARRY8 icmp_ln65_fu_94_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln65_fu_94_p2_carry_n_2,icmp_ln65_fu_94_p2_carry_n_3,icmp_ln65_fu_94_p2_carry_n_4,icmp_ln65_fu_94_p2_carry_n_5,icmp_ln65_fu_94_p2_carry_n_6,icmp_ln65_fu_94_p2_carry_n_7,icmp_ln65_fu_94_p2_carry_n_8,icmp_ln65_fu_94_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln65_fu_94_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  CARRY8 icmp_ln65_fu_94_p2_carry__0
       (.CI(icmp_ln65_fu_94_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln65_fu_94_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln65_fu_94_p2,icmp_ln65_fu_94_p2_carry__0_n_8,icmp_ln65_fu_94_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln65_fu_94_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  LUT5 #(
    .INIT(32'hEFEF00EF)) 
    \icmp_ln65_reg_129[0]_i_1 
       (.I0(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .I1(\icmp_ln65_reg_129_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(in1_stream_full_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln65_reg_129_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln65_fu_94_p2),
        .Q(\icmp_ln65_reg_129_reg_n_2_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_3__1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(Q[3]),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\ap_CS_fsm_reg[72]_1 ),
        .I4(in1_stream_full_n),
        .O(\ap_CS_fsm_reg[72]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_start_for_compute_add_U0
   (start_for_compute_add_U0_full_n,
    compute_add_U0_ap_start,
    ap_clk,
    ap_start,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    compute_add_U0_ap_ready,
    ap_rst_n_inv);
  output start_for_compute_add_U0_full_n;
  output compute_add_U0_ap_start;
  input ap_clk;
  input ap_start;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input compute_add_U0_ap_ready;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire compute_add_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire internal_empty_n_i_1__4_n_2;
  wire internal_full_n_i_1__4_n_2;
  wire internal_full_n_i_2__1_n_2;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_2 ;
  wire \mOutPtr[1]_i_1__6_n_2 ;
  wire \mOutPtr[1]_i_2__4_n_2 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_2_[0] ;
  wire \mOutPtr_reg_n_2_[1] ;
  wire start_for_compute_add_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h00000000AEAEAE0E)) 
    internal_empty_n_i_1__4
       (.I0(compute_add_U0_ap_start),
        .I1(internal_full_n_i_2__1_n_2),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr_reg_n_2_[1] ),
        .I4(\mOutPtr_reg_n_2_[0] ),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__4_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_2),
        .Q(compute_add_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFD00)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__1_n_2),
        .I1(\mOutPtr_reg_n_2_[1] ),
        .I2(\mOutPtr_reg_n_2_[0] ),
        .I3(start_for_compute_add_U0_full_n),
        .I4(mOutPtr110_out),
        .I5(ap_rst_n_inv),
        .O(internal_full_n_i_1__4_n_2));
  LUT6 #(
    .INIT(64'h0000007000000000)) 
    internal_full_n_i_2__1
       (.I0(compute_add_U0_ap_start),
        .I1(compute_add_U0_ap_ready),
        .I2(start_for_compute_add_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(ap_start),
        .O(internal_full_n_i_2__1_n_2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_2),
        .Q(start_for_compute_add_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_2 ));
  LUT6 #(
    .INIT(64'hFDFF020002000200)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(start_once_reg),
        .I3(start_for_compute_add_U0_full_n),
        .I4(compute_add_U0_ap_ready),
        .I5(compute_add_U0_ap_start),
        .O(\mOutPtr[1]_i_1__6_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_2_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_2_[1] ),
        .O(\mOutPtr[1]_i_2__4_n_2 ));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \mOutPtr[1]_i_3__4 
       (.I0(compute_add_U0_ap_ready),
        .I1(compute_add_U0_ap_start),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(start_for_compute_add_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_2 ),
        .D(\mOutPtr[0]_i_1__9_n_2 ),
        .Q(\mOutPtr_reg_n_2_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_2 ),
        .D(\mOutPtr[1]_i_2__4_n_2 ),
        .Q(\mOutPtr_reg_n_2_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_start_for_store_result_U0
   (start_for_store_result_U0_full_n,
    store_result_U0_ap_start,
    ap_idle,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    compute_add_U0_ap_start,
    int_ap_idle_reg_1,
    ap_rst_n_inv,
    start_once_reg,
    ap_sync_reg_entry_proc_U0_ap_ready,
    ap_start,
    store_result_U0_ap_ready,
    out_r_c_full_n);
  output start_for_store_result_U0_full_n;
  output store_result_U0_ap_start;
  output ap_idle;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input compute_add_U0_ap_start;
  input [0:0]int_ap_idle_reg_1;
  input ap_rst_n_inv;
  input start_once_reg;
  input ap_sync_reg_entry_proc_U0_ap_ready;
  input ap_start;
  input store_result_U0_ap_ready;
  input out_r_c_full_n;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready;
  wire compute_add_U0_ap_start;
  wire int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire internal_empty_n_i_1__6_n_2;
  wire internal_empty_n_i_2__2_n_2;
  wire internal_full_n__1;
  wire internal_full_n_i_1__6_n_2;
  wire internal_full_n_i_2__6_n_2;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_2 ;
  wire \mOutPtr[1]_i_1__8_n_2 ;
  wire \mOutPtr[2]_i_1__0_n_2 ;
  wire \mOutPtr[2]_i_2__0_n_2 ;
  wire out_r_c_full_n;
  wire start_for_store_result_U0_full_n;
  wire start_once_reg;
  wire store_result_U0_ap_ready;
  wire store_result_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000400000000)) 
    int_ap_idle_i_1
       (.I0(store_result_U0_ap_start),
        .I1(Q),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(compute_add_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hFF1FFFFF)) 
    int_ap_start_i_4
       (.I0(start_for_store_result_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready),
        .I4(out_r_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    internal_empty_n_i_1__6
       (.I0(internal_empty_n_i_2__2_n_2),
        .I1(mOutPtr110_out),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[1]),
        .I5(ap_rst_n_inv),
        .O(internal_empty_n_i_1__6_n_2));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    internal_empty_n_i_2__2
       (.I0(start_once_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_store_result_U0_full_n),
        .I4(store_result_U0_ap_start),
        .O(internal_empty_n_i_2__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_2),
        .Q(store_result_U0_ap_start),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFF70)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n_i_2__6_n_2),
        .I1(internal_full_n__1),
        .I2(start_for_store_result_U0_full_n),
        .I3(mOutPtr110_out),
        .I4(ap_rst_n_inv),
        .O(internal_full_n_i_1__6_n_2));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__6
       (.I0(store_result_U0_ap_start),
        .I1(store_result_U0_ap_ready),
        .I2(start_for_store_result_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__6_n_2));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_3__0
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_2),
        .Q(start_for_store_result_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .O(\mOutPtr[1]_i_1__8_n_2 ));
  LUT6 #(
    .INIT(64'hEFFF100010001000)) 
    \mOutPtr[2]_i_1__0 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_entry_proc_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_store_result_U0_full_n),
        .I4(store_result_U0_ap_ready),
        .I5(store_result_U0_ap_start),
        .O(\mOutPtr[2]_i_1__0_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'hE178)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr110_out),
        .O(\mOutPtr[2]_i_2__0_n_2 ));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    \mOutPtr[2]_i_3 
       (.I0(store_result_U0_ap_ready),
        .I1(store_result_U0_ap_start),
        .I2(start_once_reg),
        .I3(ap_sync_reg_entry_proc_U0_ap_ready),
        .I4(ap_start),
        .I5(start_for_store_result_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[0]_i_1__8_n_2 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[1]_i_1__8_n_2 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__0_n_2 ),
        .D(\mOutPtr[2]_i_2__0_n_2 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_store_result
   (p_0_in,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_done_reg,
    task_ap_done,
    push,
    empty_n_reg,
    WEBWE,
    store_result_U0_out_r_read,
    store_result_U0_ap_ready,
    E,
    mOutPtr110_out,
    ap_done_reg_reg_0,
    mOutPtr110_out_0,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    D,
    \size_read_reg_108_reg[31]_0 ,
    \tmp_reg_141_reg[31] ,
    \trunc_ln86_1_reg_118_reg[61]_0 ,
    ap_clk,
    CO,
    ap_rst_n_inv,
    ap_done_reg_reg_1,
    int_task_ap_done_reg,
    gmem0_BVALID,
    int_task_ap_done_reg_0,
    gmem0_WREADY,
    out_stream_empty_n,
    ap_loop_init_int_reg,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[71]_0 ,
    size_c_empty_n,
    store_result_U0_ap_start,
    out_r_c_empty_n,
    \ap_CS_fsm[1]_i_3__1_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[2] ,
    gmem0_AWREADY,
    \size_read_reg_108_reg[31]_1 ,
    \tmp_reg_141_reg[31]_0 ,
    \trunc_ln86_1_reg_118_reg[61]_1 ,
    \trunc_ln86_1_reg_118_reg[61]_2 );
  output [0:0]p_0_in;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter2;
  output ap_done_reg;
  output task_ap_done;
  output push;
  output empty_n_reg;
  output [0:0]WEBWE;
  output store_result_U0_out_r_read;
  output store_result_U0_ap_ready;
  output [0:0]E;
  output mOutPtr110_out;
  output [0:0]ap_done_reg_reg_0;
  output mOutPtr110_out_0;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [0:0]D;
  output [31:0]\size_read_reg_108_reg[31]_0 ;
  output [31:0]\tmp_reg_141_reg[31] ;
  output [61:0]\trunc_ln86_1_reg_118_reg[61]_0 ;
  input ap_clk;
  input [0:0]CO;
  input ap_rst_n_inv;
  input ap_done_reg_reg_1;
  input int_task_ap_done_reg;
  input gmem0_BVALID;
  input int_task_ap_done_reg_0;
  input gmem0_WREADY;
  input out_stream_empty_n;
  input ap_loop_init_int_reg;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[71]_0 ;
  input size_c_empty_n;
  input store_result_U0_ap_start;
  input out_r_c_empty_n;
  input \ap_CS_fsm[1]_i_3__1_0 ;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[2] ;
  input gmem0_AWREADY;
  input [31:0]\size_read_reg_108_reg[31]_1 ;
  input [31:0]\tmp_reg_141_reg[31]_0 ;
  input [0:0]\trunc_ln86_1_reg_118_reg[61]_1 ;
  input [61:0]\trunc_ln86_1_reg_118_reg[61]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[1]_i_10__1_n_2 ;
  wire \ap_CS_fsm[1]_i_11__1_n_2 ;
  wire \ap_CS_fsm[1]_i_12__1_n_2 ;
  wire \ap_CS_fsm[1]_i_13__1_n_2 ;
  wire \ap_CS_fsm[1]_i_14__1_n_2 ;
  wire \ap_CS_fsm[1]_i_15__1_n_2 ;
  wire \ap_CS_fsm[1]_i_2__1_n_2 ;
  wire \ap_CS_fsm[1]_i_3__1_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_2 ;
  wire \ap_CS_fsm[1]_i_4__1_n_2 ;
  wire \ap_CS_fsm[1]_i_5__1_n_2 ;
  wire \ap_CS_fsm[1]_i_6__1_n_2 ;
  wire \ap_CS_fsm[1]_i_7__1_n_2 ;
  wire \ap_CS_fsm[1]_i_8__1_n_2 ;
  wire \ap_CS_fsm[1]_i_9__1_n_2 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[71]_0 ;
  wire \ap_CS_fsm_reg_n_2_[10] ;
  wire \ap_CS_fsm_reg_n_2_[11] ;
  wire \ap_CS_fsm_reg_n_2_[12] ;
  wire \ap_CS_fsm_reg_n_2_[13] ;
  wire \ap_CS_fsm_reg_n_2_[14] ;
  wire \ap_CS_fsm_reg_n_2_[15] ;
  wire \ap_CS_fsm_reg_n_2_[16] ;
  wire \ap_CS_fsm_reg_n_2_[17] ;
  wire \ap_CS_fsm_reg_n_2_[18] ;
  wire \ap_CS_fsm_reg_n_2_[19] ;
  wire \ap_CS_fsm_reg_n_2_[20] ;
  wire \ap_CS_fsm_reg_n_2_[21] ;
  wire \ap_CS_fsm_reg_n_2_[22] ;
  wire \ap_CS_fsm_reg_n_2_[23] ;
  wire \ap_CS_fsm_reg_n_2_[24] ;
  wire \ap_CS_fsm_reg_n_2_[25] ;
  wire \ap_CS_fsm_reg_n_2_[26] ;
  wire \ap_CS_fsm_reg_n_2_[27] ;
  wire \ap_CS_fsm_reg_n_2_[28] ;
  wire \ap_CS_fsm_reg_n_2_[29] ;
  wire \ap_CS_fsm_reg_n_2_[30] ;
  wire \ap_CS_fsm_reg_n_2_[31] ;
  wire \ap_CS_fsm_reg_n_2_[32] ;
  wire \ap_CS_fsm_reg_n_2_[33] ;
  wire \ap_CS_fsm_reg_n_2_[34] ;
  wire \ap_CS_fsm_reg_n_2_[35] ;
  wire \ap_CS_fsm_reg_n_2_[36] ;
  wire \ap_CS_fsm_reg_n_2_[37] ;
  wire \ap_CS_fsm_reg_n_2_[38] ;
  wire \ap_CS_fsm_reg_n_2_[39] ;
  wire \ap_CS_fsm_reg_n_2_[40] ;
  wire \ap_CS_fsm_reg_n_2_[41] ;
  wire \ap_CS_fsm_reg_n_2_[42] ;
  wire \ap_CS_fsm_reg_n_2_[43] ;
  wire \ap_CS_fsm_reg_n_2_[44] ;
  wire \ap_CS_fsm_reg_n_2_[45] ;
  wire \ap_CS_fsm_reg_n_2_[46] ;
  wire \ap_CS_fsm_reg_n_2_[47] ;
  wire \ap_CS_fsm_reg_n_2_[48] ;
  wire \ap_CS_fsm_reg_n_2_[49] ;
  wire \ap_CS_fsm_reg_n_2_[4] ;
  wire \ap_CS_fsm_reg_n_2_[50] ;
  wire \ap_CS_fsm_reg_n_2_[51] ;
  wire \ap_CS_fsm_reg_n_2_[52] ;
  wire \ap_CS_fsm_reg_n_2_[53] ;
  wire \ap_CS_fsm_reg_n_2_[54] ;
  wire \ap_CS_fsm_reg_n_2_[55] ;
  wire \ap_CS_fsm_reg_n_2_[56] ;
  wire \ap_CS_fsm_reg_n_2_[57] ;
  wire \ap_CS_fsm_reg_n_2_[58] ;
  wire \ap_CS_fsm_reg_n_2_[59] ;
  wire \ap_CS_fsm_reg_n_2_[5] ;
  wire \ap_CS_fsm_reg_n_2_[60] ;
  wire \ap_CS_fsm_reg_n_2_[61] ;
  wire \ap_CS_fsm_reg_n_2_[62] ;
  wire \ap_CS_fsm_reg_n_2_[63] ;
  wire \ap_CS_fsm_reg_n_2_[64] ;
  wire \ap_CS_fsm_reg_n_2_[65] ;
  wire \ap_CS_fsm_reg_n_2_[66] ;
  wire \ap_CS_fsm_reg_n_2_[67] ;
  wire \ap_CS_fsm_reg_n_2_[68] ;
  wire \ap_CS_fsm_reg_n_2_[69] ;
  wire \ap_CS_fsm_reg_n_2_[6] ;
  wire \ap_CS_fsm_reg_n_2_[70] ;
  wire \ap_CS_fsm_reg_n_2_[7] ;
  wire \ap_CS_fsm_reg_n_2_[8] ;
  wire \ap_CS_fsm_reg_n_2_[9] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [71:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire [0:0]ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire gmem0_AWREADY;
  wire gmem0_BVALID;
  wire gmem0_WREADY;
  wire grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg;
  wire grp_store_result_Pipeline_mem_wr_fu_69_n_7;
  wire int_task_ap_done_reg;
  wire int_task_ap_done_reg_0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[2] ;
  wire out_r_c_empty_n;
  wire out_stream_empty_n;
  wire [0:0]p_0_in;
  wire push;
  wire size_c_empty_n;
  wire [31:0]\size_read_reg_108_reg[31]_0 ;
  wire [31:0]\size_read_reg_108_reg[31]_1 ;
  wire store_result_U0_ap_ready;
  wire store_result_U0_ap_start;
  wire store_result_U0_out_r_read;
  wire task_ap_done;
  wire [31:0]\tmp_reg_141_reg[31] ;
  wire [31:0]\tmp_reg_141_reg[31]_0 ;
  wire [61:0]\trunc_ln86_1_reg_118_reg[61]_0 ;
  wire [0:0]\trunc_ln86_1_reg_118_reg[61]_1 ;
  wire [61:0]\trunc_ln86_1_reg_118_reg[61]_2 ;
  wire [30:0]trunc_ln86_reg_124;

  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[2]),
        .I1(gmem0_BVALID),
        .I2(p_0_in),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_10__1 
       (.I0(\ap_CS_fsm_reg_n_2_[62] ),
        .I1(\ap_CS_fsm_reg_n_2_[63] ),
        .I2(\ap_CS_fsm_reg_n_2_[60] ),
        .I3(\ap_CS_fsm_reg_n_2_[61] ),
        .I4(\ap_CS_fsm_reg_n_2_[65] ),
        .I5(\ap_CS_fsm_reg_n_2_[64] ),
        .O(\ap_CS_fsm[1]_i_10__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_11__1 
       (.I0(\ap_CS_fsm_reg_n_2_[50] ),
        .I1(\ap_CS_fsm_reg_n_2_[51] ),
        .I2(\ap_CS_fsm_reg_n_2_[48] ),
        .I3(\ap_CS_fsm_reg_n_2_[49] ),
        .I4(\ap_CS_fsm_reg_n_2_[53] ),
        .I5(\ap_CS_fsm_reg_n_2_[52] ),
        .O(\ap_CS_fsm[1]_i_11__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_12__1 
       (.I0(\ap_CS_fsm_reg_n_2_[68] ),
        .I1(\ap_CS_fsm_reg_n_2_[69] ),
        .I2(\ap_CS_fsm_reg_n_2_[66] ),
        .I3(\ap_CS_fsm_reg_n_2_[67] ),
        .I4(Q[2]),
        .I5(\ap_CS_fsm_reg_n_2_[70] ),
        .O(\ap_CS_fsm[1]_i_12__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_13__1 
       (.I0(\ap_CS_fsm_reg_n_2_[56] ),
        .I1(\ap_CS_fsm_reg_n_2_[57] ),
        .I2(\ap_CS_fsm_reg_n_2_[54] ),
        .I3(\ap_CS_fsm_reg_n_2_[55] ),
        .I4(\ap_CS_fsm_reg_n_2_[59] ),
        .I5(\ap_CS_fsm_reg_n_2_[58] ),
        .O(\ap_CS_fsm[1]_i_13__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_14__1 
       (.I0(\ap_CS_fsm_reg_n_2_[8] ),
        .I1(\ap_CS_fsm_reg_n_2_[9] ),
        .I2(\ap_CS_fsm_reg_n_2_[6] ),
        .I3(\ap_CS_fsm_reg_n_2_[7] ),
        .I4(\ap_CS_fsm_reg_n_2_[11] ),
        .I5(\ap_CS_fsm_reg_n_2_[10] ),
        .O(\ap_CS_fsm[1]_i_14__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[1]_i_15__1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm[1]_i_3__1_0 ),
        .I3(Q[0]),
        .I4(\ap_CS_fsm_reg_n_2_[4] ),
        .I5(\ap_CS_fsm_reg_n_2_[5] ),
        .O(\ap_CS_fsm[1]_i_15__1_n_2 ));
  LUT5 #(
    .INIT(32'hFF404040)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q[0]),
        .I2(CO),
        .I3(\ap_CS_fsm[1]_i_2__1_n_2 ),
        .I4(\ap_CS_fsm[1]_i_3__1_n_2 ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm[1]_i_4__1_n_2 ),
        .I1(\ap_CS_fsm[1]_i_5__1_n_2 ),
        .I2(\ap_CS_fsm[1]_i_6__1_n_2 ),
        .I3(\ap_CS_fsm[1]_i_7__1_n_2 ),
        .I4(\ap_CS_fsm[1]_i_8__1_n_2 ),
        .I5(\ap_CS_fsm[1]_i_9__1_n_2 ),
        .O(\ap_CS_fsm[1]_i_2__1_n_2 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(\ap_CS_fsm[1]_i_10__1_n_2 ),
        .I1(\ap_CS_fsm[1]_i_11__1_n_2 ),
        .I2(\ap_CS_fsm[1]_i_12__1_n_2 ),
        .I3(\ap_CS_fsm[1]_i_13__1_n_2 ),
        .I4(\ap_CS_fsm[1]_i_14__1_n_2 ),
        .I5(\ap_CS_fsm[1]_i_15__1_n_2 ),
        .O(\ap_CS_fsm[1]_i_3__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4__1 
       (.I0(\ap_CS_fsm_reg_n_2_[32] ),
        .I1(\ap_CS_fsm_reg_n_2_[33] ),
        .I2(\ap_CS_fsm_reg_n_2_[30] ),
        .I3(\ap_CS_fsm_reg_n_2_[31] ),
        .I4(\ap_CS_fsm_reg_n_2_[35] ),
        .I5(\ap_CS_fsm_reg_n_2_[34] ),
        .O(\ap_CS_fsm[1]_i_4__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_5__1 
       (.I0(\ap_CS_fsm_reg_n_2_[26] ),
        .I1(\ap_CS_fsm_reg_n_2_[27] ),
        .I2(\ap_CS_fsm_reg_n_2_[24] ),
        .I3(\ap_CS_fsm_reg_n_2_[25] ),
        .I4(\ap_CS_fsm_reg_n_2_[29] ),
        .I5(\ap_CS_fsm_reg_n_2_[28] ),
        .O(\ap_CS_fsm[1]_i_5__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6__1 
       (.I0(\ap_CS_fsm_reg_n_2_[44] ),
        .I1(\ap_CS_fsm_reg_n_2_[45] ),
        .I2(\ap_CS_fsm_reg_n_2_[42] ),
        .I3(\ap_CS_fsm_reg_n_2_[43] ),
        .I4(\ap_CS_fsm_reg_n_2_[47] ),
        .I5(\ap_CS_fsm_reg_n_2_[46] ),
        .O(\ap_CS_fsm[1]_i_6__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7__1 
       (.I0(\ap_CS_fsm_reg_n_2_[38] ),
        .I1(\ap_CS_fsm_reg_n_2_[39] ),
        .I2(\ap_CS_fsm_reg_n_2_[36] ),
        .I3(\ap_CS_fsm_reg_n_2_[37] ),
        .I4(\ap_CS_fsm_reg_n_2_[41] ),
        .I5(\ap_CS_fsm_reg_n_2_[40] ),
        .O(\ap_CS_fsm[1]_i_7__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8__1 
       (.I0(\ap_CS_fsm_reg_n_2_[14] ),
        .I1(\ap_CS_fsm_reg_n_2_[15] ),
        .I2(\ap_CS_fsm_reg_n_2_[12] ),
        .I3(\ap_CS_fsm_reg_n_2_[13] ),
        .I4(\ap_CS_fsm_reg_n_2_[17] ),
        .I5(\ap_CS_fsm_reg_n_2_[16] ),
        .O(\ap_CS_fsm[1]_i_8__1_n_2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9__1 
       (.I0(\ap_CS_fsm_reg_n_2_[20] ),
        .I1(\ap_CS_fsm_reg_n_2_[21] ),
        .I2(\ap_CS_fsm_reg_n_2_[18] ),
        .I3(\ap_CS_fsm_reg_n_2_[19] ),
        .I4(\ap_CS_fsm_reg_n_2_[23] ),
        .I5(\ap_CS_fsm_reg_n_2_[22] ),
        .O(\ap_CS_fsm[1]_i_9__1_n_2 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEAEFFAEAE)) 
    \ap_CS_fsm[71]_i_1 
       (.I0(\ap_CS_fsm_reg_n_2_[70] ),
        .I1(Q[2]),
        .I2(\ap_CS_fsm_reg[71]_0 ),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .I4(Q[0]),
        .I5(CO),
        .O(ap_NS_fsm[71]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[9] ),
        .Q(\ap_CS_fsm_reg_n_2_[10] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[10] ),
        .Q(\ap_CS_fsm_reg_n_2_[11] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[11] ),
        .Q(\ap_CS_fsm_reg_n_2_[12] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[12] ),
        .Q(\ap_CS_fsm_reg_n_2_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[13] ),
        .Q(\ap_CS_fsm_reg_n_2_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[14] ),
        .Q(\ap_CS_fsm_reg_n_2_[15] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[15] ),
        .Q(\ap_CS_fsm_reg_n_2_[16] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[16] ),
        .Q(\ap_CS_fsm_reg_n_2_[17] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[17] ),
        .Q(\ap_CS_fsm_reg_n_2_[18] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[18] ),
        .Q(\ap_CS_fsm_reg_n_2_[19] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[19] ),
        .Q(\ap_CS_fsm_reg_n_2_[20] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[20] ),
        .Q(\ap_CS_fsm_reg_n_2_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[21] ),
        .Q(\ap_CS_fsm_reg_n_2_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[22] ),
        .Q(\ap_CS_fsm_reg_n_2_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[23] ),
        .Q(\ap_CS_fsm_reg_n_2_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[24] ),
        .Q(\ap_CS_fsm_reg_n_2_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[25] ),
        .Q(\ap_CS_fsm_reg_n_2_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[26] ),
        .Q(\ap_CS_fsm_reg_n_2_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[27] ),
        .Q(\ap_CS_fsm_reg_n_2_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[28] ),
        .Q(\ap_CS_fsm_reg_n_2_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[29] ),
        .Q(\ap_CS_fsm_reg_n_2_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[30] ),
        .Q(\ap_CS_fsm_reg_n_2_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[31] ),
        .Q(\ap_CS_fsm_reg_n_2_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[32] ),
        .Q(\ap_CS_fsm_reg_n_2_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[33] ),
        .Q(\ap_CS_fsm_reg_n_2_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[34] ),
        .Q(\ap_CS_fsm_reg_n_2_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[35] ),
        .Q(\ap_CS_fsm_reg_n_2_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[36] ),
        .Q(\ap_CS_fsm_reg_n_2_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[37] ),
        .Q(\ap_CS_fsm_reg_n_2_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[38] ),
        .Q(\ap_CS_fsm_reg_n_2_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[39] ),
        .Q(\ap_CS_fsm_reg_n_2_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[40] ),
        .Q(\ap_CS_fsm_reg_n_2_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[41] ),
        .Q(\ap_CS_fsm_reg_n_2_[42] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[42] ),
        .Q(\ap_CS_fsm_reg_n_2_[43] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[43] ),
        .Q(\ap_CS_fsm_reg_n_2_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[44] ),
        .Q(\ap_CS_fsm_reg_n_2_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[45] ),
        .Q(\ap_CS_fsm_reg_n_2_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[46] ),
        .Q(\ap_CS_fsm_reg_n_2_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[47] ),
        .Q(\ap_CS_fsm_reg_n_2_[48] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[48] ),
        .Q(\ap_CS_fsm_reg_n_2_[49] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg_n_2_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[49] ),
        .Q(\ap_CS_fsm_reg_n_2_[50] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[50] ),
        .Q(\ap_CS_fsm_reg_n_2_[51] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[51] ),
        .Q(\ap_CS_fsm_reg_n_2_[52] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[52] ),
        .Q(\ap_CS_fsm_reg_n_2_[53] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[53] ),
        .Q(\ap_CS_fsm_reg_n_2_[54] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[54] ),
        .Q(\ap_CS_fsm_reg_n_2_[55] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[55] ),
        .Q(\ap_CS_fsm_reg_n_2_[56] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[56] ),
        .Q(\ap_CS_fsm_reg_n_2_[57] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[57] ),
        .Q(\ap_CS_fsm_reg_n_2_[58] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[58] ),
        .Q(\ap_CS_fsm_reg_n_2_[59] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[4] ),
        .Q(\ap_CS_fsm_reg_n_2_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[59] ),
        .Q(\ap_CS_fsm_reg_n_2_[60] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[60] ),
        .Q(\ap_CS_fsm_reg_n_2_[61] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[61] ),
        .Q(\ap_CS_fsm_reg_n_2_[62] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[62] ),
        .Q(\ap_CS_fsm_reg_n_2_[63] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[63] ),
        .Q(\ap_CS_fsm_reg_n_2_[64] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[64] ),
        .Q(\ap_CS_fsm_reg_n_2_[65] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[65] ),
        .Q(\ap_CS_fsm_reg_n_2_[66] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[66] ),
        .Q(\ap_CS_fsm_reg_n_2_[67] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[67] ),
        .Q(\ap_CS_fsm_reg_n_2_[68] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[68] ),
        .Q(\ap_CS_fsm_reg_n_2_[69] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[5] ),
        .Q(\ap_CS_fsm_reg_n_2_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[69] ),
        .Q(\ap_CS_fsm_reg_n_2_[70] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[71]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[6] ),
        .Q(\ap_CS_fsm_reg_n_2_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[7] ),
        .Q(\ap_CS_fsm_reg_n_2_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_2_[8] ),
        .Q(\ap_CS_fsm_reg_n_2_[9] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[95]_i_1__1 
       (.I0(Q[1]),
        .I1(gmem0_AWREADY),
        .O(D));
  LUT3 #(
    .INIT(8'h2A)) 
    full_n_i_4__0
       (.I0(gmem0_BVALID),
        .I1(p_0_in),
        .I2(Q[2]),
        .O(empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_store_result_Pipeline_mem_wr grp_store_result_Pipeline_mem_wr_fu_69
       (.D(ap_NS_fsm[4:3]),
        .E(E),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .WEBWE(WEBWE),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg_1(grp_store_result_Pipeline_mem_wr_fu_69_n_7),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .\icmp_ln86_reg_132_reg[0]_0 (trunc_ln86_reg_124),
        .internal_empty_n_reg(internal_empty_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .out_stream_empty_n(out_stream_empty_n),
        .push(push),
        .\tmp_reg_141_reg[31]_0 (\tmp_reg_141_reg[31] ),
        .\tmp_reg_141_reg[31]_1 (\tmp_reg_141_reg[31]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_store_result_Pipeline_mem_wr_fu_69_n_7),
        .Q(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln86_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(CO),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \int_isr[0]_i_3 
       (.I0(p_0_in),
        .I1(gmem0_BVALID),
        .I2(Q[2]),
        .O(store_result_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554044)) 
    int_task_ap_done_i_1
       (.I0(int_task_ap_done_reg),
        .I1(Q[2]),
        .I2(gmem0_BVALID),
        .I3(p_0_in),
        .I4(ap_done_reg),
        .I5(int_task_ap_done_reg_0),
        .O(task_ap_done));
  LUT6 #(
    .INIT(64'h00000000FFFF7FFF)) 
    internal_full_n_i_2__5
       (.I0(out_r_c_empty_n),
        .I1(Q[0]),
        .I2(size_c_empty_n),
        .I3(store_result_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg[2] ),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mOutPtr[1]_i_3 
       (.I0(Q[0]),
        .I1(size_c_empty_n),
        .I2(store_result_U0_ap_start),
        .I3(ap_done_reg),
        .I4(out_r_c_empty_n),
        .O(store_result_U0_out_r_read));
  LUT6 #(
    .INIT(64'h6555555555555555)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[2] ),
        .I1(ap_done_reg),
        .I2(store_result_U0_ap_start),
        .I3(size_c_empty_n),
        .I4(Q[0]),
        .I5(out_r_c_empty_n),
        .O(ap_done_reg_reg_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \mOutPtr[2]_i_4 
       (.I0(ap_done_reg),
        .I1(store_result_U0_ap_start),
        .I2(size_c_empty_n),
        .I3(Q[0]),
        .I4(out_r_c_empty_n),
        .I5(\mOutPtr_reg[2] ),
        .O(mOutPtr110_out_0));
  FDRE \size_read_reg_108_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [0]),
        .Q(\size_read_reg_108_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [10]),
        .Q(\size_read_reg_108_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [11]),
        .Q(\size_read_reg_108_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [12]),
        .Q(\size_read_reg_108_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [13]),
        .Q(\size_read_reg_108_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [14]),
        .Q(\size_read_reg_108_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [15]),
        .Q(\size_read_reg_108_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [16]),
        .Q(\size_read_reg_108_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [17]),
        .Q(\size_read_reg_108_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [18]),
        .Q(\size_read_reg_108_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [19]),
        .Q(\size_read_reg_108_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [1]),
        .Q(\size_read_reg_108_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [20]),
        .Q(\size_read_reg_108_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [21]),
        .Q(\size_read_reg_108_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [22]),
        .Q(\size_read_reg_108_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [23]),
        .Q(\size_read_reg_108_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [24]),
        .Q(\size_read_reg_108_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [25]),
        .Q(\size_read_reg_108_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [26]),
        .Q(\size_read_reg_108_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [27]),
        .Q(\size_read_reg_108_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [28]),
        .Q(\size_read_reg_108_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [29]),
        .Q(\size_read_reg_108_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [2]),
        .Q(\size_read_reg_108_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [30]),
        .Q(\size_read_reg_108_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [31]),
        .Q(\size_read_reg_108_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [3]),
        .Q(\size_read_reg_108_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [4]),
        .Q(\size_read_reg_108_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [5]),
        .Q(\size_read_reg_108_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [6]),
        .Q(\size_read_reg_108_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [7]),
        .Q(\size_read_reg_108_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [8]),
        .Q(\size_read_reg_108_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \size_read_reg_108_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\size_read_reg_108_reg[31]_1 [9]),
        .Q(\size_read_reg_108_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [0]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [10]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [11]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [12]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [13]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [14]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [15]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [16]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [17]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [18]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [19]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [1]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [20]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [21]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [22]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [23]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [24]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [25]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [26]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [27]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [28]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [29]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [2]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[30] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [30]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[31] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [31]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[32] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [32]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[33] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [33]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[34] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [34]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[35] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [35]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[36] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [36]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[37] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [37]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[38] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [38]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[39] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [39]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [3]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[40] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [40]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[41] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [41]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[42] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [42]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[43] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [43]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[44] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [44]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[45] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [45]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[46] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [46]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[47] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [47]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[48] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [48]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[49] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [49]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [4]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[50] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [50]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[51] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [51]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[52] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [52]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[53] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [53]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[54] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [54]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[55] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [55]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[56] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [56]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[57] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [57]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[58] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [58]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[59] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [59]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [5]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[60] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [60]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[61] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [61]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [6]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [7]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [8]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \trunc_ln86_1_reg_118_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln86_1_reg_118_reg[61]_1 ),
        .D(\trunc_ln86_1_reg_118_reg[61]_2 [9]),
        .Q(\trunc_ln86_1_reg_118_reg[61]_0 [9]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [0]),
        .Q(trunc_ln86_reg_124[0]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [10]),
        .Q(trunc_ln86_reg_124[10]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [11]),
        .Q(trunc_ln86_reg_124[11]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [12]),
        .Q(trunc_ln86_reg_124[12]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [13]),
        .Q(trunc_ln86_reg_124[13]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [14]),
        .Q(trunc_ln86_reg_124[14]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [15]),
        .Q(trunc_ln86_reg_124[15]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [16]),
        .Q(trunc_ln86_reg_124[16]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [17]),
        .Q(trunc_ln86_reg_124[17]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [18]),
        .Q(trunc_ln86_reg_124[18]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [19]),
        .Q(trunc_ln86_reg_124[19]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [1]),
        .Q(trunc_ln86_reg_124[1]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [20]),
        .Q(trunc_ln86_reg_124[20]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [21]),
        .Q(trunc_ln86_reg_124[21]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [22]),
        .Q(trunc_ln86_reg_124[22]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [23]),
        .Q(trunc_ln86_reg_124[23]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [24]),
        .Q(trunc_ln86_reg_124[24]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [25]),
        .Q(trunc_ln86_reg_124[25]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [26]),
        .Q(trunc_ln86_reg_124[26]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [27]),
        .Q(trunc_ln86_reg_124[27]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [28]),
        .Q(trunc_ln86_reg_124[28]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [29]),
        .Q(trunc_ln86_reg_124[29]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [2]),
        .Q(trunc_ln86_reg_124[2]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [30]),
        .Q(trunc_ln86_reg_124[30]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [3]),
        .Q(trunc_ln86_reg_124[3]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [4]),
        .Q(trunc_ln86_reg_124[4]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [5]),
        .Q(trunc_ln86_reg_124[5]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [6]),
        .Q(trunc_ln86_reg_124[6]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [7]),
        .Q(trunc_ln86_reg_124[7]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [8]),
        .Q(trunc_ln86_reg_124[8]),
        .R(1'b0));
  FDRE \trunc_ln86_reg_124_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(\size_read_reg_108_reg[31]_0 [9]),
        .Q(trunc_ln86_reg_124[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_store_result_Pipeline_mem_wr
   (ap_enable_reg_pp0_iter2_reg_0,
    push,
    D,
    WEBWE,
    ap_enable_reg_pp0_iter2_reg_1,
    E,
    mOutPtr110_out,
    internal_empty_n_reg,
    \tmp_reg_141_reg[31]_0 ,
    ap_clk,
    ap_rst_n_inv,
    gmem0_WREADY,
    Q,
    out_stream_empty_n,
    grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg,
    ap_loop_init_int_reg,
    \icmp_ln86_reg_132_reg[0]_0 ,
    \mOutPtr_reg[1] ,
    \tmp_reg_141_reg[31]_1 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output push;
  output [1:0]D;
  output [0:0]WEBWE;
  output ap_enable_reg_pp0_iter2_reg_1;
  output [0:0]E;
  output mOutPtr110_out;
  output internal_empty_n_reg;
  output [31:0]\tmp_reg_141_reg[31]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_WREADY;
  input [1:0]Q;
  input out_stream_empty_n;
  input grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg;
  input ap_loop_init_int_reg;
  input [30:0]\icmp_ln86_reg_132_reg[0]_0 ;
  input \mOutPtr_reg[1] ;
  input [31:0]\tmp_reg_141_reg[31]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEBWE;
  wire [30:0]add_ln86_fu_104_p2;
  wire add_ln86_fu_104_p2_carry__0_n_2;
  wire add_ln86_fu_104_p2_carry__0_n_3;
  wire add_ln86_fu_104_p2_carry__0_n_4;
  wire add_ln86_fu_104_p2_carry__0_n_5;
  wire add_ln86_fu_104_p2_carry__0_n_6;
  wire add_ln86_fu_104_p2_carry__0_n_7;
  wire add_ln86_fu_104_p2_carry__0_n_8;
  wire add_ln86_fu_104_p2_carry__0_n_9;
  wire add_ln86_fu_104_p2_carry__1_n_2;
  wire add_ln86_fu_104_p2_carry__1_n_3;
  wire add_ln86_fu_104_p2_carry__1_n_4;
  wire add_ln86_fu_104_p2_carry__1_n_5;
  wire add_ln86_fu_104_p2_carry__1_n_6;
  wire add_ln86_fu_104_p2_carry__1_n_7;
  wire add_ln86_fu_104_p2_carry__1_n_8;
  wire add_ln86_fu_104_p2_carry__1_n_9;
  wire add_ln86_fu_104_p2_carry__2_n_5;
  wire add_ln86_fu_104_p2_carry__2_n_6;
  wire add_ln86_fu_104_p2_carry__2_n_7;
  wire add_ln86_fu_104_p2_carry__2_n_8;
  wire add_ln86_fu_104_p2_carry__2_n_9;
  wire add_ln86_fu_104_p2_carry_n_2;
  wire add_ln86_fu_104_p2_carry_n_3;
  wire add_ln86_fu_104_p2_carry_n_4;
  wire add_ln86_fu_104_p2_carry_n_5;
  wire add_ln86_fu_104_p2_carry_n_6;
  wire add_ln86_fu_104_p2_carry_n_7;
  wire add_ln86_fu_104_p2_carry_n_8;
  wire add_ln86_fu_104_p2_carry_n_9;
  wire \ap_CS_fsm[4]_i_2_n_2 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_2;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n_inv;
  wire [30:0]ap_sig_allocacmp_i_1;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire gmem0_WREADY;
  wire grp_store_result_Pipeline_mem_wr_fu_69_ap_ready;
  wire grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg;
  wire i_fu_56;
  wire \i_fu_56_reg_n_2_[0] ;
  wire \i_fu_56_reg_n_2_[10] ;
  wire \i_fu_56_reg_n_2_[11] ;
  wire \i_fu_56_reg_n_2_[12] ;
  wire \i_fu_56_reg_n_2_[13] ;
  wire \i_fu_56_reg_n_2_[14] ;
  wire \i_fu_56_reg_n_2_[15] ;
  wire \i_fu_56_reg_n_2_[16] ;
  wire \i_fu_56_reg_n_2_[17] ;
  wire \i_fu_56_reg_n_2_[18] ;
  wire \i_fu_56_reg_n_2_[19] ;
  wire \i_fu_56_reg_n_2_[1] ;
  wire \i_fu_56_reg_n_2_[20] ;
  wire \i_fu_56_reg_n_2_[21] ;
  wire \i_fu_56_reg_n_2_[22] ;
  wire \i_fu_56_reg_n_2_[23] ;
  wire \i_fu_56_reg_n_2_[24] ;
  wire \i_fu_56_reg_n_2_[25] ;
  wire \i_fu_56_reg_n_2_[26] ;
  wire \i_fu_56_reg_n_2_[27] ;
  wire \i_fu_56_reg_n_2_[28] ;
  wire \i_fu_56_reg_n_2_[29] ;
  wire \i_fu_56_reg_n_2_[2] ;
  wire \i_fu_56_reg_n_2_[30] ;
  wire \i_fu_56_reg_n_2_[3] ;
  wire \i_fu_56_reg_n_2_[4] ;
  wire \i_fu_56_reg_n_2_[5] ;
  wire \i_fu_56_reg_n_2_[6] ;
  wire \i_fu_56_reg_n_2_[7] ;
  wire \i_fu_56_reg_n_2_[8] ;
  wire \i_fu_56_reg_n_2_[9] ;
  wire icmp_ln86_fu_98_p2;
  wire icmp_ln86_fu_98_p2_carry__0_n_8;
  wire icmp_ln86_fu_98_p2_carry__0_n_9;
  wire icmp_ln86_fu_98_p2_carry_n_2;
  wire icmp_ln86_fu_98_p2_carry_n_3;
  wire icmp_ln86_fu_98_p2_carry_n_4;
  wire icmp_ln86_fu_98_p2_carry_n_5;
  wire icmp_ln86_fu_98_p2_carry_n_6;
  wire icmp_ln86_fu_98_p2_carry_n_7;
  wire icmp_ln86_fu_98_p2_carry_n_8;
  wire icmp_ln86_fu_98_p2_carry_n_9;
  wire [30:0]\icmp_ln86_reg_132_reg[0]_0 ;
  wire \icmp_ln86_reg_132_reg_n_2_[0] ;
  wire internal_empty_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[1] ;
  wire out_stream_empty_n;
  wire push;
  wire tmp_reg_1410;
  wire [31:0]\tmp_reg_141_reg[31]_0 ;
  wire [31:0]\tmp_reg_141_reg[31]_1 ;
  wire [7:5]NLW_add_ln86_fu_104_p2_carry__2_CO_UNCONNECTED;
  wire [7:6]NLW_add_ln86_fu_104_p2_carry__2_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln86_fu_98_p2_carry_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln86_fu_98_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln86_fu_98_p2_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln86_fu_104_p2_carry
       (.CI(ap_sig_allocacmp_i_1[0]),
        .CI_TOP(1'b0),
        .CO({add_ln86_fu_104_p2_carry_n_2,add_ln86_fu_104_p2_carry_n_3,add_ln86_fu_104_p2_carry_n_4,add_ln86_fu_104_p2_carry_n_5,add_ln86_fu_104_p2_carry_n_6,add_ln86_fu_104_p2_carry_n_7,add_ln86_fu_104_p2_carry_n_8,add_ln86_fu_104_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln86_fu_104_p2[8:1]),
        .S(ap_sig_allocacmp_i_1[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln86_fu_104_p2_carry__0
       (.CI(add_ln86_fu_104_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln86_fu_104_p2_carry__0_n_2,add_ln86_fu_104_p2_carry__0_n_3,add_ln86_fu_104_p2_carry__0_n_4,add_ln86_fu_104_p2_carry__0_n_5,add_ln86_fu_104_p2_carry__0_n_6,add_ln86_fu_104_p2_carry__0_n_7,add_ln86_fu_104_p2_carry__0_n_8,add_ln86_fu_104_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln86_fu_104_p2[16:9]),
        .S(ap_sig_allocacmp_i_1[16:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln86_fu_104_p2_carry__1
       (.CI(add_ln86_fu_104_p2_carry__0_n_2),
        .CI_TOP(1'b0),
        .CO({add_ln86_fu_104_p2_carry__1_n_2,add_ln86_fu_104_p2_carry__1_n_3,add_ln86_fu_104_p2_carry__1_n_4,add_ln86_fu_104_p2_carry__1_n_5,add_ln86_fu_104_p2_carry__1_n_6,add_ln86_fu_104_p2_carry__1_n_7,add_ln86_fu_104_p2_carry__1_n_8,add_ln86_fu_104_p2_carry__1_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln86_fu_104_p2[24:17]),
        .S(ap_sig_allocacmp_i_1[24:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln86_fu_104_p2_carry__2
       (.CI(add_ln86_fu_104_p2_carry__1_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln86_fu_104_p2_carry__2_CO_UNCONNECTED[7:5],add_ln86_fu_104_p2_carry__2_n_5,add_ln86_fu_104_p2_carry__2_n_6,add_ln86_fu_104_p2_carry__2_n_7,add_ln86_fu_104_p2_carry__2_n_8,add_ln86_fu_104_p2_carry__2_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln86_fu_104_p2_carry__2_O_UNCONNECTED[7:6],add_ln86_fu_104_p2[30:25]}),
        .S({1'b0,1'b0,ap_sig_allocacmp_i_1[30:25]}));
  LUT6 #(
    .INIT(64'h757575FF75757575)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(gmem0_WREADY),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I4(out_stream_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[4]_i_2_n_2 ));
  LUT6 #(
    .INIT(64'hABAAABAAFF00ABAA)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .I1(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I2(out_stream_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(gmem0_WREADY),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0504550400005500)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n_inv),
        .I1(out_stream_empty_n),
        .I2(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_2),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_store_result_Pipeline_mem_wr_fu_69_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln86_fu_98_p2),
        .D(D),
        .E(i_fu_56),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm[4]_i_2_n_2 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter2_reg_0),
        .ap_done_cache_reg_1(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_3),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg_1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_i_1(ap_sig_allocacmp_i_1),
        .gmem0_WREADY(gmem0_WREADY),
        .grp_store_result_Pipeline_mem_wr_fu_69_ap_ready(grp_store_result_Pipeline_mem_wr_fu_69_ap_ready),
        .grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg(grp_store_result_Pipeline_mem_wr_fu_69_ap_start_reg),
        .\i_fu_56_reg[0] (add_ln86_fu_104_p2[0]),
        .\icmp_ln86_reg_132_reg[0] ({\i_fu_56_reg_n_2_[30] ,\i_fu_56_reg_n_2_[29] ,\i_fu_56_reg_n_2_[28] ,\i_fu_56_reg_n_2_[27] ,\i_fu_56_reg_n_2_[26] ,\i_fu_56_reg_n_2_[25] ,\i_fu_56_reg_n_2_[24] ,\i_fu_56_reg_n_2_[23] ,\i_fu_56_reg_n_2_[22] ,\i_fu_56_reg_n_2_[21] ,\i_fu_56_reg_n_2_[20] ,\i_fu_56_reg_n_2_[19] ,\i_fu_56_reg_n_2_[18] ,\i_fu_56_reg_n_2_[17] ,\i_fu_56_reg_n_2_[16] ,\i_fu_56_reg_n_2_[15] ,\i_fu_56_reg_n_2_[14] ,\i_fu_56_reg_n_2_[13] ,\i_fu_56_reg_n_2_[12] ,\i_fu_56_reg_n_2_[11] ,\i_fu_56_reg_n_2_[10] ,\i_fu_56_reg_n_2_[9] ,\i_fu_56_reg_n_2_[8] ,\i_fu_56_reg_n_2_[7] ,\i_fu_56_reg_n_2_[6] ,\i_fu_56_reg_n_2_[5] ,\i_fu_56_reg_n_2_[4] ,\i_fu_56_reg_n_2_[3] ,\i_fu_56_reg_n_2_[2] ,\i_fu_56_reg_n_2_[1] ,\i_fu_56_reg_n_2_[0] }),
        .\icmp_ln86_reg_132_reg[0]_0 (\icmp_ln86_reg_132_reg[0]_0 ),
        .out_stream_empty_n(out_stream_empty_n),
        .\trunc_ln86_reg_124_reg[30] ({flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  FDRE \i_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[0]),
        .Q(\i_fu_56_reg_n_2_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[10]),
        .Q(\i_fu_56_reg_n_2_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[11]),
        .Q(\i_fu_56_reg_n_2_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[12]),
        .Q(\i_fu_56_reg_n_2_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[13]),
        .Q(\i_fu_56_reg_n_2_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[14]),
        .Q(\i_fu_56_reg_n_2_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[15]),
        .Q(\i_fu_56_reg_n_2_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[16] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[16]),
        .Q(\i_fu_56_reg_n_2_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[17] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[17]),
        .Q(\i_fu_56_reg_n_2_[17] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[18] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[18]),
        .Q(\i_fu_56_reg_n_2_[18] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[19] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[19]),
        .Q(\i_fu_56_reg_n_2_[19] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[1]),
        .Q(\i_fu_56_reg_n_2_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[20] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[20]),
        .Q(\i_fu_56_reg_n_2_[20] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[21] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[21]),
        .Q(\i_fu_56_reg_n_2_[21] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[22] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[22]),
        .Q(\i_fu_56_reg_n_2_[22] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[23] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[23]),
        .Q(\i_fu_56_reg_n_2_[23] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[24] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[24]),
        .Q(\i_fu_56_reg_n_2_[24] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[25] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[25]),
        .Q(\i_fu_56_reg_n_2_[25] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[26] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[26]),
        .Q(\i_fu_56_reg_n_2_[26] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[27] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[27]),
        .Q(\i_fu_56_reg_n_2_[27] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[28] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[28]),
        .Q(\i_fu_56_reg_n_2_[28] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[29] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[29]),
        .Q(\i_fu_56_reg_n_2_[29] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[2]),
        .Q(\i_fu_56_reg_n_2_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[30] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[30]),
        .Q(\i_fu_56_reg_n_2_[30] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[3]),
        .Q(\i_fu_56_reg_n_2_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[4]),
        .Q(\i_fu_56_reg_n_2_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[5]),
        .Q(\i_fu_56_reg_n_2_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[6]),
        .Q(\i_fu_56_reg_n_2_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[7]),
        .Q(\i_fu_56_reg_n_2_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[8]),
        .Q(\i_fu_56_reg_n_2_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  FDRE \i_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_56),
        .D(add_ln86_fu_104_p2[9]),
        .Q(\i_fu_56_reg_n_2_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_2));
  CARRY8 icmp_ln86_fu_98_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({icmp_ln86_fu_98_p2_carry_n_2,icmp_ln86_fu_98_p2_carry_n_3,icmp_ln86_fu_98_p2_carry_n_4,icmp_ln86_fu_98_p2_carry_n_5,icmp_ln86_fu_98_p2_carry_n_6,icmp_ln86_fu_98_p2_carry_n_7,icmp_ln86_fu_98_p2_carry_n_8,icmp_ln86_fu_98_p2_carry_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln86_fu_98_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15}));
  CARRY8 icmp_ln86_fu_98_p2_carry__0
       (.CI(icmp_ln86_fu_98_p2_carry_n_2),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln86_fu_98_p2_carry__0_CO_UNCONNECTED[7:3],icmp_ln86_fu_98_p2,icmp_ln86_fu_98_p2_carry__0_n_8,icmp_ln86_fu_98_p2_carry__0_n_9}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln86_fu_98_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49}));
  LUT5 #(
    .INIT(32'hEFEF00EF)) 
    \icmp_ln86_reg_132[0]_i_1 
       (.I0(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I1(out_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln86_reg_132_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln86_fu_98_p2),
        .Q(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000F7FFFFFF)) 
    internal_full_n_i_2__3
       (.I0(out_stream_empty_n),
        .I1(Q[1]),
        .I2(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_loop_init_int_reg),
        .I5(\mOutPtr_reg[1] ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h5595555555555555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg[1] ),
        .I1(ap_loop_init_int_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I4(Q[1]),
        .I5(out_stream_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[1]_i_4__3 
       (.I0(ap_loop_init_int_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I3(Q[1]),
        .I4(out_stream_empty_n),
        .I5(\mOutPtr_reg[1] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'hE0000000)) 
    mem_reg_i_9__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(gmem0_WREADY),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(flow_control_loop_pipe_sequential_init_U_n_3),
        .O(WEBWE));
  LUT5 #(
    .INIT(32'h45450045)) 
    \tmp_reg_141[31]_i_1 
       (.I0(\icmp_ln86_reg_132_reg_n_2_[0] ),
        .I1(out_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_0),
        .I4(gmem0_WREADY),
        .O(tmp_reg_1410));
  FDRE \tmp_reg_141_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [0]),
        .Q(\tmp_reg_141_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[10] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [10]),
        .Q(\tmp_reg_141_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[11] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [11]),
        .Q(\tmp_reg_141_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[12] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [12]),
        .Q(\tmp_reg_141_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[13] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [13]),
        .Q(\tmp_reg_141_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[14] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [14]),
        .Q(\tmp_reg_141_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[15] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [15]),
        .Q(\tmp_reg_141_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[16] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [16]),
        .Q(\tmp_reg_141_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[17] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [17]),
        .Q(\tmp_reg_141_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[18] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [18]),
        .Q(\tmp_reg_141_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[19] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [19]),
        .Q(\tmp_reg_141_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [1]),
        .Q(\tmp_reg_141_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[20] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [20]),
        .Q(\tmp_reg_141_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[21] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [21]),
        .Q(\tmp_reg_141_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[22] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [22]),
        .Q(\tmp_reg_141_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[23] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [23]),
        .Q(\tmp_reg_141_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[24] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [24]),
        .Q(\tmp_reg_141_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[25] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [25]),
        .Q(\tmp_reg_141_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[26] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [26]),
        .Q(\tmp_reg_141_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[27] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [27]),
        .Q(\tmp_reg_141_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[28] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [28]),
        .Q(\tmp_reg_141_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[29] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [29]),
        .Q(\tmp_reg_141_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [2]),
        .Q(\tmp_reg_141_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[30] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [30]),
        .Q(\tmp_reg_141_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[31] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [31]),
        .Q(\tmp_reg_141_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [3]),
        .Q(\tmp_reg_141_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [4]),
        .Q(\tmp_reg_141_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [5]),
        .Q(\tmp_reg_141_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [6]),
        .Q(\tmp_reg_141_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [7]),
        .Q(\tmp_reg_141_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[8] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [8]),
        .Q(\tmp_reg_141_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \tmp_reg_141_reg[9] 
       (.C(ap_clk),
        .CE(tmp_reg_1410),
        .D(\tmp_reg_141_reg[31]_1 [9]),
        .Q(\tmp_reg_141_reg[31]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT5 #(
    .INIT(32'h80808000)) 
    \waddr[7]_i_1 
       (.I0(flow_control_loop_pipe_sequential_init_U_n_3),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(gmem0_WREADY),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(push));
endmodule

(* CHECK_LICENSE_TYPE = "ulp_krnl_vadd_1_0,krnl_vadd,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "krnl_vadd,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0, CLK_DOMAIN cd_kernel_ref_clk_00, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [63:2]\^m_axi_gmem0_AWADDR ;
  wire [3:0]\^m_axi_gmem0_AWLEN ;
  wire m_axi_gmem0_AWREADY;
  wire m_axi_gmem0_AWVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [31:0]m_axi_gmem0_WDATA;
  wire m_axi_gmem0_WLAST;
  wire m_axi_gmem0_WREADY;
  wire [3:0]m_axi_gmem0_WSTRB;
  wire m_axi_gmem0_WVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63:2] = \^m_axi_gmem0_AWADDR [63:2];
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3:0] = \^m_axi_gmem0_AWLEN [3:0];
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_krnl_vadd inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR({\^m_axi_gmem0_AWADDR ,NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN({NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem0_AWLEN }),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(m_axi_gmem0_AWREADY),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(m_axi_gmem0_AWVALID),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(m_axi_gmem0_WDATA),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(m_axi_gmem0_WLAST),
        .m_axi_gmem0_WREADY(m_axi_gmem0_WREADY),
        .m_axi_gmem0_WSTRB(m_axi_gmem0_WSTRB),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(m_axi_gmem0_WVALID),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
