$date
	Sun Mar 25 14:04:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TEST_BENCH $end
$scope module selector1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # out $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$scope module TEST_BENCH $end
$scope module selector2 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' not_sel $end
$var wire 1 ( out $end
$var wire 1 ) sel $end
$var wire 1 * sel_a $end
$var wire 1 + sel_b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#100
1!
1%
#200
1#
0!
1"
0%
1&
#300
1!
1%
#400
0#
0'
0!
0"
1$
0%
0&
1)
#500
1#
1(
1*
1!
1%
#600
0#
0*
1+
0!
1"
0%
1&
#700
1#
1*
1!
1%
#800
0#
0(
1'
0*
0+
0!
0"
0$
0%
0&
0)
