<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Lab_1_adder_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>adder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 16:09:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9a9df025</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Lab_1_adder_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 16:09:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9a9df025</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>adder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 16:09:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f369c20d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Lab_1_adder_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 16:09:44 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f369c20d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 16:10:24 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:9a9df025</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>A</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>B</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/1233/adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Lab_1_adder_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/1233/adder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Lab_1_adder_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Lab_1_adder_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_1_adder_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_1_adder_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_1_adder_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Lab_1_adder_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>adder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH" spirit:minimum="0" spirit:rangeType="long">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Lab_1_adder_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>adder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f97eee7_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b47820_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45314fd_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c42cd1e_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbb432f_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9ff26c_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39727aac_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@593afa43_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab857c7_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d0068_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b01ddf8_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52358df7_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e5cd191_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f5d1ec_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319a935c_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/resources/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b2260b_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5221a4_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fbb134_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23df8f17_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc144e9_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54612eb3_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425a9d2f_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a134c9_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b264c02_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cbeeb5_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363f9603_ARCHIVE_LOCATION">c:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_1/Lab_1_repo/ip_repo/adder</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9832c541"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7f675211"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="75cd9533"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9ff202e0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
