// Seed: 1665878580
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_6;
  id_7(
      .id_0(~id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_4),
      .id_4(id_1),
      .id_5(1'b0),
      .id_6(id_5),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4
  );
endmodule
