<def f='llvm/llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h' l='192' ll='222'/>
<size>40</size>
<doc f='llvm/llvm/include/llvm/DebugInfo/DWARF/DWARFDebugLine.h' l='189'>/// Represents a series of contiguous machine instructions. Line table for
  /// each compilation unit may consist of multiple sequences, which are not
  /// guaranteed to be in the order of ascending instruction address.</doc>
<fun r='_ZN4llvm14DWARFDebugLine8SequenceC1Ev'/>
<mbr r='llvm::DWARFDebugLine::Sequence::LowPC' o='0' t='uint64_t'/>
<mbr r='llvm::DWARFDebugLine::Sequence::HighPC' o='64' t='uint64_t'/>
<mbr r='llvm::DWARFDebugLine::Sequence::SectionIndex' o='128' t='uint64_t'/>
<mbr r='llvm::DWARFDebugLine::Sequence::FirstRowIndex' o='192' t='unsigned int'/>
<mbr r='llvm::DWARFDebugLine::Sequence::LastRowIndex' o='224' t='unsigned int'/>
<mbr r='llvm::DWARFDebugLine::Sequence::Empty' o='256' t='bool'/>
<fun r='_ZN4llvm14DWARFDebugLine8Sequence5resetEv'/>
<fun r='_ZN4llvm14DWARFDebugLine8Sequence13orderByHighPCERKS1_S3_'/>
<fun r='_ZNK4llvm14DWARFDebugLine8Sequence7isValidEv'/>
<fun r='_ZNK4llvm14DWARFDebugLine8Sequence10containsPCENS_6object16SectionedAddressE'/>
