{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742913844236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742913844236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 22:44:04 2025 " "Processing started: Tue Mar 25 22:44:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742913844236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742913844236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map arch -c arch --generate_functional_sim_netlist " "Command: quartus_map arch -c arch --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742913844236 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742913844377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.bdf" "" { Schematic "E:/Project/FPGA/design/hadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.bdf" "" { Schematic "E:/Project/FPGA/design/fadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/Project/FPGA/design/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "E:/Project/FPGA/design/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.bdf" "" { Schematic "E:/Project/FPGA/design/dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel2g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel2g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2g " "Found entity 1: sel2g" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel4g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4g " "Found entity 1: sel4g" {  } { { "sel4g.bdf" "" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.bdf" "" { Schematic "E:/Project/FPGA/design/dec3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "E:/Project/FPGA/design/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd8 " "Found entity 1: hadd8" {  } { { "hadd8.bdf" "" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_181.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8_181.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_181 " "Found entity 1: ALU8_181" {  } { { "ALU8_181.bdf" "" { Schematic "E:/Project/FPGA/design/ALU8_181.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh1c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sh1c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sh1c " "Found entity 1: sh1c" {  } { { "sh1c.bdf" "" { Schematic "E:/Project/FPGA/design/sh1c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.bdf" "" { Schematic "E:/Project/FPGA/design/add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "E:/Project/FPGA/design/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucomb " "Found entity 1: alucomb" {  } { { "alucomb.bdf" "" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regg " "Found entity 1: regg" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alusys " "Found entity 1: alusys" {  } { { "alusys.bdf" "" { Schematic "E:/Project/FPGA/design/alusys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ROM " "Found entity 1: alu_ROM" {  } { { "alu_ROM.bdf" "" { Schematic "E:/Project/FPGA/design/alu_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dq.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_dq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dq " "Found entity 1: ram_dq" {  } { { "ram_dq.bdf" "" { Schematic "E:/Project/FPGA/design/ram_dq.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub " "Found entity 1: ramsub" {  } { { "ramsub.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram_rw_dq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram_rw_dq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_rw_dq-behavior " "Found design unit 1: ram_rw_dq-behavior" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_rw_dq " "Found entity 1: ram_rw_dq" {  } { { "vhdl/ram_rw_dq.vhd" "" { Text "E:/Project/FPGA/design/vhdl/ram_rw_dq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_simp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_simp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_simp " "Found entity 1: ks_simp" {  } { { "ks_simp.bdf" "" { Schematic "E:/Project/FPGA/design/ks_simp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks " "Found entity 1: ks" {  } { { "ks.bdf" "" { Schematic "E:/Project/FPGA/design/ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ks_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ks_test " "Found entity 1: ks_test" {  } { { "ks_test.bdf" "" { Schematic "E:/Project/FPGA/design/ks_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramsub_ks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ramsub_ks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_ks " "Found entity 1: ramsub_ks" {  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vwf/ramsub_debug.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vwf/ramsub_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ramsub_debug " "Found entity 1: ramsub_debug" {  } { { "VWF/ramsub_debug.bdf" "" { Schematic "E:/Project/FPGA/design/VWF/ramsub_debug.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sandp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sandp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sandp-SYN " "Found design unit 1: sandp-SYN" {  } { { "sandp.vhd" "" { Text "E:/Project/FPGA/design/sandp.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844722 ""} { "Info" "ISGN_ENTITY_NAME" "1 sandp " "Found entity 1: sandp" {  } { { "sandp.vhd" "" { Text "E:/Project/FPGA/design/sandp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844722 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ramsub_ks " "Elaborating entity \"ramsub_ks\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742913844736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regg regg:inst2 " "Elaborating entity \"regg\" for hierarchy \"regg:inst2\"" {  } { { "ramsub_ks.bdf" "inst2" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 584 536 696 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regg:inst2\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "inst" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regg:inst2\|LPM_FF:inst " "Elaborated megafunction instantiation \"regg:inst2\|LPM_FF:inst\"" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913844752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regg:inst2\|LPM_FF:inst " "Instantiated megafunction \"regg:inst2\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844753 ""}  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913844753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ks ks:inst11 " "Elaborating entity \"ks\" for hierarchy \"ks:inst11\"" {  } { { "ramsub_ks.bdf" "inst11" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 720 112 240 848 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:inst1 " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:inst1\"" {  } { { "ramsub_ks.bdf" "inst1" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:inst1 " "Instantiated megafunction \"LPM_ROM:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE MIF/ramsub_ks_rom.mif " "Parameter \"LPM_FILE\" = \"MIF/ramsub_ks_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844766 ""}  } { { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913844766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:inst1\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "lpm_rom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block LPM_ROM:inst1 " "Elaborated megafunction instantiation \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:inst1\"" {  } { { "altrom.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "ramsub_ks.bdf" "" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 776 624 736 872 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t611 " "Found entity 1: altsyncram_t611" {  } { { "db/altsyncram_t611.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_t611.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t611 LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated " "Elaborating entity \"altsyncram_t611\" for hierarchy \"LPM_ROM:inst1\|altrom:srom\|altsyncram:rom_block\|altsyncram_t611:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844851 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "ramsub_ks_rom.mif " "Width of data items in \"ramsub_ks_rom.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "E:/Project/FPGA/design/MIF/ramsub_ks_rom.mif" "" { Text "E:/Project/FPGA/design/MIF/ramsub_ks_rom.mif" 23 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1742913844853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst\"" {  } { { "ramsub_ks.bdf" "inst" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 768 416 544 896 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd8 cnt8:inst\|hadd8:inst2 " "Elaborating entity \"hadd8\" for hierarchy \"cnt8:inst\|hadd8:inst2\"" {  } { { "cnt8.bdf" "inst2" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 264 592 720 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd cnt8:inst\|hadd8:inst2\|hadd:inst7 " "Elaborating entity \"hadd\" for hierarchy \"cnt8:inst\|hadd8:inst2\|hadd:inst7\"" {  } { { "hadd8.bdf" "inst7" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { { 368 688 784 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cnt8:inst\|reg:inst1 " "Elaborating entity \"reg\" for hierarchy \"cnt8:inst\|reg:inst1\"" {  } { { "cnt8.bdf" "inst1" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 752 912 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "inst" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Elaborated megafunction instantiation \"cnt8:inst\|reg:inst1\|LPM_FF:inst\"" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913844872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt8:inst\|reg:inst1\|LPM_FF:inst " "Instantiated megafunction \"cnt8:inst\|reg:inst1\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844872 ""}  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { { 224 520 696 368 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913844872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g cnt8:inst\|sel2g:inst " "Elaborating entity \"sel2g\" for hierarchy \"cnt8:inst\|sel2g:inst\"" {  } { { "cnt8.bdf" "inst" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { { 104 488 648 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_rw_dq ram_rw_dq:inst6 " "Elaborating entity \"ram_rw_dq\" for hierarchy \"ram_rw_dq:inst6\"" {  } { { "ramsub_ks.bdf" "inst6" { Schematic "E:/Project/FPGA/design/ramsub_ks.bdf" { { 400 1384 1584 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844875 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_rw_dq:inst6\|content_rtl_0 " "Inferred dual-clock RAM node \"ram_rw_dq:inst6\|content_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1742913844914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Elaborated megafunction instantiation \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_rw_dq:inst6\|altsyncram:content_rtl_0 " "Instantiated megafunction \"ram_rw_dq:inst6\|altsyncram:content_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE MIF/ramsub.mif " "Parameter \"INIT_FILE\" = \"MIF/ramsub.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742913844932 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742913844932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13g1 " "Found entity 1: altsyncram_13g1" {  } { { "db/altsyncram_13g1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_13g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913844967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913844967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mj1 " "Found entity 1: altsyncram_3mj1" {  } { { "db/altsyncram_3mj1.tdf" "" { Text "E:/Project/FPGA/design/db/altsyncram_3mj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742913845007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742913845007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742913845059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 22:44:05 2025 " "Processing ended: Tue Mar 25 22:44:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742913845059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742913845059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742913845059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742913845059 ""}
