# UART
Verilog Implementation of UART

designed with three blocks :
they are:
1.Baud Rate Generator
2.Transmitter 
3.Receiver

testbench is developed for single UART where tx serial line is connected with rx line of the same UART using loopback method.
