
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000ad80  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ce00  8000ce00  0000d200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006bc  8000d000  8000d000  0000d400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  8000d6bc  8000d6bc  0000dabc  2**0
                  ALLOC
  6 .data         00000508  00000004  8000d6c0  0000dc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .balign       00000004  0000050c  8000dbc8  0000e10c  2**0
                  ALLOC
  8 .bss          00000278  00000510  8000dbc8  0000e110  2**2
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001638  00000000  00000000  0000e140  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002f6a  00000000  00000000  0000f778  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00037a05  00000000  00000000  000126e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00006d42  00000000  00000000  0004a0e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00016d40  00000000  00000000  00050e29  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004034  00000000  00000000  00067b6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008ef5  00000000  00000000  0006bba0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000c28d  00000000  00000000  00074a95  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0154c414  00000000  00000000  00080d22  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 20 .debug_ranges 00001680  00000000  00000000  015cd138  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ae f0 	sub	pc,pc,-20752

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	62 58       	ld.w	r8,r1[0x14]

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	62 58       	ld.w	r8,r1[0x14]

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	62 58       	ld.w	r8,r1[0x14]

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 2d       	sub	sp,8
800025b8:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
800025bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025c0:	48 f9       	lddpc	r9,800025fc <sleepmgr_lock_mode+0x4c>
800025c2:	f2 08 07 09 	ld.ub	r9,r9[r8]
800025c6:	3f f8       	mov	r8,-1
800025c8:	f0 09 18 00 	cp.b	r9,r8
800025cc:	c0 21       	brne	800025d0 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
800025ce:	c0 08       	rjmp	800025ce <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
800025d0:	f0 1f 00 0c 	mcall	80002600 <sleepmgr_lock_mode+0x50>
800025d4:	18 98       	mov	r8,r12
800025d6:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
800025da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025de:	48 89       	lddpc	r9,800025fc <sleepmgr_lock_mode+0x4c>
800025e0:	f2 08 07 09 	ld.ub	r9,r9[r8]
800025e4:	2f f9       	sub	r9,-1
800025e6:	5c 59       	castu.b	r9
800025e8:	48 5a       	lddpc	r10,800025fc <sleepmgr_lock_mode+0x4c>
800025ea:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
800025ee:	ee fc ff fc 	ld.w	r12,r7[-4]
800025f2:	f0 1f 00 05 	mcall	80002604 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
800025f6:	2f ed       	sub	sp,-8
800025f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800025fc:	00 00       	add	r0,r0
800025fe:	07 78       	ld.ub	r8,--r3
80002600:	80 00       	ld.sh	r0,r0[0x0]
80002602:	23 20       	sub	r0,50
80002604:	80 00       	ld.sh	r0,r0[0x0]
80002606:	23 60       	sub	r0,54

80002608 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002610:	fe 7c 18 00 	mov	r12,-59392
80002614:	f0 1f 00 0d 	mcall	80002648 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002618:	30 09       	mov	r9,0
8000261a:	30 6a       	mov	r10,6
8000261c:	30 0b       	mov	r11,0
8000261e:	fe 7c 18 00 	mov	r12,-59392
80002622:	f0 1f 00 0b 	mcall	8000264c <ast_init+0x44>
80002626:	18 98       	mov	r8,r12
80002628:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
8000262c:	fe 7c 18 00 	mov	r12,-59392
80002630:	f0 1f 00 08 	mcall	80002650 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
80002634:	30 4c       	mov	r12,4
80002636:	f0 1f 00 08 	mcall	80002654 <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
8000263a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
8000263e:	10 9c       	mov	r12,r8
80002640:	2f fd       	sub	sp,-4
80002642:	e3 cd 80 80 	ldm	sp++,r7,pc
80002646:	00 00       	add	r0,r0
80002648:	80 00       	ld.sh	r0,r0[0x0]
8000264a:	23 e8       	sub	r8,62
8000264c:	80 00       	ld.sh	r0,r0[0x0]
8000264e:	20 8c       	sub	r12,8
80002650:	80 00       	ld.sh	r0,r0[0x0]
80002652:	20 48       	sub	r8,4
80002654:	80 00       	ld.sh	r0,r0[0x0]
80002656:	25 b0       	sub	r0,91

80002658 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
80002658:	eb cd 40 8c 	pushm	r2-r3,r7,lr
8000265c:	1a 97       	mov	r7,sp
8000265e:	20 2d       	sub	sp,8
80002660:	18 9a       	mov	r10,r12
80002662:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
80002666:	e0 7a c1 38 	mov	r10,115000
8000266a:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
8000266e:	ef 3a ff f8 	ld.ub	r10,r7[-8]
80002672:	2f fa       	sub	r10,-1
80002674:	30 1b       	mov	r11,1
80002676:	f6 0a 09 4a 	lsl	r10,r11,r10
8000267a:	14 98       	mov	r8,r10
8000267c:	bf 5a       	asr	r10,0x1f
8000267e:	14 99       	mov	r9,r10
80002680:	e0 6a 03 e8 	mov	r10,1000
80002684:	f2 0a 02 4c 	mul	r12,r9,r10
80002688:	f0 0a 10 00 	mul	r10,r8,0
8000268c:	14 0c       	add	r12,r10
8000268e:	e0 6a 03 e8 	mov	r10,1000
80002692:	f0 0a 06 4a 	mulu.d	r10,r8,r10
80002696:	16 0c       	add	r12,r11
80002698:	18 9b       	mov	r11,r12
8000269a:	ee f2 ff fc 	ld.w	r2,r7[-4]
8000269e:	30 03       	mov	r3,0
800026a0:	04 98       	mov	r8,r2
800026a2:	06 99       	mov	r9,r3
800026a4:	f0 1f 00 04 	mcall	800026b4 <ast_get_per_time_ms+0x5c>
800026a8:	14 98       	mov	r8,r10
800026aa:	16 99       	mov	r9,r11
};
800026ac:	10 9c       	mov	r12,r8
800026ae:	2f ed       	sub	sp,-8
800026b0:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
800026b4:	80 00       	ld.sh	r0,r0[0x0]
800026b6:	74 b0       	ld.w	r0,r10[0x2c]

800026b8 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
800026b8:	eb cd 40 80 	pushm	r7,lr
800026bc:	1a 97       	mov	r7,sp
	ast_per0_pir_func;
800026be:	f0 1f 00 06 	mcall	800026d4 <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
800026c2:	e0 7b 00 00 	mov	r11,65536
800026c6:	fe 7c 18 00 	mov	r12,-59392
800026ca:	f0 1f 00 04 	mcall	800026d8 <ast_per0_interrupt_handler+0x20>
};
800026ce:	e3 cd 40 80 	ldm	sp++,r7,lr
800026d2:	d6 03       	rete
800026d4:	80 00       	ld.sh	r0,r0[0x0]
800026d6:	45 b0       	lddsp	r0,sp[0x16c]
800026d8:	80 00       	ld.sh	r0,r0[0x0]
800026da:	22 54       	sub	r4,37

800026dc <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
800026dc:	eb cd 40 80 	pushm	r7,lr
800026e0:	1a 97       	mov	r7,sp
	ast_per1_pir_func;
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
800026e2:	e2 6b 00 00 	mov	r11,131072
800026e6:	fe 7c 18 00 	mov	r12,-59392
800026ea:	f0 1f 00 03 	mcall	800026f4 <ast_per1_interrupt_handler+0x18>
};
800026ee:	e3 cd 40 80 	ldm	sp++,r7,lr
800026f2:	d6 03       	rete
800026f4:	80 00       	ld.sh	r0,r0[0x0]
800026f6:	22 54       	sub	r4,37

800026f8 <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
800026f8:	eb cd 40 80 	pushm	r7,lr
800026fc:	1a 97       	mov	r7,sp
800026fe:	20 5d       	sub	sp,20
80002700:	ef 4c ff f4 	st.w	r7[-12],r12
80002704:	16 99       	mov	r9,r11
80002706:	14 98       	mov	r8,r10
80002708:	ef 69 ff f0 	st.b	r7[-16],r9
8000270c:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002710:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002714:	30 08       	mov	r8,0
80002716:	f0 09 18 00 	cp.b	r9,r8
8000271a:	c1 a1       	brne	8000274e <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
8000271c:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002720:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002724:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80002728:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000272c:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002730:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002734:	ee fb ff fc 	ld.w	r11,r7[-4]
80002738:	fe 7c 18 00 	mov	r12,-59392
8000273c:	f0 1f 00 16 	mcall	80002794 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
80002740:	30 1a       	mov	r10,1
80002742:	e0 6b 02 82 	mov	r11,642
80002746:	49 5c       	lddpc	r12,80002798 <ast_set_periodic_interrupt+0xa0>
80002748:	f0 1f 00 15 	mcall	8000279c <ast_set_periodic_interrupt+0xa4>
8000274c:	c1 98       	rjmp	8000277e <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
8000274e:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002752:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002756:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000275a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000275e:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002762:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
80002766:	ee fb ff f8 	ld.w	r11,r7[-8]
8000276a:	fe 7c 18 00 	mov	r12,-59392
8000276e:	f0 1f 00 0d 	mcall	800027a0 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
80002772:	30 1a       	mov	r10,1
80002774:	e0 6b 02 82 	mov	r11,642
80002778:	48 bc       	lddpc	r12,800027a4 <ast_set_periodic_interrupt+0xac>
8000277a:	f0 1f 00 09 	mcall	8000279c <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
8000277e:	ef 38 ff ec 	ld.ub	r8,r7[-20]
80002782:	10 9b       	mov	r11,r8
80002784:	fe 7c 18 00 	mov	r12,-59392
80002788:	f0 1f 00 08 	mcall	800027a8 <ast_set_periodic_interrupt+0xb0>
};
8000278c:	2f bd       	sub	sp,-20
8000278e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002792:	00 00       	add	r0,r0
80002794:	80 00       	ld.sh	r0,r0[0x0]
80002796:	21 d4       	sub	r4,29
80002798:	80 00       	ld.sh	r0,r0[0x0]
8000279a:	26 b8       	sub	r8,107
8000279c:	80 00       	ld.sh	r0,r0[0x0]
8000279e:	70 3c       	ld.w	r12,r8[0xc]
800027a0:	80 00       	ld.sh	r0,r0[0x0]
800027a2:	22 14       	sub	r4,33
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	26 dc       	sub	r12,109
800027a8:	80 00       	ld.sh	r0,r0[0x0]
800027aa:	22 dc       	sub	r12,45

800027ac <flashcdw_set_wait_state>:
	return (AVR32_FLASHCDW.fcr & AVR32_FLASHCDW_FCR_FWS_MASK) >> AVR32_FLASHCDW_FCR_FWS_OFFSET;
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
800027ac:	eb cd 40 80 	pushm	r7,lr
800027b0:	1a 97       	mov	r7,sp
800027b2:	20 2d       	sub	sp,8
800027b4:	ef 4c ff f8 	st.w	r7[-8],r12
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
800027b8:	fe 68 14 00 	mov	r8,-125952
800027bc:	70 08       	ld.w	r8,r8[0x0]
800027be:	30 09       	mov	r9,0
800027c0:	ef 49 ff fc 	st.w	r7[-4],r9
800027c4:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
800027c8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027cc:	5c 58       	castu.b	r8
800027ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800027d2:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027d6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800027da:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800027de:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
800027e2:	fe 68 14 00 	mov	r8,-125952
800027e6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800027ea:	91 09       	st.w	r8[0x0],r9
}
800027ec:	2f ed       	sub	sp,-8
800027ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f2:	d7 03       	nop

800027f4 <flashcdw_set_flash_waitstate_and_readmode>:


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
800027f4:	eb cd 40 80 	pushm	r7,lr
800027f8:	1a 97       	mov	r7,sp
800027fa:	20 1d       	sub	sp,4
800027fc:	ef 4c ff fc 	st.w	r7[-4],r12
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
80002800:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002804:	e0 69 e1 c0 	mov	r9,57792
80002808:	ea 19 00 e4 	orh	r9,0xe4
8000280c:	12 38       	cp.w	r8,r9
8000280e:	e0 88 00 1b 	brls	80002844 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002812:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002816:	e0 69 c3 80 	mov	r9,50048
8000281a:	ea 19 01 c9 	orh	r9,0x1c9
8000281e:	12 38       	cp.w	r8,r9
80002820:	e0 8b 00 0a 	brhi	80002834 <flashcdw_set_flash_waitstate_and_readmode+0x40>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002824:	30 1c       	mov	r12,1
80002826:	f0 1f 00 0d 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000282a:	3f fb       	mov	r11,-1
8000282c:	31 1c       	mov	r12,17
8000282e:	f0 1f 00 0c 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002832:	c1 08       	rjmp	80002852 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002834:	30 1c       	mov	r12,1
80002836:	f0 1f 00 09 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
8000283a:	3f fb       	mov	r11,-1
8000283c:	31 0c       	mov	r12,16
8000283e:	f0 1f 00 08 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002842:	c0 88       	rjmp	80002852 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
80002844:	30 0c       	mov	r12,0
80002846:	f0 1f 00 05 	mcall	80002858 <flashcdw_set_flash_waitstate_and_readmode+0x64>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000284a:	3f fb       	mov	r11,-1
8000284c:	31 1c       	mov	r12,17
8000284e:	f0 1f 00 04 	mcall	8000285c <flashcdw_set_flash_waitstate_and_readmode+0x68>
	}
}
80002852:	2f fd       	sub	sp,-4
80002854:	e3 cd 80 80 	ldm	sp++,r7,pc
80002858:	80 00       	ld.sh	r0,r0[0x0]
8000285a:	27 ac       	sub	r12,122
8000285c:	80 00       	ld.sh	r0,r0[0x0]
8000285e:	28 ac       	sub	r12,-118

80002860 <flashcdw_is_ready>:
 */
//! @{


bool flashcdw_is_ready(void)
{
80002860:	eb cd 40 80 	pushm	r7,lr
80002864:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
80002866:	fe 68 14 00 	mov	r8,-125952
8000286a:	70 28       	ld.w	r8,r8[0x8]
8000286c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002870:	5c 58       	castu.b	r8
}
80002872:	10 9c       	mov	r12,r8
80002874:	e3 cd 80 80 	ldm	sp++,r7,pc

80002878 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
80002878:	eb cd 40 80 	pushm	r7,lr
8000287c:	1a 97       	mov	r7,sp
	while (!flashcdw_is_ready());
8000287e:	f0 1f 00 05 	mcall	80002890 <flashcdw_default_wait_until_ready+0x18>
80002882:	18 98       	mov	r8,r12
80002884:	ec 18 00 01 	eorl	r8,0x1
80002888:	5c 58       	castu.b	r8
8000288a:	cf a1       	brne	8000287e <flashcdw_default_wait_until_ready+0x6>
}
8000288c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002890:	80 00       	ld.sh	r0,r0[0x0]
80002892:	28 60       	sub	r0,-122

80002894 <flashcdw_get_error_status>:
 *          Flash Status Register (FSR). This function is therefore not part of
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
80002894:	eb cd 40 80 	pushm	r7,lr
80002898:	1a 97       	mov	r7,sp
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
8000289a:	fe 68 14 00 	mov	r8,-125952
8000289e:	70 28       	ld.w	r8,r8[0x8]
800028a0:	e2 18 00 0c 	andl	r8,0xc,COH
			AVR32_FLASHCDW_FSR_PROGE_MASK);
}
800028a4:	10 9c       	mov	r12,r8
800028a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800028aa:	d7 03       	nop

800028ac <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
800028ac:	eb cd 40 80 	pushm	r7,lr
800028b0:	1a 97       	mov	r7,sp
800028b2:	20 3d       	sub	sp,12
800028b4:	ef 4c ff f8 	st.w	r7[-8],r12
800028b8:	ef 4b ff f4 	st.w	r7[-12],r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
800028bc:	49 b8       	lddpc	r8,80002928 <flashcdw_issue_command+0x7c>
800028be:	70 08       	ld.w	r8,r8[0x0]
800028c0:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
800028c2:	fe 68 14 00 	mov	r8,-125952
800028c6:	70 18       	ld.w	r8,r8[0x4]
800028c8:	ef 48 ff fc 	st.w	r7[-4],r8
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
800028cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800028d0:	5c 58       	castu.b	r8
800028d2:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
800028d6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800028da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800028de:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
800028e2:	ef 48 ff fc 	st.w	r7[-4],r8
	if (page_number >= 0) {
800028e6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028ea:	58 08       	cp.w	r8,0
800028ec:	c0 b5       	brlt	80002902 <flashcdw_issue_command+0x56>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
800028ee:	ee f8 ff f4 	ld.w	r8,r7[-12]
800028f2:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800028f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800028fa:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
800028fe:	ef 48 ff fc 	st.w	r7[-4],r8
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002902:	3a 58       	mov	r8,-91
80002904:	ef 68 ff fc 	st.b	r7[-4],r8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002908:	fe 68 14 00 	mov	r8,-125952
8000290c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002910:	91 19       	st.w	r8[0x4],r9
	flashcdw_error_status = flashcdw_get_error_status();
80002912:	f0 1f 00 07 	mcall	8000292c <flashcdw_issue_command+0x80>
80002916:	18 99       	mov	r9,r12
80002918:	48 68       	lddpc	r8,80002930 <flashcdw_issue_command+0x84>
8000291a:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
8000291c:	48 38       	lddpc	r8,80002928 <flashcdw_issue_command+0x7c>
8000291e:	70 08       	ld.w	r8,r8[0x0]
80002920:	5d 18       	icall	r8
}
80002922:	2f dd       	sub	sp,-12
80002924:	e3 cd 80 80 	ldm	sp++,r7,pc
80002928:	00 00       	add	r0,r0
8000292a:	00 04       	add	r4,r0
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	28 94       	sub	r4,-119
80002930:	00 00       	add	r0,r0
80002932:	05 10       	ld.sh	r0,r2++

80002934 <flashcdw_clear_page_buffer>:
 */
//! @{


void flashcdw_clear_page_buffer(void)
{
80002934:	eb cd 40 80 	pushm	r7,lr
80002938:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_CPB, -1);
8000293a:	3f fb       	mov	r11,-1
8000293c:	30 3c       	mov	r12,3
8000293e:	f0 1f 00 03 	mcall	80002948 <flashcdw_clear_page_buffer+0x14>
}
80002942:	e3 cd 80 80 	ldm	sp++,r7,pc
80002946:	00 00       	add	r0,r0
80002948:	80 00       	ld.sh	r0,r0[0x0]
8000294a:	28 ac       	sub	r12,-118

8000294c <flashcdw_is_page_erased>:


bool flashcdw_is_page_erased(void)
{
8000294c:	eb cd 40 80 	pushm	r7,lr
80002950:	1a 97       	mov	r7,sp
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_QPRR_MASK) != 0);
80002952:	fe 68 14 00 	mov	r8,-125952
80002956:	70 28       	ld.w	r8,r8[0x8]
80002958:	e2 18 00 20 	andl	r8,0x20,COH
8000295c:	5f 18       	srne	r8
8000295e:	5c 58       	castu.b	r8
}
80002960:	10 9c       	mov	r12,r8
80002962:	e3 cd 80 80 	ldm	sp++,r7,pc
80002966:	d7 03       	nop

80002968 <flashcdw_quick_page_read>:


bool flashcdw_quick_page_read(int page_number)
{
80002968:	eb cd 40 80 	pushm	r7,lr
8000296c:	1a 97       	mov	r7,sp
8000296e:	20 1d       	sub	sp,4
80002970:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPR, page_number);
80002974:	ee fb ff fc 	ld.w	r11,r7[-4]
80002978:	30 cc       	mov	r12,12
8000297a:	f0 1f 00 05 	mcall	8000298c <flashcdw_quick_page_read+0x24>
	return flashcdw_is_page_erased();
8000297e:	f0 1f 00 05 	mcall	80002990 <flashcdw_quick_page_read+0x28>
80002982:	18 98       	mov	r8,r12
}
80002984:	10 9c       	mov	r12,r8
80002986:	2f fd       	sub	sp,-4
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	80 00       	ld.sh	r0,r0[0x0]
8000298e:	28 ac       	sub	r12,-118
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	29 4c       	sub	r12,-108

80002994 <flashcdw_erase_page>:


bool flashcdw_erase_page(int page_number, bool check)
{
80002994:	eb cd 40 80 	pushm	r7,lr
80002998:	1a 97       	mov	r7,sp
8000299a:	20 4d       	sub	sp,16
8000299c:	ef 4c ff f4 	st.w	r7[-12],r12
800029a0:	16 98       	mov	r8,r11
800029a2:	ef 68 ff f0 	st.b	r7[-16],r8
	bool page_erased = true;
800029a6:	30 18       	mov	r8,1
800029a8:	ef 68 ff fb 	st.b	r7[-5],r8

	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EP, page_number);
800029ac:	ee fb ff f4 	ld.w	r11,r7[-12]
800029b0:	30 2c       	mov	r12,2
800029b2:	f0 1f 00 10 	mcall	800029f0 <flashcdw_erase_page+0x5c>

	if (check) {
800029b6:	ef 39 ff f0 	ld.ub	r9,r7[-16]
800029ba:	30 08       	mov	r8,0
800029bc:	f0 09 18 00 	cp.b	r9,r8
800029c0:	c1 20       	breq	800029e4 <flashcdw_erase_page+0x50>
		unsigned int error_status = flashcdw_error_status;
800029c2:	48 d8       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029c4:	70 08       	ld.w	r8,r8[0x0]
800029c6:	ef 48 ff fc 	st.w	r7[-4],r8
		page_erased = flashcdw_quick_page_read(-1);
800029ca:	3f fc       	mov	r12,-1
800029cc:	f0 1f 00 0b 	mcall	800029f8 <flashcdw_erase_page+0x64>
800029d0:	18 98       	mov	r8,r12
800029d2:	ef 68 ff fb 	st.b	r7[-5],r8
		flashcdw_error_status |= error_status;
800029d6:	48 88       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029d8:	70 09       	ld.w	r9,r8[0x0]
800029da:	ee f8 ff fc 	ld.w	r8,r7[-4]
800029de:	10 49       	or	r9,r8
800029e0:	48 58       	lddpc	r8,800029f4 <flashcdw_erase_page+0x60>
800029e2:	91 09       	st.w	r8[0x0],r9
	}
	return page_erased;
800029e4:	ef 38 ff fb 	ld.ub	r8,r7[-5]
}
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f cd       	sub	sp,-16
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	28 ac       	sub	r12,-118
800029f4:	00 00       	add	r0,r0
800029f6:	05 10       	ld.sh	r0,r2++
800029f8:	80 00       	ld.sh	r0,r0[0x0]
800029fa:	29 68       	sub	r8,-106

800029fc <flashcdw_write_page>:
	return all_pages_erased;
}


void flashcdw_write_page(int page_number)
{
800029fc:	eb cd 40 80 	pushm	r7,lr
80002a00:	1a 97       	mov	r7,sp
80002a02:	20 1d       	sub	sp,4
80002a04:	ef 4c ff fc 	st.w	r7[-4],r12
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WP, page_number);
80002a08:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a0c:	30 1c       	mov	r12,1
80002a0e:	f0 1f 00 03 	mcall	80002a18 <flashcdw_write_page+0x1c>
}
80002a12:	2f fd       	sub	sp,-4
80002a14:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	28 ac       	sub	r12,-118

80002a1c <flashcdw_quick_user_page_read>:


bool flashcdw_quick_user_page_read(void)
{
80002a1c:	eb cd 40 80 	pushm	r7,lr
80002a20:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_QPRUP, -1);
80002a22:	3f fb       	mov	r11,-1
80002a24:	30 fc       	mov	r12,15
80002a26:	f0 1f 00 05 	mcall	80002a38 <flashcdw_quick_user_page_read+0x1c>
	return flashcdw_is_page_erased();
80002a2a:	f0 1f 00 05 	mcall	80002a3c <flashcdw_quick_user_page_read+0x20>
80002a2e:	18 98       	mov	r8,r12
}
80002a30:	10 9c       	mov	r12,r8
80002a32:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a36:	00 00       	add	r0,r0
80002a38:	80 00       	ld.sh	r0,r0[0x0]
80002a3a:	28 ac       	sub	r12,-118
80002a3c:	80 00       	ld.sh	r0,r0[0x0]
80002a3e:	29 4c       	sub	r12,-108

80002a40 <flashcdw_erase_user_page>:


bool flashcdw_erase_user_page(bool check)
{
80002a40:	eb cd 40 80 	pushm	r7,lr
80002a44:	1a 97       	mov	r7,sp
80002a46:	20 1d       	sub	sp,4
80002a48:	18 98       	mov	r8,r12
80002a4a:	ef 68 ff fc 	st.b	r7[-4],r8
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_EUP, -1);
80002a4e:	3f fb       	mov	r11,-1
80002a50:	30 ec       	mov	r12,14
80002a52:	f0 1f 00 09 	mcall	80002a74 <flashcdw_erase_user_page+0x34>
	return (check) ? flashcdw_quick_user_page_read() : true;
80002a56:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002a5a:	30 08       	mov	r8,0
80002a5c:	f0 09 18 00 	cp.b	r9,r8
80002a60:	c0 50       	breq	80002a6a <flashcdw_erase_user_page+0x2a>
80002a62:	f0 1f 00 06 	mcall	80002a78 <flashcdw_erase_user_page+0x38>
80002a66:	18 98       	mov	r8,r12
80002a68:	c0 28       	rjmp	80002a6c <flashcdw_erase_user_page+0x2c>
80002a6a:	30 18       	mov	r8,1
}
80002a6c:	10 9c       	mov	r12,r8
80002a6e:	2f fd       	sub	sp,-4
80002a70:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a74:	80 00       	ld.sh	r0,r0[0x0]
80002a76:	28 ac       	sub	r12,-118
80002a78:	80 00       	ld.sh	r0,r0[0x0]
80002a7a:	2a 1c       	sub	r12,-95

80002a7c <flashcdw_write_user_page>:


void flashcdw_write_user_page(void)
{
80002a7c:	eb cd 40 80 	pushm	r7,lr
80002a80:	1a 97       	mov	r7,sp
	flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_WUP, -1);
80002a82:	3f fb       	mov	r11,-1
80002a84:	30 dc       	mov	r12,13
80002a86:	f0 1f 00 03 	mcall	80002a90 <flashcdw_write_user_page+0x14>
}
80002a8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a8e:	00 00       	add	r0,r0
80002a90:	80 00       	ld.sh	r0,r0[0x0]
80002a92:	28 ac       	sub	r12,-118

80002a94 <flashcdw_memcpy>:
	return dst;
}


volatile void *flashcdw_memcpy(volatile void *dst, const void *src, size_t nbytes, bool erase)
{
80002a94:	eb cd 40 80 	pushm	r7,lr
80002a98:	1a 97       	mov	r7,sp
80002a9a:	20 bd       	sub	sp,44
80002a9c:	ef 4c ff e0 	st.w	r7[-32],r12
80002aa0:	ef 4b ff dc 	st.w	r7[-36],r11
80002aa4:	ef 4a ff d8 	st.w	r7[-40],r10
80002aa8:	12 98       	mov	r8,r9
80002aaa:	ef 68 ff d4 	st.b	r7[-44],r8
	uint16_t page_pos;
	Union64 flash_dword;
	uint8_t i;
	bool b_user_page;
	unsigned int error_status = 0;
80002aae:	30 08       	mov	r8,0
80002ab0:	ef 48 ff f0 	st.w	r7[-16],r8
	uint8_t* flash_add;
	uint8_t* dest_add=(uint8_t*)dst;
80002ab4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002ab8:	ef 48 ff f8 	st.w	r7[-8],r8
	const uint8_t* src_buf=(const uint8_t*)src;
80002abc:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002ac0:	ef 48 ff fc 	st.w	r7[-4],r8
	Assert( (((uint8_t *)dst >= AVR32_FLASH)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASH + flashcdw_get_flash_size())))
			|| (((uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE)
			&& (((uint8_t *)dst + nbytes) <= (AVR32_FLASHCDW_USER_PAGE + AVR32_FLASHCDW_USER_PAGE_SIZE))) );

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;
80002ac4:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002ac8:	e0 69 ff ff 	mov	r9,65535
80002acc:	ea 19 80 7f 	orh	r9,0x807f
80002ad0:	12 38       	cp.w	r8,r9
80002ad2:	5f b8       	srhi	r8
80002ad4:	ef 68 ff ef 	st.b	r7[-17],r8

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));
80002ad8:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002adc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ae0:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002ae4:	f2 08 01 08 	sub	r8,r9,r8
80002ae8:	ef 48 ff f4 	st.w	r7[-12],r8

	while ( nbytes ) {
80002aec:	c9 18       	rjmp	80002c0e <flashcdw_memcpy+0x17a>
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
80002aee:	f0 1f 00 50 	mcall	80002c2c <flashcdw_memcpy+0x198>
		error_status |= flashcdw_error_status;
80002af2:	4d 08       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002af4:	70 08       	ld.w	r8,r8[0x0]
80002af6:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002afa:	f3 e8 10 08 	or	r8,r9,r8
80002afe:	ef 48 ff f0 	st.w	r7[-16],r8

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b02:	30 08       	mov	r8,0
80002b04:	ef 58 ff ec 	st.h	r7[-20],r8
80002b08:	c4 b8       	rjmp	80002b9e <flashcdw_memcpy+0x10a>
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;
80002b0a:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b0e:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b12:	ee e9 ff e4 	st.d	r7[-28],r8

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b16:	30 08       	mov	r8,0
80002b18:	ef 68 ff ee 	st.b	r7[-18],r8
80002b1c:	c2 d8       	rjmp	80002b76 <flashcdw_memcpy+0xe2>
				if ( nbytes && (flash_add == dest_add)) {
80002b1e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b22:	58 08       	cp.w	r8,0
80002b24:	c1 f0       	breq	80002b62 <flashcdw_memcpy+0xce>
80002b26:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b2e:	10 39       	cp.w	r9,r8
80002b30:	c1 91       	brne	80002b62 <flashcdw_memcpy+0xce>
					// Update page with data source
					flash_dword.u8[i] = *src_buf++;
80002b32:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b3a:	11 88       	ld.ub	r8,r8[0x0]
80002b3c:	ee 09 00 09 	add	r9,r7,r9
80002b40:	f3 68 ff e4 	st.b	r9[-28],r8
80002b44:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b48:	2f f8       	sub	r8,-1
80002b4a:	ef 48 ff fc 	st.w	r7[-4],r8
					dest_add++;
80002b4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b52:	2f f8       	sub	r8,-1
80002b54:	ef 48 ff f8 	st.w	r7[-8],r8
					nbytes--;
80002b58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b5c:	20 18       	sub	r8,1
80002b5e:	ef 48 ff d8 	st.w	r7[-40],r8
				}
				flash_add++;
80002b62:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b66:	2f f8       	sub	r8,-1
80002b68:	ef 48 ff f4 	st.w	r7[-12],r8
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
			// Read the flash double-word buffer
			flash_dword.u64 = *(volatile uint64_t*)flash_add;

			// Update double-word if necessary
			for (i = 0; i < sizeof(uint64_t); i++) {
80002b6c:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002b70:	2f f8       	sub	r8,-1
80002b72:	ef 68 ff ee 	st.b	r7[-18],r8
80002b76:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b7a:	30 78       	mov	r8,7
80002b7c:	f0 09 18 00 	cp.b	r9,r8
80002b80:	fe 98 ff cf 	brls	80002b1e <flashcdw_memcpy+0x8a>
				}
				flash_add++;
			}

			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
80002b84:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b88:	20 88       	sub	r8,8
80002b8a:	10 9a       	mov	r10,r8
80002b8c:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002b90:	f4 e9 00 00 	st.d	r10[0],r8
		// Clear the page buffer in order to prepare data for a flash page write.
		flashcdw_clear_page_buffer();
		error_status |= flashcdw_error_status;

		// Loop in the page
		for (page_pos = 0; page_pos < AVR32_FLASHCDW_PAGE_SIZE; page_pos += sizeof(uint64_t)) {
80002b94:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002b98:	2f 88       	sub	r8,-8
80002b9a:	ef 58 ff ec 	st.h	r7[-20],r8
80002b9e:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002ba2:	e0 68 00 ff 	mov	r8,255
80002ba6:	f0 09 19 00 	cp.h	r9,r8
80002baa:	fe 98 ff b0 	brls	80002b0a <flashcdw_memcpy+0x76>
			// Write the flash double-word buffer to the page buffer.
			*(volatile uint64_t*)((uint32_t)flash_add - sizeof(uint64_t))= flash_dword.u64;
		}

		// Erase the current page if requested and write it from the page buffer.
		if (erase) {
80002bae:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002bb2:	30 08       	mov	r8,0
80002bb4:	f0 09 18 00 	cp.b	r9,r8
80002bb8:	c1 70       	breq	80002be6 <flashcdw_memcpy+0x152>
			(b_user_page)? flashcdw_erase_user_page(false) : flashcdw_erase_page(-1, false);
80002bba:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002bbe:	30 08       	mov	r8,0
80002bc0:	f0 09 18 00 	cp.b	r9,r8
80002bc4:	c0 50       	breq	80002bce <flashcdw_memcpy+0x13a>
80002bc6:	30 0c       	mov	r12,0
80002bc8:	f0 1f 00 1b 	mcall	80002c34 <flashcdw_memcpy+0x1a0>
80002bcc:	c0 58       	rjmp	80002bd6 <flashcdw_memcpy+0x142>
80002bce:	30 0b       	mov	r11,0
80002bd0:	3f fc       	mov	r12,-1
80002bd2:	f0 1f 00 1a 	mcall	80002c38 <flashcdw_memcpy+0x1a4>
			error_status |= flashcdw_error_status;
80002bd6:	49 78       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002bd8:	70 08       	ld.w	r8,r8[0x0]
80002bda:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002bde:	f3 e8 10 08 	or	r8,r9,r8
80002be2:	ef 48 ff f0 	st.w	r7[-16],r8
		}

		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
80002be6:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002bea:	30 08       	mov	r8,0
80002bec:	f0 09 18 00 	cp.b	r9,r8
80002bf0:	c0 40       	breq	80002bf8 <flashcdw_memcpy+0x164>
80002bf2:	f0 1f 00 13 	mcall	80002c3c <flashcdw_memcpy+0x1a8>
80002bf6:	c0 48       	rjmp	80002bfe <flashcdw_memcpy+0x16a>
80002bf8:	3f fc       	mov	r12,-1
80002bfa:	f0 1f 00 12 	mcall	80002c40 <flashcdw_memcpy+0x1ac>
		error_status |= flashcdw_error_status;
80002bfe:	48 d8       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002c00:	70 08       	ld.w	r8,r8[0x0]
80002c02:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c06:	f3 e8 10 08 	or	r8,r9,r8
80002c0a:	ef 48 ff f0 	st.w	r7[-16],r8

	b_user_page = (volatile uint8_t *)dst >= AVR32_FLASHCDW_USER_PAGE;

	flash_add = (uint8_t*)((uint32_t)dest_add - ((uint32_t)dest_add%AVR32_FLASHCDW_PAGE_SIZE));

	while ( nbytes ) {
80002c0e:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c12:	58 08       	cp.w	r8,0
80002c14:	fe 91 ff 6d 	brne	80002aee <flashcdw_memcpy+0x5a>
		// Write the page
		(b_user_page)? flashcdw_write_user_page() : flashcdw_write_page(-1);
		error_status |= flashcdw_error_status;
	}
	// Update the FLASHC error status.
	flashcdw_error_status = error_status;
80002c18:	48 68       	lddpc	r8,80002c30 <flashcdw_memcpy+0x19c>
80002c1a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c1e:	91 09       	st.w	r8[0x0],r9

	// Return the initial destination pointer as the standard memcpy function does.
	return dst;
80002c20:	ee f8 ff e0 	ld.w	r8,r7[-32]
}
80002c24:	10 9c       	mov	r12,r8
80002c26:	2f 5d       	sub	sp,-44
80002c28:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c2c:	80 00       	ld.sh	r0,r0[0x0]
80002c2e:	29 34       	sub	r4,-109
80002c30:	00 00       	add	r0,r0
80002c32:	05 10       	ld.sh	r0,r2++
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	2a 40       	sub	r0,-92
80002c38:	80 00       	ld.sh	r0,r0[0x0]
80002c3a:	29 94       	sub	r4,-103
80002c3c:	80 00       	ld.sh	r0,r0[0x0]
80002c3e:	2a 7c       	sub	r12,-89
80002c40:	80 00       	ld.sh	r0,r0[0x0]
80002c42:	29 fc       	sub	r12,-97

80002c44 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002c44:	eb cd 40 80 	pushm	r7,lr
80002c48:	1a 97       	mov	r7,sp
80002c4a:	20 4d       	sub	sp,16
80002c4c:	ef 4c ff f4 	st.w	r7[-12],r12
80002c50:	ef 4b ff f0 	st.w	r7[-16],r11
	uint32_t status = GPIO_SUCCESS;
80002c54:	30 08       	mov	r8,0
80002c56:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t i;

	for (i = 0; i < size; i++) {
80002c5a:	30 08       	mov	r8,0
80002c5c:	ef 48 ff fc 	st.w	r7[-4],r8
80002c60:	c1 c8       	rjmp	80002c98 <gpio_enable_module+0x54>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002c62:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c66:	70 19       	ld.w	r9,r8[0x4]
80002c68:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c6c:	70 08       	ld.w	r8,r8[0x0]
80002c6e:	12 9b       	mov	r11,r9
80002c70:	10 9c       	mov	r12,r8
80002c72:	f0 1f 00 10 	mcall	80002cb0 <gpio_enable_module+0x6c>
80002c76:	18 98       	mov	r8,r12
80002c78:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002c7c:	f3 e8 10 08 	or	r8,r9,r8
80002c80:	ef 48 ff f8 	st.w	r7[-8],r8
		gpiomap++;
80002c84:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002c88:	2f 88       	sub	r8,-8
80002c8a:	ef 48 ff f4 	st.w	r7[-12],r8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002c8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002c92:	2f f8       	sub	r8,-1
80002c94:	ef 48 ff fc 	st.w	r7[-4],r8
80002c98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002c9c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002ca0:	10 39       	cp.w	r9,r8
80002ca2:	ce 03       	brcs	80002c62 <gpio_enable_module+0x1e>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
80002ca4:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
80002ca8:	10 9c       	mov	r12,r8
80002caa:	2f cd       	sub	sp,-16
80002cac:	e3 cd 80 80 	ldm	sp++,r7,pc
80002cb0:	80 00       	ld.sh	r0,r0[0x0]
80002cb2:	2c b4       	sub	r4,-53

80002cb4 <gpio_enable_module_pin>:
 * \param function The pin function.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
80002cb4:	eb cd 40 80 	pushm	r7,lr
80002cb8:	1a 97       	mov	r7,sp
80002cba:	20 3d       	sub	sp,12
80002cbc:	ef 4c ff f8 	st.w	r7[-8],r12
80002cc0:	ef 4b ff f4 	st.w	r7[-12],r11
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002cc4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002cc8:	a5 98       	lsr	r8,0x5
80002cca:	a9 78       	lsl	r8,0x9
80002ccc:	e0 28 d8 00 	sub	r8,55296
80002cd0:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable the correct function. */
	switch (function) {
80002cd4:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd8:	58 78       	cp.w	r8,7
80002cda:	e0 8b 01 16 	brhi	80002f06 <gpio_enable_module_pin+0x252>
80002cde:	fe f9 02 4e 	ld.w	r9,pc[590]
80002ce2:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002ce6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002cea:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002cee:	30 19       	mov	r9,1
80002cf0:	f2 08 09 48 	lsl	r8,r9,r8
80002cf4:	10 99       	mov	r9,r8
80002cf6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cfa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002cfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d00:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d04:	30 19       	mov	r9,1
80002d06:	f2 08 09 48 	lsl	r8,r9,r8
80002d0a:	10 99       	mov	r9,r8
80002d0c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d10:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d16:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d1a:	30 19       	mov	r9,1
80002d1c:	f2 08 09 48 	lsl	r8,r9,r8
80002d20:	10 99       	mov	r9,r8
80002d22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d26:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d28:	cf 18       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002d2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d32:	30 19       	mov	r9,1
80002d34:	f2 08 09 48 	lsl	r8,r9,r8
80002d38:	10 99       	mov	r9,r8
80002d3a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d3e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002d40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d44:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d48:	30 19       	mov	r9,1
80002d4a:	f2 08 09 48 	lsl	r8,r9,r8
80002d4e:	10 99       	mov	r9,r8
80002d50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d54:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d5a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d5e:	30 19       	mov	r9,1
80002d60:	f2 08 09 48 	lsl	r8,r9,r8
80002d64:	10 99       	mov	r9,r8
80002d66:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d6a:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002d6c:	cc f8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002d6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d76:	30 19       	mov	r9,1
80002d78:	f2 08 09 48 	lsl	r8,r9,r8
80002d7c:	10 99       	mov	r9,r8
80002d7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d82:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002d84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d88:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d8c:	30 19       	mov	r9,1
80002d8e:	f2 08 09 48 	lsl	r8,r9,r8
80002d92:	10 99       	mov	r9,r8
80002d94:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d98:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002d9a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d9e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002da2:	30 19       	mov	r9,1
80002da4:	f2 08 09 48 	lsl	r8,r9,r8
80002da8:	10 99       	mov	r9,r8
80002daa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dae:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002db0:	ca d8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002db2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002db6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dba:	30 19       	mov	r9,1
80002dbc:	f2 08 09 48 	lsl	r8,r9,r8
80002dc0:	10 99       	mov	r9,r8
80002dc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dc6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002dc8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dcc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dd0:	30 19       	mov	r9,1
80002dd2:	f2 08 09 48 	lsl	r8,r9,r8
80002dd6:	10 99       	mov	r9,r8
80002dd8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ddc:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002dde:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002de2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002de6:	30 19       	mov	r9,1
80002de8:	f2 08 09 48 	lsl	r8,r9,r8
80002dec:	10 99       	mov	r9,r8
80002dee:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002df2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002df4:	c8 b8       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002df6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dfa:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dfe:	30 19       	mov	r9,1
80002e00:	f2 08 09 48 	lsl	r8,r9,r8
80002e04:	10 99       	mov	r9,r8
80002e06:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e0a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e10:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e14:	30 19       	mov	r9,1
80002e16:	f2 08 09 48 	lsl	r8,r9,r8
80002e1a:	10 99       	mov	r9,r8
80002e1c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e20:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e22:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e26:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e2a:	30 19       	mov	r9,1
80002e2c:	f2 08 09 48 	lsl	r8,r9,r8
80002e30:	10 99       	mov	r9,r8
80002e32:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e36:	91 d9       	st.w	r8[0x34],r9
		break;
80002e38:	c6 98       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002e3a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e3e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e42:	30 19       	mov	r9,1
80002e44:	f2 08 09 48 	lsl	r8,r9,r8
80002e48:	10 99       	mov	r9,r8
80002e4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e4e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002e50:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e54:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e58:	30 19       	mov	r9,1
80002e5a:	f2 08 09 48 	lsl	r8,r9,r8
80002e5e:	10 99       	mov	r9,r8
80002e60:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e64:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002e66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e6a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e6e:	30 19       	mov	r9,1
80002e70:	f2 08 09 48 	lsl	r8,r9,r8
80002e74:	10 99       	mov	r9,r8
80002e76:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e7a:	91 d9       	st.w	r8[0x34],r9
		break;
80002e7c:	c4 78       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002e7e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e82:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e86:	30 19       	mov	r9,1
80002e88:	f2 08 09 48 	lsl	r8,r9,r8
80002e8c:	10 99       	mov	r9,r8
80002e8e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e92:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002e94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e98:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e9c:	30 19       	mov	r9,1
80002e9e:	f2 08 09 48 	lsl	r8,r9,r8
80002ea2:	10 99       	mov	r9,r8
80002ea4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ea8:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eaa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eae:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eb2:	30 19       	mov	r9,1
80002eb4:	f2 08 09 48 	lsl	r8,r9,r8
80002eb8:	10 99       	mov	r9,r8
80002eba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ebe:	91 d9       	st.w	r8[0x34],r9
		break;
80002ec0:	c2 58       	rjmp	80002f0a <gpio_enable_module_pin+0x256>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002ec2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ec6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eca:	30 19       	mov	r9,1
80002ecc:	f2 08 09 48 	lsl	r8,r9,r8
80002ed0:	10 99       	mov	r9,r8
80002ed2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ed6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002ed8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002edc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ee0:	30 19       	mov	r9,1
80002ee2:	f2 08 09 48 	lsl	r8,r9,r8
80002ee6:	10 99       	mov	r9,r8
80002ee8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eec:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002eee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ef2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ef6:	30 19       	mov	r9,1
80002ef8:	f2 08 09 48 	lsl	r8,r9,r8
80002efc:	10 99       	mov	r9,r8
80002efe:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f02:	91 d9       	st.w	r8[0x34],r9
		break;
80002f04:	c0 38       	rjmp	80002f0a <gpio_enable_module_pin+0x256>
#endif

	default:
		return GPIO_INVALID_ARGUMENT;
80002f06:	30 18       	mov	r8,1
80002f08:	c0 d8       	rjmp	80002f22 <gpio_enable_module_pin+0x26e>
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f0a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f0e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f12:	30 19       	mov	r9,1
80002f14:	f2 08 09 48 	lsl	r8,r9,r8
80002f18:	10 99       	mov	r9,r8
80002f1a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f1e:	91 29       	st.w	r8[0x8],r9

	return GPIO_SUCCESS;
80002f20:	30 08       	mov	r8,0
}
80002f22:	10 9c       	mov	r12,r8
80002f24:	2f dd       	sub	sp,-12
80002f26:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f2a:	00 00       	add	r0,r0
80002f2c:	80 00       	ld.sh	r0,r0[0x0]
80002f2e:	d0 00       	acall	0x0

80002f30 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002f30:	eb cd 40 80 	pushm	r7,lr
80002f34:	1a 97       	mov	r7,sp
80002f36:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f38:	e1 b8 00 00 	mfsr	r8,0x0
80002f3c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002f40:	d3 03       	ssrf	0x10

	return flags;
80002f42:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002f46:	10 9c       	mov	r12,r8
80002f48:	2f fd       	sub	sp,-4
80002f4a:	e3 cd 80 80 	ldm	sp++,r7,pc

80002f4e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80002f4e:	eb cd 40 80 	pushm	r7,lr
80002f52:	1a 97       	mov	r7,sp
80002f54:	20 1d       	sub	sp,4
80002f56:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80002f5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f5e:	e6 18 00 01 	andh	r8,0x1,COH
80002f62:	5f 08       	sreq	r8
80002f64:	5c 58       	castu.b	r8
}
80002f66:	10 9c       	mov	r12,r8
80002f68:	2f fd       	sub	sp,-4
80002f6a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f6e:	d7 03       	nop

80002f70 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002f70:	eb cd 40 80 	pushm	r7,lr
80002f74:	1a 97       	mov	r7,sp
80002f76:	20 1d       	sub	sp,4
80002f78:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f7c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002f80:	f0 1f 00 05 	mcall	80002f94 <cpu_irq_restore+0x24>
80002f84:	18 98       	mov	r8,r12
80002f86:	58 08       	cp.w	r8,0
80002f88:	c0 20       	breq	80002f8c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80002f8a:	d5 03       	csrf	0x10
   }

	barrier();
}
80002f8c:	2f fd       	sub	sp,-4
80002f8e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f92:	00 00       	add	r0,r0
80002f94:	80 00       	ld.sh	r0,r0[0x0]
80002f96:	2f 4e       	sub	lr,-12

80002f98 <pdca_get_handler>:

#include "compiler.h"
#include "pdca.h"

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
80002f98:	eb cd 40 80 	pushm	r7,lr
80002f9c:	1a 97       	mov	r7,sp
80002f9e:	20 2d       	sub	sp,8
80002fa0:	18 98       	mov	r8,r12
80002fa2:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002fa6:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80002faa:	a7 68       	lsl	r8,0x6
80002fac:	e0 38 00 00 	sub	r8,65536
80002fb0:	ef 48 ff fc 	st.w	r7[-4],r8

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002fb4:	ef 39 ff f8 	ld.ub	r9,r7[-8]
80002fb8:	30 68       	mov	r8,6
80002fba:	f0 09 18 00 	cp.b	r9,r8
80002fbe:	e0 88 00 04 	brls	80002fc6 <pdca_get_handler+0x2e>
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
80002fc2:	3f f8       	mov	r8,-1
80002fc4:	c0 38       	rjmp	80002fca <pdca_get_handler+0x32>
	}

	return pdca_channel;
80002fc6:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002fca:	10 9c       	mov	r12,r8
80002fcc:	2f ed       	sub	sp,-8
80002fce:	e3 cd 80 80 	ldm	sp++,r7,pc
80002fd2:	d7 03       	nop

80002fd4 <pdca_init_channel>:

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002fd4:	eb cd 40 80 	pushm	r7,lr
80002fd8:	1a 97       	mov	r7,sp
80002fda:	20 4d       	sub	sp,16
80002fdc:	18 98       	mov	r8,r12
80002fde:	ef 4b ff f0 	st.w	r7[-16],r11
80002fe2:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002fe6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002fea:	10 9c       	mov	r12,r8
80002fec:	f0 1f 00 29 	mcall	80003090 <pdca_init_channel+0xbc>
80002ff0:	18 98       	mov	r8,r12
			pdca_ch_number);
80002ff2:	ef 48 ff f8 	st.w	r7[-8],r8

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002ff6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80002ffa:	10 9c       	mov	r12,r8
80002ffc:	f0 1f 00 26 	mcall	80003094 <pdca_init_channel+0xc0>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80003000:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003004:	10 9c       	mov	r12,r8
80003006:	f0 1f 00 25 	mcall	80003098 <pdca_init_channel+0xc4>
	
	irqflags_t flags = cpu_irq_save();
8000300a:	f0 1f 00 25 	mcall	8000309c <pdca_init_channel+0xc8>
8000300e:	18 98       	mov	r8,r12
80003010:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->mar = (uint32_t)opt->addr;
80003014:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003018:	70 08       	ld.w	r8,r8[0x0]
8000301a:	10 99       	mov	r9,r8
8000301c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003020:	91 09       	st.w	r8[0x0],r9
	pdca_channel->tcr = opt->size;
80003022:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003026:	70 19       	ld.w	r9,r8[0x4]
80003028:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000302c:	91 29       	st.w	r8[0x8],r9
	pdca_channel->psr = opt->pid;
8000302e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003032:	70 49       	ld.w	r9,r8[0x10]
80003034:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003038:	91 19       	st.w	r8[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000303a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000303e:	70 28       	ld.w	r8,r8[0x8]
80003040:	10 99       	mov	r9,r8
80003042:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003046:	91 39       	st.w	r8[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80003048:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000304c:	70 39       	ld.w	r9,r8[0xc]
8000304e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003052:	91 49       	st.w	r8[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
80003054:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003058:	f1 38 00 18 	ld.ub	r8,r8[24]
8000305c:	a3 68       	lsl	r8,0x2
8000305e:	10 99       	mov	r9,r8
80003060:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003064:	70 58       	ld.w	r8,r8[0x14]
80003066:	10 49       	or	r9,r8
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
80003068:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000306c:	91 69       	st.w	r8[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
8000306e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003072:	e0 69 01 00 	mov	r9,256
80003076:	91 59       	st.w	r8[0x14],r9
	pdca_channel->isr;
80003078:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000307c:	70 b8       	ld.w	r8,r8[0x2c]
	
	cpu_irq_restore(flags);
8000307e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003082:	f0 1f 00 08 	mcall	800030a0 <pdca_init_channel+0xcc>

	return PDCA_SUCCESS;
80003086:	30 08       	mov	r8,0
}
80003088:	10 9c       	mov	r12,r8
8000308a:	2f cd       	sub	sp,-16
8000308c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	2f 98       	sub	r8,-7
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	31 04       	mov	r4,16
80003098:	80 00       	ld.sh	r0,r0[0x0]
8000309a:	31 84       	mov	r4,24
8000309c:	80 00       	ld.sh	r0,r0[0x0]
8000309e:	2f 30       	sub	r0,-13
800030a0:	80 00       	ld.sh	r0,r0[0x0]
800030a2:	2f 70       	sub	r0,-9

800030a4 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
800030a4:	eb cd 40 80 	pushm	r7,lr
800030a8:	1a 97       	mov	r7,sp
800030aa:	20 2d       	sub	sp,8
800030ac:	18 98       	mov	r8,r12
800030ae:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800030b2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800030b6:	10 9c       	mov	r12,r8
800030b8:	f0 1f 00 06 	mcall	800030d0 <pdca_disable+0x2c>
800030bc:	18 98       	mov	r8,r12
			pdca_ch_number);
800030be:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
800030c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030c6:	30 29       	mov	r9,2
800030c8:	91 59       	st.w	r8[0x14],r9
}
800030ca:	2f ed       	sub	sp,-8
800030cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800030d0:	80 00       	ld.sh	r0,r0[0x0]
800030d2:	2f 98       	sub	r8,-7

800030d4 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
800030d4:	eb cd 40 80 	pushm	r7,lr
800030d8:	1a 97       	mov	r7,sp
800030da:	20 2d       	sub	sp,8
800030dc:	18 98       	mov	r8,r12
800030de:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
800030e2:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800030e6:	10 9c       	mov	r12,r8
800030e8:	f0 1f 00 06 	mcall	80003100 <pdca_enable+0x2c>
800030ec:	18 98       	mov	r8,r12
			pdca_ch_number);
800030ee:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
800030f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030f6:	30 19       	mov	r9,1
800030f8:	91 59       	st.w	r8[0x14],r9
}
800030fa:	2f ed       	sub	sp,-8
800030fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	2f 98       	sub	r8,-7

80003104 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003104:	eb cd 40 80 	pushm	r7,lr
80003108:	1a 97       	mov	r7,sp
8000310a:	20 3d       	sub	sp,12
8000310c:	18 98       	mov	r8,r12
8000310e:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003112:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003116:	10 9c       	mov	r12,r8
80003118:	f0 1f 00 0c 	mcall	80003148 <pdca_disable_interrupt_transfer_complete+0x44>
8000311c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000311e:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
80003122:	f0 1f 00 0b 	mcall	8000314c <pdca_disable_interrupt_transfer_complete+0x48>
80003126:	18 98       	mov	r8,r12
80003128:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
8000312c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003130:	30 29       	mov	r9,2
80003132:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
80003134:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003138:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
8000313a:	ee fc ff fc 	ld.w	r12,r7[-4]
8000313e:	f0 1f 00 05 	mcall	80003150 <pdca_disable_interrupt_transfer_complete+0x4c>
}
80003142:	2f dd       	sub	sp,-12
80003144:	e3 cd 80 80 	ldm	sp++,r7,pc
80003148:	80 00       	ld.sh	r0,r0[0x0]
8000314a:	2f 98       	sub	r8,-7
8000314c:	80 00       	ld.sh	r0,r0[0x0]
8000314e:	2f 30       	sub	r0,-13
80003150:	80 00       	ld.sh	r0,r0[0x0]
80003152:	2f 70       	sub	r0,-9

80003154 <pdca_enable_interrupt_transfer_complete>:

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003154:	eb cd 40 80 	pushm	r7,lr
80003158:	1a 97       	mov	r7,sp
8000315a:	20 2d       	sub	sp,8
8000315c:	18 98       	mov	r8,r12
8000315e:	ef 68 ff f8 	st.b	r7[-8],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003162:	ef 38 ff f8 	ld.ub	r8,r7[-8]
80003166:	10 9c       	mov	r12,r8
80003168:	f0 1f 00 06 	mcall	80003180 <pdca_enable_interrupt_transfer_complete+0x2c>
8000316c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000316e:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80003172:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003176:	30 29       	mov	r9,2
80003178:	91 89       	st.w	r8[0x20],r9
}
8000317a:	2f ed       	sub	sp,-8
8000317c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	2f 98       	sub	r8,-7

80003184 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80003184:	eb cd 40 80 	pushm	r7,lr
80003188:	1a 97       	mov	r7,sp
8000318a:	20 3d       	sub	sp,12
8000318c:	18 98       	mov	r8,r12
8000318e:	ef 68 ff f4 	st.b	r7[-12],r8
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003192:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80003196:	10 9c       	mov	r12,r8
80003198:	f0 1f 00 0c 	mcall	800031c8 <pdca_disable_interrupt_reload_counter_zero+0x44>
8000319c:	18 98       	mov	r8,r12
			pdca_ch_number);
8000319e:	ef 48 ff f8 	st.w	r7[-8],r8

	irqflags_t flags = cpu_irq_save();
800031a2:	f0 1f 00 0b 	mcall	800031cc <pdca_disable_interrupt_reload_counter_zero+0x48>
800031a6:	18 98       	mov	r8,r12
800031a8:	ef 48 ff fc 	st.w	r7[-4],r8

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
800031ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031b0:	30 19       	mov	r9,1
800031b2:	91 99       	st.w	r8[0x24],r9
	pdca_channel->isr;
800031b4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800031b8:	70 b8       	ld.w	r8,r8[0x2c]

	cpu_irq_restore(flags);
800031ba:	ee fc ff fc 	ld.w	r12,r7[-4]
800031be:	f0 1f 00 05 	mcall	800031d0 <pdca_disable_interrupt_reload_counter_zero+0x4c>
}
800031c2:	2f dd       	sub	sp,-12
800031c4:	e3 cd 80 80 	ldm	sp++,r7,pc
800031c8:	80 00       	ld.sh	r0,r0[0x0]
800031ca:	2f 98       	sub	r8,-7
800031cc:	80 00       	ld.sh	r0,r0[0x0]
800031ce:	2f 30       	sub	r0,-13
800031d0:	80 00       	ld.sh	r0,r0[0x0]
800031d2:	2f 70       	sub	r0,-9

800031d4 <scif_start_gclk>:
/**
 ** Generic Clock Functions
 **/

long int scif_start_gclk(unsigned int gclk, const scif_gclk_opt_t *opt)
{
800031d4:	eb cd 40 80 	pushm	r7,lr
800031d8:	1a 97       	mov	r7,sp
800031da:	20 2d       	sub	sp,8
800031dc:	ef 4c ff fc 	st.w	r7[-4],r12
800031e0:	ef 4b ff f8 	st.w	r7[-8],r11
    return -1;
  }
#endif  // AVR32SFW_INPUT_CHECK

  // If the generic clock is already enabled, return an error.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
800031e4:	fe 78 58 00 	mov	r8,-43008
800031e8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800031ec:	2e 89       	sub	r9,-24
800031ee:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800031f2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800031f6:	5c 58       	castu.b	r8
800031f8:	c0 30       	breq	800031fe <scif_start_gclk+0x2a>
    return -1;
800031fa:	3f f8       	mov	r8,-1
800031fc:	c2 08       	rjmp	8000323c <scif_start_gclk+0x68>

  // Configure & start the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((opt->divider << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
800031fe:	fe 78 58 00 	mov	r8,-43008
80003202:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003206:	ee fa ff f8 	ld.w	r10,r7[-8]
8000320a:	74 1a       	ld.w	r10,r10[0x4]
8000320c:	b1 6a       	lsl	r10,0x10
8000320e:	14 9b       	mov	r11,r10
80003210:	e6 1b 00 ff 	andh	r11,0xff,COH
                            |((opt->diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
80003214:	ee fa ff f8 	ld.w	r10,r7[-8]
80003218:	74 2a       	ld.w	r10,r10[0x8]
8000321a:	a1 7a       	lsl	r10,0x1
8000321c:	e2 1a 00 02 	andl	r10,0x2,COH
                            |((opt->clock_source << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK)
80003220:	14 4b       	or	r11,r10
80003222:	ee fa ff f8 	ld.w	r10,r7[-8]
80003226:	74 0a       	ld.w	r10,r10[0x0]
80003228:	a9 6a       	lsl	r10,0x8
8000322a:	e2 1a 0f 00 	andl	r10,0xf00,COH
                            |(AVR32_SCIF_GCCTRL_CEN_MASK);
8000322e:	f7 ea 10 0a 	or	r10,r11,r10
  // If the generic clock is already enabled, return an error.
  if(AVR32_SCIF.gcctrl[gclk] & AVR32_SCIF_GCCTRL_CEN_MASK)
    return -1;

  // Configure & start the generic clock.
  AVR32_SCIF.gcctrl[gclk] = ((opt->divider << AVR32_SCIF_GCCTRL_DIV_OFFSET)&AVR32_SCIF_GCCTRL_DIV_MASK)
80003232:	a1 aa       	sbr	r10,0x0
80003234:	2e 89       	sub	r9,-24
80003236:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                            |((opt->diven << AVR32_SCIF_GCCTRL_DIVEN_OFFSET)&AVR32_SCIF_GCCTRL_DIVEN_MASK)
                            |((opt->clock_source << AVR32_SCIF_GCCTRL_OSCSEL_OFFSET)&AVR32_SCIF_GCCTRL_OSCSEL_MASK)
                            |(AVR32_SCIF_GCCTRL_CEN_MASK);

  return PASS;
8000323a:	30 08       	mov	r8,0
}
8000323c:	10 9c       	mov	r12,r8
8000323e:	2f ed       	sub	sp,-8
80003240:	e3 cd 80 80 	ldm	sp++,r7,pc

80003244 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003244:	eb cd 40 80 	pushm	r7,lr
80003248:	1a 97       	mov	r7,sp
8000324a:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000324c:	e1 b8 00 00 	mfsr	r8,0x0
80003250:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003254:	d3 03       	ssrf	0x10

	return flags;
80003256:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000325a:	10 9c       	mov	r12,r8
8000325c:	2f fd       	sub	sp,-4
8000325e:	e3 cd 80 80 	ldm	sp++,r7,pc

80003262 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003262:	eb cd 40 80 	pushm	r7,lr
80003266:	1a 97       	mov	r7,sp
80003268:	20 1d       	sub	sp,4
8000326a:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000326e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003272:	e6 18 00 01 	andh	r8,0x1,COH
80003276:	5f 08       	sreq	r8
80003278:	5c 58       	castu.b	r8
}
8000327a:	10 9c       	mov	r12,r8
8000327c:	2f fd       	sub	sp,-4
8000327e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003282:	d7 03       	nop

80003284 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003284:	eb cd 40 80 	pushm	r7,lr
80003288:	1a 97       	mov	r7,sp
8000328a:	20 1d       	sub	sp,4
8000328c:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003290:	ee fc ff fc 	ld.w	r12,r7[-4]
80003294:	f0 1f 00 05 	mcall	800032a8 <cpu_irq_restore+0x24>
80003298:	18 98       	mov	r8,r12
8000329a:	58 08       	cp.w	r8,0
8000329c:	c0 20       	breq	800032a0 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000329e:	d5 03       	csrf	0x10
   }

	barrier();
}
800032a0:	2f fd       	sub	sp,-4
800032a2:	e3 cd 80 80 	ldm	sp++,r7,pc
800032a6:	00 00       	add	r0,r0
800032a8:	80 00       	ld.sh	r0,r0[0x0]
800032aa:	32 62       	mov	r2,38

800032ac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800032ac:	eb cd 40 80 	pushm	r7,lr
800032b0:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800032b2:	e0 68 0e 00 	mov	r8,3584
800032b6:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800032ba:	10 9c       	mov	r12,r8
800032bc:	e3 cd 80 80 	ldm	sp++,r7,pc

800032c0 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800032c0:	eb cd 40 80 	pushm	r7,lr
800032c4:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800032c6:	f0 1f 00 04 	mcall	800032d4 <sysclk_get_pba_hz+0x14>
800032ca:	18 98       	mov	r8,r12
800032cc:	a3 88       	lsr	r8,0x2
}
800032ce:	10 9c       	mov	r12,r8
800032d0:	e3 cd 80 80 	ldm	sp++,r7,pc
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	32 ac       	mov	r12,42

800032d8 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800032d8:	eb cd 40 80 	pushm	r7,lr
800032dc:	1a 97       	mov	r7,sp
800032de:	20 1d       	sub	sp,4
800032e0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800032e4:	ee fb ff fc 	ld.w	r11,r7[-4]
800032e8:	30 1c       	mov	r12,1
800032ea:	f0 1f 00 03 	mcall	800032f4 <sysclk_enable_hsb_module+0x1c>
}
800032ee:	2f fd       	sub	sp,-4
800032f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800032f4:	80 00       	ld.sh	r0,r0[0x0]
800032f6:	62 58       	ld.w	r8,r1[0x14]

800032f8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800032f8:	eb cd 40 80 	pushm	r7,lr
800032fc:	1a 97       	mov	r7,sp
800032fe:	20 1d       	sub	sp,4
80003300:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003304:	ee fb ff fc 	ld.w	r11,r7[-4]
80003308:	30 2c       	mov	r12,2
8000330a:	f0 1f 00 03 	mcall	80003314 <sysclk_enable_pba_module+0x1c>
}
8000330e:	2f fd       	sub	sp,-4
80003310:	e3 cd 80 80 	ldm	sp++,r7,pc
80003314:	80 00       	ld.sh	r0,r0[0x0]
80003316:	62 58       	ld.w	r8,r1[0x14]

80003318 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003318:	eb cd 40 80 	pushm	r7,lr
8000331c:	1a 97       	mov	r7,sp
8000331e:	20 1d       	sub	sp,4
80003320:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003324:	ee fb ff fc 	ld.w	r11,r7[-4]
80003328:	30 3c       	mov	r12,3
8000332a:	f0 1f 00 03 	mcall	80003334 <sysclk_enable_pbb_module+0x1c>
}
8000332e:	2f fd       	sub	sp,-4
80003330:	e3 cd 80 80 	ldm	sp++,r7,pc
80003334:	80 00       	ld.sh	r0,r0[0x0]
80003336:	62 58       	ld.w	r8,r1[0x14]

80003338 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003338:	eb cd 40 80 	pushm	r7,lr
8000333c:	1a 97       	mov	r7,sp
8000333e:	20 1d       	sub	sp,4
80003340:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003344:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003348:	fe 58 38 00 	cp.w	r8,-51200
8000334c:	e0 80 00 8a 	breq	80003460 <sysclk_enable_peripheral_clock+0x128>
80003350:	e0 8b 00 33 	brhi	800033b6 <sysclk_enable_peripheral_clock+0x7e>
80003354:	fe 58 14 00 	cp.w	r8,-60416
80003358:	c6 80       	breq	80003428 <sysclk_enable_peripheral_clock+0xf0>
8000335a:	e0 8b 00 18 	brhi	8000338a <sysclk_enable_peripheral_clock+0x52>
8000335e:	fe 48 14 00 	cp.w	r8,-125952
80003362:	e0 80 00 be 	breq	800034de <sysclk_enable_peripheral_clock+0x1a6>
80003366:	e0 8b 00 0b 	brhi	8000337c <sysclk_enable_peripheral_clock+0x44>
8000336a:	fe 48 00 00 	cp.w	r8,-131072
8000336e:	e0 80 00 ad 	breq	800034c8 <sysclk_enable_peripheral_clock+0x190>
80003372:	fe 48 10 00 	cp.w	r8,-126976
80003376:	e0 80 00 b0 	breq	800034d6 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000337a:	cb 98       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000337c:	fe 58 00 00 	cp.w	r8,-65536
80003380:	c4 90       	breq	80003412 <sysclk_enable_peripheral_clock+0xda>
80003382:	fe 58 10 00 	cp.w	r8,-61440
80003386:	c4 d0       	breq	80003420 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003388:	cb 28       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000338a:	fe 58 20 00 	cp.w	r8,-57344
8000338e:	c5 90       	breq	80003440 <sysclk_enable_peripheral_clock+0x108>
80003390:	e0 8b 00 09 	brhi	800033a2 <sysclk_enable_peripheral_clock+0x6a>
80003394:	fe 58 18 00 	cp.w	r8,-59392
80003398:	c4 c0       	breq	80003430 <sysclk_enable_peripheral_clock+0xf8>
8000339a:	fe 58 1c 00 	cp.w	r8,-58368
8000339e:	c4 d0       	breq	80003438 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033a0:	ca 68       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033a2:	fe 58 30 00 	cp.w	r8,-53248
800033a6:	c5 50       	breq	80003450 <sysclk_enable_peripheral_clock+0x118>
800033a8:	fe 58 34 00 	cp.w	r8,-52224
800033ac:	c5 60       	breq	80003458 <sysclk_enable_peripheral_clock+0x120>
800033ae:	fe 58 28 00 	cp.w	r8,-55296
800033b2:	c4 b0       	breq	80003448 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033b4:	c9 c8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033b6:	fe 58 50 00 	cp.w	r8,-45056
800033ba:	c6 b0       	breq	80003490 <sysclk_enable_peripheral_clock+0x158>
800033bc:	e0 8b 00 15 	brhi	800033e6 <sysclk_enable_peripheral_clock+0xae>
800033c0:	fe 58 44 00 	cp.w	r8,-48128
800033c4:	c5 a0       	breq	80003478 <sysclk_enable_peripheral_clock+0x140>
800033c6:	e0 8b 00 09 	brhi	800033d8 <sysclk_enable_peripheral_clock+0xa0>
800033ca:	fe 58 3c 00 	cp.w	r8,-50176
800033ce:	c4 d0       	breq	80003468 <sysclk_enable_peripheral_clock+0x130>
800033d0:	fe 58 40 00 	cp.w	r8,-49152
800033d4:	c4 e0       	breq	80003470 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033d6:	c8 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033d8:	fe 58 48 00 	cp.w	r8,-47104
800033dc:	c5 20       	breq	80003480 <sysclk_enable_peripheral_clock+0x148>
800033de:	fe 58 4c 00 	cp.w	r8,-46080
800033e2:	c5 30       	breq	80003488 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033e4:	c8 48       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033e6:	fe 58 5c 00 	cp.w	r8,-41984
800033ea:	c5 f0       	breq	800034a8 <sysclk_enable_peripheral_clock+0x170>
800033ec:	e0 8b 00 09 	brhi	800033fe <sysclk_enable_peripheral_clock+0xc6>
800033f0:	fe 58 54 00 	cp.w	r8,-44032
800033f4:	c5 20       	breq	80003498 <sysclk_enable_peripheral_clock+0x160>
800033f6:	fe 58 58 00 	cp.w	r8,-43008
800033fa:	c5 30       	breq	800034a0 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800033fc:	c7 88       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800033fe:	fe 58 64 00 	cp.w	r8,-39936
80003402:	c5 b0       	breq	800034b8 <sysclk_enable_peripheral_clock+0x180>
80003404:	fe 58 68 00 	cp.w	r8,-38912
80003408:	c5 c0       	breq	800034c0 <sysclk_enable_peripheral_clock+0x188>
8000340a:	fe 58 60 00 	cp.w	r8,-40960
8000340e:	c5 10       	breq	800034b0 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003410:	c6 e8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003412:	30 4c       	mov	r12,4
80003414:	f0 1f 00 38 	mcall	800034f4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003418:	30 0c       	mov	r12,0
8000341a:	f0 1f 00 38 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000341e:	c6 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003420:	30 1c       	mov	r12,1
80003422:	f0 1f 00 36 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003426:	c6 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003428:	30 2c       	mov	r12,2
8000342a:	f0 1f 00 34 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000342e:	c5 f8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003430:	30 3c       	mov	r12,3
80003432:	f0 1f 00 32 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003436:	c5 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003438:	30 4c       	mov	r12,4
8000343a:	f0 1f 00 30 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000343e:	c5 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003440:	30 5c       	mov	r12,5
80003442:	f0 1f 00 2e 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003446:	c5 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003448:	30 6c       	mov	r12,6
8000344a:	f0 1f 00 2c 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000344e:	c4 f8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003450:	30 7c       	mov	r12,7
80003452:	f0 1f 00 2a 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003456:	c4 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003458:	30 8c       	mov	r12,8
8000345a:	f0 1f 00 28 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000345e:	c4 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003460:	30 9c       	mov	r12,9
80003462:	f0 1f 00 26 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003466:	c4 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003468:	30 ac       	mov	r12,10
8000346a:	f0 1f 00 24 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000346e:	c3 f8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003470:	30 bc       	mov	r12,11
80003472:	f0 1f 00 22 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003476:	c3 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003478:	30 cc       	mov	r12,12
8000347a:	f0 1f 00 20 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000347e:	c3 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003480:	30 dc       	mov	r12,13
80003482:	f0 1f 00 1e 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003486:	c3 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003488:	30 ec       	mov	r12,14
8000348a:	f0 1f 00 1c 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000348e:	c2 f8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003490:	30 fc       	mov	r12,15
80003492:	f0 1f 00 1a 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003496:	c2 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003498:	31 0c       	mov	r12,16
8000349a:	f0 1f 00 18 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000349e:	c2 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
800034a0:	31 1c       	mov	r12,17
800034a2:	f0 1f 00 16 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034a6:	c2 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
800034a8:	31 2c       	mov	r12,18
800034aa:	f0 1f 00 14 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034ae:	c1 f8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800034b0:	31 3c       	mov	r12,19
800034b2:	f0 1f 00 12 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034b6:	c1 b8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
800034b8:	31 4c       	mov	r12,20
800034ba:	f0 1f 00 10 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034be:	c1 78       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
800034c0:	31 5c       	mov	r12,21
800034c2:	f0 1f 00 0e 	mcall	800034f8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800034c6:	c1 38       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
800034c8:	30 3c       	mov	r12,3
800034ca:	f0 1f 00 0b 	mcall	800034f4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
800034ce:	30 0c       	mov	r12,0
800034d0:	f0 1f 00 0b 	mcall	800034fc <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034d4:	c0 c8       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
800034d6:	30 1c       	mov	r12,1
800034d8:	f0 1f 00 09 	mcall	800034fc <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034dc:	c0 88       	rjmp	800034ec <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
800034de:	30 0c       	mov	r12,0
800034e0:	f0 1f 00 05 	mcall	800034f4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
800034e4:	30 2c       	mov	r12,2
800034e6:	f0 1f 00 06 	mcall	800034fc <sysclk_enable_peripheral_clock+0x1c4>
		break;
800034ea:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
800034ec:	2f fd       	sub	sp,-4
800034ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800034f2:	00 00       	add	r0,r0
800034f4:	80 00       	ld.sh	r0,r0[0x0]
800034f6:	32 d8       	mov	r8,45
800034f8:	80 00       	ld.sh	r0,r0[0x0]
800034fa:	32 f8       	mov	r8,47
800034fc:	80 00       	ld.sh	r0,r0[0x0]
800034fe:	33 18       	mov	r8,49

80003500 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003500:	eb cd 40 80 	pushm	r7,lr
80003504:	1a 97       	mov	r7,sp
80003506:	20 cd       	sub	sp,48
80003508:	ef 4c ff d4 	st.w	r7[-44],r12
8000350c:	ef 4b ff d0 	st.w	r7[-48],r11
80003510:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003514:	ef 48 ff dc 	st.w	r7[-36],r8
80003518:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000351c:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003520:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003524:	58 18       	cp.w	r8,1
80003526:	c2 11       	brne	80003568 <ioport_set_pin_dir+0x68>
80003528:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000352c:	ef 48 ff e0 	st.w	r7[-32],r8
80003530:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003534:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003538:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000353c:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000353e:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003542:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003546:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003548:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000354c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003550:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003554:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003558:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000355c:	30 1a       	mov	r10,1
8000355e:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003562:	f1 49 00 44 	st.w	r8[68],r9
80003566:	c2 48       	rjmp	800035ae <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003568:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000356c:	58 08       	cp.w	r8,0
8000356e:	c2 01       	brne	800035ae <ioport_set_pin_dir+0xae>
80003570:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003574:	ef 48 ff f0 	st.w	r7[-16],r8
80003578:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000357c:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003580:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003584:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003586:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000358a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000358e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003590:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003594:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003598:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000359c:	ee f9 ff fc 	ld.w	r9,r7[-4]
800035a0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800035a4:	30 1a       	mov	r10,1
800035a6:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800035aa:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800035ae:	2f 4d       	sub	sp,-48
800035b0:	e3 cd 80 80 	ldm	sp++,r7,pc

800035b4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800035b4:	eb cd 40 80 	pushm	r7,lr
800035b8:	1a 97       	mov	r7,sp
800035ba:	20 cd       	sub	sp,48
800035bc:	ef 4c ff d4 	st.w	r7[-44],r12
800035c0:	16 98       	mov	r8,r11
800035c2:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
800035c6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800035ca:	ee f9 ff d4 	ld.w	r9,r7[-44]
800035ce:	ef 49 ff dc 	st.w	r7[-36],r9
800035d2:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
800035d6:	ef 39 ff db 	ld.ub	r9,r7[-37]
800035da:	30 08       	mov	r8,0
800035dc:	f0 09 18 00 	cp.b	r9,r8
800035e0:	c2 10       	breq	80003622 <ioport_set_pin_level+0x6e>
800035e2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800035e6:	ef 48 ff e0 	st.w	r7[-32],r8
800035ea:	ee f8 ff e0 	ld.w	r8,r7[-32]
800035ee:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800035f2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800035f6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800035f8:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800035fc:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003600:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003602:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003606:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000360a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000360e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003612:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003616:	30 1a       	mov	r10,1
80003618:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000361c:	f1 49 00 54 	st.w	r8[84],r9
80003620:	c2 08       	rjmp	80003660 <ioport_set_pin_level+0xac>
80003622:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003626:	ef 48 ff f0 	st.w	r7[-16],r8
8000362a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000362e:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003632:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003636:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003638:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000363c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003640:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003642:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003646:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000364a:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000364e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003652:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003656:	30 1a       	mov	r10,1
80003658:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000365c:	f1 49 00 58 	st.w	r8[88],r9
}
80003660:	2f 4d       	sub	sp,-48
80003662:	e3 cd 80 80 	ldm	sp++,r7,pc

80003666 <spi_put>:
 * \param spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
80003666:	eb cd 40 80 	pushm	r7,lr
8000366a:	1a 97       	mov	r7,sp
8000366c:	20 2d       	sub	sp,8
8000366e:	ef 4c ff fc 	st.w	r7[-4],r12
80003672:	16 98       	mov	r8,r11
80003674:	ef 58 ff f8 	st.h	r7[-8],r8
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003678:	ef 19 ff f8 	ld.uh	r9,r7[-8]
8000367c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003680:	91 39       	st.w	r8[0xc],r9
}
80003682:	2f ed       	sub	sp,-8
80003684:	e3 cd 80 80 	ldm	sp++,r7,pc

80003688 <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
80003688:	eb cd 40 80 	pushm	r7,lr
8000368c:	1a 97       	mov	r7,sp
8000368e:	20 1d       	sub	sp,4
80003690:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
80003694:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003698:	70 28       	ld.w	r8,r8[0x8]
8000369a:	5c 88       	casts.h	r8
}
8000369c:	10 9c       	mov	r12,r8
8000369e:	2f fd       	sub	sp,-4
800036a0:	e3 cd 80 80 	ldm	sp++,r7,pc

800036a4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
800036a4:	eb cd 40 80 	pushm	r7,lr
800036a8:	1a 97       	mov	r7,sp
800036aa:	20 2d       	sub	sp,8
800036ac:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
800036b0:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036b4:	48 f9       	lddpc	r9,800036f0 <sleepmgr_lock_mode+0x4c>
800036b6:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036ba:	3f f8       	mov	r8,-1
800036bc:	f0 09 18 00 	cp.b	r9,r8
800036c0:	c0 21       	brne	800036c4 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
800036c2:	c0 08       	rjmp	800036c2 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
800036c4:	f0 1f 00 0c 	mcall	800036f4 <sleepmgr_lock_mode+0x50>
800036c8:	18 98       	mov	r8,r12
800036ca:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
800036ce:	ee f8 ff f8 	ld.w	r8,r7[-8]
800036d2:	48 89       	lddpc	r9,800036f0 <sleepmgr_lock_mode+0x4c>
800036d4:	f2 08 07 09 	ld.ub	r9,r9[r8]
800036d8:	2f f9       	sub	r9,-1
800036da:	5c 59       	castu.b	r9
800036dc:	48 5a       	lddpc	r10,800036f0 <sleepmgr_lock_mode+0x4c>
800036de:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
800036e2:	ee fc ff fc 	ld.w	r12,r7[-4]
800036e6:	f0 1f 00 05 	mcall	800036f8 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
800036ea:	2f ed       	sub	sp,-8
800036ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800036f0:	00 00       	add	r0,r0
800036f2:	07 78       	ld.ub	r8,--r3
800036f4:	80 00       	ld.sh	r0,r0[0x0]
800036f6:	32 44       	mov	r4,36
800036f8:	80 00       	ld.sh	r0,r0[0x0]
800036fa:	32 84       	mov	r4,40

800036fc <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
800036fc:	eb cd 40 80 	pushm	r7,lr
80003700:	1a 97       	mov	r7,sp
80003702:	20 9d       	sub	sp,36
	irqflags_t flags = cpu_irq_save();
80003704:	f0 1f 00 62 	mcall	8000388c <com_spi_interrupt_handler+0x190>
80003708:	18 98       	mov	r8,r12
8000370a:	ef 48 ff f8 	st.w	r7[-8],r8
	
	pdca_disable(PDCA_CHANNEL_SPI_RX);
8000370e:	30 0c       	mov	r12,0
80003710:	f0 1f 00 60 	mcall	80003890 <com_spi_interrupt_handler+0x194>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80003714:	30 1c       	mov	r12,1
80003716:	f0 1f 00 5f 	mcall	80003890 <com_spi_interrupt_handler+0x194>
	volatile pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
8000371a:	30 08       	mov	r8,0
8000371c:	ef 48 ff f0 	st.w	r7[-16],r8
	pdca_opt.etrig			= false;
80003720:	30 08       	mov	r8,0
80003722:	ef 68 ff f4 	st.b	r7[-12],r8
	pdca_opt.r_addr			= NULL;
80003726:	30 08       	mov	r8,0
80003728:	ef 48 ff e4 	st.w	r7[-28],r8
	pdca_opt.r_size			= 0;
8000372c:	30 08       	mov	r8,0
8000372e:	ef 48 ff e8 	st.w	r7[-24],r8
	
	uint8_t cmd = spi_get(SPI_ARDU);
80003732:	fe 7c 3c 00 	mov	r12,-50176
80003736:	f0 1f 00 58 	mcall	80003894 <com_spi_interrupt_handler+0x198>
8000373a:	18 98       	mov	r8,r12
8000373c:	5c 88       	casts.h	r8
8000373e:	ef 68 ff ff 	st.b	r7[-1],r8
	spi_put(SPI_ARDU, cmd);
80003742:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003746:	10 9b       	mov	r11,r8
80003748:	fe 7c 3c 00 	mov	r12,-50176
8000374c:	f0 1f 00 53 	mcall	80003898 <com_spi_interrupt_handler+0x19c>
		//usart_write_line(USART,"CMD: ");
		//usart_putchar(USART,cmd);
		//usart_putchar(USART,'\n');
	//#endif
	
	switch (cmd)
80003750:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003754:	58 58       	cp.w	r8,5
80003756:	c6 60       	breq	80003822 <com_spi_interrupt_handler+0x126>
80003758:	e0 89 00 05 	brgt	80003762 <com_spi_interrupt_handler+0x66>
8000375c:	58 28       	cp.w	r8,2
8000375e:	c0 a0       	breq	80003772 <com_spi_interrupt_handler+0x76>
80003760:	c8 e8       	rjmp	8000387c <com_spi_interrupt_handler+0x180>
80003762:	e0 48 00 28 	cp.w	r8,40
80003766:	e0 80 00 8a 	breq	8000387a <com_spi_interrupt_handler+0x17e>
8000376a:	e0 48 00 99 	cp.w	r8,153
8000376e:	c2 e0       	breq	800037ca <com_spi_interrupt_handler+0xce>
80003770:	c8 68       	rjmp	8000387c <com_spi_interrupt_handler+0x180>
	{
		case SPI_CMD_EULER_COORD_BATT:
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003772:	30 38       	mov	r8,3
80003774:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
80003778:	4c 98       	lddpc	r8,8000389c <com_spi_interrupt_handler+0x1a0>
8000377a:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
8000377e:	30 98       	mov	r8,9
80003780:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003784:	ee c8 00 24 	sub	r8,r7,36
80003788:	10 9b       	mov	r11,r8
8000378a:	30 0c       	mov	r12,0
8000378c:	f0 1f 00 45 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003790:	30 f8       	mov	r8,15
80003792:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
80003796:	4c 48       	lddpc	r8,800038a4 <com_spi_interrupt_handler+0x1a8>
80003798:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
8000379c:	30 98       	mov	r8,9
8000379e:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800037a2:	ee c8 00 24 	sub	r8,r7,36
800037a6:	10 9b       	mov	r11,r8
800037a8:	30 1c       	mov	r12,1
800037aa:	f0 1f 00 3e 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
800037ae:	fe 78 3c 00 	mov	r8,-50176
800037b2:	30 19       	mov	r9,1
800037b4:	91 69       	st.w	r8[0x18],r9
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800037b6:	30 0c       	mov	r12,0
800037b8:	f0 1f 00 3c 	mcall	800038a8 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800037bc:	30 0c       	mov	r12,0
800037be:	f0 1f 00 3c 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
800037c2:	30 1c       	mov	r12,1
800037c4:	f0 1f 00 3a 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
			break;
800037c8:	c5 a8       	rjmp	8000387c <com_spi_interrupt_handler+0x180>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800037ca:	30 38       	mov	r8,3
800037cc:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&speed_1;
800037d0:	4b 88       	lddpc	r8,800038b0 <com_spi_interrupt_handler+0x1b4>
800037d2:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
800037d6:	30 88       	mov	r8,8
800037d8:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
800037dc:	ee c8 00 24 	sub	r8,r7,36
800037e0:	10 9b       	mov	r11,r8
800037e2:	30 0c       	mov	r12,0
800037e4:	f0 1f 00 2f 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
800037e8:	30 f8       	mov	r8,15
800037ea:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
800037ee:	4b 28       	lddpc	r8,800038b4 <com_spi_interrupt_handler+0x1b8>
800037f0:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
800037f4:	30 88       	mov	r8,8
800037f6:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800037fa:	ee c8 00 24 	sub	r8,r7,36
800037fe:	10 9b       	mov	r11,r8
80003800:	30 1c       	mov	r12,1
80003802:	f0 1f 00 28 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
80003806:	fe 78 3c 00 	mov	r8,-50176
8000380a:	30 19       	mov	r9,1
8000380c:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000380e:	30 0c       	mov	r12,0
80003810:	f0 1f 00 26 	mcall	800038a8 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003814:	30 0c       	mov	r12,0
80003816:	f0 1f 00 26 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
8000381a:	30 1c       	mov	r12,1
8000381c:	f0 1f 00 24 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
			break;
80003820:	c2 e8       	rjmp	8000387c <com_spi_interrupt_handler+0x180>
		case SPI_CMD_SET_WRITE:
			break;
		case SPI_CMD_EULER_COORD_BATT_DIAG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003822:	30 38       	mov	r8,3
80003824:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
80003828:	49 d8       	lddpc	r8,8000389c <com_spi_interrupt_handler+0x1a0>
8000382a:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
8000382e:	31 08       	mov	r8,16
80003830:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003834:	ee c8 00 24 	sub	r8,r7,36
80003838:	10 9b       	mov	r11,r8
8000383a:	30 0c       	mov	r12,0
8000383c:	f0 1f 00 19 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
		
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003840:	30 f8       	mov	r8,15
80003842:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
80003846:	49 88       	lddpc	r8,800038a4 <com_spi_interrupt_handler+0x1a8>
80003848:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
8000384c:	31 08       	mov	r8,16
8000384e:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003852:	ee c8 00 24 	sub	r8,r7,36
80003856:	10 9b       	mov	r11,r8
80003858:	30 1c       	mov	r12,1
8000385a:	f0 1f 00 12 	mcall	800038a0 <com_spi_interrupt_handler+0x1a4>
		
			MACRO_DIS_SPI_RX_INTR;
8000385e:	fe 78 3c 00 	mov	r8,-50176
80003862:	30 19       	mov	r9,1
80003864:	91 69       	st.w	r8[0x18],r9
		
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003866:	30 0c       	mov	r12,0
80003868:	f0 1f 00 10 	mcall	800038a8 <com_spi_interrupt_handler+0x1ac>
		
			pdca_enable(PDCA_CHANNEL_SPI_RX);
8000386c:	30 0c       	mov	r12,0
8000386e:	f0 1f 00 10 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003872:	30 1c       	mov	r12,1
80003874:	f0 1f 00 0e 	mcall	800038ac <com_spi_interrupt_handler+0x1b0>
80003878:	c0 28       	rjmp	8000387c <com_spi_interrupt_handler+0x180>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
			pdca_enable(PDCA_CHANNEL_SPI_TX);
			break;
		case SPI_CMD_SET_WRITE:
			break;
8000387a:	d7 03       	nop
			break;
		default:
			break;
	}
	
	cpu_irq_restore(flags);
8000387c:	ee fc ff f8 	ld.w	r12,r7[-8]
80003880:	f0 1f 00 0e 	mcall	800038b8 <com_spi_interrupt_handler+0x1bc>
};
80003884:	2f 7d       	sub	sp,-36
80003886:	e3 cd 40 80 	ldm	sp++,r7,lr
8000388a:	d6 03       	rete
8000388c:	80 00       	ld.sh	r0,r0[0x0]
8000388e:	32 44       	mov	r4,36
80003890:	80 00       	ld.sh	r0,r0[0x0]
80003892:	30 a4       	mov	r4,10
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	36 88       	mov	r8,104
80003898:	80 00       	ld.sh	r0,r0[0x0]
8000389a:	36 66       	mov	r6,102
8000389c:	00 00       	add	r0,r0
8000389e:	07 00       	ld.w	r0,r3++
800038a0:	80 00       	ld.sh	r0,r0[0x0]
800038a2:	2f d4       	sub	r4,-3
800038a4:	00 00       	add	r0,r0
800038a6:	07 18       	ld.sh	r8,r3++
800038a8:	80 00       	ld.sh	r0,r0[0x0]
800038aa:	31 54       	mov	r4,21
800038ac:	80 00       	ld.sh	r0,r0[0x0]
800038ae:	30 d4       	mov	r4,13
800038b0:	00 00       	add	r0,r0
800038b2:	06 88       	andn	r8,r3
800038b4:	00 00       	add	r0,r0
800038b6:	06 80       	andn	r0,r3
800038b8:	80 00       	ld.sh	r0,r0[0x0]
800038ba:	32 84       	mov	r4,40

800038bc <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
800038bc:	eb cd 40 80 	pushm	r7,lr
800038c0:	1a 97       	mov	r7,sp
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"CMD END\n");
	//#endif
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800038c2:	30 0c       	mov	r12,0
800038c4:	f0 1f 00 08 	mcall	800038e4 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
800038c8:	30 0c       	mov	r12,0
800038ca:	f0 1f 00 08 	mcall	800038e8 <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
800038ce:	30 1c       	mov	r12,1
800038d0:	f0 1f 00 06 	mcall	800038e8 <com_pdca_interrupt_handler+0x2c>
	//spi_get(SPI_ARDU);
	MACRO_EN_SPI_RX_INTR;
800038d4:	fe 78 3c 00 	mov	r8,-50176
800038d8:	30 19       	mov	r9,1
800038da:	91 59       	st.w	r8[0x14],r9
};
800038dc:	e3 cd 40 80 	ldm	sp++,r7,lr
800038e0:	d6 03       	rete
800038e2:	00 00       	add	r0,r0
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	31 04       	mov	r4,16
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	30 a4       	mov	r4,10

800038ec <com_spi_init>:

spi_status_t com_spi_init(void)
{
800038ec:	eb cd 40 80 	pushm	r7,lr
800038f0:	1a 97       	mov	r7,sp
800038f2:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
800038f4:	30 1b       	mov	r11,1
800038f6:	30 0c       	mov	r12,0
800038f8:	f0 1f 00 26 	mcall	80003990 <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
800038fc:	30 0b       	mov	r11,0
800038fe:	30 1c       	mov	r12,1
80003900:	f0 1f 00 24 	mcall	80003990 <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003904:	30 0b       	mov	r11,0
80003906:	30 2c       	mov	r12,2
80003908:	f0 1f 00 22 	mcall	80003990 <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
8000390c:	30 0b       	mov	r11,0
8000390e:	30 0c       	mov	r12,0
80003910:	f0 1f 00 21 	mcall	80003994 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003914:	30 3b       	mov	r11,3
80003916:	4a 1c       	lddpc	r12,80003998 <com_spi_init+0xac>
80003918:	f0 1f 00 21 	mcall	8000399c <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
8000391c:	fe 7c 3c 00 	mov	r12,-50176
80003920:	f0 1f 00 20 	mcall	800039a0 <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003924:	30 0a       	mov	r10,0
80003926:	30 8b       	mov	r11,8
80003928:	fe 7c 3c 00 	mov	r12,-50176
8000392c:	f0 1f 00 1e 	mcall	800039a4 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80003930:	e1 b8 00 00 	mfsr	r8,0x0
80003934:	10 9c       	mov	r12,r8
80003936:	f0 1f 00 1d 	mcall	800039a8 <com_spi_init+0xbc>
8000393a:	18 98       	mov	r8,r12
8000393c:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
80003940:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003944:	30 08       	mov	r8,0
80003946:	f0 09 18 00 	cp.b	r9,r8
8000394a:	c0 20       	breq	8000394e <com_spi_init+0x62>
8000394c:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
8000394e:	30 3a       	mov	r10,3
80003950:	e0 6b 01 20 	mov	r11,288
80003954:	49 6c       	lddpc	r12,800039ac <com_spi_init+0xc0>
80003956:	f0 1f 00 17 	mcall	800039b0 <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
8000395a:	fe 7c 00 00 	mov	r12,-65536
8000395e:	f0 1f 00 11 	mcall	800039a0 <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
80003962:	30 3a       	mov	r10,3
80003964:	36 0b       	mov	r11,96
80003966:	49 4c       	lddpc	r12,800039b4 <com_spi_init+0xc8>
80003968:	f0 1f 00 12 	mcall	800039b0 <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
8000396c:	fe 78 3c 00 	mov	r8,-50176
80003970:	30 19       	mov	r9,1
80003972:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
80003974:	fe 7c 3c 00 	mov	r12,-50176
80003978:	f0 1f 00 10 	mcall	800039b8 <com_spi_init+0xcc>
	cpu_irq_enable();
8000397c:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
8000397e:	30 1c       	mov	r12,1
80003980:	f0 1f 00 0f 	mcall	800039bc <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
80003984:	30 08       	mov	r8,0
}
80003986:	10 9c       	mov	r12,r8
80003988:	2f fd       	sub	sp,-4
8000398a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000398e:	00 00       	add	r0,r0
80003990:	80 00       	ld.sh	r0,r0[0x0]
80003992:	35 00       	mov	r0,80
80003994:	80 00       	ld.sh	r0,r0[0x0]
80003996:	35 b4       	mov	r4,91
80003998:	80 00       	ld.sh	r0,r0[0x0]
8000399a:	d0 30       	acall	0x3
8000399c:	80 00       	ld.sh	r0,r0[0x0]
8000399e:	2c 44       	sub	r4,-60
800039a0:	80 00       	ld.sh	r0,r0[0x0]
800039a2:	33 38       	mov	r8,51
800039a4:	80 00       	ld.sh	r0,r0[0x0]
800039a6:	64 34       	ld.w	r4,r2[0xc]
800039a8:	80 00       	ld.sh	r0,r0[0x0]
800039aa:	32 62       	mov	r2,38
800039ac:	80 00       	ld.sh	r0,r0[0x0]
800039ae:	36 fc       	mov	r12,111
800039b0:	80 00       	ld.sh	r0,r0[0x0]
800039b2:	70 3c       	ld.w	r12,r8[0xc]
800039b4:	80 00       	ld.sh	r0,r0[0x0]
800039b6:	38 bc       	mov	r12,-117
800039b8:	80 00       	ld.sh	r0,r0[0x0]
800039ba:	64 be       	ld.w	lr,r2[0x2c]
800039bc:	80 00       	ld.sh	r0,r0[0x0]
800039be:	36 a4       	mov	r4,106

800039c0 <usart_init>:

void usart_init(void)
{
800039c0:	eb cd 40 80 	pushm	r7,lr
800039c4:	1a 97       	mov	r7,sp
800039c6:	20 3d       	sub	sp,12
	
	ioport_set_pin_dir(USART_TX,IOPORT_DIR_OUTPUT);
800039c8:	30 1b       	mov	r11,1
800039ca:	31 3c       	mov	r12,19
800039cc:	f0 1f 00 17 	mcall	80003a28 <usart_init+0x68>
	ioport_set_pin_dir(USART_RX,IOPORT_DIR_INPUT);
800039d0:	30 0b       	mov	r11,0
800039d2:	31 2c       	mov	r12,18
800039d4:	f0 1f 00 15 	mcall	80003a28 <usart_init+0x68>
	
	static const gpio_map_t USART_GPIO_MAP =	{{USART_RX, USART_RX_PER_FUNC},{USART_TX, USART_TX_PER_FUNC}};
	gpio_enable_module(USART_GPIO_MAP,2);
800039d8:	30 2b       	mov	r11,2
800039da:	49 5c       	lddpc	r12,80003a2c <usart_init+0x6c>
800039dc:	f0 1f 00 15 	mcall	80003a30 <usart_init+0x70>
		
	sysclk_enable_peripheral_clock(USART);
800039e0:	fe 7c 30 00 	mov	r12,-53248
800039e4:	f0 1f 00 14 	mcall	80003a34 <usart_init+0x74>
	
	usart_options_t opt;
	opt.baudrate = USART_BAUD;
800039e8:	e0 68 96 00 	mov	r8,38400
800039ec:	ef 48 ff f4 	st.w	r7[-12],r8
	opt.charlength = USART_CHARLENGTH;
800039f0:	30 88       	mov	r8,8
800039f2:	ef 68 ff f8 	st.b	r7[-8],r8
	opt.channelmode = USART_CHMODE;
800039f6:	30 08       	mov	r8,0
800039f8:	ef 68 ff fc 	st.b	r7[-4],r8
	opt.paritytype = USART_PARITY;
800039fc:	30 48       	mov	r8,4
800039fe:	ef 68 ff f9 	st.b	r7[-7],r8
	opt.stopbits = USART_STOP;	
80003a02:	30 08       	mov	r8,0
80003a04:	ef 58 ff fa 	st.h	r7[-6],r8
	usart_init_rs232(USART, &opt, sysclk_get_pba_hz());
80003a08:	f0 1f 00 0c 	mcall	80003a38 <usart_init+0x78>
80003a0c:	18 98       	mov	r8,r12
80003a0e:	10 99       	mov	r9,r8
80003a10:	ee c8 00 0c 	sub	r8,r7,12
80003a14:	12 9a       	mov	r10,r9
80003a16:	10 9b       	mov	r11,r8
80003a18:	fe 7c 30 00 	mov	r12,-53248
80003a1c:	f0 1f 00 08 	mcall	80003a3c <usart_init+0x7c>
}
80003a20:	2f dd       	sub	sp,-12
80003a22:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a26:	00 00       	add	r0,r0
80003a28:	80 00       	ld.sh	r0,r0[0x0]
80003a2a:	35 00       	mov	r0,80
80003a2c:	80 00       	ld.sh	r0,r0[0x0]
80003a2e:	d0 20       	acall	0x2
80003a30:	80 00       	ld.sh	r0,r0[0x0]
80003a32:	2c 44       	sub	r4,-60
80003a34:	80 00       	ld.sh	r0,r0[0x0]
80003a36:	33 38       	mov	r8,51
80003a38:	80 00       	ld.sh	r0,r0[0x0]
80003a3a:	32 c0       	mov	r0,44
80003a3c:	80 00       	ld.sh	r0,r0[0x0]
80003a3e:	6c d0       	ld.w	r0,r6[0x34]

80003a40 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003a40:	eb cd 40 80 	pushm	r7,lr
80003a44:	1a 97       	mov	r7,sp
80003a46:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003a48:	e1 b8 00 00 	mfsr	r8,0x0
80003a4c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80003a50:	d3 03       	ssrf	0x10

	return flags;
80003a52:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80003a56:	10 9c       	mov	r12,r8
80003a58:	2f fd       	sub	sp,-4
80003a5a:	e3 cd 80 80 	ldm	sp++,r7,pc

80003a5e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80003a5e:	eb cd 40 80 	pushm	r7,lr
80003a62:	1a 97       	mov	r7,sp
80003a64:	20 1d       	sub	sp,4
80003a66:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80003a6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003a6e:	e6 18 00 01 	andh	r8,0x1,COH
80003a72:	5f 08       	sreq	r8
80003a74:	5c 58       	castu.b	r8
}
80003a76:	10 9c       	mov	r12,r8
80003a78:	2f fd       	sub	sp,-4
80003a7a:	e3 cd 80 80 	ldm	sp++,r7,pc
80003a7e:	d7 03       	nop

80003a80 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80003a80:	eb cd 40 80 	pushm	r7,lr
80003a84:	1a 97       	mov	r7,sp
80003a86:	20 1d       	sub	sp,4
80003a88:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003a8c:	ee fc ff fc 	ld.w	r12,r7[-4]
80003a90:	f0 1f 00 05 	mcall	80003aa4 <cpu_irq_restore+0x24>
80003a94:	18 98       	mov	r8,r12
80003a96:	58 08       	cp.w	r8,0
80003a98:	c0 20       	breq	80003a9c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80003a9a:	d5 03       	csrf	0x10
   }

	barrier();
}
80003a9c:	2f fd       	sub	sp,-4
80003a9e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003aa2:	00 00       	add	r0,r0
80003aa4:	80 00       	ld.sh	r0,r0[0x0]
80003aa6:	3a 5e       	mov	lr,-91

80003aa8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
80003aa8:	eb cd 40 80 	pushm	r7,lr
80003aac:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80003aae:	e0 68 0e 00 	mov	r8,3584
80003ab2:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003ab6:	10 9c       	mov	r12,r8
80003ab8:	e3 cd 80 80 	ldm	sp++,r7,pc

80003abc <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003abc:	eb cd 40 80 	pushm	r7,lr
80003ac0:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003ac2:	f0 1f 00 04 	mcall	80003ad0 <sysclk_get_pba_hz+0x14>
80003ac6:	18 98       	mov	r8,r12
80003ac8:	a3 88       	lsr	r8,0x2
}
80003aca:	10 9c       	mov	r12,r8
80003acc:	e3 cd 80 80 	ldm	sp++,r7,pc
80003ad0:	80 00       	ld.sh	r0,r0[0x0]
80003ad2:	3a a8       	mov	r8,-86

80003ad4 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003ad4:	eb cd 40 80 	pushm	r7,lr
80003ad8:	1a 97       	mov	r7,sp
80003ada:	20 1d       	sub	sp,4
80003adc:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003ae0:	ee fb ff fc 	ld.w	r11,r7[-4]
80003ae4:	30 1c       	mov	r12,1
80003ae6:	f0 1f 00 03 	mcall	80003af0 <sysclk_enable_hsb_module+0x1c>
}
80003aea:	2f fd       	sub	sp,-4
80003aec:	e3 cd 80 80 	ldm	sp++,r7,pc
80003af0:	80 00       	ld.sh	r0,r0[0x0]
80003af2:	62 58       	ld.w	r8,r1[0x14]

80003af4 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003af4:	eb cd 40 80 	pushm	r7,lr
80003af8:	1a 97       	mov	r7,sp
80003afa:	20 1d       	sub	sp,4
80003afc:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003b00:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b04:	30 2c       	mov	r12,2
80003b06:	f0 1f 00 03 	mcall	80003b10 <sysclk_enable_pba_module+0x1c>
}
80003b0a:	2f fd       	sub	sp,-4
80003b0c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b10:	80 00       	ld.sh	r0,r0[0x0]
80003b12:	62 58       	ld.w	r8,r1[0x14]

80003b14 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003b14:	eb cd 40 80 	pushm	r7,lr
80003b18:	1a 97       	mov	r7,sp
80003b1a:	20 1d       	sub	sp,4
80003b1c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003b20:	ee fb ff fc 	ld.w	r11,r7[-4]
80003b24:	30 3c       	mov	r12,3
80003b26:	f0 1f 00 03 	mcall	80003b30 <sysclk_enable_pbb_module+0x1c>
}
80003b2a:	2f fd       	sub	sp,-4
80003b2c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b30:	80 00       	ld.sh	r0,r0[0x0]
80003b32:	62 58       	ld.w	r8,r1[0x14]

80003b34 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003b34:	eb cd 40 80 	pushm	r7,lr
80003b38:	1a 97       	mov	r7,sp
80003b3a:	20 1d       	sub	sp,4
80003b3c:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003b40:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003b44:	fe 58 38 00 	cp.w	r8,-51200
80003b48:	e0 80 00 8a 	breq	80003c5c <sysclk_enable_peripheral_clock+0x128>
80003b4c:	e0 8b 00 33 	brhi	80003bb2 <sysclk_enable_peripheral_clock+0x7e>
80003b50:	fe 58 14 00 	cp.w	r8,-60416
80003b54:	c6 80       	breq	80003c24 <sysclk_enable_peripheral_clock+0xf0>
80003b56:	e0 8b 00 18 	brhi	80003b86 <sysclk_enable_peripheral_clock+0x52>
80003b5a:	fe 48 14 00 	cp.w	r8,-125952
80003b5e:	e0 80 00 be 	breq	80003cda <sysclk_enable_peripheral_clock+0x1a6>
80003b62:	e0 8b 00 0b 	brhi	80003b78 <sysclk_enable_peripheral_clock+0x44>
80003b66:	fe 48 00 00 	cp.w	r8,-131072
80003b6a:	e0 80 00 ad 	breq	80003cc4 <sysclk_enable_peripheral_clock+0x190>
80003b6e:	fe 48 10 00 	cp.w	r8,-126976
80003b72:	e0 80 00 b0 	breq	80003cd2 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b76:	cb 98       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b78:	fe 58 00 00 	cp.w	r8,-65536
80003b7c:	c4 90       	breq	80003c0e <sysclk_enable_peripheral_clock+0xda>
80003b7e:	fe 58 10 00 	cp.w	r8,-61440
80003b82:	c4 d0       	breq	80003c1c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b84:	cb 28       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b86:	fe 58 20 00 	cp.w	r8,-57344
80003b8a:	c5 90       	breq	80003c3c <sysclk_enable_peripheral_clock+0x108>
80003b8c:	e0 8b 00 09 	brhi	80003b9e <sysclk_enable_peripheral_clock+0x6a>
80003b90:	fe 58 18 00 	cp.w	r8,-59392
80003b94:	c4 c0       	breq	80003c2c <sysclk_enable_peripheral_clock+0xf8>
80003b96:	fe 58 1c 00 	cp.w	r8,-58368
80003b9a:	c4 d0       	breq	80003c34 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003b9c:	ca 68       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003b9e:	fe 58 30 00 	cp.w	r8,-53248
80003ba2:	c5 50       	breq	80003c4c <sysclk_enable_peripheral_clock+0x118>
80003ba4:	fe 58 34 00 	cp.w	r8,-52224
80003ba8:	c5 60       	breq	80003c54 <sysclk_enable_peripheral_clock+0x120>
80003baa:	fe 58 28 00 	cp.w	r8,-55296
80003bae:	c4 b0       	breq	80003c44 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bb0:	c9 c8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bb2:	fe 58 50 00 	cp.w	r8,-45056
80003bb6:	c6 b0       	breq	80003c8c <sysclk_enable_peripheral_clock+0x158>
80003bb8:	e0 8b 00 15 	brhi	80003be2 <sysclk_enable_peripheral_clock+0xae>
80003bbc:	fe 58 44 00 	cp.w	r8,-48128
80003bc0:	c5 a0       	breq	80003c74 <sysclk_enable_peripheral_clock+0x140>
80003bc2:	e0 8b 00 09 	brhi	80003bd4 <sysclk_enable_peripheral_clock+0xa0>
80003bc6:	fe 58 3c 00 	cp.w	r8,-50176
80003bca:	c4 d0       	breq	80003c64 <sysclk_enable_peripheral_clock+0x130>
80003bcc:	fe 58 40 00 	cp.w	r8,-49152
80003bd0:	c4 e0       	breq	80003c6c <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bd2:	c8 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bd4:	fe 58 48 00 	cp.w	r8,-47104
80003bd8:	c5 20       	breq	80003c7c <sysclk_enable_peripheral_clock+0x148>
80003bda:	fe 58 4c 00 	cp.w	r8,-46080
80003bde:	c5 30       	breq	80003c84 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003be0:	c8 48       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003be2:	fe 58 5c 00 	cp.w	r8,-41984
80003be6:	c5 f0       	breq	80003ca4 <sysclk_enable_peripheral_clock+0x170>
80003be8:	e0 8b 00 09 	brhi	80003bfa <sysclk_enable_peripheral_clock+0xc6>
80003bec:	fe 58 54 00 	cp.w	r8,-44032
80003bf0:	c5 20       	breq	80003c94 <sysclk_enable_peripheral_clock+0x160>
80003bf2:	fe 58 58 00 	cp.w	r8,-43008
80003bf6:	c5 30       	breq	80003c9c <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003bf8:	c7 88       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003bfa:	fe 58 64 00 	cp.w	r8,-39936
80003bfe:	c5 b0       	breq	80003cb4 <sysclk_enable_peripheral_clock+0x180>
80003c00:	fe 58 68 00 	cp.w	r8,-38912
80003c04:	c5 c0       	breq	80003cbc <sysclk_enable_peripheral_clock+0x188>
80003c06:	fe 58 60 00 	cp.w	r8,-40960
80003c0a:	c5 10       	breq	80003cac <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003c0c:	c6 e8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003c0e:	30 4c       	mov	r12,4
80003c10:	f0 1f 00 38 	mcall	80003cf0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003c14:	30 0c       	mov	r12,0
80003c16:	f0 1f 00 38 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c1a:	c6 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003c1c:	30 1c       	mov	r12,1
80003c1e:	f0 1f 00 36 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c22:	c6 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003c24:	30 2c       	mov	r12,2
80003c26:	f0 1f 00 34 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c2a:	c5 f8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003c2c:	30 3c       	mov	r12,3
80003c2e:	f0 1f 00 32 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c32:	c5 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003c34:	30 4c       	mov	r12,4
80003c36:	f0 1f 00 30 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c3a:	c5 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003c3c:	30 5c       	mov	r12,5
80003c3e:	f0 1f 00 2e 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c42:	c5 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003c44:	30 6c       	mov	r12,6
80003c46:	f0 1f 00 2c 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c4a:	c4 f8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003c4c:	30 7c       	mov	r12,7
80003c4e:	f0 1f 00 2a 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c52:	c4 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003c54:	30 8c       	mov	r12,8
80003c56:	f0 1f 00 28 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c5a:	c4 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003c5c:	30 9c       	mov	r12,9
80003c5e:	f0 1f 00 26 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c62:	c4 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003c64:	30 ac       	mov	r12,10
80003c66:	f0 1f 00 24 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c6a:	c3 f8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003c6c:	30 bc       	mov	r12,11
80003c6e:	f0 1f 00 22 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c72:	c3 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003c74:	30 cc       	mov	r12,12
80003c76:	f0 1f 00 20 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c7a:	c3 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003c7c:	30 dc       	mov	r12,13
80003c7e:	f0 1f 00 1e 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c82:	c3 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003c84:	30 ec       	mov	r12,14
80003c86:	f0 1f 00 1c 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c8a:	c2 f8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003c8c:	30 fc       	mov	r12,15
80003c8e:	f0 1f 00 1a 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c92:	c2 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003c94:	31 0c       	mov	r12,16
80003c96:	f0 1f 00 18 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003c9a:	c2 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003c9c:	31 1c       	mov	r12,17
80003c9e:	f0 1f 00 16 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ca2:	c2 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003ca4:	31 2c       	mov	r12,18
80003ca6:	f0 1f 00 14 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003caa:	c1 f8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003cac:	31 3c       	mov	r12,19
80003cae:	f0 1f 00 12 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cb2:	c1 b8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003cb4:	31 4c       	mov	r12,20
80003cb6:	f0 1f 00 10 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cba:	c1 78       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003cbc:	31 5c       	mov	r12,21
80003cbe:	f0 1f 00 0e 	mcall	80003cf4 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003cc2:	c1 38       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003cc4:	30 3c       	mov	r12,3
80003cc6:	f0 1f 00 0b 	mcall	80003cf0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003cca:	30 0c       	mov	r12,0
80003ccc:	f0 1f 00 0b 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cd0:	c0 c8       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003cd2:	30 1c       	mov	r12,1
80003cd4:	f0 1f 00 09 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003cd8:	c0 88       	rjmp	80003ce8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003cda:	30 0c       	mov	r12,0
80003cdc:	f0 1f 00 05 	mcall	80003cf0 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003ce0:	30 2c       	mov	r12,2
80003ce2:	f0 1f 00 06 	mcall	80003cf8 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003ce6:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003ce8:	2f fd       	sub	sp,-4
80003cea:	e3 cd 80 80 	ldm	sp++,r7,pc
80003cee:	00 00       	add	r0,r0
80003cf0:	80 00       	ld.sh	r0,r0[0x0]
80003cf2:	3a d4       	mov	r4,-83
80003cf4:	80 00       	ld.sh	r0,r0[0x0]
80003cf6:	3a f4       	mov	r4,-81
80003cf8:	80 00       	ld.sh	r0,r0[0x0]
80003cfa:	3b 14       	mov	r4,-79

80003cfc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003cfc:	eb cd 40 80 	pushm	r7,lr
80003d00:	1a 97       	mov	r7,sp
80003d02:	20 cd       	sub	sp,48
80003d04:	ef 4c ff d4 	st.w	r7[-44],r12
80003d08:	ef 4b ff d0 	st.w	r7[-48],r11
80003d0c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003d10:	ef 48 ff dc 	st.w	r7[-36],r8
80003d14:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003d18:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003d1c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d20:	58 18       	cp.w	r8,1
80003d22:	c2 11       	brne	80003d64 <ioport_set_pin_dir+0x68>
80003d24:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d28:	ef 48 ff e0 	st.w	r7[-32],r8
80003d2c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003d30:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d34:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003d38:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d3a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d3e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003d42:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d44:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d48:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d4c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d50:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003d54:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003d58:	30 1a       	mov	r10,1
80003d5a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003d5e:	f1 49 00 44 	st.w	r8[68],r9
80003d62:	c2 48       	rjmp	80003daa <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003d64:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003d68:	58 08       	cp.w	r8,0
80003d6a:	c2 01       	brne	80003daa <ioport_set_pin_dir+0xae>
80003d6c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003d70:	ef 48 ff f0 	st.w	r7[-16],r8
80003d74:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003d78:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003d7c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003d80:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003d82:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d8a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003d8c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003d90:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003d94:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003d98:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003d9c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003da0:	30 1a       	mov	r10,1
80003da2:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003da6:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003daa:	2f 4d       	sub	sp,-48
80003dac:	e3 cd 80 80 	ldm	sp++,r7,pc

80003db0 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003db0:	eb cd 40 80 	pushm	r7,lr
80003db4:	1a 97       	mov	r7,sp
80003db6:	20 2d       	sub	sp,8
80003db8:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003dbc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dc0:	48 f9       	lddpc	r9,80003dfc <sleepmgr_lock_mode+0x4c>
80003dc2:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003dc6:	3f f8       	mov	r8,-1
80003dc8:	f0 09 18 00 	cp.b	r9,r8
80003dcc:	c0 21       	brne	80003dd0 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003dce:	c0 08       	rjmp	80003dce <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003dd0:	f0 1f 00 0c 	mcall	80003e00 <sleepmgr_lock_mode+0x50>
80003dd4:	18 98       	mov	r8,r12
80003dd6:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003dda:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dde:	48 89       	lddpc	r9,80003dfc <sleepmgr_lock_mode+0x4c>
80003de0:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003de4:	2f f9       	sub	r9,-1
80003de6:	5c 59       	castu.b	r9
80003de8:	48 5a       	lddpc	r10,80003dfc <sleepmgr_lock_mode+0x4c>
80003dea:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003dee:	ee fc ff fc 	ld.w	r12,r7[-4]
80003df2:	f0 1f 00 05 	mcall	80003e04 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003df6:	2f ed       	sub	sp,-8
80003df8:	e3 cd 80 80 	ldm	sp++,r7,pc
80003dfc:	00 00       	add	r0,r0
80003dfe:	07 78       	ld.ub	r8,--r3
80003e00:	80 00       	ld.sh	r0,r0[0x0]
80003e02:	3a 40       	mov	r0,-92
80003e04:	80 00       	ld.sh	r0,r0[0x0]
80003e06:	3a 80       	mov	r0,-88

80003e08 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003e08:	eb cd 40 80 	pushm	r7,lr
80003e0c:	1a 97       	mov	r7,sp
80003e0e:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e10:	30 1b       	mov	r11,1
80003e12:	31 bc       	mov	r12,27
80003e14:	f0 1f 00 cd 	mcall	80004148 <motor_init+0x340>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e18:	30 1b       	mov	r11,1
80003e1a:	31 ac       	mov	r12,26
80003e1c:	f0 1f 00 cb 	mcall	80004148 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e20:	30 1b       	mov	r11,1
80003e22:	31 6c       	mov	r12,22
80003e24:	f0 1f 00 c9 	mcall	80004148 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003e28:	30 1b       	mov	r11,1
80003e2a:	31 5c       	mov	r12,21
80003e2c:	f0 1f 00 c7 	mcall	80004148 <motor_init+0x340>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003e30:	fe 7c 50 00 	mov	r12,-45056
80003e34:	f0 1f 00 c6 	mcall	8000414c <motor_init+0x344>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003e38:	30 4b       	mov	r11,4
80003e3a:	fe fc 03 16 	ld.w	r12,pc[790]
80003e3e:	f0 1f 00 c6 	mcall	80004154 <motor_init+0x34c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e46:	30 29       	mov	r9,2
80003e48:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003e4c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003e50:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e54:	30 19       	mov	r9,1
80003e56:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003e5a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003e5e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e62:	30 09       	mov	r9,0
80003e64:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003e68:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003e6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e70:	30 09       	mov	r9,0
80003e72:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003e76:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003e7a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e7e:	30 29       	mov	r9,2
80003e80:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003e84:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003e88:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e8c:	30 19       	mov	r9,1
80003e8e:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003e92:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003e96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003e9a:	30 09       	mov	r9,0
80003e9c:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003ea0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003ea4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ea8:	30 09       	mov	r9,0
80003eaa:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003eae:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003eb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003eb6:	30 09       	mov	r9,0
80003eb8:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003ebc:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003ec0:	30 08       	mov	r8,0
80003ec2:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003ec6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003eca:	30 09       	mov	r9,0
80003ecc:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003ed0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003ed4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ed8:	30 09       	mov	r9,0
80003eda:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003ede:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003ee2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ee6:	30 09       	mov	r9,0
80003ee8:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003eec:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003ef0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ef4:	30 19       	mov	r9,1
80003ef6:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003efa:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003efe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f02:	30 09       	mov	r9,0
80003f04:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003f08:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003f0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f10:	30 09       	mov	r9,0
80003f12:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003f16:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003f1a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f1e:	30 29       	mov	r9,2
80003f20:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003f24:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003f28:	f0 1f 00 8c 	mcall	80004158 <motor_init+0x350>
80003f2c:	18 99       	mov	r9,r12
80003f2e:	e0 68 4d d3 	mov	r8,19923
80003f32:	ea 18 10 62 	orh	r8,0x1062
80003f36:	f2 08 06 48 	mulu.d	r8,r9,r8
80003f3a:	f2 08 16 07 	lsr	r8,r9,0x7
80003f3e:	10 99       	mov	r9,r8
80003f40:	fe f8 02 1c 	ld.w	r8,pc[540]
80003f44:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003f46:	fe f8 02 16 	ld.w	r8,pc[534]
80003f4a:	70 08       	ld.w	r8,r8[0x0]
80003f4c:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003f50:	f2 08 00 08 	add	r8,r9,r8
80003f54:	a1 58       	asr	r8,0x1
80003f56:	10 99       	mov	r9,r8
80003f58:	fe f8 02 04 	ld.w	r8,pc[516]
80003f5c:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003f5e:	fe f8 01 fe 	ld.w	r8,pc[510]
80003f62:	70 08       	ld.w	r8,r8[0x0]
80003f64:	f0 c9 ff fd 	sub	r9,r8,-3
80003f68:	58 08       	cp.w	r8,0
80003f6a:	f2 08 17 50 	movlt	r8,r9
80003f6e:	a3 48       	asr	r8,0x2
80003f70:	10 99       	mov	r9,r8
80003f72:	4f b8       	lddpc	r8,8000415c <motor_init+0x354>
80003f74:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003f76:	4f a8       	lddpc	r8,8000415c <motor_init+0x354>
80003f78:	70 29       	ld.w	r9,r8[0x8]
80003f7a:	4f 98       	lddpc	r8,8000415c <motor_init+0x354>
80003f7c:	70 18       	ld.w	r8,r8[0x4]
80003f7e:	10 19       	sub	r9,r8
80003f80:	4f 78       	lddpc	r8,8000415c <motor_init+0x354>
80003f82:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003f84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003f88:	30 29       	mov	r9,2
80003f8a:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003f8e:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003f92:	ee c8 00 0c 	sub	r8,r7,12
80003f96:	10 9b       	mov	r11,r8
80003f98:	fe 7c 50 00 	mov	r12,-45056
80003f9c:	f0 1f 00 71 	mcall	80004160 <motor_init+0x358>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003fa0:	30 18       	mov	r8,1
80003fa2:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003fa6:	ee c8 00 0c 	sub	r8,r7,12
80003faa:	10 9b       	mov	r11,r8
80003fac:	fe 7c 50 00 	mov	r12,-45056
80003fb0:	f0 1f 00 6c 	mcall	80004160 <motor_init+0x358>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003fb4:	30 08       	mov	r8,0
80003fb6:	ef 48 ff fc 	st.w	r7[-4],r8
80003fba:	c0 e8       	rjmp	80003fd6 <motor_init+0x1ce>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003fbc:	ee fa ff fc 	ld.w	r10,r7[-4]
80003fc0:	4e 78       	lddpc	r8,8000415c <motor_init+0x354>
80003fc2:	70 18       	ld.w	r8,r8[0x4]
80003fc4:	5c 88       	casts.h	r8
80003fc6:	4e 89       	lddpc	r9,80004164 <motor_init+0x35c>
80003fc8:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003fcc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003fd0:	2f f8       	sub	r8,-1
80003fd2:	ef 48 ff fc 	st.w	r7[-4],r8
80003fd6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003fda:	58 38       	cp.w	r8,3
80003fdc:	fe 98 ff f0 	brls	80003fbc <motor_init+0x1b4>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003fe0:	4d f8       	lddpc	r8,8000415c <motor_init+0x354>
80003fe2:	70 08       	ld.w	r8,r8[0x0]
80003fe4:	5c 88       	casts.h	r8
80003fe6:	5c 78       	castu.h	r8
80003fe8:	10 9a       	mov	r10,r8
80003fea:	30 0b       	mov	r11,0
80003fec:	fe 7c 50 00 	mov	r12,-45056
80003ff0:	f0 1f 00 5e 	mcall	80004168 <motor_init+0x360>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003ff4:	4d a8       	lddpc	r8,8000415c <motor_init+0x354>
80003ff6:	70 08       	ld.w	r8,r8[0x0]
80003ff8:	5c 88       	casts.h	r8
80003ffa:	5c 78       	castu.h	r8
80003ffc:	10 9a       	mov	r10,r8
80003ffe:	30 1b       	mov	r11,1
80004000:	fe 7c 50 00 	mov	r12,-45056
80004004:	f0 1f 00 59 	mcall	80004168 <motor_init+0x360>
	
	
	//pre-fill
	esc_timer_compare_values[MOTOR_POS_FL] = esc_timer_values.min;
80004008:	4d 58       	lddpc	r8,8000415c <motor_init+0x354>
8000400a:	70 18       	ld.w	r8,r8[0x4]
8000400c:	5c 88       	casts.h	r8
8000400e:	4d 69       	lddpc	r9,80004164 <motor_init+0x35c>
80004010:	b2 08       	st.h	r9[0x0],r8
	esc_timer_compare_values[MOTOR_POS_FR] = esc_timer_values.min;
80004012:	4d 38       	lddpc	r8,8000415c <motor_init+0x354>
80004014:	70 18       	ld.w	r8,r8[0x4]
80004016:	5c 88       	casts.h	r8
80004018:	4d 39       	lddpc	r9,80004164 <motor_init+0x35c>
8000401a:	b2 18       	st.h	r9[0x2],r8
	esc_timer_compare_values[MOTOR_POS_BL] = esc_timer_values.min;
8000401c:	4d 08       	lddpc	r8,8000415c <motor_init+0x354>
8000401e:	70 18       	ld.w	r8,r8[0x4]
80004020:	5c 88       	casts.h	r8
80004022:	4d 19       	lddpc	r9,80004164 <motor_init+0x35c>
80004024:	b2 28       	st.h	r9[0x4],r8
	esc_timer_compare_values[MOTOR_POS_BR] = esc_timer_values.min;
80004026:	4c e8       	lddpc	r8,8000415c <motor_init+0x354>
80004028:	70 18       	ld.w	r8,r8[0x4]
8000402a:	5c 88       	casts.h	r8
8000402c:	4c e9       	lddpc	r9,80004164 <motor_init+0x35c>
8000402e:	b2 38       	st.h	r9[0x6],r8
	
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min); 
80004030:	4c b8       	lddpc	r8,8000415c <motor_init+0x354>
80004032:	70 18       	ld.w	r8,r8[0x4]
80004034:	5c 88       	casts.h	r8
80004036:	5c 78       	castu.h	r8
80004038:	10 9a       	mov	r10,r8
8000403a:	30 0b       	mov	r11,0
8000403c:	fe 7c 50 00 	mov	r12,-45056
80004040:	f0 1f 00 4b 	mcall	8000416c <motor_init+0x364>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80004044:	4c 68       	lddpc	r8,8000415c <motor_init+0x354>
80004046:	70 18       	ld.w	r8,r8[0x4]
80004048:	5c 88       	casts.h	r8
8000404a:	5c 78       	castu.h	r8
8000404c:	10 9a       	mov	r10,r8
8000404e:	30 1b       	mov	r11,1
80004050:	fe 7c 50 00 	mov	r12,-45056
80004054:	f0 1f 00 46 	mcall	8000416c <motor_init+0x364>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80004058:	4c 18       	lddpc	r8,8000415c <motor_init+0x354>
8000405a:	70 18       	ld.w	r8,r8[0x4]
8000405c:	5c 88       	casts.h	r8
8000405e:	5c 78       	castu.h	r8
80004060:	10 9a       	mov	r10,r8
80004062:	30 0b       	mov	r11,0
80004064:	fe 7c 50 00 	mov	r12,-45056
80004068:	f0 1f 00 42 	mcall	80004170 <motor_init+0x368>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
8000406c:	4b c8       	lddpc	r8,8000415c <motor_init+0x354>
8000406e:	70 18       	ld.w	r8,r8[0x4]
80004070:	5c 88       	casts.h	r8
80004072:	5c 78       	castu.h	r8
80004074:	10 9a       	mov	r10,r8
80004076:	30 1b       	mov	r11,1
80004078:	fe 7c 50 00 	mov	r12,-45056
8000407c:	f0 1f 00 3d 	mcall	80004170 <motor_init+0x368>
	
	
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80004080:	30 0b       	mov	r11,0
80004082:	fe 7c 50 00 	mov	r12,-45056
80004086:	f0 1f 00 3c 	mcall	80004174 <motor_init+0x36c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000408a:	30 1b       	mov	r11,1
8000408c:	fe 7c 50 00 	mov	r12,-45056
80004090:	f0 1f 00 39 	mcall	80004174 <motor_init+0x36c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80004094:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004098:	30 09       	mov	r9,0
8000409a:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
8000409e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
800040a2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040a6:	30 09       	mov	r9,0
800040a8:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
800040ac:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
800040b0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040b4:	30 09       	mov	r9,0
800040b6:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
800040ba:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
800040be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040c2:	30 19       	mov	r9,1
800040c4:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
800040c8:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
800040cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040d0:	30 09       	mov	r9,0
800040d2:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
800040d6:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
800040da:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040de:	30 09       	mov	r9,0
800040e0:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
800040e4:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
800040e8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040ec:	30 09       	mov	r9,0
800040ee:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
800040f2:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
800040f6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800040fa:	30 09       	mov	r9,0
800040fc:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80004100:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80004104:	ee c8 00 10 	sub	r8,r7,16
80004108:	10 9a       	mov	r10,r8
8000410a:	30 0b       	mov	r11,0
8000410c:	fe 7c 50 00 	mov	r12,-45056
80004110:	f0 1f 00 1a 	mcall	80004178 <motor_init+0x370>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80004114:	ee c8 00 10 	sub	r8,r7,16
80004118:	10 9a       	mov	r10,r8
8000411a:	30 1b       	mov	r11,1
8000411c:	fe 7c 50 00 	mov	r12,-45056
80004120:	f0 1f 00 16 	mcall	80004178 <motor_init+0x370>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80004124:	30 0a       	mov	r10,0
80004126:	e0 6b 01 c0 	mov	r11,448
8000412a:	49 5c       	lddpc	r12,8000417c <motor_init+0x374>
8000412c:	f0 1f 00 15 	mcall	80004180 <motor_init+0x378>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80004130:	30 0a       	mov	r10,0
80004132:	e0 6b 01 c1 	mov	r11,449
80004136:	49 4c       	lddpc	r12,80004184 <motor_init+0x37c>
80004138:	f0 1f 00 12 	mcall	80004180 <motor_init+0x378>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_FROZEN);
8000413c:	30 2c       	mov	r12,2
8000413e:	f0 1f 00 13 	mcall	80004188 <motor_init+0x380>
#endif
};
80004142:	2f cd       	sub	sp,-16
80004144:	e3 cd 80 80 	ldm	sp++,r7,pc
80004148:	80 00       	ld.sh	r0,r0[0x0]
8000414a:	3c fc       	mov	r12,-49
8000414c:	80 00       	ld.sh	r0,r0[0x0]
8000414e:	3b 34       	mov	r4,-77
80004150:	80 00       	ld.sh	r0,r0[0x0]
80004152:	d0 48       	*unknown*
80004154:	80 00       	ld.sh	r0,r0[0x0]
80004156:	2c 44       	sub	r4,-60
80004158:	80 00       	ld.sh	r0,r0[0x0]
8000415a:	3a bc       	mov	r12,-85
8000415c:	00 00       	add	r0,r0
8000415e:	06 70       	tst	r0,r3
80004160:	80 00       	ld.sh	r0,r0[0x0]
80004162:	5d 60       	*unknown*
80004164:	00 00       	add	r0,r0
80004166:	06 80       	andn	r0,r3
80004168:	80 00       	ld.sh	r0,r0[0x0]
8000416a:	60 18       	ld.w	r8,r0[0x4]
8000416c:	80 00       	ld.sh	r0,r0[0x0]
8000416e:	5f 28       	srhs	r8
80004170:	80 00       	ld.sh	r0,r0[0x0]
80004172:	5f a0       	srle	r0
80004174:	80 00       	ld.sh	r0,r0[0x0]
80004176:	5e b4       	rethi	r4
80004178:	80 00       	ld.sh	r0,r0[0x0]
8000417a:	5b 78       	cp.w	r8,-9
8000417c:	80 00       	ld.sh	r0,r0[0x0]
8000417e:	41 8c       	lddsp	r12,sp[0x60]
80004180:	80 00       	ld.sh	r0,r0[0x0]
80004182:	70 3c       	ld.w	r12,r8[0xc]
80004184:	80 00       	ld.sh	r0,r0[0x0]
80004186:	41 dc       	lddsp	r12,sp[0x74]
80004188:	80 00       	ld.sh	r0,r0[0x0]
8000418a:	3d b0       	mov	r0,-37

8000418c <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
8000418c:	eb cd 40 80 	pushm	r7,lr
80004190:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80004192:	48 f8       	lddpc	r8,800041cc <t_c1_rc_isr+0x40>
80004194:	90 38       	ld.sh	r8,r8[0x6]
80004196:	5c 88       	casts.h	r8
80004198:	5c 78       	castu.h	r8
8000419a:	10 9a       	mov	r10,r8
8000419c:	30 0b       	mov	r11,0
8000419e:	fe 7c 50 00 	mov	r12,-45056
800041a2:	f0 1f 00 0c 	mcall	800041d0 <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
800041a6:	48 a8       	lddpc	r8,800041cc <t_c1_rc_isr+0x40>
800041a8:	90 28       	ld.sh	r8,r8[0x4]
800041aa:	5c 88       	casts.h	r8
800041ac:	5c 78       	castu.h	r8
800041ae:	10 9a       	mov	r10,r8
800041b0:	30 0b       	mov	r11,0
800041b2:	fe 7c 50 00 	mov	r12,-45056
800041b6:	f0 1f 00 08 	mcall	800041d4 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
800041ba:	30 0b       	mov	r11,0
800041bc:	fe 7c 50 00 	mov	r12,-45056
800041c0:	f0 1f 00 06 	mcall	800041d8 <t_c1_rc_isr+0x4c>
	//testInteger = 222;
}
800041c4:	e3 cd 40 80 	ldm	sp++,r7,lr
800041c8:	d6 03       	rete
800041ca:	00 00       	add	r0,r0
800041cc:	00 00       	add	r0,r0
800041ce:	06 80       	andn	r0,r3
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	5f 28       	srhs	r8
800041d4:	80 00       	ld.sh	r0,r0[0x0]
800041d6:	5f a0       	srle	r0
800041d8:	80 00       	ld.sh	r0,r0[0x0]
800041da:	5e ee       	retqs	-1

800041dc <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
800041dc:	eb cd 40 80 	pushm	r7,lr
800041e0:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
800041e2:	48 f8       	lddpc	r8,8000421c <t_c2_rc_isr+0x40>
800041e4:	90 18       	ld.sh	r8,r8[0x2]
800041e6:	5c 88       	casts.h	r8
800041e8:	5c 78       	castu.h	r8
800041ea:	10 9a       	mov	r10,r8
800041ec:	30 1b       	mov	r11,1
800041ee:	fe 7c 50 00 	mov	r12,-45056
800041f2:	f0 1f 00 0c 	mcall	80004220 <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
800041f6:	48 a8       	lddpc	r8,8000421c <t_c2_rc_isr+0x40>
800041f8:	90 08       	ld.sh	r8,r8[0x0]
800041fa:	5c 88       	casts.h	r8
800041fc:	5c 78       	castu.h	r8
800041fe:	10 9a       	mov	r10,r8
80004200:	30 1b       	mov	r11,1
80004202:	fe 7c 50 00 	mov	r12,-45056
80004206:	f0 1f 00 08 	mcall	80004224 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
8000420a:	30 1b       	mov	r11,1
8000420c:	fe 7c 50 00 	mov	r12,-45056
80004210:	f0 1f 00 06 	mcall	80004228 <t_c2_rc_isr+0x4c>
	//testInteger = 333;
}
80004214:	e3 cd 40 80 	ldm	sp++,r7,lr
80004218:	d6 03       	rete
8000421a:	00 00       	add	r0,r0
8000421c:	00 00       	add	r0,r0
8000421e:	06 80       	andn	r0,r3
80004220:	80 00       	ld.sh	r0,r0[0x0]
80004222:	5f 28       	srhs	r8
80004224:	80 00       	ld.sh	r0,r0[0x0]
80004226:	5f a0       	srle	r0
80004228:	80 00       	ld.sh	r0,r0[0x0]
8000422a:	5e ee       	retqs	-1

8000422c <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
8000422c:	eb cd 40 80 	pushm	r7,lr
80004230:	1a 97       	mov	r7,sp
80004232:	20 1d       	sub	sp,4
80004234:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80004238:	30 09       	mov	r9,0
8000423a:	ef 49 ff fc 	st.w	r7[-4],r9
8000423e:	c4 28       	rjmp	800042c2 <set_motor_speeds+0x96>
	{
		if (motor_speeds.position[i] != -1)
80004240:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004244:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
80004248:	3f f9       	mov	r9,-1
8000424a:	f2 0a 19 00 	cp.h	r10,r9
8000424e:	c3 50       	breq	800042b8 <set_motor_speeds+0x8c>
		{
			if (motor_speeds.position[i] < 0) // check underflow
80004250:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004254:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
80004258:	30 09       	mov	r9,0
8000425a:	f2 0a 19 00 	cp.h	r10,r9
8000425e:	c0 a4       	brge	80004272 <set_motor_speeds+0x46>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
80004260:	ee fb ff fc 	ld.w	r11,r7[-4]
80004264:	49 c9       	lddpc	r9,800042d4 <set_motor_speeds+0xa8>
80004266:	72 19       	ld.w	r9,r9[0x4]
80004268:	5c 89       	casts.h	r9
8000426a:	49 ca       	lddpc	r10,800042d8 <set_motor_speeds+0xac>
8000426c:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80004270:	c2 48       	rjmp	800042b8 <set_motor_speeds+0x8c>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
80004272:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004276:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
8000427a:	12 9a       	mov	r10,r9
8000427c:	49 69       	lddpc	r9,800042d4 <set_motor_speeds+0xa8>
8000427e:	72 39       	ld.w	r9,r9[0xc]
80004280:	12 3a       	cp.w	r10,r9
80004282:	e0 8a 00 0b 	brle	80004298 <set_motor_speeds+0x6c>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
80004286:	ee fb ff fc 	ld.w	r11,r7[-4]
8000428a:	49 39       	lddpc	r9,800042d4 <set_motor_speeds+0xa8>
8000428c:	72 29       	ld.w	r9,r9[0x8]
8000428e:	5c 89       	casts.h	r9
80004290:	49 2a       	lddpc	r10,800042d8 <set_motor_speeds+0xac>
80004292:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
80004296:	c1 18       	rjmp	800042b8 <set_motor_speeds+0x8c>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
80004298:	ee fb ff fc 	ld.w	r11,r7[-4]
8000429c:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042a0:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
800042a4:	12 9a       	mov	r10,r9
800042a6:	48 c9       	lddpc	r9,800042d4 <set_motor_speeds+0xa8>
800042a8:	72 19       	ld.w	r9,r9[0x4]
800042aa:	5c 89       	casts.h	r9
800042ac:	f4 09 00 09 	add	r9,r10,r9
800042b0:	5c 89       	casts.h	r9
800042b2:	48 aa       	lddpc	r10,800042d8 <set_motor_speeds+0xac>
800042b4:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
800042b8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042bc:	2f f9       	sub	r9,-1
800042be:	ef 49 ff fc 	st.w	r7[-4],r9
800042c2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042c6:	58 39       	cp.w	r9,3
800042c8:	fe 98 ff bc 	brls	80004240 <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
800042cc:	2f fd       	sub	sp,-4
800042ce:	e3 cd 80 80 	ldm	sp++,r7,pc
800042d2:	00 00       	add	r0,r0
800042d4:	00 00       	add	r0,r0
800042d6:	06 70       	tst	r0,r3
800042d8:	00 00       	add	r0,r0
800042da:	06 80       	andn	r0,r3
800042dc:	45 09       	lddsp	r9,sp[0x140]
800042de:	25 69       	sub	r9,86
800042e0:	09 25       	ld.uh	r5,r4++
800042e2:	69 09       	ld.w	r9,r4[0x40]
800042e4:	25 69       	sub	r9,86
800042e6:	0a 00       	add	r0,r5
800042e8:	4d 09       	lddpc	r9,80004428 <pid_init+0x24>
800042ea:	25 69       	sub	r9,86
800042ec:	09 25       	ld.uh	r5,r4++
800042ee:	69 09       	ld.w	r9,r4[0x40]
800042f0:	25 69       	sub	r9,86
800042f2:	09 25       	ld.uh	r5,r4++
800042f4:	69 0a       	ld.w	r10,r4[0x40]
	...

800042f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800042f8:	eb cd 40 80 	pushm	r7,lr
800042fc:	1a 97       	mov	r7,sp
800042fe:	20 cd       	sub	sp,48
80004300:	ef 4c ff d4 	st.w	r7[-44],r12
80004304:	16 98       	mov	r8,r11
80004306:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
8000430a:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000430e:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004312:	ef 49 ff dc 	st.w	r7[-36],r9
80004316:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
8000431a:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000431e:	30 08       	mov	r8,0
80004320:	f0 09 18 00 	cp.b	r9,r8
80004324:	c2 10       	breq	80004366 <ioport_set_pin_level+0x6e>
80004326:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000432a:	ef 48 ff e0 	st.w	r7[-32],r8
8000432e:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004332:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004336:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000433a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000433c:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004340:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004344:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004346:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000434a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000434e:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004352:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004356:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000435a:	30 1a       	mov	r10,1
8000435c:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004360:	f1 49 00 54 	st.w	r8[84],r9
80004364:	c2 08       	rjmp	800043a4 <ioport_set_pin_level+0xac>
80004366:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000436a:	ef 48 ff f0 	st.w	r7[-16],r8
8000436e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004372:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004376:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000437a:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000437c:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004380:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004384:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004386:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000438a:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000438e:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004392:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004396:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000439a:	30 1a       	mov	r10,1
8000439c:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800043a0:	f1 49 00 58 	st.w	r8[88],r9
}
800043a4:	2f 4d       	sub	sp,-48
800043a6:	e3 cd 80 80 	ldm	sp++,r7,pc

800043aa <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800043aa:	eb cd 40 80 	pushm	r7,lr
800043ae:	1a 97       	mov	r7,sp
800043b0:	20 6d       	sub	sp,24
800043b2:	ef 4c ff e8 	st.w	r7[-24],r12
800043b6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043ba:	ef 48 ff ec 	st.w	r7[-20],r8
800043be:	ee f8 ff ec 	ld.w	r8,r7[-20]
800043c2:	ef 48 ff f0 	st.w	r7[-16],r8
800043c6:	ee f8 ff f0 	ld.w	r8,r7[-16]
800043ca:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800043ce:	ee f8 ff f4 	ld.w	r8,r7[-12]
800043d2:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800043d4:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800043d8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043dc:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800043de:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800043e2:	ee f9 ff ec 	ld.w	r9,r7[-20]
800043e6:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800043ea:	ee f9 ff fc 	ld.w	r9,r7[-4]
800043ee:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800043f2:	30 1a       	mov	r10,1
800043f4:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800043f8:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
800043fc:	2f ad       	sub	sp,-24
800043fe:	e3 cd 80 80 	ldm	sp++,r7,pc
80004402:	d7 03       	nop

80004404 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
80004404:	eb cd 40 80 	pushm	r7,lr
80004408:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
8000440a:	30 dc       	mov	r12,13
8000440c:	f0 1f 00 07 	mcall	80004428 <pid_init+0x24>
80004410:	18 98       	mov	r8,r12
80004412:	10 99       	mov	r9,r8
80004414:	48 68       	lddpc	r8,8000442c <pid_init+0x28>
80004416:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
80004418:	30 0a       	mov	r10,0
8000441a:	30 db       	mov	r11,13
8000441c:	fe 7c 18 00 	mov	r12,-59392
80004420:	f0 1f 00 04 	mcall	80004430 <pid_init+0x2c>
}
80004424:	e3 cd 80 80 	ldm	sp++,r7,pc
80004428:	80 00       	ld.sh	r0,r0[0x0]
8000442a:	26 58       	sub	r8,101
8000442c:	00 00       	add	r0,r0
8000442e:	05 14       	ld.sh	r4,r2++
80004430:	80 00       	ld.sh	r0,r0[0x0]
80004432:	26 f8       	sub	r8,111

80004434 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80004434:	eb cd 40 80 	pushm	r7,lr
80004438:	1a 97       	mov	r7,sp
8000443a:	20 6d       	sub	sp,24
8000443c:	ee c8 ff f8 	sub	r8,r7,-8
80004440:	ef 4c ff f0 	st.w	r7[-16],r12
80004444:	ef 4b ff ec 	st.w	r7[-20],r11
80004448:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
8000444c:	ee fa ff f0 	ld.w	r10,r7[-16]
80004450:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004454:	f4 09 01 09 	sub	r9,r10,r9
80004458:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
8000445c:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004460:	ef 49 ff fc 	st.w	r7[-4],r9
80004464:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004468:	5c 49       	abs	r9
8000446a:	ef 49 ff fc 	st.w	r7[-4],r9
8000446e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004472:	e0 49 0b 40 	cp.w	r9,2880
80004476:	e0 8a 00 14 	brle	8000449e <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
8000447a:	ee fa ff f0 	ld.w	r10,r7[-16]
8000447e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004482:	12 3a       	cp.w	r10,r9
80004484:	e0 8a 00 05 	brle	8000448e <calculate_actuating_variable+0x5a>
80004488:	fe 79 e9 80 	mov	r9,-5760
8000448c:	c0 38       	rjmp	80004492 <calculate_actuating_variable+0x5e>
8000448e:	e0 69 16 80 	mov	r9,5760
80004492:	ee fa ff f4 	ld.w	r10,r7[-12]
80004496:	f4 09 00 09 	add	r9,r10,r9
8000449a:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
8000449e:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044a2:	72 29       	ld.w	r9,r9[0x8]
800044a4:	58 09       	cp.w	r9,0
800044a6:	c0 b1       	brne	800044bc <calculate_actuating_variable+0x88>
800044a8:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044ac:	72 1a       	ld.w	r10,r9[0x4]
800044ae:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044b2:	12 0a       	add	r10,r9
800044b4:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044b8:	93 1a       	st.w	r9[0x4],r10
800044ba:	c2 78       	rjmp	80004508 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
800044bc:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044c0:	72 29       	ld.w	r9,r9[0x8]
800044c2:	58 29       	cp.w	r9,2
800044c4:	c1 01       	brne	800044e4 <calculate_actuating_variable+0xb0>
800044c6:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044ca:	58 09       	cp.w	r9,0
800044cc:	e0 8a 00 0c 	brle	800044e4 <calculate_actuating_variable+0xb0>
800044d0:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044d4:	72 1a       	ld.w	r10,r9[0x4]
800044d6:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044da:	12 0a       	add	r10,r9
800044dc:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044e0:	93 1a       	st.w	r9[0x4],r10
800044e2:	c1 38       	rjmp	80004508 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
800044e4:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044e8:	72 29       	ld.w	r9,r9[0x8]
800044ea:	58 19       	cp.w	r9,1
800044ec:	c0 e1       	brne	80004508 <calculate_actuating_variable+0xd4>
800044ee:	ee f9 ff f4 	ld.w	r9,r7[-12]
800044f2:	58 09       	cp.w	r9,0
800044f4:	c0 a4       	brge	80004508 <calculate_actuating_variable+0xd4>
800044f6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800044fa:	72 1a       	ld.w	r10,r9[0x4]
800044fc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004500:	12 0a       	add	r10,r9
80004502:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004506:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80004508:	70 0a       	ld.w	r10,r8[0x0]
8000450a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000450e:	f4 09 02 49 	mul	r9,r10,r9
80004512:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
80004516:	70 19       	ld.w	r9,r8[0x4]
80004518:	58 09       	cp.w	r9,0
8000451a:	c1 30       	breq	80004540 <calculate_actuating_variable+0x10c>
8000451c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004520:	72 1a       	ld.w	r10,r9[0x4]
80004522:	4a 29       	lddpc	r9,800045a8 <calculate_actuating_variable+0x174>
80004524:	72 09       	ld.w	r9,r9[0x0]
80004526:	f4 09 02 49 	mul	r9,r10,r9
8000452a:	70 1a       	ld.w	r10,r8[0x4]
8000452c:	f2 0a 0d 0a 	divu	r10,r9,r10
80004530:	14 99       	mov	r9,r10
80004532:	12 9a       	mov	r10,r9
80004534:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004538:	f4 09 00 09 	add	r9,r10,r9
8000453c:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
80004540:	70 29       	ld.w	r9,r8[0x8]
80004542:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004546:	70 08       	ld.w	r8,r8[0x0]
80004548:	ee fa ff f4 	ld.w	r10,r7[-12]
8000454c:	f4 08 01 08 	sub	r8,r10,r8
80004550:	f2 08 02 48 	mul	r8,r9,r8
80004554:	49 59       	lddpc	r9,800045a8 <calculate_actuating_variable+0x174>
80004556:	72 09       	ld.w	r9,r9[0x0]
80004558:	f0 09 0d 08 	divu	r8,r8,r9
8000455c:	10 99       	mov	r9,r8
8000455e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004562:	f2 08 00 08 	add	r8,r9,r8
80004566:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
8000456a:	49 18       	lddpc	r8,800045ac <calculate_actuating_variable+0x178>
8000456c:	70 39       	ld.w	r9,r8[0xc]
8000456e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004572:	10 39       	cp.w	r9,r8
80004574:	e0 8a 00 0b 	brle	8000458a <calculate_actuating_variable+0x156>
80004578:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000457c:	58 08       	cp.w	r8,0
8000457e:	e0 89 00 04 	brgt	80004586 <calculate_actuating_variable+0x152>
80004582:	30 28       	mov	r8,2
80004584:	c0 28       	rjmp	80004588 <calculate_actuating_variable+0x154>
80004586:	30 08       	mov	r8,0
80004588:	c0 28       	rjmp	8000458c <calculate_actuating_variable+0x158>
8000458a:	30 18       	mov	r8,1
8000458c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004590:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
80004592:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004596:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000459a:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
8000459c:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
800045a0:	10 9c       	mov	r12,r8
800045a2:	2f ad       	sub	sp,-24
800045a4:	e3 cd 80 80 	ldm	sp++,r7,pc
800045a8:	00 00       	add	r0,r0
800045aa:	05 14       	ld.sh	r4,r2++
800045ac:	00 00       	add	r0,r0
800045ae:	06 70       	tst	r0,r3

800045b0 <pid_control>:
	
void pid_control()
{
800045b0:	eb cd 40 c0 	pushm	r6-r7,lr
800045b4:	1a 97       	mov	r7,sp
800045b6:	21 8d       	sub	sp,96
	ioport_toggle_pin_level(LED_B_SENS);
800045b8:	30 ec       	mov	r12,14
800045ba:	f0 1f 00 ce 	mcall	800048f0 <pid_control+0x340>
	ioport_set_pin_level(GPIO_PA25, HIGH);
800045be:	30 1b       	mov	r11,1
800045c0:	31 9c       	mov	r12,25
800045c2:	f0 1f 00 cd 	mcall	800048f4 <pid_control+0x344>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		communication_frame_out.sensor_euler =  sensor_read_euler();
800045c6:	fe f6 03 32 	ld.w	r6,pc[818]
800045ca:	ee c8 00 60 	sub	r8,r7,96
800045ce:	10 9c       	mov	r12,r8
800045d0:	f0 1f 00 cb 	mcall	800048fc <pid_control+0x34c>
800045d4:	0c 98       	mov	r8,r6
800045d6:	ee c9 00 60 	sub	r9,r7,96
800045da:	30 6a       	mov	r10,6
800045dc:	12 9b       	mov	r11,r9
800045de:	10 9c       	mov	r12,r8
800045e0:	f0 1f 00 c8 	mcall	80004900 <pid_control+0x350>
		struct bno055_euler_t volatile y = {0,0,0};
800045e4:	30 08       	mov	r8,0
800045e6:	ef 58 ff ea 	st.h	r7[-22],r8
800045ea:	30 08       	mov	r8,0
800045ec:	ef 58 ff ec 	st.h	r7[-20],r8
800045f0:	30 08       	mov	r8,0
800045f2:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
800045f6:	30 08       	mov	r8,0
800045f8:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (communication_frame_in.app_euler.p<0)?communication_frame_in.app_euler.p+360*16:communication_frame_in.app_euler.p, (communication_frame_out.sensor_euler.p<0)?communication_frame_out.sensor_euler.p+360*16:communication_frame_out.sensor_euler.p, &p_tmp);
800045fc:	fe f8 02 fc 	ld.w	r8,pc[764]
80004600:	11 c9       	ld.ub	r9,r8[0x4]
80004602:	5c 59       	castu.b	r9
80004604:	a9 69       	lsl	r9,0x8
80004606:	11 d8       	ld.ub	r8,r8[0x5]
80004608:	5c 58       	castu.b	r8
8000460a:	12 48       	or	r8,r9
8000460c:	b1 68       	lsl	r8,0x10
8000460e:	b1 48       	asr	r8,0x10
80004610:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004614:	30 08       	mov	r8,0
80004616:	f0 09 19 00 	cp.h	r9,r8
8000461a:	c0 f4       	brge	80004638 <pid_control+0x88>
8000461c:	fe f8 02 dc 	ld.w	r8,pc[732]
80004620:	11 c9       	ld.ub	r9,r8[0x4]
80004622:	5c 59       	castu.b	r9
80004624:	a9 69       	lsl	r9,0x8
80004626:	11 d8       	ld.ub	r8,r8[0x5]
80004628:	5c 58       	castu.b	r8
8000462a:	12 48       	or	r8,r9
8000462c:	b1 68       	lsl	r8,0x10
8000462e:	b1 48       	asr	r8,0x10
80004630:	5c 88       	casts.h	r8
80004632:	f0 cb e9 80 	sub	r11,r8,-5760
80004636:	c0 d8       	rjmp	80004650 <pid_control+0xa0>
80004638:	fe f8 02 c0 	ld.w	r8,pc[704]
8000463c:	11 c9       	ld.ub	r9,r8[0x4]
8000463e:	5c 59       	castu.b	r9
80004640:	a9 69       	lsl	r9,0x8
80004642:	11 d8       	ld.ub	r8,r8[0x5]
80004644:	5c 58       	castu.b	r8
80004646:	12 48       	or	r8,r9
80004648:	b1 68       	lsl	r8,0x10
8000464a:	b1 48       	asr	r8,0x10
8000464c:	5c 88       	casts.h	r8
8000464e:	10 9b       	mov	r11,r8
80004650:	fe f8 02 b4 	ld.w	r8,pc[692]
80004654:	f1 39 00 0a 	ld.ub	r9,r8[10]
80004658:	5c 59       	castu.b	r9
8000465a:	a9 69       	lsl	r9,0x8
8000465c:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004660:	5c 58       	castu.b	r8
80004662:	12 48       	or	r8,r9
80004664:	b1 68       	lsl	r8,0x10
80004666:	b1 48       	asr	r8,0x10
80004668:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000466c:	30 08       	mov	r8,0
8000466e:	f0 09 19 00 	cp.h	r9,r8
80004672:	c1 14       	brge	80004694 <pid_control+0xe4>
80004674:	fe f8 02 90 	ld.w	r8,pc[656]
80004678:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000467c:	5c 59       	castu.b	r9
8000467e:	a9 69       	lsl	r9,0x8
80004680:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004684:	5c 58       	castu.b	r8
80004686:	12 48       	or	r8,r9
80004688:	b1 68       	lsl	r8,0x10
8000468a:	b1 48       	asr	r8,0x10
8000468c:	5c 88       	casts.h	r8
8000468e:	f0 cc e9 80 	sub	r12,r8,-5760
80004692:	c0 f8       	rjmp	800046b0 <pid_control+0x100>
80004694:	fe f8 02 70 	ld.w	r8,pc[624]
80004698:	f1 39 00 0a 	ld.ub	r9,r8[10]
8000469c:	5c 59       	castu.b	r9
8000469e:	a9 69       	lsl	r9,0x8
800046a0:	f1 38 00 0b 	ld.ub	r8,r8[11]
800046a4:	5c 58       	castu.b	r8
800046a6:	12 48       	or	r8,r9
800046a8:	b1 68       	lsl	r8,0x10
800046aa:	b1 48       	asr	r8,0x10
800046ac:	5c 88       	casts.h	r8
800046ae:	10 9c       	mov	r12,r8
800046b0:	fe f8 02 58 	ld.w	r8,pc[600]
800046b4:	20 3d       	sub	sp,12
800046b6:	1a 99       	mov	r9,sp
800046b8:	12 9a       	mov	r10,r9
800046ba:	f0 ce ff f0 	sub	lr,r8,-16
800046be:	fc e8 00 00 	ld.d	r8,lr[0]
800046c2:	f4 e9 00 00 	st.d	r10[0],r8
800046c6:	7c 28       	ld.w	r8,lr[0x8]
800046c8:	95 28       	st.w	r10[0x8],r8
800046ca:	fe fa 02 42 	ld.w	r10,pc[578]
800046ce:	f0 1f 00 91 	mcall	80004910 <pid_control+0x360>
800046d2:	2f dd       	sub	sp,-12
800046d4:	18 98       	mov	r8,r12
800046d6:	5c 88       	casts.h	r8
800046d8:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, communication_frame_in.app_euler.r, communication_frame_out.sensor_euler.r, &r_tmp);
800046dc:	fe f8 02 1c 	ld.w	r8,pc[540]
800046e0:	11 a9       	ld.ub	r9,r8[0x2]
800046e2:	5c 59       	castu.b	r9
800046e4:	a9 69       	lsl	r9,0x8
800046e6:	11 b8       	ld.ub	r8,r8[0x3]
800046e8:	5c 58       	castu.b	r8
800046ea:	12 48       	or	r8,r9
800046ec:	b1 68       	lsl	r8,0x10
800046ee:	b1 48       	asr	r8,0x10
800046f0:	5c 88       	casts.h	r8
800046f2:	10 9e       	mov	lr,r8
800046f4:	fe f8 02 10 	ld.w	r8,pc[528]
800046f8:	f1 39 00 08 	ld.ub	r9,r8[8]
800046fc:	5c 59       	castu.b	r9
800046fe:	a9 69       	lsl	r9,0x8
80004700:	f1 38 00 09 	ld.ub	r8,r8[9]
80004704:	5c 58       	castu.b	r8
80004706:	12 48       	or	r8,r9
80004708:	b1 68       	lsl	r8,0x10
8000470a:	b1 48       	asr	r8,0x10
8000470c:	5c 88       	casts.h	r8
8000470e:	10 9c       	mov	r12,r8
80004710:	4f e8       	lddpc	r8,80004908 <pid_control+0x358>
80004712:	20 3d       	sub	sp,12
80004714:	1a 99       	mov	r9,sp
80004716:	12 9a       	mov	r10,r9
80004718:	f0 cb ff e4 	sub	r11,r8,-28
8000471c:	f6 e8 00 00 	ld.d	r8,r11[0]
80004720:	f4 e9 00 00 	st.d	r10[0],r8
80004724:	76 28       	ld.w	r8,r11[0x8]
80004726:	95 28       	st.w	r10[0x8],r8
80004728:	4f ba       	lddpc	r10,80004914 <pid_control+0x364>
8000472a:	1c 9b       	mov	r11,lr
8000472c:	f0 1f 00 79 	mcall	80004910 <pid_control+0x360>
80004730:	2f dd       	sub	sp,-12
80004732:	18 98       	mov	r8,r12
80004734:	5c 88       	casts.h	r8
80004736:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, communication_frame_in.app_euler.h, communication_frame_out.sensor_euler.h, &h_tmp);
8000473a:	4f 08       	lddpc	r8,800048f8 <pid_control+0x348>
8000473c:	11 89       	ld.ub	r9,r8[0x0]
8000473e:	5c 59       	castu.b	r9
80004740:	a9 69       	lsl	r9,0x8
80004742:	11 98       	ld.ub	r8,r8[0x1]
80004744:	5c 58       	castu.b	r8
80004746:	12 48       	or	r8,r9
80004748:	b1 68       	lsl	r8,0x10
8000474a:	b1 48       	asr	r8,0x10
8000474c:	5c 88       	casts.h	r8
8000474e:	10 9e       	mov	lr,r8
80004750:	4e d8       	lddpc	r8,80004904 <pid_control+0x354>
80004752:	11 e9       	ld.ub	r9,r8[0x6]
80004754:	5c 59       	castu.b	r9
80004756:	a9 69       	lsl	r9,0x8
80004758:	11 f8       	ld.ub	r8,r8[0x7]
8000475a:	5c 58       	castu.b	r8
8000475c:	12 48       	or	r8,r9
8000475e:	b1 68       	lsl	r8,0x10
80004760:	b1 48       	asr	r8,0x10
80004762:	5c 88       	casts.h	r8
80004764:	10 9c       	mov	r12,r8
80004766:	4e 98       	lddpc	r8,80004908 <pid_control+0x358>
80004768:	20 3d       	sub	sp,12
8000476a:	1a 99       	mov	r9,sp
8000476c:	12 9a       	mov	r10,r9
8000476e:	f0 cb ff fc 	sub	r11,r8,-4
80004772:	f6 e8 00 00 	ld.d	r8,r11[0]
80004776:	f4 e9 00 00 	st.d	r10[0],r8
8000477a:	76 28       	ld.w	r8,r11[0x8]
8000477c:	95 28       	st.w	r10[0x8],r8
8000477e:	4e 7a       	lddpc	r10,80004918 <pid_control+0x368>
80004780:	1c 9b       	mov	r11,lr
80004782:	f0 1f 00 64 	mcall	80004910 <pid_control+0x360>
80004786:	2f dd       	sub	sp,-12
80004788:	18 98       	mov	r8,r12
8000478a:	5c 88       	casts.h	r8
8000478c:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	

	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	 y.p	+	throotle;
80004790:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004794:	5c 88       	casts.h	r8
80004796:	10 99       	mov	r9,r8
80004798:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000479c:	5c 88       	casts.h	r8
8000479e:	10 09       	add	r9,r8
800047a0:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047a4:	5c 88       	casts.h	r8
800047a6:	f2 08 00 08 	add	r8,r9,r8
800047aa:	10 99       	mov	r9,r8
800047ac:	4d c8       	lddpc	r8,8000491c <pid_control+0x36c>
800047ae:	70 08       	ld.w	r8,r8[0x0]
800047b0:	f2 08 00 08 	add	r8,r9,r8
800047b4:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	 y.p	+	throotle;
800047b8:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800047bc:	5c 88       	casts.h	r8
800047be:	f0 09 11 00 	rsub	r9,r8,0
800047c2:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800047c6:	5c 88       	casts.h	r8
800047c8:	10 19       	sub	r9,r8
800047ca:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047ce:	5c 88       	casts.h	r8
800047d0:	f2 08 00 08 	add	r8,r9,r8
800047d4:	10 99       	mov	r9,r8
800047d6:	4d 28       	lddpc	r8,8000491c <pid_control+0x36c>
800047d8:	70 08       	ld.w	r8,r8[0x0]
800047da:	f2 08 00 08 	add	r8,r9,r8
800047de:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	-y.p	+	throotle;
800047e2:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800047e6:	5c 88       	casts.h	r8
800047e8:	10 99       	mov	r9,r8
800047ea:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800047ee:	5c 88       	casts.h	r8
800047f0:	10 19       	sub	r9,r8
800047f2:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800047f6:	5c 88       	casts.h	r8
800047f8:	f2 08 01 08 	sub	r8,r9,r8
800047fc:	10 99       	mov	r9,r8
800047fe:	4c 88       	lddpc	r8,8000491c <pid_control+0x36c>
80004800:	70 08       	ld.w	r8,r8[0x0]
80004802:	f2 08 00 08 	add	r8,r9,r8
80004806:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	-y.p	+	throotle;
8000480a:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000480e:	5c 88       	casts.h	r8
80004810:	10 99       	mov	r9,r8
80004812:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004816:	5c 88       	casts.h	r8
80004818:	10 19       	sub	r9,r8
8000481a:	ef 08 ff ee 	ld.sh	r8,r7[-18]
8000481e:	5c 88       	casts.h	r8
80004820:	f2 08 01 08 	sub	r8,r9,r8
80004824:	10 99       	mov	r9,r8
80004826:	4b e8       	lddpc	r8,8000491c <pid_control+0x36c>
80004828:	70 08       	ld.w	r8,r8[0x0]
8000482a:	f2 08 00 08 	add	r8,r9,r8
8000482e:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
80004832:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004836:	5c 88       	casts.h	r8
80004838:	4b a9       	lddpc	r9,80004920 <pid_control+0x370>
8000483a:	b2 08       	st.h	r9[0x0],r8
		speed.position[MOTOR_POS_FR] = _esc1;
8000483c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004840:	5c 88       	casts.h	r8
80004842:	4b 89       	lddpc	r9,80004920 <pid_control+0x370>
80004844:	b2 18       	st.h	r9[0x2],r8
		speed.position[MOTOR_POS_BL] = _esc2;
80004846:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000484a:	5c 88       	casts.h	r8
8000484c:	4b 59       	lddpc	r9,80004920 <pid_control+0x370>
8000484e:	b2 28       	st.h	r9[0x4],r8
		speed.position[MOTOR_POS_BR] = _esc3;
80004850:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004854:	5c 88       	casts.h	r8
80004856:	4b 39       	lddpc	r9,80004920 <pid_control+0x370>
80004858:	b2 38       	st.h	r9[0x6],r8
		
		#ifdef USART_DEBUG
			char str[60];
			sprintf(&str,"E\t%i\t%i\t%i\n", p_tmp.e_old, r_tmp.e_old, h_tmp.e_old);
8000485a:	4b 08       	lddpc	r8,80004918 <pid_control+0x368>
8000485c:	70 0b       	ld.w	r11,r8[0x0]
8000485e:	4a e8       	lddpc	r8,80004914 <pid_control+0x364>
80004860:	70 0a       	ld.w	r10,r8[0x0]
80004862:	4a b8       	lddpc	r8,8000490c <pid_control+0x35c>
80004864:	70 09       	ld.w	r9,r8[0x0]
80004866:	ee c8 00 58 	sub	r8,r7,88
8000486a:	1a db       	st.w	--sp,r11
8000486c:	1a da       	st.w	--sp,r10
8000486e:	1a d9       	st.w	--sp,r9
80004870:	4a db       	lddpc	r11,80004924 <pid_control+0x374>
80004872:	10 9c       	mov	r12,r8
80004874:	f0 1f 00 2d 	mcall	80004928 <pid_control+0x378>
80004878:	2f dd       	sub	sp,-12
			usart_write_line(USART,str);
8000487a:	ee c8 00 58 	sub	r8,r7,88
8000487e:	10 9b       	mov	r11,r8
80004880:	fe 7c 30 00 	mov	r12,-53248
80004884:	f0 1f 00 2a 	mcall	8000492c <pid_control+0x37c>
			sprintf(&str,"M\t%i\t%i\t%i\t%i\n", speed.position[MOTOR_POS_FL], speed.position[MOTOR_POS_FR], speed.position[MOTOR_POS_BL],speed.position[MOTOR_POS_BR]);
80004888:	4a 68       	lddpc	r8,80004920 <pid_control+0x370>
8000488a:	90 38       	ld.sh	r8,r8[0x6]
8000488c:	5c 88       	casts.h	r8
8000488e:	10 9c       	mov	r12,r8
80004890:	4a 48       	lddpc	r8,80004920 <pid_control+0x370>
80004892:	90 28       	ld.sh	r8,r8[0x4]
80004894:	5c 88       	casts.h	r8
80004896:	10 9b       	mov	r11,r8
80004898:	4a 28       	lddpc	r8,80004920 <pid_control+0x370>
8000489a:	90 18       	ld.sh	r8,r8[0x2]
8000489c:	5c 88       	casts.h	r8
8000489e:	10 9a       	mov	r10,r8
800048a0:	4a 08       	lddpc	r8,80004920 <pid_control+0x370>
800048a2:	90 08       	ld.sh	r8,r8[0x0]
800048a4:	5c 88       	casts.h	r8
800048a6:	10 99       	mov	r9,r8
800048a8:	ee c8 00 58 	sub	r8,r7,88
800048ac:	1a dc       	st.w	--sp,r12
800048ae:	1a db       	st.w	--sp,r11
800048b0:	1a da       	st.w	--sp,r10
800048b2:	1a d9       	st.w	--sp,r9
800048b4:	49 fb       	lddpc	r11,80004930 <pid_control+0x380>
800048b6:	10 9c       	mov	r12,r8
800048b8:	f0 1f 00 1c 	mcall	80004928 <pid_control+0x378>
800048bc:	2f cd       	sub	sp,-16
			usart_write_line(USART,str);
800048be:	ee c8 00 58 	sub	r8,r7,88
800048c2:	10 9b       	mov	r11,r8
800048c4:	fe 7c 30 00 	mov	r12,-53248
800048c8:	f0 1f 00 19 	mcall	8000492c <pid_control+0x37c>
		#endif
		
	#endif
	
	set_motor_speeds(speed);
800048cc:	49 59       	lddpc	r9,80004920 <pid_control+0x370>
800048ce:	20 2d       	sub	sp,8
800048d0:	1a 98       	mov	r8,sp
800048d2:	30 8a       	mov	r10,8
800048d4:	12 9b       	mov	r11,r9
800048d6:	10 9c       	mov	r12,r8
800048d8:	f0 1f 00 0a 	mcall	80004900 <pid_control+0x350>
800048dc:	f0 1f 00 16 	mcall	80004934 <pid_control+0x384>
800048e0:	2f ed       	sub	sp,-8
	
	ioport_set_pin_level(GPIO_PA25, LOW);
800048e2:	30 0b       	mov	r11,0
800048e4:	31 9c       	mov	r12,25
800048e6:	f0 1f 00 04 	mcall	800048f4 <pid_control+0x344>
}
800048ea:	2e 8d       	sub	sp,-96
800048ec:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800048f0:	80 00       	ld.sh	r0,r0[0x0]
800048f2:	43 aa       	lddsp	r10,sp[0xe8]
800048f4:	80 00       	ld.sh	r0,r0[0x0]
800048f6:	42 f8       	lddsp	r8,sp[0xbc]
800048f8:	00 00       	add	r0,r0
800048fa:	07 18       	ld.sh	r8,r3++
800048fc:	80 00       	ld.sh	r0,r0[0x0]
800048fe:	56 c4       	stdsp	sp[0x1b0],r4
80004900:	80 00       	ld.sh	r0,r0[0x0]
80004902:	77 14       	ld.w	r4,r11[0x44]
80004904:	00 00       	add	r0,r0
80004906:	07 00       	ld.w	r0,r3++
80004908:	00 00       	add	r0,r0
8000490a:	07 2c       	ld.uh	r12,r3++
8000490c:	00 00       	add	r0,r0
8000490e:	05 18       	ld.sh	r8,r2++
80004910:	80 00       	ld.sh	r0,r0[0x0]
80004912:	44 34       	lddsp	r4,sp[0x10c]
80004914:	00 00       	add	r0,r0
80004916:	05 24       	ld.uh	r4,r2++
80004918:	00 00       	add	r0,r0
8000491a:	05 30       	ld.ub	r0,r2++
8000491c:	00 00       	add	r0,r0
8000491e:	06 64       	and	r4,r3
80004920:	00 00       	add	r0,r0
80004922:	06 68       	and	r8,r3
80004924:	80 00       	ld.sh	r0,r0[0x0]
80004926:	42 dc       	lddsp	r12,sp[0xb4]
80004928:	80 00       	ld.sh	r0,r0[0x0]
8000492a:	78 5c       	ld.w	r12,r12[0x14]
8000492c:	80 00       	ld.sh	r0,r0[0x0]
8000492e:	6e d8       	ld.w	r8,r7[0x34]
80004930:	80 00       	ld.sh	r0,r0[0x0]
80004932:	42 e8       	lddsp	r8,sp[0xb8]
80004934:	80 00       	ld.sh	r0,r0[0x0]
80004936:	42 2c       	lddsp	r12,sp[0x88]

80004938 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80004938:	eb cd 40 80 	pushm	r7,lr
8000493c:	1a 97       	mov	r7,sp
8000493e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80004940:	e1 b8 00 00 	mfsr	r8,0x0
80004944:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80004948:	d3 03       	ssrf	0x10

	return flags;
8000494a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000494e:	10 9c       	mov	r12,r8
80004950:	2f fd       	sub	sp,-4
80004952:	e3 cd 80 80 	ldm	sp++,r7,pc

80004956 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80004956:	eb cd 40 80 	pushm	r7,lr
8000495a:	1a 97       	mov	r7,sp
8000495c:	20 1d       	sub	sp,4
8000495e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80004962:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004966:	e6 18 00 01 	andh	r8,0x1,COH
8000496a:	5f 08       	sreq	r8
8000496c:	5c 58       	castu.b	r8
}
8000496e:	10 9c       	mov	r12,r8
80004970:	2f fd       	sub	sp,-4
80004972:	e3 cd 80 80 	ldm	sp++,r7,pc
80004976:	d7 03       	nop

80004978 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80004978:	eb cd 40 80 	pushm	r7,lr
8000497c:	1a 97       	mov	r7,sp
8000497e:	20 1d       	sub	sp,4
80004980:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004984:	ee fc ff fc 	ld.w	r12,r7[-4]
80004988:	f0 1f 00 05 	mcall	8000499c <cpu_irq_restore+0x24>
8000498c:	18 98       	mov	r8,r12
8000498e:	58 08       	cp.w	r8,0
80004990:	c0 20       	breq	80004994 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80004992:	d5 03       	csrf	0x10
   }

	barrier();
}
80004994:	2f fd       	sub	sp,-4
80004996:	e3 cd 80 80 	ldm	sp++,r7,pc
8000499a:	00 00       	add	r0,r0
8000499c:	80 00       	ld.sh	r0,r0[0x0]
8000499e:	49 56       	lddpc	r6,800049f0 <sysclk_enable_hsb_module+0xc>

800049a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800049a0:	eb cd 40 80 	pushm	r7,lr
800049a4:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800049a6:	e0 68 0e 00 	mov	r8,3584
800049aa:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
800049ae:	10 9c       	mov	r12,r8
800049b0:	e3 cd 80 80 	ldm	sp++,r7,pc

800049b4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
800049b4:	eb cd 40 80 	pushm	r7,lr
800049b8:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
800049ba:	f0 1f 00 04 	mcall	800049c8 <sysclk_get_cpu_hz+0x14>
800049be:	18 98       	mov	r8,r12
800049c0:	a3 88       	lsr	r8,0x2
}
800049c2:	10 9c       	mov	r12,r8
800049c4:	e3 cd 80 80 	ldm	sp++,r7,pc
800049c8:	80 00       	ld.sh	r0,r0[0x0]
800049ca:	49 a0       	lddpc	r0,80004a30 <sysclk_enable_pbb_module+0xc>

800049cc <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
800049cc:	eb cd 40 80 	pushm	r7,lr
800049d0:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
800049d2:	f0 1f 00 04 	mcall	800049e0 <sysclk_get_pba_hz+0x14>
800049d6:	18 98       	mov	r8,r12
800049d8:	a3 88       	lsr	r8,0x2
}
800049da:	10 9c       	mov	r12,r8
800049dc:	e3 cd 80 80 	ldm	sp++,r7,pc
800049e0:	80 00       	ld.sh	r0,r0[0x0]
800049e2:	49 a0       	lddpc	r0,80004a48 <sysclk_enable_peripheral_clock+0x4>

800049e4 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
800049e4:	eb cd 40 80 	pushm	r7,lr
800049e8:	1a 97       	mov	r7,sp
800049ea:	20 1d       	sub	sp,4
800049ec:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
800049f0:	ee fb ff fc 	ld.w	r11,r7[-4]
800049f4:	30 1c       	mov	r12,1
800049f6:	f0 1f 00 03 	mcall	80004a00 <sysclk_enable_hsb_module+0x1c>
}
800049fa:	2f fd       	sub	sp,-4
800049fc:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a00:	80 00       	ld.sh	r0,r0[0x0]
80004a02:	62 58       	ld.w	r8,r1[0x14]

80004a04 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80004a04:	eb cd 40 80 	pushm	r7,lr
80004a08:	1a 97       	mov	r7,sp
80004a0a:	20 1d       	sub	sp,4
80004a0c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80004a10:	ee fb ff fc 	ld.w	r11,r7[-4]
80004a14:	30 2c       	mov	r12,2
80004a16:	f0 1f 00 03 	mcall	80004a20 <sysclk_enable_pba_module+0x1c>
}
80004a1a:	2f fd       	sub	sp,-4
80004a1c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a20:	80 00       	ld.sh	r0,r0[0x0]
80004a22:	62 58       	ld.w	r8,r1[0x14]

80004a24 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80004a24:	eb cd 40 80 	pushm	r7,lr
80004a28:	1a 97       	mov	r7,sp
80004a2a:	20 1d       	sub	sp,4
80004a2c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80004a30:	ee fb ff fc 	ld.w	r11,r7[-4]
80004a34:	30 3c       	mov	r12,3
80004a36:	f0 1f 00 03 	mcall	80004a40 <sysclk_enable_pbb_module+0x1c>
}
80004a3a:	2f fd       	sub	sp,-4
80004a3c:	e3 cd 80 80 	ldm	sp++,r7,pc
80004a40:	80 00       	ld.sh	r0,r0[0x0]
80004a42:	62 58       	ld.w	r8,r1[0x14]

80004a44 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80004a44:	eb cd 40 80 	pushm	r7,lr
80004a48:	1a 97       	mov	r7,sp
80004a4a:	20 1d       	sub	sp,4
80004a4c:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80004a50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004a54:	fe 58 38 00 	cp.w	r8,-51200
80004a58:	e0 80 00 8a 	breq	80004b6c <sysclk_enable_peripheral_clock+0x128>
80004a5c:	e0 8b 00 33 	brhi	80004ac2 <sysclk_enable_peripheral_clock+0x7e>
80004a60:	fe 58 14 00 	cp.w	r8,-60416
80004a64:	c6 80       	breq	80004b34 <sysclk_enable_peripheral_clock+0xf0>
80004a66:	e0 8b 00 18 	brhi	80004a96 <sysclk_enable_peripheral_clock+0x52>
80004a6a:	fe 48 14 00 	cp.w	r8,-125952
80004a6e:	e0 80 00 be 	breq	80004bea <sysclk_enable_peripheral_clock+0x1a6>
80004a72:	e0 8b 00 0b 	brhi	80004a88 <sysclk_enable_peripheral_clock+0x44>
80004a76:	fe 48 00 00 	cp.w	r8,-131072
80004a7a:	e0 80 00 ad 	breq	80004bd4 <sysclk_enable_peripheral_clock+0x190>
80004a7e:	fe 48 10 00 	cp.w	r8,-126976
80004a82:	e0 80 00 b0 	breq	80004be2 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a86:	cb 98       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a88:	fe 58 00 00 	cp.w	r8,-65536
80004a8c:	c4 90       	breq	80004b1e <sysclk_enable_peripheral_clock+0xda>
80004a8e:	fe 58 10 00 	cp.w	r8,-61440
80004a92:	c4 d0       	breq	80004b2c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004a94:	cb 28       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004a96:	fe 58 20 00 	cp.w	r8,-57344
80004a9a:	c5 90       	breq	80004b4c <sysclk_enable_peripheral_clock+0x108>
80004a9c:	e0 8b 00 09 	brhi	80004aae <sysclk_enable_peripheral_clock+0x6a>
80004aa0:	fe 58 18 00 	cp.w	r8,-59392
80004aa4:	c4 c0       	breq	80004b3c <sysclk_enable_peripheral_clock+0xf8>
80004aa6:	fe 58 1c 00 	cp.w	r8,-58368
80004aaa:	c4 d0       	breq	80004b44 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004aac:	ca 68       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004aae:	fe 58 30 00 	cp.w	r8,-53248
80004ab2:	c5 50       	breq	80004b5c <sysclk_enable_peripheral_clock+0x118>
80004ab4:	fe 58 34 00 	cp.w	r8,-52224
80004ab8:	c5 60       	breq	80004b64 <sysclk_enable_peripheral_clock+0x120>
80004aba:	fe 58 28 00 	cp.w	r8,-55296
80004abe:	c4 b0       	breq	80004b54 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004ac0:	c9 c8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004ac2:	fe 58 50 00 	cp.w	r8,-45056
80004ac6:	c6 b0       	breq	80004b9c <sysclk_enable_peripheral_clock+0x158>
80004ac8:	e0 8b 00 15 	brhi	80004af2 <sysclk_enable_peripheral_clock+0xae>
80004acc:	fe 58 44 00 	cp.w	r8,-48128
80004ad0:	c5 a0       	breq	80004b84 <sysclk_enable_peripheral_clock+0x140>
80004ad2:	e0 8b 00 09 	brhi	80004ae4 <sysclk_enable_peripheral_clock+0xa0>
80004ad6:	fe 58 3c 00 	cp.w	r8,-50176
80004ada:	c4 d0       	breq	80004b74 <sysclk_enable_peripheral_clock+0x130>
80004adc:	fe 58 40 00 	cp.w	r8,-49152
80004ae0:	c4 e0       	breq	80004b7c <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004ae2:	c8 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004ae4:	fe 58 48 00 	cp.w	r8,-47104
80004ae8:	c5 20       	breq	80004b8c <sysclk_enable_peripheral_clock+0x148>
80004aea:	fe 58 4c 00 	cp.w	r8,-46080
80004aee:	c5 30       	breq	80004b94 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004af0:	c8 48       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004af2:	fe 58 5c 00 	cp.w	r8,-41984
80004af6:	c5 f0       	breq	80004bb4 <sysclk_enable_peripheral_clock+0x170>
80004af8:	e0 8b 00 09 	brhi	80004b0a <sysclk_enable_peripheral_clock+0xc6>
80004afc:	fe 58 54 00 	cp.w	r8,-44032
80004b00:	c5 20       	breq	80004ba4 <sysclk_enable_peripheral_clock+0x160>
80004b02:	fe 58 58 00 	cp.w	r8,-43008
80004b06:	c5 30       	breq	80004bac <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004b08:	c7 88       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80004b0a:	fe 58 64 00 	cp.w	r8,-39936
80004b0e:	c5 b0       	breq	80004bc4 <sysclk_enable_peripheral_clock+0x180>
80004b10:	fe 58 68 00 	cp.w	r8,-38912
80004b14:	c5 c0       	breq	80004bcc <sysclk_enable_peripheral_clock+0x188>
80004b16:	fe 58 60 00 	cp.w	r8,-40960
80004b1a:	c5 10       	breq	80004bbc <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80004b1c:	c6 e8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80004b1e:	30 4c       	mov	r12,4
80004b20:	f0 1f 00 38 	mcall	80004c00 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80004b24:	30 0c       	mov	r12,0
80004b26:	f0 1f 00 38 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b2a:	c6 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80004b2c:	30 1c       	mov	r12,1
80004b2e:	f0 1f 00 36 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b32:	c6 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80004b34:	30 2c       	mov	r12,2
80004b36:	f0 1f 00 34 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b3a:	c5 f8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80004b3c:	30 3c       	mov	r12,3
80004b3e:	f0 1f 00 32 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b42:	c5 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80004b44:	30 4c       	mov	r12,4
80004b46:	f0 1f 00 30 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b4a:	c5 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80004b4c:	30 5c       	mov	r12,5
80004b4e:	f0 1f 00 2e 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b52:	c5 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80004b54:	30 6c       	mov	r12,6
80004b56:	f0 1f 00 2c 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b5a:	c4 f8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80004b5c:	30 7c       	mov	r12,7
80004b5e:	f0 1f 00 2a 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b62:	c4 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80004b64:	30 8c       	mov	r12,8
80004b66:	f0 1f 00 28 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b6a:	c4 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80004b6c:	30 9c       	mov	r12,9
80004b6e:	f0 1f 00 26 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b72:	c4 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80004b74:	30 ac       	mov	r12,10
80004b76:	f0 1f 00 24 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b7a:	c3 f8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80004b7c:	30 bc       	mov	r12,11
80004b7e:	f0 1f 00 22 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b82:	c3 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80004b84:	30 cc       	mov	r12,12
80004b86:	f0 1f 00 20 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b8a:	c3 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80004b8c:	30 dc       	mov	r12,13
80004b8e:	f0 1f 00 1e 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b92:	c3 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80004b94:	30 ec       	mov	r12,14
80004b96:	f0 1f 00 1c 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004b9a:	c2 f8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80004b9c:	30 fc       	mov	r12,15
80004b9e:	f0 1f 00 1a 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004ba2:	c2 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80004ba4:	31 0c       	mov	r12,16
80004ba6:	f0 1f 00 18 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004baa:	c2 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80004bac:	31 1c       	mov	r12,17
80004bae:	f0 1f 00 16 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004bb2:	c2 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80004bb4:	31 2c       	mov	r12,18
80004bb6:	f0 1f 00 14 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004bba:	c1 f8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80004bbc:	31 3c       	mov	r12,19
80004bbe:	f0 1f 00 12 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004bc2:	c1 b8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80004bc4:	31 4c       	mov	r12,20
80004bc6:	f0 1f 00 10 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004bca:	c1 78       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80004bcc:	31 5c       	mov	r12,21
80004bce:	f0 1f 00 0e 	mcall	80004c04 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80004bd2:	c1 38       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80004bd4:	30 3c       	mov	r12,3
80004bd6:	f0 1f 00 0b 	mcall	80004c00 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80004bda:	30 0c       	mov	r12,0
80004bdc:	f0 1f 00 0b 	mcall	80004c08 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004be0:	c0 c8       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80004be2:	30 1c       	mov	r12,1
80004be4:	f0 1f 00 09 	mcall	80004c08 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004be8:	c0 88       	rjmp	80004bf8 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80004bea:	30 0c       	mov	r12,0
80004bec:	f0 1f 00 05 	mcall	80004c00 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80004bf0:	30 2c       	mov	r12,2
80004bf2:	f0 1f 00 06 	mcall	80004c08 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80004bf6:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80004bf8:	2f fd       	sub	sp,-4
80004bfa:	e3 cd 80 80 	ldm	sp++,r7,pc
80004bfe:	00 00       	add	r0,r0
80004c00:	80 00       	ld.sh	r0,r0[0x0]
80004c02:	49 e4       	lddpc	r4,80004c78 <ioport_set_pin_dir+0x6c>
80004c04:	80 00       	ld.sh	r0,r0[0x0]
80004c06:	4a 04       	lddpc	r4,80004c84 <ioport_set_pin_dir+0x78>
80004c08:	80 00       	ld.sh	r0,r0[0x0]
80004c0a:	4a 24       	lddpc	r4,80004c90 <ioport_set_pin_dir+0x84>

80004c0c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80004c0c:	eb cd 40 80 	pushm	r7,lr
80004c10:	1a 97       	mov	r7,sp
80004c12:	20 cd       	sub	sp,48
80004c14:	ef 4c ff d4 	st.w	r7[-44],r12
80004c18:	ef 4b ff d0 	st.w	r7[-48],r11
80004c1c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004c20:	ef 48 ff dc 	st.w	r7[-36],r8
80004c24:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004c28:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80004c2c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004c30:	58 18       	cp.w	r8,1
80004c32:	c2 11       	brne	80004c74 <ioport_set_pin_dir+0x68>
80004c34:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c38:	ef 48 ff e0 	st.w	r7[-32],r8
80004c3c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004c40:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c44:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004c48:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004c4a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004c4e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004c52:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004c54:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004c58:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004c5c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004c60:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004c64:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004c68:	30 1a       	mov	r10,1
80004c6a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80004c6e:	f1 49 00 44 	st.w	r8[68],r9
80004c72:	c2 48       	rjmp	80004cba <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80004c74:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004c78:	58 08       	cp.w	r8,0
80004c7a:	c2 01       	brne	80004cba <ioport_set_pin_dir+0xae>
80004c7c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004c80:	ef 48 ff f0 	st.w	r7[-16],r8
80004c84:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004c88:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004c8c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004c90:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004c92:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004c96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004c9a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004c9c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004ca0:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004ca4:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004ca8:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004cac:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004cb0:	30 1a       	mov	r10,1
80004cb2:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80004cb6:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80004cba:	2f 4d       	sub	sp,-48
80004cbc:	e3 cd 80 80 	ldm	sp++,r7,pc

80004cc0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004cc0:	eb cd 40 80 	pushm	r7,lr
80004cc4:	1a 97       	mov	r7,sp
80004cc6:	20 cd       	sub	sp,48
80004cc8:	ef 4c ff d4 	st.w	r7[-44],r12
80004ccc:	16 98       	mov	r8,r11
80004cce:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004cd2:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004cd6:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004cda:	ef 49 ff dc 	st.w	r7[-36],r9
80004cde:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004ce2:	ef 39 ff db 	ld.ub	r9,r7[-37]
80004ce6:	30 08       	mov	r8,0
80004ce8:	f0 09 18 00 	cp.b	r9,r8
80004cec:	c2 10       	breq	80004d2e <ioport_set_pin_level+0x6e>
80004cee:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004cf2:	ef 48 ff e0 	st.w	r7[-32],r8
80004cf6:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004cfa:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004cfe:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004d02:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004d04:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004d08:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004d0c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004d0e:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004d12:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d16:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004d1a:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004d1e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004d22:	30 1a       	mov	r10,1
80004d24:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004d28:	f1 49 00 54 	st.w	r8[84],r9
80004d2c:	c2 08       	rjmp	80004d6c <ioport_set_pin_level+0xac>
80004d2e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004d32:	ef 48 ff f0 	st.w	r7[-16],r8
80004d36:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004d3a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004d3e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004d42:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004d44:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004d48:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d4c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004d4e:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004d52:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004d56:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004d5a:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004d5e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004d62:	30 1a       	mov	r10,1
80004d64:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80004d68:	f1 49 00 58 	st.w	r8[88],r9
}
80004d6c:	2f 4d       	sub	sp,-48
80004d6e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004d72:	d7 03       	nop

80004d74 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80004d74:	eb cd 40 80 	pushm	r7,lr
80004d78:	1a 97       	mov	r7,sp
80004d7a:	20 2d       	sub	sp,8
80004d7c:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80004d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004d84:	48 f9       	lddpc	r9,80004dc0 <sleepmgr_lock_mode+0x4c>
80004d86:	f2 08 07 09 	ld.ub	r9,r9[r8]
80004d8a:	3f f8       	mov	r8,-1
80004d8c:	f0 09 18 00 	cp.b	r9,r8
80004d90:	c0 21       	brne	80004d94 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80004d92:	c0 08       	rjmp	80004d92 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80004d94:	f0 1f 00 0c 	mcall	80004dc4 <sleepmgr_lock_mode+0x50>
80004d98:	18 98       	mov	r8,r12
80004d9a:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80004d9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004da2:	48 89       	lddpc	r9,80004dc0 <sleepmgr_lock_mode+0x4c>
80004da4:	f2 08 07 09 	ld.ub	r9,r9[r8]
80004da8:	2f f9       	sub	r9,-1
80004daa:	5c 59       	castu.b	r9
80004dac:	48 5a       	lddpc	r10,80004dc0 <sleepmgr_lock_mode+0x4c>
80004dae:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80004db2:	ee fc ff fc 	ld.w	r12,r7[-4]
80004db6:	f0 1f 00 05 	mcall	80004dc8 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80004dba:	2f ed       	sub	sp,-8
80004dbc:	e3 cd 80 80 	ldm	sp++,r7,pc
80004dc0:	00 00       	add	r0,r0
80004dc2:	07 78       	ld.ub	r8,--r3
80004dc4:	80 00       	ld.sh	r0,r0[0x0]
80004dc6:	49 38       	lddpc	r8,80004e10 <sensor_init+0x44>
80004dc8:	80 00       	ld.sh	r0,r0[0x0]
80004dca:	49 78       	lddpc	r8,80004e24 <sensor_init+0x58>

80004dcc <sensor_init>:
#include "settings_t.h"

volatile bno055_reg_page0_t sensor_reg_page0;
volatile bno055_reg_page1_t sensor_reg_page1;

void sensor_init(void){
80004dcc:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004dd0:	1a 97       	mov	r7,sp
80004dd2:	fa cd 00 b8 	sub	sp,sp,184
	
	#ifdef CONFIG_SLEEPMGR_ENABLE
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
80004dd6:	30 2c       	mov	r12,2
80004dd8:	f0 1f 01 42 	mcall	800052e0 <sensor_init+0x514>
	#endif
	
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
80004ddc:	30 1b       	mov	r11,1
80004dde:	31 0c       	mov	r12,16
80004de0:	f0 1f 01 41 	mcall	800052e4 <sensor_init+0x518>
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
80004de4:	30 1b       	mov	r11,1
80004de6:	30 8c       	mov	r12,8
80004de8:	f0 1f 01 3f 	mcall	800052e4 <sensor_init+0x518>
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
80004dec:	30 0b       	mov	r11,0
80004dee:	30 dc       	mov	r12,13
80004df0:	f0 1f 01 3d 	mcall	800052e4 <sensor_init+0x518>
	
	sensor_led_init();
80004df4:	f0 1f 01 3d 	mcall	800052e8 <sensor_init+0x51c>
	
	//TODO: CHECK BOOT_SENS PIN LEVEL (NOT HIGH??)
	
	//ioport_set_pin_level(BOOT_SENS, HIGH);
	ioport_set_pin_level(ADDR0_SENS, ADDR0_SENS_LEVEL);
80004df8:	30 0b       	mov	r11,0
80004dfa:	31 0c       	mov	r12,16
80004dfc:	f0 1f 01 3c 	mcall	800052ec <sensor_init+0x520>
	ioport_set_pin_level(RST_SENS, LOW);
80004e00:	30 0b       	mov	r11,0
80004e02:	30 8c       	mov	r12,8
80004e04:	f0 1f 01 3a 	mcall	800052ec <sensor_init+0x520>
	
	sysclk_enable_peripheral_clock(TWI_SENS);
80004e08:	fe 7c 40 00 	mov	r12,-49152
80004e0c:	f0 1f 01 39 	mcall	800052f0 <sensor_init+0x524>
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
80004e10:	30 2b       	mov	r11,2
80004e12:	fe fc 04 e2 	ld.w	r12,pc[1250]
80004e16:	f0 1f 01 39 	mcall	800052f8 <sensor_init+0x52c>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
80004e1a:	32 88       	mov	r8,40
80004e1c:	ef 48 ff 98 	st.w	r7[-104],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
80004e20:	f0 1f 01 37 	mcall	800052fc <sensor_init+0x530>
80004e24:	18 98       	mov	r8,r12
80004e26:	ef 48 ff 90 	st.w	r7[-112],r8
	_twi_opt.smbus = false;
80004e2a:	30 08       	mov	r8,0
80004e2c:	ef 68 ff 9c 	st.b	r7[-100],r8
	_twi_opt.speed = TWI_SENS_SPEED;
80004e30:	e6 68 1a 80 	mov	r8,400000
80004e34:	ef 48 ff 94 	st.w	r7[-108],r8
	
	cpu_delay_ms(5,sysclk_get_cpu_hz());
80004e38:	f0 1f 01 32 	mcall	80005300 <sensor_init+0x534>
80004e3c:	18 98       	mov	r8,r12
80004e3e:	30 59       	mov	r9,5
80004e40:	ef 49 ff a4 	st.w	r7[-92],r9
80004e44:	ef 48 ff a0 	st.w	r7[-96],r8
80004e48:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004e4c:	ef 48 ff ac 	st.w	r7[-84],r8
80004e50:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004e54:	ef 48 ff a8 	st.w	r7[-88],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004e58:	ee fc ff ac 	ld.w	r12,r7[-84]
80004e5c:	ef 4c ff 54 	st.w	r7[-172],r12
80004e60:	30 0b       	mov	r11,0
80004e62:	ef 4b ff 50 	st.w	r7[-176],r11
80004e66:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004e6a:	ef 49 ff 4c 	st.w	r7[-180],r9
80004e6e:	30 08       	mov	r8,0
80004e70:	ef 48 ff 48 	st.w	r7[-184],r8
80004e74:	ee fa ff 50 	ld.w	r10,r7[-176]
80004e78:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004e7c:	b9 3a       	mul	r10,r12
80004e7e:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004e82:	ee fb ff 54 	ld.w	r11,r7[-172]
80004e86:	b7 38       	mul	r8,r11
80004e88:	10 0a       	add	r10,r8
80004e8a:	ee fc ff 54 	ld.w	r12,r7[-172]
80004e8e:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004e92:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004e96:	12 0a       	add	r10,r9
80004e98:	14 99       	mov	r9,r10
80004e9a:	e0 6a 03 e7 	mov	r10,999
80004e9e:	30 0b       	mov	r11,0
80004ea0:	f0 0a 00 0a 	add	r10,r8,r10
80004ea4:	f2 0b 00 4b 	adc	r11,r9,r11
80004ea8:	e0 68 03 e8 	mov	r8,1000
80004eac:	30 09       	mov	r9,0
80004eae:	f0 1f 01 16 	mcall	80005304 <sensor_init+0x538>
80004eb2:	14 98       	mov	r8,r10
80004eb4:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
80004eb6:	ef 48 ff b4 	st.w	r7[-76],r8
80004eba:	ee c8 00 98 	sub	r8,r7,152
80004ebe:	ef 48 ff b0 	st.w	r7[-80],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004ec2:	e1 b8 00 42 	mfsr	r8,0x108
80004ec6:	10 99       	mov	r9,r8
80004ec8:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004ecc:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004ece:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004ed2:	70 09       	ld.w	r9,r8[0x0]
80004ed4:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004ed8:	10 09       	add	r9,r8
80004eda:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004ede:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80004ee0:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004ee4:	30 08       	mov	r8,0
80004ee6:	f3 68 00 08 	st.b	r9[8],r8
80004eea:	ee c8 00 98 	sub	r8,r7,152
80004eee:	ef 48 ff b8 	st.w	r7[-72],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004ef2:	e1 b8 00 42 	mfsr	r8,0x108
80004ef6:	ef 48 ff bc 	st.w	r7[-68],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80004efa:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004efe:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f02:	30 28       	mov	r8,2
80004f04:	f0 09 18 00 	cp.b	r9,r8
80004f08:	c0 31       	brne	80004f0e <sensor_init+0x142>
    return false;
80004f0a:	30 08       	mov	r8,0
80004f0c:	c4 38       	rjmp	80004f92 <sensor_init+0x1c6>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80004f0e:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f12:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f16:	30 18       	mov	r8,1
80004f18:	f0 09 18 00 	cp.b	r9,r8
80004f1c:	c0 31       	brne	80004f22 <sensor_init+0x156>
    return true;
80004f1e:	30 18       	mov	r8,1
80004f20:	c3 98       	rjmp	80004f92 <sensor_init+0x1c6>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004f22:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f26:	70 09       	ld.w	r9,r8[0x0]
80004f28:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f2c:	70 18       	ld.w	r8,r8[0x4]
80004f2e:	10 39       	cp.w	r9,r8
80004f30:	e0 88 00 1a 	brls	80004f64 <sensor_init+0x198>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004f34:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f38:	70 08       	ld.w	r8,r8[0x0]
80004f3a:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004f3e:	10 39       	cp.w	r9,r8
80004f40:	c1 02       	brcc	80004f60 <sensor_init+0x194>
80004f42:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f46:	70 18       	ld.w	r8,r8[0x4]
80004f48:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004f4c:	10 39       	cp.w	r9,r8
80004f4e:	e0 88 00 09 	brls	80004f60 <sensor_init+0x194>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004f52:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004f56:	30 18       	mov	r8,1
80004f58:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004f5c:	30 18       	mov	r8,1
80004f5e:	c1 a8       	rjmp	80004f92 <sensor_init+0x1c6>
    }
    return false;
80004f60:	30 08       	mov	r8,0
80004f62:	c1 88       	rjmp	80004f92 <sensor_init+0x1c6>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004f64:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f68:	70 08       	ld.w	r8,r8[0x0]
80004f6a:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004f6e:	10 39       	cp.w	r9,r8
80004f70:	c0 93       	brcs	80004f82 <sensor_init+0x1b6>
80004f72:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004f76:	70 18       	ld.w	r8,r8[0x4]
80004f78:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004f7c:	10 39       	cp.w	r9,r8
80004f7e:	e0 88 00 09 	brls	80004f90 <sensor_init+0x1c4>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80004f82:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004f86:	30 18       	mov	r8,1
80004f88:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80004f8c:	30 18       	mov	r8,1
80004f8e:	c0 28       	rjmp	80004f92 <sensor_init+0x1c6>
    }
    return false;
80004f90:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80004f92:	58 08       	cp.w	r8,0
80004f94:	ca b0       	breq	80004eea <sensor_init+0x11e>
	
	ioport_set_pin_level(RST_SENS, HIGH);
80004f96:	30 1b       	mov	r11,1
80004f98:	30 8c       	mov	r12,8
80004f9a:	f0 1f 00 d5 	mcall	800052ec <sensor_init+0x520>
	cpu_delay_ms(BNO055_STARTUP_TIME_MS,sysclk_get_cpu_hz());							//SENSOR STARTUP TIME
80004f9e:	f0 1f 00 d9 	mcall	80005300 <sensor_init+0x534>
80004fa2:	18 98       	mov	r8,r12
80004fa4:	e0 69 02 bc 	mov	r9,700
80004fa8:	ef 49 ff c4 	st.w	r7[-60],r9
80004fac:	ef 48 ff c0 	st.w	r7[-64],r8
80004fb0:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004fb4:	ef 48 ff cc 	st.w	r7[-52],r8
80004fb8:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004fbc:	ef 48 ff c8 	st.w	r7[-56],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004fc0:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004fc4:	ef 49 ff 64 	st.w	r7[-156],r9
80004fc8:	30 08       	mov	r8,0
80004fca:	ef 48 ff 60 	st.w	r7[-160],r8
80004fce:	ee fc ff c8 	ld.w	r12,r7[-56]
80004fd2:	ef 4c ff 5c 	st.w	r7[-164],r12
80004fd6:	30 0b       	mov	r11,0
80004fd8:	ef 4b ff 58 	st.w	r7[-168],r11
80004fdc:	ee fa ff 60 	ld.w	r10,r7[-160]
80004fe0:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004fe4:	b3 3a       	mul	r10,r9
80004fe6:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004fea:	ee fc ff 64 	ld.w	r12,r7[-156]
80004fee:	b9 38       	mul	r8,r12
80004ff0:	10 0a       	add	r10,r8
80004ff2:	ee fb ff 64 	ld.w	r11,r7[-156]
80004ff6:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004ffa:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004ffe:	12 0a       	add	r10,r9
80005000:	14 99       	mov	r9,r10
80005002:	e0 6a 03 e7 	mov	r10,999
80005006:	30 0b       	mov	r11,0
80005008:	f0 0a 00 0a 	add	r10,r8,r10
8000500c:	f2 0b 00 4b 	adc	r11,r9,r11
80005010:	e0 68 03 e8 	mov	r8,1000
80005014:	30 09       	mov	r9,0
80005016:	f0 1f 00 bc 	mcall	80005304 <sensor_init+0x538>
8000501a:	14 98       	mov	r8,r10
8000501c:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000501e:	ef 48 ff d4 	st.w	r7[-44],r8
80005022:	ee c8 00 8c 	sub	r8,r7,140
80005026:	ef 48 ff d0 	st.w	r7[-48],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000502a:	e1 b8 00 42 	mfsr	r8,0x108
8000502e:	10 99       	mov	r9,r8
80005030:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005034:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005036:	ee f8 ff d0 	ld.w	r8,r7[-48]
8000503a:	70 09       	ld.w	r9,r8[0x0]
8000503c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80005040:	10 09       	add	r9,r8
80005042:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005046:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
80005048:	ee f9 ff d0 	ld.w	r9,r7[-48]
8000504c:	30 08       	mov	r8,0
8000504e:	f3 68 00 08 	st.b	r9[8],r8
80005052:	ee c8 00 8c 	sub	r8,r7,140
80005056:	ef 48 ff d8 	st.w	r7[-40],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000505a:	e1 b8 00 42 	mfsr	r8,0x108
8000505e:	ef 48 ff dc 	st.w	r7[-36],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
80005062:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005066:	f1 39 00 08 	ld.ub	r9,r8[8]
8000506a:	30 28       	mov	r8,2
8000506c:	f0 09 18 00 	cp.b	r9,r8
80005070:	c0 31       	brne	80005076 <sensor_init+0x2aa>
    return false;
80005072:	30 08       	mov	r8,0
80005074:	c4 38       	rjmp	800050fa <sensor_init+0x32e>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80005076:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000507a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000507e:	30 18       	mov	r8,1
80005080:	f0 09 18 00 	cp.b	r9,r8
80005084:	c0 31       	brne	8000508a <sensor_init+0x2be>
    return true;
80005086:	30 18       	mov	r8,1
80005088:	c3 98       	rjmp	800050fa <sensor_init+0x32e>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000508a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000508e:	70 09       	ld.w	r9,r8[0x0]
80005090:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005094:	70 18       	ld.w	r8,r8[0x4]
80005096:	10 39       	cp.w	r9,r8
80005098:	e0 88 00 1a 	brls	800050cc <sensor_init+0x300>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000509c:	ee f8 ff d8 	ld.w	r8,r7[-40]
800050a0:	70 08       	ld.w	r8,r8[0x0]
800050a2:	ee f9 ff dc 	ld.w	r9,r7[-36]
800050a6:	10 39       	cp.w	r9,r8
800050a8:	c1 02       	brcc	800050c8 <sensor_init+0x2fc>
800050aa:	ee f8 ff d8 	ld.w	r8,r7[-40]
800050ae:	70 18       	ld.w	r8,r8[0x4]
800050b0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800050b4:	10 39       	cp.w	r9,r8
800050b6:	e0 88 00 09 	brls	800050c8 <sensor_init+0x2fc>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800050ba:	ee f9 ff d8 	ld.w	r9,r7[-40]
800050be:	30 18       	mov	r8,1
800050c0:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800050c4:	30 18       	mov	r8,1
800050c6:	c1 a8       	rjmp	800050fa <sensor_init+0x32e>
    }
    return false;
800050c8:	30 08       	mov	r8,0
800050ca:	c1 88       	rjmp	800050fa <sensor_init+0x32e>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800050cc:	ee f8 ff d8 	ld.w	r8,r7[-40]
800050d0:	70 08       	ld.w	r8,r8[0x0]
800050d2:	ee f9 ff dc 	ld.w	r9,r7[-36]
800050d6:	10 39       	cp.w	r9,r8
800050d8:	c0 93       	brcs	800050ea <sensor_init+0x31e>
800050da:	ee f8 ff d8 	ld.w	r8,r7[-40]
800050de:	70 18       	ld.w	r8,r8[0x4]
800050e0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800050e4:	10 39       	cp.w	r9,r8
800050e6:	e0 88 00 09 	brls	800050f8 <sensor_init+0x32c>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
800050ea:	ee f9 ff d8 	ld.w	r9,r7[-40]
800050ee:	30 18       	mov	r8,1
800050f0:	f3 68 00 08 	st.b	r9[8],r8
      return true;
800050f4:	30 18       	mov	r8,1
800050f6:	c0 28       	rjmp	800050fa <sensor_init+0x32e>
    }
    return false;
800050f8:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
800050fa:	58 08       	cp.w	r8,0
800050fc:	ca b0       	breq	80005052 <sensor_init+0x286>
	twim_master_init(TWI_SENS, &_twi_opt);
800050fe:	ee c8 00 70 	sub	r8,r7,112
80005102:	10 9b       	mov	r11,r8
80005104:	fe 7c 40 00 	mov	r12,-49152
80005108:	f0 1f 00 80 	mcall	80005308 <sensor_init+0x53c>
	
	//Konfigurieren des Sensores
	
	uint8_t val;
	
	sensor_reg_page0.page_id = BNO055_PAGE_ZERO;
8000510c:	fe f9 02 00 	ld.w	r9,pc[512]
80005110:	30 08       	mov	r8,0
80005112:	b2 f8       	st.b	r9[0x7],r8
		
	sensor_read_page0();
80005114:	f0 1f 00 7f 	mcall	80005310 <sensor_init+0x544>
	
	//Set normal power mode
	val = BNO055_POWER_MODE_NORMAL_MODE;
80005118:	30 08       	mov	r8,0
8000511a:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_POWER_MODE_REG, &val, 1);
8000511e:	ee c8 00 71 	sub	r8,r7,113
80005122:	30 1a       	mov	r10,1
80005124:	10 9b       	mov	r11,r8
80005126:	33 ec       	mov	r12,62
80005128:	f0 1f 00 7b 	mcall	80005314 <sensor_init+0x548>
	
	val = BNO055_CLK_SRC_EXTERNAL << BNO055_CLK_SRC_POS;
8000512c:	38 08       	mov	r8,-128
8000512e:	ef 68 ff 8f 	st.b	r7[-113],r8
 	sensor_write_data(BNO055_CLK_SRC_REG, &val,1);
80005132:	ee c8 00 71 	sub	r8,r7,113
80005136:	30 1a       	mov	r10,1
80005138:	10 9b       	mov	r11,r8
8000513a:	33 fc       	mov	r12,63
8000513c:	f0 1f 00 76 	mcall	80005314 <sensor_init+0x548>
	 
	cpu_delay_ms(20,sysclk_get_cpu_hz());
80005140:	f0 1f 00 70 	mcall	80005300 <sensor_init+0x534>
80005144:	18 98       	mov	r8,r12
80005146:	31 49       	mov	r9,20
80005148:	ef 49 ff e4 	st.w	r7[-28],r9
8000514c:	ef 48 ff e0 	st.w	r7[-32],r8
80005150:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005154:	ef 48 ff ec 	st.w	r7[-20],r8
80005158:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000515c:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80005160:	ee f0 ff ec 	ld.w	r0,r7[-20]
80005164:	30 01       	mov	r1,0
80005166:	ee f2 ff e8 	ld.w	r2,r7[-24]
8000516a:	30 03       	mov	r3,0
8000516c:	e2 02 02 4a 	mul	r10,r1,r2
80005170:	e6 00 02 48 	mul	r8,r3,r0
80005174:	10 0a       	add	r10,r8
80005176:	e0 02 06 48 	mulu.d	r8,r0,r2
8000517a:	12 0a       	add	r10,r9
8000517c:	14 99       	mov	r9,r10
8000517e:	e0 6a 03 e7 	mov	r10,999
80005182:	30 0b       	mov	r11,0
80005184:	f0 0a 00 0a 	add	r10,r8,r10
80005188:	f2 0b 00 4b 	adc	r11,r9,r11
8000518c:	e0 68 03 e8 	mov	r8,1000
80005190:	30 09       	mov	r9,0
80005192:	f0 1f 00 5d 	mcall	80005304 <sensor_init+0x538>
80005196:	14 98       	mov	r8,r10
80005198:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
8000519a:	ef 48 ff f4 	st.w	r7[-12],r8
8000519e:	ee c8 00 80 	sub	r8,r7,128
800051a2:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800051a6:	e1 b8 00 42 	mfsr	r8,0x108
800051aa:	10 99       	mov	r9,r8
800051ac:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051b0:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800051b2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051b6:	70 09       	ld.w	r9,r8[0x0]
800051b8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800051bc:	10 09       	add	r9,r8
800051be:	ee f8 ff f0 	ld.w	r8,r7[-16]
800051c2:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800051c4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800051c8:	30 08       	mov	r8,0
800051ca:	f3 68 00 08 	st.b	r9[8],r8
800051ce:	ee c8 00 80 	sub	r8,r7,128
800051d2:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800051d6:	e1 b8 00 42 	mfsr	r8,0x108
800051da:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800051de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051e2:	f1 39 00 08 	ld.ub	r9,r8[8]
800051e6:	30 28       	mov	r8,2
800051e8:	f0 09 18 00 	cp.b	r9,r8
800051ec:	c0 31       	brne	800051f2 <sensor_init+0x426>
    return false;
800051ee:	30 08       	mov	r8,0
800051f0:	c4 38       	rjmp	80005276 <sensor_init+0x4aa>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
800051f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051f6:	f1 39 00 08 	ld.ub	r9,r8[8]
800051fa:	30 18       	mov	r8,1
800051fc:	f0 09 18 00 	cp.b	r9,r8
80005200:	c0 31       	brne	80005206 <sensor_init+0x43a>
    return true;
80005202:	30 18       	mov	r8,1
80005204:	c3 98       	rjmp	80005276 <sensor_init+0x4aa>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005206:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000520a:	70 09       	ld.w	r9,r8[0x0]
8000520c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005210:	70 18       	ld.w	r8,r8[0x4]
80005212:	10 39       	cp.w	r9,r8
80005214:	e0 88 00 1a 	brls	80005248 <sensor_init+0x47c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005218:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000521c:	70 08       	ld.w	r8,r8[0x0]
8000521e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005222:	10 39       	cp.w	r9,r8
80005224:	c1 02       	brcc	80005244 <sensor_init+0x478>
80005226:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000522a:	70 18       	ld.w	r8,r8[0x4]
8000522c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005230:	10 39       	cp.w	r9,r8
80005232:	e0 88 00 09 	brls	80005244 <sensor_init+0x478>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000523a:	30 18       	mov	r8,1
8000523c:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005240:	30 18       	mov	r8,1
80005242:	c1 a8       	rjmp	80005276 <sensor_init+0x4aa>
    }
    return false;
80005244:	30 08       	mov	r8,0
80005246:	c1 88       	rjmp	80005276 <sensor_init+0x4aa>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005248:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000524c:	70 08       	ld.w	r8,r8[0x0]
8000524e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005252:	10 39       	cp.w	r9,r8
80005254:	c0 93       	brcs	80005266 <sensor_init+0x49a>
80005256:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000525a:	70 18       	ld.w	r8,r8[0x4]
8000525c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005260:	10 39       	cp.w	r9,r8
80005262:	e0 88 00 09 	brls	80005274 <sensor_init+0x4a8>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005266:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000526a:	30 18       	mov	r8,1
8000526c:	f3 68 00 08 	st.b	r9[8],r8
      return true;
80005270:	30 18       	mov	r8,1
80005272:	c0 28       	rjmp	80005276 <sensor_init+0x4aa>
    }
    return false;
80005274:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005276:	58 08       	cp.w	r8,0
80005278:	ca b0       	breq	800051ce <sensor_init+0x402>
	 
	//Remap Axes
 	val = BNO055_REMAP_X_Y_Z_TYPE0;
8000527a:	31 28       	mov	r8,18
8000527c:	ef 68 ff 8f 	st.b	r7[-113],r8
	sensor_write_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80005280:	ee c8 00 71 	sub	r8,r7,113
80005284:	30 1a       	mov	r10,1
80005286:	10 9b       	mov	r11,r8
80005288:	34 1c       	mov	r12,65
8000528a:	f0 1f 00 23 	mcall	80005314 <sensor_init+0x548>
	
	val =	(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_Z_SIGN_POS)| \
8000528e:	30 28       	mov	r8,2
80005290:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_REMAP_AXIS_NEGATIVE << BNO055_REMAP_Y_SIGN_POS )| \
			(BNO055_REMAP_AXIS_POSITIVE << BNO055_REMAP_X_SIGN_POS);
	sensor_write_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);											//AXIS REMAPPING SIGN
80005294:	ee c8 00 71 	sub	r8,r7,113
80005298:	30 1a       	mov	r10,1
8000529a:	10 9b       	mov	r11,r8
8000529c:	34 2c       	mov	r12,66
8000529e:	f0 1f 00 1e 	mcall	80005314 <sensor_init+0x548>
	
	//Output Data Format
	val =	(BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) | \
800052a2:	30 28       	mov	r8,2
800052a4:	ef 68 ff 8f 	st.b	r7[-113],r8
			(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) | \
			(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) | \
			(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	sensor_write_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800052a8:	ee c8 00 71 	sub	r8,r7,113
800052ac:	30 1a       	mov	r10,1
800052ae:	10 9b       	mov	r11,r8
800052b0:	33 bc       	mov	r12,59
800052b2:	f0 1f 00 19 	mcall	80005314 <sensor_init+0x548>
		//if (sensor_reg_page0.sys_stat != BNO055_SYS_STAT_EXECUTING_SELFTEST) break;
	//}
	//
	//sensor_read_page0();
	
	sensor_switch_mode(BNO055_OPERATION_MODE_NDOF);
800052b6:	30 cc       	mov	r12,12
800052b8:	f0 1f 00 18 	mcall	80005318 <sensor_init+0x54c>
	
	sensor_read_status();
800052bc:	f0 1f 00 18 	mcall	8000531c <sensor_init+0x550>
	ioport_set_pin_level(LED_G_SENS,sensor_reg_page0.sys_stat == BNO055_SYS_STAT_SENSOR_FUSION_ALGORITHM_RUNNING?LED_SENS_ON:LED_SENS_OFF);
800052c0:	49 38       	lddpc	r8,8000530c <sensor_init+0x540>
800052c2:	f1 38 00 39 	ld.ub	r8,r8[57]
800052c6:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800052ca:	30 58       	mov	r8,5
800052cc:	f0 09 18 00 	cp.b	r9,r8
800052d0:	5f 18       	srne	r8
800052d2:	10 9b       	mov	r11,r8
800052d4:	31 1c       	mov	r12,17
800052d6:	f0 1f 00 06 	mcall	800052ec <sensor_init+0x520>
}
800052da:	2d 2d       	sub	sp,-184
800052dc:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
800052e0:	80 00       	ld.sh	r0,r0[0x0]
800052e2:	4d 74       	lddpc	r4,8000543c <sensor_switch_mode+0x11c>
800052e4:	80 00       	ld.sh	r0,r0[0x0]
800052e6:	4c 0c       	lddpc	r12,800053e4 <sensor_switch_mode+0xc4>
800052e8:	80 00       	ld.sh	r0,r0[0x0]
800052ea:	54 a0       	stdsp	sp[0x128],r0
800052ec:	80 00       	ld.sh	r0,r0[0x0]
800052ee:	4c c0       	lddpc	r0,8000541c <sensor_switch_mode+0xfc>
800052f0:	80 00       	ld.sh	r0,r0[0x0]
800052f2:	4a 44       	lddpc	r4,80005380 <sensor_switch_mode+0x60>
800052f4:	80 00       	ld.sh	r0,r0[0x0]
800052f6:	d0 74       	*unknown*
800052f8:	80 00       	ld.sh	r0,r0[0x0]
800052fa:	2c 44       	sub	r4,-60
800052fc:	80 00       	ld.sh	r0,r0[0x0]
800052fe:	49 cc       	lddpc	r12,8000536c <sensor_switch_mode+0x4c>
80005300:	80 00       	ld.sh	r0,r0[0x0]
80005302:	49 b4       	lddpc	r4,8000536c <sensor_switch_mode+0x4c>
80005304:	80 00       	ld.sh	r0,r0[0x0]
80005306:	74 b0       	ld.w	r0,r10[0x2c]
80005308:	80 00       	ld.sh	r0,r0[0x0]
8000530a:	67 2c       	ld.w	r12,r3[0x48]
8000530c:	00 00       	add	r0,r0
8000530e:	06 90       	mov	r0,r3
80005310:	80 00       	ld.sh	r0,r0[0x0]
80005312:	57 70       	stdsp	sp[0x1dc],r0
80005314:	80 00       	ld.sh	r0,r0[0x0]
80005316:	55 88       	stdsp	sp[0x160],r8
80005318:	80 00       	ld.sh	r0,r0[0x0]
8000531a:	53 20       	stdsp	sp[0xc8],r0
8000531c:	80 00       	ld.sh	r0,r0[0x0]
8000531e:	57 b4       	stdsp	sp[0x1ec],r4

80005320 <sensor_switch_mode>:

void sensor_switch_mode(bno055_opr_mode_t mode)
{
80005320:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80005324:	1a 97       	mov	r7,sp
80005326:	20 cd       	sub	sp,48
80005328:	18 98       	mov	r8,r12
8000532a:	ef 68 ff d0 	st.b	r7[-48],r8
	if (sensor_write_data(BNO055_OPR_MODE_ADDR, &mode,1) == TWI_SUCCESS)
8000532e:	ee c8 00 30 	sub	r8,r7,48
80005332:	30 1a       	mov	r10,1
80005334:	10 9b       	mov	r11,r8
80005336:	33 dc       	mov	r12,61
80005338:	f0 1f 00 56 	mcall	80005490 <sensor_switch_mode+0x170>
8000533c:	18 98       	mov	r8,r12
8000533e:	58 08       	cp.w	r8,0
80005340:	c0 61       	brne	8000534c <sensor_switch_mode+0x2c>
		sensor_reg_page0.opr_mode = mode;
80005342:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80005346:	4d 49       	lddpc	r9,80005494 <sensor_switch_mode+0x174>
80005348:	f3 68 00 3c 	st.b	r9[60],r8
		
	cpu_delay_ms(BNO055_MODE_SWITCHING_DELAY,sysclk_get_cpu_hz());					//SENSOR SWITCHING OPERATION MODE TIME
8000534c:	f0 1f 00 53 	mcall	80005498 <sensor_switch_mode+0x178>
80005350:	18 98       	mov	r8,r12
80005352:	e0 69 02 58 	mov	r9,600
80005356:	ef 49 ff e4 	st.w	r7[-28],r9
8000535a:	ef 48 ff e0 	st.w	r7[-32],r8
8000535e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005362:	ef 48 ff ec 	st.w	r7[-20],r8
80005366:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000536a:	ef 48 ff e8 	st.w	r7[-24],r8
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000536e:	ee f0 ff ec 	ld.w	r0,r7[-20]
80005372:	30 01       	mov	r1,0
80005374:	ee f2 ff e8 	ld.w	r2,r7[-24]
80005378:	30 03       	mov	r3,0
8000537a:	e2 02 02 4a 	mul	r10,r1,r2
8000537e:	e6 00 02 48 	mul	r8,r3,r0
80005382:	10 0a       	add	r10,r8
80005384:	e0 02 06 48 	mulu.d	r8,r0,r2
80005388:	12 0a       	add	r10,r9
8000538a:	14 99       	mov	r9,r10
8000538c:	e0 6a 03 e7 	mov	r10,999
80005390:	30 0b       	mov	r11,0
80005392:	f0 0a 00 0a 	add	r10,r8,r10
80005396:	f2 0b 00 4b 	adc	r11,r9,r11
8000539a:	e0 68 03 e8 	mov	r8,1000
8000539e:	30 09       	mov	r9,0
800053a0:	f0 1f 00 3f 	mcall	8000549c <sensor_switch_mode+0x17c>
800053a4:	14 98       	mov	r8,r10
800053a6:	16 99       	mov	r9,r11
 * \param  fcpu_hz: CPU frequency in Hz.
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
800053a8:	ef 48 ff f4 	st.w	r7[-12],r8
800053ac:	ee c8 00 2c 	sub	r8,r7,44
800053b0:	ef 48 ff f0 	st.w	r7[-16],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800053b4:	e1 b8 00 42 	mfsr	r8,0x108
800053b8:	10 99       	mov	r9,r8
800053ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800053be:	91 09       	st.w	r8[0x0],r9
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800053c0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800053c4:	70 09       	ld.w	r9,r8[0x0]
800053c6:	ee f8 ff f4 	ld.w	r8,r7[-12]
800053ca:	10 09       	add	r9,r8
800053cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800053d0:	91 19       	st.w	r8[0x4],r9
  cpu_time->timer_state       = CPU_TIMER_STATE_STARTED;
800053d2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800053d6:	30 08       	mov	r8,0
800053d8:	f3 68 00 08 	st.b	r9[8],r8
800053dc:	ee c8 00 2c 	sub	r8,r7,44
800053e0:	ef 48 ff f8 	st.w	r7[-8],r8
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800053e4:	e1 b8 00 42 	mfsr	r8,0x108
800053e8:	ef 48 ff fc 	st.w	r7[-4],r8

  if( cpu_time->timer_state==CPU_TIMER_STATE_STOPPED )
800053ec:	ee f8 ff f8 	ld.w	r8,r7[-8]
800053f0:	f1 39 00 08 	ld.ub	r9,r8[8]
800053f4:	30 28       	mov	r8,2
800053f6:	f0 09 18 00 	cp.b	r9,r8
800053fa:	c0 31       	brne	80005400 <sensor_switch_mode+0xe0>
    return false;
800053fc:	30 08       	mov	r8,0
800053fe:	c4 38       	rjmp	80005484 <sensor_switch_mode+0x164>

  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
80005400:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005404:	f1 39 00 08 	ld.ub	r9,r8[8]
80005408:	30 18       	mov	r8,1
8000540a:	f0 09 18 00 	cp.b	r9,r8
8000540e:	c0 31       	brne	80005414 <sensor_switch_mode+0xf4>
    return true;
80005410:	30 18       	mov	r8,1
80005412:	c3 98       	rjmp	80005484 <sensor_switch_mode+0x164>

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80005414:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005418:	70 09       	ld.w	r9,r8[0x0]
8000541a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000541e:	70 18       	ld.w	r8,r8[0x4]
80005420:	10 39       	cp.w	r9,r8
80005422:	e0 88 00 1a 	brls	80005456 <sensor_switch_mode+0x136>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005426:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000542a:	70 08       	ld.w	r8,r8[0x0]
8000542c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005430:	10 39       	cp.w	r9,r8
80005432:	c1 02       	brcc	80005452 <sensor_switch_mode+0x132>
80005434:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005438:	70 18       	ld.w	r8,r8[0x4]
8000543a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000543e:	10 39       	cp.w	r9,r8
80005440:	e0 88 00 09 	brls	80005452 <sensor_switch_mode+0x132>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005444:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005448:	30 18       	mov	r8,1
8000544a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000544e:	30 18       	mov	r8,1
80005450:	c1 a8       	rjmp	80005484 <sensor_switch_mode+0x164>
    }
    return false;
80005452:	30 08       	mov	r8,0
80005454:	c1 88       	rjmp	80005484 <sensor_switch_mode+0x164>
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80005456:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000545a:	70 08       	ld.w	r8,r8[0x0]
8000545c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005460:	10 39       	cp.w	r9,r8
80005462:	c0 93       	brcs	80005474 <sensor_switch_mode+0x154>
80005464:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005468:	70 18       	ld.w	r8,r8[0x4]
8000546a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000546e:	10 39       	cp.w	r9,r8
80005470:	e0 88 00 09 	brls	80005482 <sensor_switch_mode+0x162>
    {
      cpu_time->timer_state = CPU_TIMER_STATE_REACHED;
80005474:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005478:	30 18       	mov	r8,1
8000547a:	f3 68 00 08 	st.b	r9[8],r8
      return true;
8000547e:	30 18       	mov	r8,1
80005480:	c0 28       	rjmp	80005484 <sensor_switch_mode+0x164>
    }
    return false;
80005482:	30 08       	mov	r8,0
 */
__always_inline static void cpu_delay_ms(unsigned long delay, unsigned long fcpu_hz)
{
  t_cpu_time timer;
  cpu_set_timeout( cpu_ms_2_cy(delay, fcpu_hz), &timer);
  while( !cpu_is_timeout(&timer) );
80005484:	58 08       	cp.w	r8,0
80005486:	ca b0       	breq	800053dc <sensor_switch_mode+0xbc>
}
80005488:	2f 4d       	sub	sp,-48
8000548a:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
8000548e:	00 00       	add	r0,r0
80005490:	80 00       	ld.sh	r0,r0[0x0]
80005492:	55 88       	stdsp	sp[0x160],r8
80005494:	00 00       	add	r0,r0
80005496:	06 90       	mov	r0,r3
80005498:	80 00       	ld.sh	r0,r0[0x0]
8000549a:	49 b4       	lddpc	r4,80005504 <sensor_led_init+0x64>
8000549c:	80 00       	ld.sh	r0,r0[0x0]
8000549e:	74 b0       	ld.w	r0,r10[0x2c]

800054a0 <sensor_led_init>:
	sensor_switch_mode(old_mode);
	return true;
}

void sensor_led_init(void)
{
800054a0:	eb cd 40 80 	pushm	r7,lr
800054a4:	1a 97       	mov	r7,sp
800054a6:	20 3d       	sub	sp,12
	const scif_gclk_opt_t scif_gclk_opt = {.clock_source = PWMA_GCLK_SCR, .diven = PWMA_GCLK_DIVEN, .divider = PWMA_GCLK_DIV};
800054a8:	49 68       	lddpc	r8,80005500 <sensor_led_init+0x60>
800054aa:	ee ca 00 0c 	sub	r10,r7,12
800054ae:	10 9b       	mov	r11,r8
800054b0:	f6 e8 00 00 	ld.d	r8,r11[0]
800054b4:	f4 e9 00 00 	st.d	r10[0],r8
800054b8:	76 28       	ld.w	r8,r11[0x8]
800054ba:	95 28       	st.w	r10[0x8],r8
	
	scif_start_gclk(PWMA_GCLK_NR, &scif_gclk_opt);
800054bc:	ee c8 00 0c 	sub	r8,r7,12
800054c0:	10 9b       	mov	r11,r8
800054c2:	30 4c       	mov	r12,4
800054c4:	f0 1f 00 10 	mcall	80005504 <sensor_led_init+0x64>
	
	ioport_set_pin_level(LED_B_SENS, LED_SENS_OFF);
800054c8:	30 1b       	mov	r11,1
800054ca:	30 ec       	mov	r12,14
800054cc:	f0 1f 00 0f 	mcall	80005508 <sensor_led_init+0x68>
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
800054d0:	30 1b       	mov	r11,1
800054d2:	31 1c       	mov	r12,17
800054d4:	f0 1f 00 0d 	mcall	80005508 <sensor_led_init+0x68>
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
800054d8:	30 1b       	mov	r11,1
800054da:	30 fc       	mov	r12,15
800054dc:	f0 1f 00 0b 	mcall	80005508 <sensor_led_init+0x68>
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
800054e0:	30 1b       	mov	r11,1
800054e2:	30 fc       	mov	r12,15
800054e4:	f0 1f 00 0a 	mcall	8000550c <sensor_led_init+0x6c>
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
800054e8:	30 1b       	mov	r11,1
800054ea:	31 1c       	mov	r12,17
800054ec:	f0 1f 00 08 	mcall	8000550c <sensor_led_init+0x6c>
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
800054f0:	30 1b       	mov	r11,1
800054f2:	30 ec       	mov	r12,14
800054f4:	f0 1f 00 06 	mcall	8000550c <sensor_led_init+0x6c>
}
800054f8:	2f dd       	sub	sp,-12
800054fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800054fe:	00 00       	add	r0,r0
80005500:	80 00       	ld.sh	r0,r0[0x0]
80005502:	d0 68       	*unknown*
80005504:	80 00       	ld.sh	r0,r0[0x0]
80005506:	31 d4       	mov	r4,29
80005508:	80 00       	ld.sh	r0,r0[0x0]
8000550a:	4c c0       	lddpc	r0,80005638 <sensor_write_data+0xb0>
8000550c:	80 00       	ld.sh	r0,r0[0x0]
8000550e:	4c 0c       	lddpc	r12,8000560c <sensor_write_data+0x84>

80005510 <sensor_read_data>:

status_code_t sensor_read_data(bno055_register_addr_t _addr, void* values, uint32_t count){
80005510:	eb cd 40 80 	pushm	r7,lr
80005514:	1a 97       	mov	r7,sp
80005516:	20 9d       	sub	sp,36
80005518:	ef 4c ff e4 	st.w	r7[-28],r12
8000551c:	ef 4b ff e0 	st.w	r7[-32],r11
80005520:	ef 4a ff dc 	st.w	r7[-36],r10
	
	ioport_set_pin_level(LED_TRANS,HIGH);
80005524:	30 1b       	mov	r11,1
80005526:	31 7c       	mov	r12,23
80005528:	f0 1f 00 16 	mcall	80005580 <sensor_read_data+0x70>
	twim_package_t pack;
	pack.addr[0] = _addr;
8000552c:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005530:	5c 58       	castu.b	r8
80005532:	ef 68 ff ec 	st.b	r7[-20],r8
	pack.addr_length = 1;
80005536:	30 18       	mov	r8,1
80005538:	ef 68 ff ef 	st.b	r7[-17],r8
	pack.buffer = values;
8000553c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005540:	ef 48 ff f0 	st.w	r7[-16],r8
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80005544:	32 88       	mov	r8,40
80005546:	ef 48 ff e8 	st.w	r7[-24],r8
	pack.length = count;
8000554a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000554e:	ef 48 ff f4 	st.w	r7[-12],r8
	pack.no_wait = false;
80005552:	30 08       	mov	r8,0
80005554:	ef 68 ff f8 	st.b	r7[-8],r8
	
	status_code_t rt = twim_read_packet(TWI_SENS, &pack);
80005558:	ee c8 00 18 	sub	r8,r7,24
8000555c:	10 9b       	mov	r11,r8
8000555e:	fe 7c 40 00 	mov	r12,-49152
80005562:	f0 1f 00 09 	mcall	80005584 <sensor_read_data+0x74>
80005566:	18 98       	mov	r8,r12
80005568:	ef 48 ff fc 	st.w	r7[-4],r8
	ioport_set_pin_level(LED_TRANS,LOW);
8000556c:	30 0b       	mov	r11,0
8000556e:	31 7c       	mov	r12,23
80005570:	f0 1f 00 04 	mcall	80005580 <sensor_read_data+0x70>
	return rt;
80005574:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80005578:	10 9c       	mov	r12,r8
8000557a:	2f 7d       	sub	sp,-36
8000557c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005580:	80 00       	ld.sh	r0,r0[0x0]
80005582:	4c c0       	lddpc	r0,800056b0 <sensor_write_data+0x128>
80005584:	80 00       	ld.sh	r0,r0[0x0]
80005586:	68 b8       	ld.w	r8,r4[0x2c]

80005588 <sensor_write_data>:

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
80005588:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
8000558c:	1a 97       	mov	r7,sp
8000558e:	20 bd       	sub	sp,44
80005590:	ef 4c ff ec 	st.w	r7[-20],r12
80005594:	ef 4b ff e8 	st.w	r7[-24],r11
80005598:	ef 4a ff e4 	st.w	r7[-28],r10
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
};
8000559c:	1a 96       	mov	r6,sp
	ioport_set_pin_level(LED_TRANS,LOW);
	return rt;
}

status_code_t sensor_write_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
8000559e:	1a 98       	mov	r8,sp
800055a0:	10 95       	mov	r5,r8
	ioport_set_pin_level(LED_TRANS,HIGH);
800055a2:	30 1b       	mov	r11,1
800055a4:	31 7c       	mov	r12,23
800055a6:	f0 1f 00 46 	mcall	800056bc <sensor_write_data+0x134>
	uint8_t volatile _values[count + 1];
800055aa:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055ae:	2f f8       	sub	r8,-1
800055b0:	10 99       	mov	r9,r8
800055b2:	20 19       	sub	r9,1
800055b4:	ef 49 ff f0 	st.w	r7[-16],r9
800055b8:	10 90       	mov	r0,r8
800055ba:	30 01       	mov	r1,0
800055bc:	3f fa       	mov	r10,-1
800055be:	30 fb       	mov	r11,15
800055c0:	14 60       	and	r0,r10
800055c2:	16 61       	and	r1,r11
800055c4:	e0 09 16 1d 	lsr	r9,r0,0x1d
800055c8:	e2 0a 15 03 	lsl	r10,r1,0x3
800055cc:	ef 4a ff d4 	st.w	r7[-44],r10
800055d0:	ee f3 ff d4 	ld.w	r3,r7[-44]
800055d4:	f3 e3 10 03 	or	r3,r9,r3
800055d8:	ef 43 ff d4 	st.w	r7[-44],r3
800055dc:	e0 02 15 03 	lsl	r2,r0,0x3
800055e0:	ef 42 ff d8 	st.w	r7[-40],r2
800055e4:	3f fa       	mov	r10,-1
800055e6:	30 fb       	mov	r11,15
800055e8:	ee e2 ff d4 	ld.d	r2,r7[-44]
800055ec:	14 62       	and	r2,r10
800055ee:	16 63       	and	r3,r11
800055f0:	10 92       	mov	r2,r8
800055f2:	30 03       	mov	r3,0
800055f4:	3f fa       	mov	r10,-1
800055f6:	30 fb       	mov	r11,15
800055f8:	14 62       	and	r2,r10
800055fa:	16 63       	and	r3,r11
800055fc:	e4 09 16 1d 	lsr	r9,r2,0x1d
80005600:	e6 0a 15 03 	lsl	r10,r3,0x3
80005604:	ef 4a ff dc 	st.w	r7[-36],r10
80005608:	ee fa ff dc 	ld.w	r10,r7[-36]
8000560c:	f3 ea 10 0a 	or	r10,r9,r10
80005610:	ef 4a ff dc 	st.w	r7[-36],r10
80005614:	e4 09 15 03 	lsl	r9,r2,0x3
80005618:	ef 49 ff e0 	st.w	r7[-32],r9
8000561c:	3f fa       	mov	r10,-1
8000561e:	30 fb       	mov	r11,15
80005620:	ee e2 ff dc 	ld.d	r2,r7[-36]
80005624:	14 62       	and	r2,r10
80005626:	16 63       	and	r3,r11
80005628:	2f d8       	sub	r8,-3
8000562a:	2f d8       	sub	r8,-3
8000562c:	a3 88       	lsr	r8,0x2
8000562e:	a3 68       	lsl	r8,0x2
80005630:	10 1d       	sub	sp,r8
80005632:	1a 98       	mov	r8,sp
80005634:	2f d8       	sub	r8,-3
80005636:	a3 88       	lsr	r8,0x2
80005638:	a3 68       	lsl	r8,0x2
8000563a:	ef 48 ff f4 	st.w	r7[-12],r8
	_values[0] = _addr;
8000563e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005642:	5c 58       	castu.b	r8
80005644:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005648:	b2 88       	st.b	r9[0x0],r8
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
8000564a:	30 08       	mov	r8,0
8000564c:	ef 48 ff fc 	st.w	r7[-4],r8
80005650:	c1 58       	rjmp	8000567a <sensor_write_data+0xf2>
80005652:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005656:	f0 c9 ff ff 	sub	r9,r8,-1
8000565a:	ee fa ff e8 	ld.w	r10,r7[-24]
8000565e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005662:	f4 08 00 08 	add	r8,r10,r8
80005666:	11 88       	ld.ub	r8,r8[0x0]
80005668:	ee fa ff f4 	ld.w	r10,r7[-12]
8000566c:	f4 09 0b 08 	st.b	r10[r9],r8
80005670:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005674:	2f f8       	sub	r8,-1
80005676:	ef 48 ff fc 	st.w	r7[-4],r8
8000567a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000567e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005682:	10 39       	cp.w	r9,r8
80005684:	ce 73       	brcs	80005652 <sensor_write_data+0xca>
	
	status_code_t rt = twim_write(TWI_SENS, (void*) &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
80005686:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000568a:	f0 ca ff ff 	sub	r10,r8,-1
8000568e:	ee fb ff f4 	ld.w	r11,r7[-12]
80005692:	30 08       	mov	r8,0
80005694:	32 89       	mov	r9,40
80005696:	fe 7c 40 00 	mov	r12,-49152
8000569a:	f0 1f 00 0a 	mcall	800056c0 <sensor_write_data+0x138>
8000569e:	18 98       	mov	r8,r12
800056a0:	ef 48 ff f8 	st.w	r7[-8],r8
	ioport_set_pin_level(LED_TRANS,LOW);
800056a4:	30 0b       	mov	r11,0
800056a6:	31 7c       	mov	r12,23
800056a8:	f0 1f 00 05 	mcall	800056bc <sensor_write_data+0x134>
	return rt;
800056ac:	ee f8 ff f8 	ld.w	r8,r7[-8]
800056b0:	0a 9d       	mov	sp,r5
};
800056b2:	10 9c       	mov	r12,r8
800056b4:	0c 9d       	mov	sp,r6
800056b6:	2f 5d       	sub	sp,-44
800056b8:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
800056bc:	80 00       	ld.sh	r0,r0[0x0]
800056be:	4c c0       	lddpc	r0,800057ec <sensor_switch_page+0xc>
800056c0:	80 00       	ld.sh	r0,r0[0x0]
800056c2:	6a 34       	ld.w	r4,r5[0xc]

800056c4 <sensor_read_euler>:
	_mag.z = (((int16_t) sensor_reg_page0.mag_data_z_msb) << 8) + ((int16_t) sensor_reg_page0.mag_data_z_lsb);
	return _mag;
};

struct bno055_euler_t sensor_read_euler(void)
{
800056c4:	eb cd 40 c0 	pushm	r6-r7,lr
800056c8:	1a 97       	mov	r7,sp
800056ca:	20 2d       	sub	sp,8
800056cc:	18 96       	mov	r6,r12
	sensor_switch_page(BNO055_PAGE_ZERO);
800056ce:	30 0c       	mov	r12,0
800056d0:	f0 1f 00 24 	mcall	80005760 <sensor_read_euler+0x9c>
	struct bno055_euler_t _eul;
	sensor_read_data(BNO055_EULER_H_LSB_ADDR, &sensor_reg_page0.euler_h_lsb,6);
800056d4:	4a 48       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
800056d6:	2e 68       	sub	r8,-26
800056d8:	30 6a       	mov	r10,6
800056da:	10 9b       	mov	r11,r8
800056dc:	31 ac       	mov	r12,26
800056de:	f0 1f 00 23 	mcall	80005768 <sensor_read_euler+0xa4>
	_eul.h = (((int16_t) sensor_reg_page0.euler_h_msb) << 8) + ((int16_t) sensor_reg_page0.euler_h_lsb);
800056e2:	4a 18       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
800056e4:	f1 38 00 1b 	ld.ub	r8,r8[27]
800056e8:	5c 58       	castu.b	r8
800056ea:	a9 68       	lsl	r8,0x8
800056ec:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800056f0:	49 d8       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
800056f2:	f1 38 00 1a 	ld.ub	r8,r8[26]
800056f6:	5c 58       	castu.b	r8
800056f8:	f2 08 00 08 	add	r8,r9,r8
800056fc:	5c 88       	casts.h	r8
800056fe:	5c 88       	casts.h	r8
80005700:	ef 58 ff fa 	st.h	r7[-6],r8
	_eul.r = (((int16_t) sensor_reg_page0.euler_r_msb) << 8) + ((int16_t) sensor_reg_page0.euler_r_lsb);
80005704:	49 88       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
80005706:	f1 38 00 1d 	ld.ub	r8,r8[29]
8000570a:	5c 58       	castu.b	r8
8000570c:	a9 68       	lsl	r8,0x8
8000570e:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005712:	49 58       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
80005714:	f1 38 00 1c 	ld.ub	r8,r8[28]
80005718:	5c 58       	castu.b	r8
8000571a:	f2 08 00 08 	add	r8,r9,r8
8000571e:	5c 88       	casts.h	r8
80005720:	5c 88       	casts.h	r8
80005722:	ef 58 ff fc 	st.h	r7[-4],r8
	_eul.p = (((int16_t) sensor_reg_page0.euler_p_msb) << 8) + ((int16_t) sensor_reg_page0.euler_p_lsb);
80005726:	49 08       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
80005728:	f1 38 00 1f 	ld.ub	r8,r8[31]
8000572c:	5c 58       	castu.b	r8
8000572e:	a9 68       	lsl	r8,0x8
80005730:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005734:	48 c8       	lddpc	r8,80005764 <sensor_read_euler+0xa0>
80005736:	f1 38 00 1e 	ld.ub	r8,r8[30]
8000573a:	5c 58       	castu.b	r8
8000573c:	f2 08 00 08 	add	r8,r9,r8
80005740:	5c 88       	casts.h	r8
80005742:	5c 88       	casts.h	r8
80005744:	ef 58 ff fe 	st.h	r7[-2],r8
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"EULER:");
		//usart_serial_write_packet(USART, &sensor_reg_page0.euler_h_lsb, 6);
	//#endif
	
	return _eul;
80005748:	0c 98       	mov	r8,r6
8000574a:	ee c9 00 06 	sub	r9,r7,6
8000574e:	30 6a       	mov	r10,6
80005750:	12 9b       	mov	r11,r9
80005752:	10 9c       	mov	r12,r8
80005754:	f0 1f 00 06 	mcall	8000576c <sensor_read_euler+0xa8>
};
80005758:	0c 9c       	mov	r12,r6
8000575a:	2f ed       	sub	sp,-8
8000575c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005760:	80 00       	ld.sh	r0,r0[0x0]
80005762:	57 e0       	stdsp	sp[0x1f8],r0
80005764:	00 00       	add	r0,r0
80005766:	06 90       	mov	r0,r3
80005768:	80 00       	ld.sh	r0,r0[0x0]
8000576a:	55 10       	stdsp	sp[0x144],r0
8000576c:	80 00       	ld.sh	r0,r0[0x0]
8000576e:	77 14       	ld.w	r4,r11[0x44]

80005770 <sensor_read_page0>:

void sensor_read_page0(void)
{
80005770:	eb cd 40 80 	pushm	r7,lr
80005774:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
80005776:	30 0c       	mov	r12,0
80005778:	f0 1f 00 0c 	mcall	800057a8 <sensor_read_page0+0x38>
	sensor_read_data(BNO055_CHIP_ID_ADDR,&sensor_reg_page0.chip_id,BNO055_REGISTER_PAGE0_COUNT_BYTES_0);	//TODO: ERR_ADRESS_OUT_OF_RANGE
8000577c:	33 ca       	mov	r10,60
8000577e:	48 cb       	lddpc	r11,800057ac <sensor_read_page0+0x3c>
80005780:	30 0c       	mov	r12,0
80005782:	f0 1f 00 0c 	mcall	800057b0 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_OPR_MODE_ADDR,&sensor_reg_page0.opr_mode,BNO055_REGISTER_PAGE0_COUNT_BYTES_1);
80005786:	48 a8       	lddpc	r8,800057ac <sensor_read_page0+0x3c>
80005788:	2c 48       	sub	r8,-60
8000578a:	30 6a       	mov	r10,6
8000578c:	10 9b       	mov	r11,r8
8000578e:	33 dc       	mov	r12,61
80005790:	f0 1f 00 08 	mcall	800057b0 <sensor_read_page0+0x40>
	sensor_read_data(BNO055_ACCEL_OFFSET_X_LSB_ADDR,&sensor_reg_page0.accel_offset_x_lsb,BNO055_REGISTER_PAGE0_COUNT_BYTES_2);
80005794:	48 68       	lddpc	r8,800057ac <sensor_read_page0+0x3c>
80005796:	2b e8       	sub	r8,-66
80005798:	31 6a       	mov	r10,22
8000579a:	10 9b       	mov	r11,r8
8000579c:	35 5c       	mov	r12,85
8000579e:	f0 1f 00 05 	mcall	800057b0 <sensor_read_page0+0x40>
}
800057a2:	e3 cd 80 80 	ldm	sp++,r7,pc
800057a6:	00 00       	add	r0,r0
800057a8:	80 00       	ld.sh	r0,r0[0x0]
800057aa:	57 e0       	stdsp	sp[0x1f8],r0
800057ac:	00 00       	add	r0,r0
800057ae:	06 90       	mov	r0,r3
800057b0:	80 00       	ld.sh	r0,r0[0x0]
800057b2:	55 10       	stdsp	sp[0x144],r0

800057b4 <sensor_read_status>:
	sensor_read_data(BNO055_ACCEL_CONFIG_ADDR,&sensor_reg_page1.accel_config,BNO055_REGISTER_PAGE1_COUNT_BYTES_0);
	sensor_read_data(BNO055_INT_MASK_ADDR,&sensor_reg_page1.int_mask,BNO055_REGISTER_PAGE1_COUNT_BYTES_1);
}

void sensor_read_status(void)
{
800057b4:	eb cd 40 80 	pushm	r7,lr
800057b8:	1a 97       	mov	r7,sp
	sensor_switch_page(BNO055_PAGE_ZERO);
800057ba:	30 0c       	mov	r12,0
800057bc:	f0 1f 00 06 	mcall	800057d4 <sensor_read_status+0x20>
	sensor_read_data(BNO055_SYS_STAT_ADDR, &sensor_reg_page0.sys_stat,2);
800057c0:	48 68       	lddpc	r8,800057d8 <sensor_read_status+0x24>
800057c2:	2c 78       	sub	r8,-57
800057c4:	30 2a       	mov	r10,2
800057c6:	10 9b       	mov	r11,r8
800057c8:	33 9c       	mov	r12,57
800057ca:	f0 1f 00 05 	mcall	800057dc <sensor_read_status+0x28>
}
800057ce:	e3 cd 80 80 	ldm	sp++,r7,pc
800057d2:	00 00       	add	r0,r0
800057d4:	80 00       	ld.sh	r0,r0[0x0]
800057d6:	57 e0       	stdsp	sp[0x1f8],r0
800057d8:	00 00       	add	r0,r0
800057da:	06 90       	mov	r0,r3
800057dc:	80 00       	ld.sh	r0,r0[0x0]
800057de:	55 10       	stdsp	sp[0x144],r0

800057e0 <sensor_switch_page>:
	sensor_read_page0();
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
800057e0:	eb cd 40 80 	pushm	r7,lr
800057e4:	1a 97       	mov	r7,sp
800057e6:	20 1d       	sub	sp,4
800057e8:	18 98       	mov	r8,r12
800057ea:	ef 68 ff fc 	st.b	r7[-4],r8
	if (page == sensor_reg_page0.page_id) return;
800057ee:	48 f8       	lddpc	r8,80005828 <sensor_switch_page+0x48>
800057f0:	11 f8       	ld.ub	r8,r8[0x7]
800057f2:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800057f6:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800057fa:	f0 09 18 00 	cp.b	r9,r8
800057fe:	c1 00       	breq	8000581e <sensor_switch_page+0x3e>
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
80005800:	ee c8 00 04 	sub	r8,r7,4
80005804:	30 1a       	mov	r10,1
80005806:	10 9b       	mov	r11,r8
80005808:	30 7c       	mov	r12,7
8000580a:	f0 1f 00 09 	mcall	8000582c <sensor_switch_page+0x4c>
8000580e:	18 98       	mov	r8,r12
80005810:	58 08       	cp.w	r8,0
80005812:	c0 71       	brne	80005820 <sensor_switch_page+0x40>
80005814:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005818:	48 49       	lddpc	r9,80005828 <sensor_switch_page+0x48>
8000581a:	b2 f8       	st.b	r9[0x7],r8
8000581c:	c0 28       	rjmp	80005820 <sensor_switch_page+0x40>
	sensor_read_page1();
};

void sensor_switch_page(uint8_t page)
{
	if (page == sensor_reg_page0.page_id) return;
8000581e:	d7 03       	nop
	if (sensor_write_data(BNO055_PAGE_ID_ADDR,&page,1) == TWI_SUCCESS) sensor_reg_page0.page_id = page;
	//TODO: If TWI_ERROR -> do something
};
80005820:	2f fd       	sub	sp,-4
80005822:	e3 cd 80 80 	ldm	sp++,r7,pc
80005826:	00 00       	add	r0,r0
80005828:	00 00       	add	r0,r0
8000582a:	06 90       	mov	r0,r3
8000582c:	80 00       	ld.sh	r0,r0[0x0]
8000582e:	55 88       	stdsp	sp[0x160],r8

80005830 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
80005830:	eb cd 40 80 	pushm	r7,lr
80005834:	1a 97       	mov	r7,sp
80005836:	20 bd       	sub	sp,44
80005838:	ef 4c ff d8 	st.w	r7[-40],r12
8000583c:	ef 4b ff d4 	st.w	r7[-44],r11
80005840:	ee f8 ff d8 	ld.w	r8,r7[-40]
80005844:	ef 48 ff e0 	st.w	r7[-32],r8
80005848:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000584c:	ef 48 ff dc 	st.w	r7[-36],r8
80005850:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005854:	ef 48 ff e4 	st.w	r7[-28],r8
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80005858:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000585c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80005860:	30 19       	mov	r9,1
80005862:	f2 08 09 48 	lsl	r8,r9,r8
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005866:	ee f9 ff e0 	ld.w	r9,r7[-32]
8000586a:	ef 49 ff e8 	st.w	r7[-24],r9
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000586e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80005872:	a5 99       	lsr	r9,0x5
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	arch_ioport_set_port_mode(arch_ioport_pin_to_port_id(pin),
80005874:	ef 49 ff f4 	st.w	r7[-12],r9
80005878:	ef 48 ff f0 	st.w	r7[-16],r8
8000587c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005880:	ef 48 ff ec 	st.w	r7[-20],r8
80005884:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005888:	ef 48 ff fc 	st.w	r7[-4],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000588c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005890:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005892:	e0 28 d8 00 	sub	r8,55296
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	volatile avr32_gpio_port_t *base = arch_ioport_port_to_base(port);
80005896:	ef 48 ff f8 	st.w	r7[-8],r8

	if (mode & IOPORT_MODE_PULLUP) {
8000589a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000589e:	e2 18 00 08 	andl	r8,0x8,COH
800058a2:	c0 80       	breq	800058b2 <ioport_set_pin_mode+0x82>
		base->puers = mask;
800058a4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058a8:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058ac:	f1 49 00 74 	st.w	r8[116],r9
800058b0:	c0 78       	rjmp	800058be <ioport_set_pin_mode+0x8e>
	} else {
		base->puerc = mask;
800058b2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058b6:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058ba:	f1 49 00 78 	st.w	r8[120],r9
		base->odmerc = mask;
	}

#endif

	if (mode & IOPORT_MODE_GLITCH_FILTER) {
800058be:	ee f8 ff ec 	ld.w	r8,r7[-20]
800058c2:	e2 18 00 40 	andl	r8,0x40,COH
800058c6:	c0 80       	breq	800058d6 <ioport_set_pin_mode+0xa6>
		base->gfers = mask;
800058c8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058cc:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058d0:	f1 49 00 c4 	st.w	r8[196],r9
800058d4:	c0 78       	rjmp	800058e2 <ioport_set_pin_mode+0xb2>
	} else {
		base->gferc = mask;
800058d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058da:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058de:	f1 49 00 c8 	st.w	r8[200],r9
		base->odcr0c = mask;
	}

#endif

	if (mode & IOPORT_MODE_MUX_BIT0) {
800058e2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800058e6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800058ea:	5c 58       	castu.b	r8
800058ec:	c0 70       	breq	800058fa <ioport_set_pin_mode+0xca>
		base->pmr0s = mask;
800058ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058f2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800058f6:	91 59       	st.w	r8[0x14],r9
800058f8:	c0 68       	rjmp	80005904 <ioport_set_pin_mode+0xd4>
	} else {
		base->pmr0c = mask;
800058fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800058fe:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005902:	91 69       	st.w	r8[0x18],r9
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
80005904:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005908:	e2 18 00 02 	andl	r8,0x2,COH
8000590c:	c0 70       	breq	8000591a <ioport_set_pin_mode+0xea>
		base->pmr1s = mask;
8000590e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005912:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005916:	91 99       	st.w	r8[0x24],r9
80005918:	c0 68       	rjmp	80005924 <ioport_set_pin_mode+0xf4>
	} else {
		base->pmr1c = mask;
8000591a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000591e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005922:	91 a9       	st.w	r8[0x28],r9
	}

#ifdef IOPORT_MODE_MUX_BIT2
	if (mode & IOPORT_MODE_MUX_BIT2) {
80005924:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005928:	e2 18 00 04 	andl	r8,0x4,COH
8000592c:	c0 70       	breq	8000593a <ioport_set_pin_mode+0x10a>
		base->pmr2s = mask;
8000592e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005932:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005936:	91 d9       	st.w	r8[0x34],r9
80005938:	c0 68       	rjmp	80005944 <ioport_set_pin_mode+0x114>
	} else {
		base->pmr2c = mask;
8000593a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000593e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005942:	91 e9       	st.w	r8[0x38],r9
	arch_ioport_set_pin_mode(pin, mode);
}
80005944:	2f 5d       	sub	sp,-44
80005946:	e3 cd 80 80 	ldm	sp++,r7,pc

8000594a <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000594a:	eb cd 40 80 	pushm	r7,lr
8000594e:	1a 97       	mov	r7,sp
80005950:	20 cd       	sub	sp,48
80005952:	ef 4c ff d4 	st.w	r7[-44],r12
80005956:	ef 4b ff d0 	st.w	r7[-48],r11
8000595a:	ee f8 ff d4 	ld.w	r8,r7[-44]
8000595e:	ef 48 ff dc 	st.w	r7[-36],r8
80005962:	ee f8 ff d0 	ld.w	r8,r7[-48]
80005966:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
8000596a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000596e:	58 18       	cp.w	r8,1
80005970:	c2 11       	brne	800059b2 <ioport_set_pin_dir+0x68>
80005972:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005976:	ef 48 ff e0 	st.w	r7[-32],r8
8000597a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000597e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80005982:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005986:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80005988:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000598c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80005990:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80005992:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80005996:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000599a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000599e:	ee f9 ff ec 	ld.w	r9,r7[-20]
800059a2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800059a6:	30 1a       	mov	r10,1
800059a8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800059ac:	f1 49 00 44 	st.w	r8[68],r9
800059b0:	c2 48       	rjmp	800059f8 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800059b2:	ee f8 ff d8 	ld.w	r8,r7[-40]
800059b6:	58 08       	cp.w	r8,0
800059b8:	c2 01       	brne	800059f8 <ioport_set_pin_dir+0xae>
800059ba:	ee f8 ff dc 	ld.w	r8,r7[-36]
800059be:	ef 48 ff f0 	st.w	r7[-16],r8
800059c2:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059c6:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800059ca:	ee f8 ff f4 	ld.w	r8,r7[-12]
800059ce:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800059d0:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800059d4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800059d8:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800059da:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800059de:	ee f9 ff dc 	ld.w	r9,r7[-36]
800059e2:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800059e6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800059ea:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800059ee:	30 1a       	mov	r10,1
800059f0:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800059f4:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800059f8:	2f 4d       	sub	sp,-48
800059fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800059fe:	d7 03       	nop

80005a00 <settings_init>:
volatile communication_frame_in_t communication_frame_in;

//Read settings set of UserPage on Controller
//If no data -> Default-values
void settings_init(bool iopin_save)
{
80005a00:	eb cd 40 80 	pushm	r7,lr
80005a04:	1a 97       	mov	r7,sp
80005a06:	20 1d       	sub	sp,4
80005a08:	18 98       	mov	r8,r12
80005a0a:	ef 68 ff fc 	st.b	r7[-4],r8
	if (flashcdw_quick_user_page_read())
80005a0e:	f0 1f 00 18 	mcall	80005a6c <settings_init+0x6c>
80005a12:	18 98       	mov	r8,r12
80005a14:	58 08       	cp.w	r8,0
80005a16:	c0 40       	breq	80005a1e <settings_init+0x1e>
	{
		//User page empty -> default values
		set_default_values();
80005a18:	f0 1f 00 16 	mcall	80005a70 <settings_init+0x70>
80005a1c:	c1 68       	rjmp	80005a48 <settings_init+0x48>
	}	
	else
	{
		flashcdw_memcpy(&set, (uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET, sizeof(set), false);
80005a1e:	30 09       	mov	r9,0
80005a20:	34 ca       	mov	r10,76
80005a22:	e0 6b 00 80 	mov	r11,128
80005a26:	ea 1b 80 80 	orh	r11,0x8080
80005a2a:	49 3c       	lddpc	r12,80005a74 <settings_init+0x74>
80005a2c:	f0 1f 00 13 	mcall	80005a78 <settings_init+0x78>
		if(set.version != SETTINGS_VERSION)
80005a30:	49 18       	lddpc	r8,80005a74 <settings_init+0x74>
80005a32:	90 08       	ld.sh	r8,r8[0x0]
80005a34:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005a38:	30 b8       	mov	r8,11
80005a3a:	f0 09 19 00 	cp.h	r9,r8
80005a3e:	c0 50       	breq	80005a48 <settings_init+0x48>
		{
			set_default_values();
80005a40:	f0 1f 00 0c 	mcall	80005a70 <settings_init+0x70>
			settings_save();
80005a44:	f0 1f 00 0e 	mcall	80005a7c <settings_init+0x7c>
		}
	}
	
	if (iopin_save)
80005a48:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80005a4c:	30 08       	mov	r8,0
80005a4e:	f0 09 18 00 	cp.b	r9,r8
80005a52:	c0 90       	breq	80005a64 <settings_init+0x64>
	{
		ioport_set_pin_dir(PIN_SAVE, IOPORT_DIR_INPUT);
80005a54:	30 0b       	mov	r11,0
80005a56:	33 1c       	mov	r12,49
80005a58:	f0 1f 00 0a 	mcall	80005a80 <settings_init+0x80>
		ioport_set_pin_mode(PIN_SAVE, IOPORT_MODE_PULLUP);
80005a5c:	30 8b       	mov	r11,8
80005a5e:	33 1c       	mov	r12,49
80005a60:	f0 1f 00 09 	mcall	80005a84 <settings_init+0x84>
	}
};
80005a64:	2f fd       	sub	sp,-4
80005a66:	e3 cd 80 80 	ldm	sp++,r7,pc
80005a6a:	00 00       	add	r0,r0
80005a6c:	80 00       	ld.sh	r0,r0[0x0]
80005a6e:	2a 1c       	sub	r12,-95
80005a70:	80 00       	ld.sh	r0,r0[0x0]
80005a72:	5a ac       	cp.w	r12,-22
80005a74:	00 00       	add	r0,r0
80005a76:	07 2c       	ld.uh	r12,r3++
80005a78:	80 00       	ld.sh	r0,r0[0x0]
80005a7a:	2a 94       	sub	r4,-87
80005a7c:	80 00       	ld.sh	r0,r0[0x0]
80005a7e:	5a 88       	cp.w	r8,-24
80005a80:	80 00       	ld.sh	r0,r0[0x0]
80005a82:	59 4a       	cp.w	r10,20
80005a84:	80 00       	ld.sh	r0,r0[0x0]
80005a86:	58 30       	cp.w	r0,3

80005a88 <settings_save>:

//Save settings set to UserPage on Controller
void settings_save(void)
{
80005a88:	eb cd 40 80 	pushm	r7,lr
80005a8c:	1a 97       	mov	r7,sp
	flashcdw_memcpy((uint32_t*) AVR32_USER_PAGE_ADDRESS + SETTINGS_USERPAGE_OFFSET,&set, sizeof(set), true);
80005a8e:	30 19       	mov	r9,1
80005a90:	34 ca       	mov	r10,76
80005a92:	48 5b       	lddpc	r11,80005aa4 <settings_save+0x1c>
80005a94:	e0 6c 00 80 	mov	r12,128
80005a98:	ea 1c 80 80 	orh	r12,0x8080
80005a9c:	f0 1f 00 03 	mcall	80005aa8 <settings_save+0x20>
};
80005aa0:	e3 cd 80 80 	ldm	sp++,r7,pc
80005aa4:	00 00       	add	r0,r0
80005aa6:	07 2c       	ld.uh	r12,r3++
80005aa8:	80 00       	ld.sh	r0,r0[0x0]
80005aaa:	2a 94       	sub	r4,-87

80005aac <set_default_values>:
	}
	pin_old = pin;
};

void set_default_values(void)
{
80005aac:	eb cd 40 80 	pushm	r7,lr
80005ab0:	1a 97       	mov	r7,sp
	set.version = SETTINGS_VERSION;
80005ab2:	4a 99       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005ab4:	30 b8       	mov	r8,11
80005ab6:	b2 08       	st.h	r9[0x0],r8
	set.pid_pitch.p = 2;
80005ab8:	4a 78       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005aba:	30 29       	mov	r9,2
80005abc:	91 49       	st.w	r8[0x10],r9
	set.pid_pitch.i = 0;
80005abe:	4a 68       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ac0:	30 09       	mov	r9,0
80005ac2:	91 59       	st.w	r8[0x14],r9
	set.pid_pitch.d = 0;
80005ac4:	4a 48       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ac6:	30 09       	mov	r9,0
80005ac8:	91 69       	st.w	r8[0x18],r9
	set.pid_roll.p = 2;
80005aca:	4a 38       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005acc:	30 29       	mov	r9,2
80005ace:	91 79       	st.w	r8[0x1c],r9
	set.pid_roll.i = 0;
80005ad0:	4a 18       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ad2:	30 09       	mov	r9,0
80005ad4:	91 89       	st.w	r8[0x20],r9
	set.pid_roll.d = 0;
80005ad6:	4a 08       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ad8:	30 09       	mov	r9,0
80005ada:	91 99       	st.w	r8[0x24],r9
	set.pid_yaw.p = 2;
80005adc:	49 e8       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ade:	30 29       	mov	r9,2
80005ae0:	91 19       	st.w	r8[0x4],r9
	set.pid_yaw.i = 0;
80005ae2:	49 d8       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005ae4:	30 09       	mov	r9,0
80005ae6:	91 29       	st.w	r8[0x8],r9
	set.pid_yaw.d = 0;
80005ae8:	49 b8       	lddpc	r8,80005b54 <set_default_values+0xa8>
80005aea:	30 09       	mov	r9,0
80005aec:	91 39       	st.w	r8[0xc],r9
	set.sensor_calibration = 0;
80005aee:	49 a9       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005af0:	30 08       	mov	r8,0
80005af2:	f3 68 00 34 	st.b	r9[52],r8
	set.accel_offset.r = 0;
80005af6:	49 89       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005af8:	30 08       	mov	r8,0
80005afa:	f3 58 00 3c 	st.h	r9[60],r8
	set.accel_offset.x = 0;
80005afe:	49 69       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b00:	30 08       	mov	r8,0
80005b02:	f3 58 00 36 	st.h	r9[54],r8
	set.accel_offset.y = 0;
80005b06:	49 49       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b08:	30 08       	mov	r8,0
80005b0a:	f3 58 00 38 	st.h	r9[56],r8
	set.accel_offset.z = 0;
80005b0e:	49 29       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b10:	30 08       	mov	r8,0
80005b12:	f3 58 00 3a 	st.h	r9[58],r8
	set.gyro_offset.x = 0;
80005b16:	49 09       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b18:	30 08       	mov	r8,0
80005b1a:	f3 58 00 3e 	st.h	r9[62],r8
	set.gyro_offset.y = 0;
80005b1e:	48 e9       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b20:	30 08       	mov	r8,0
80005b22:	f3 58 00 40 	st.h	r9[64],r8
	set.gyro_offset.z = 0;
80005b26:	48 c9       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b28:	30 08       	mov	r8,0
80005b2a:	f3 58 00 42 	st.h	r9[66],r8
	set.mag_offset.r = 0;
80005b2e:	48 a9       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b30:	30 08       	mov	r8,0
80005b32:	f3 58 00 4a 	st.h	r9[74],r8
	set.mag_offset.x = 0;
80005b36:	48 89       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b38:	30 08       	mov	r8,0
80005b3a:	f3 58 00 44 	st.h	r9[68],r8
	set.mag_offset.y = 0;
80005b3e:	48 69       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b40:	30 08       	mov	r8,0
80005b42:	f3 58 00 46 	st.h	r9[70],r8
	set.mag_offset.z = 0;
80005b46:	48 49       	lddpc	r9,80005b54 <set_default_values+0xa8>
80005b48:	30 08       	mov	r8,0
80005b4a:	f3 58 00 48 	st.h	r9[72],r8
80005b4e:	e3 cd 80 80 	ldm	sp++,r7,pc
80005b52:	00 00       	add	r0,r0
80005b54:	00 00       	add	r0,r0
80005b56:	07 2c       	ld.uh	r12,r3++

80005b58 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80005b58:	eb cd 40 80 	pushm	r7,lr
80005b5c:	1a 97       	mov	r7,sp
80005b5e:	20 1d       	sub	sp,4
80005b60:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80005b64:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005b68:	e6 18 00 01 	andh	r8,0x1,COH
80005b6c:	5f 08       	sreq	r8
80005b6e:	5c 58       	castu.b	r8
}
80005b70:	10 9c       	mov	r12,r8
80005b72:	2f fd       	sub	sp,-4
80005b74:	e3 cd 80 80 	ldm	sp++,r7,pc

80005b78 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80005b78:	eb cd 40 80 	pushm	r7,lr
80005b7c:	1a 97       	mov	r7,sp
80005b7e:	20 4d       	sub	sp,16
80005b80:	ef 4c ff f8 	st.w	r7[-8],r12
80005b84:	ef 4b ff f4 	st.w	r7[-12],r11
80005b88:	ef 4a ff f0 	st.w	r7[-16],r10
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80005b8c:	e1 b8 00 00 	mfsr	r8,0x0
80005b90:	10 9c       	mov	r12,r8
80005b92:	f0 1f 00 73 	mcall	80005d5c <tc_configure_interrupts+0x1e4>
80005b96:	18 98       	mov	r8,r12
80005b98:	ef 68 ff ff 	st.b	r7[-1],r8

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005b9c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005ba0:	58 28       	cp.w	r8,2
80005ba2:	e0 88 00 04 	brls	80005baa <tc_configure_interrupts+0x32>
    return TC_INVALID_ARGUMENT;
80005ba6:	3f f8       	mov	r8,-1
80005ba8:	cd 68       	rjmp	80005d54 <tc_configure_interrupts+0x1dc>

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005baa:	ee fb ff f4 	ld.w	r11,r7[-12]
80005bae:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bb2:	70 08       	ld.w	r8,r8[0x0]
80005bb4:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005bb8:	5c 58       	castu.b	r8
80005bba:	f0 09 15 07 	lsl	r9,r8,0x7
                             bitfield->ldrbs << AVR32_TC_LDRBS_OFFSET |
80005bbe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bc2:	70 08       	ld.w	r8,r8[0x0]
80005bc4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005bc8:	5c 58       	castu.b	r8
80005bca:	a7 68       	lsl	r8,0x6
80005bcc:	10 49       	or	r9,r8
                             bitfield->ldras << AVR32_TC_LDRAS_OFFSET |
80005bce:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bd2:	70 08       	ld.w	r8,r8[0x0]
80005bd4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005bd8:	5c 58       	castu.b	r8
80005bda:	a5 78       	lsl	r8,0x5
80005bdc:	10 49       	or	r9,r8
                             bitfield->cpcs << AVR32_TC_CPCS_OFFSET |
80005bde:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005be2:	70 08       	ld.w	r8,r8[0x0]
80005be4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005be8:	5c 58       	castu.b	r8
80005bea:	a5 68       	lsl	r8,0x4
80005bec:	10 49       	or	r9,r8
                             bitfield->cpbs << AVR32_TC_CPBS_OFFSET |
80005bee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005bf2:	70 08       	ld.w	r8,r8[0x0]
80005bf4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005bf8:	5c 58       	castu.b	r8
80005bfa:	a3 78       	lsl	r8,0x3
80005bfc:	10 49       	or	r9,r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
80005bfe:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c02:	70 08       	ld.w	r8,r8[0x0]
80005c04:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005c08:	5c 58       	castu.b	r8
80005c0a:	a3 68       	lsl	r8,0x2
80005c0c:	10 49       	or	r9,r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
80005c0e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c12:	70 08       	ld.w	r8,r8[0x0]
80005c14:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005c18:	5c 58       	castu.b	r8
80005c1a:	a1 78       	lsl	r8,0x1
80005c1c:	10 49       	or	r9,r8
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;
80005c1e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c22:	70 08       	ld.w	r8,r8[0x0]
80005c24:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c28:	5c 58       	castu.b	r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80005c2a:	f3 e8 10 08 	or	r8,r9,r8
80005c2e:	10 99       	mov	r9,r8
80005c30:	ee fa ff f8 	ld.w	r10,r7[-8]
80005c34:	f6 08 15 06 	lsl	r8,r11,0x6
80005c38:	f4 08 00 08 	add	r8,r10,r8
80005c3c:	2d c8       	sub	r8,-36
80005c3e:	91 09       	st.w	r8[0x0],r9
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80005c40:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005c44:	30 08       	mov	r8,0
80005c46:	f0 09 18 00 	cp.b	r9,r8
80005c4a:	c0 20       	breq	80005c4e <tc_configure_interrupts+0xd6>
80005c4c:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005c4e:	ee fb ff f4 	ld.w	r11,r7[-12]
80005c52:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c56:	70 08       	ld.w	r8,r8[0x0]
80005c58:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005c5c:	5c 58       	castu.b	r8
80005c5e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c62:	c0 41       	brne	80005c6a <tc_configure_interrupts+0xf2>
80005c64:	e0 69 00 80 	mov	r9,128
80005c68:	c0 28       	rjmp	80005c6c <tc_configure_interrupts+0xf4>
80005c6a:	30 09       	mov	r9,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80005c6c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c70:	70 08       	ld.w	r8,r8[0x0]
80005c72:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005c76:	5c 58       	castu.b	r8
80005c78:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c7c:	c0 31       	brne	80005c82 <tc_configure_interrupts+0x10a>
80005c7e:	34 08       	mov	r8,64
80005c80:	c0 28       	rjmp	80005c84 <tc_configure_interrupts+0x10c>
80005c82:	30 08       	mov	r8,0
80005c84:	10 49       	or	r9,r8
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80005c86:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005c8a:	70 08       	ld.w	r8,r8[0x0]
80005c8c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005c90:	5c 58       	castu.b	r8
80005c92:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005c96:	c0 31       	brne	80005c9c <tc_configure_interrupts+0x124>
80005c98:	32 08       	mov	r8,32
80005c9a:	c0 28       	rjmp	80005c9e <tc_configure_interrupts+0x126>
80005c9c:	30 08       	mov	r8,0
80005c9e:	10 49       	or	r9,r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80005ca0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005ca4:	70 08       	ld.w	r8,r8[0x0]
80005ca6:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005caa:	5c 58       	castu.b	r8
80005cac:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005cb0:	c0 31       	brne	80005cb6 <tc_configure_interrupts+0x13e>
80005cb2:	31 08       	mov	r8,16
80005cb4:	c0 28       	rjmp	80005cb8 <tc_configure_interrupts+0x140>
80005cb6:	30 08       	mov	r8,0
80005cb8:	10 49       	or	r9,r8
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
80005cba:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cbe:	70 08       	ld.w	r8,r8[0x0]
80005cc0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005cc4:	5c 58       	castu.b	r8
80005cc6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005cca:	c0 31       	brne	80005cd0 <tc_configure_interrupts+0x158>
80005ccc:	30 88       	mov	r8,8
80005cce:	c0 28       	rjmp	80005cd2 <tc_configure_interrupts+0x15a>
80005cd0:	30 08       	mov	r8,0
80005cd2:	10 49       	or	r9,r8
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
80005cd4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cd8:	70 08       	ld.w	r8,r8[0x0]
80005cda:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005cde:	5c 58       	castu.b	r8
80005ce0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005ce4:	c0 31       	brne	80005cea <tc_configure_interrupts+0x172>
80005ce6:	30 48       	mov	r8,4
80005ce8:	c0 28       	rjmp	80005cec <tc_configure_interrupts+0x174>
80005cea:	30 08       	mov	r8,0
80005cec:	10 49       	or	r9,r8
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80005cee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005cf2:	70 08       	ld.w	r8,r8[0x0]
80005cf4:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005cf8:	5c 58       	castu.b	r8
80005cfa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005cfe:	c0 31       	brne	80005d04 <tc_configure_interrupts+0x18c>
80005d00:	30 28       	mov	r8,2
80005d02:	c0 28       	rjmp	80005d06 <tc_configure_interrupts+0x18e>
80005d04:	30 08       	mov	r8,0
80005d06:	10 49       	or	r9,r8
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
80005d08:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005d0c:	70 08       	ld.w	r8,r8[0x0]
80005d0e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005d12:	5c 58       	castu.b	r8
80005d14:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005d18:	5f 08       	sreq	r8
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80005d1a:	f3 e8 10 08 	or	r8,r9,r8
80005d1e:	10 99       	mov	r9,r8
80005d20:	ee fa ff f8 	ld.w	r10,r7[-8]
80005d24:	f6 08 15 06 	lsl	r8,r11,0x6
80005d28:	f4 08 00 08 	add	r8,r10,r8
80005d2c:	2d 88       	sub	r8,-40
80005d2e:	91 09       	st.w	r8[0x0],r9
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80005d30:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005d34:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d38:	a1 78       	lsl	r8,0x1
80005d3a:	2f f8       	sub	r8,-1
80005d3c:	a5 78       	lsl	r8,0x5
80005d3e:	f2 08 00 08 	add	r8,r9,r8
80005d42:	70 08       	ld.w	r8,r8[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80005d44:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005d48:	30 08       	mov	r8,0
80005d4a:	f0 09 18 00 	cp.b	r9,r8
80005d4e:	c0 20       	breq	80005d52 <tc_configure_interrupts+0x1da>
80005d50:	d5 03       	csrf	0x10

  return 0;
80005d52:	30 08       	mov	r8,0
}
80005d54:	10 9c       	mov	r12,r8
80005d56:	2f cd       	sub	sp,-16
80005d58:	e3 cd 80 80 	ldm	sp++,r7,pc
80005d5c:	80 00       	ld.sh	r0,r0[0x0]
80005d5e:	5b 58       	cp.w	r8,-11

80005d60 <tc_init_waveform>:
  return 0;
}


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
80005d60:	eb cd 40 80 	pushm	r7,lr
80005d64:	1a 97       	mov	r7,sp
80005d66:	20 2d       	sub	sp,8
80005d68:	ef 4c ff fc 	st.w	r7[-4],r12
80005d6c:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80005d70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d74:	70 08       	ld.w	r8,r8[0x0]
80005d76:	58 28       	cp.w	r8,2
80005d78:	e0 88 00 04 	brls	80005d80 <tc_init_waveform+0x20>
    return TC_INVALID_ARGUMENT;
80005d7c:	3f f8       	mov	r8,-1
80005d7e:	c9 78       	rjmp	80005eac <tc_init_waveform+0x14c>

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005d80:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d84:	70 09       	ld.w	r9,r8[0x0]
80005d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d8a:	70 18       	ld.w	r8,r8[0x4]
80005d8c:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80005d90:	5c 58       	castu.b	r8
80005d92:	f0 0a 15 1e 	lsl	r10,r8,0x1e
                                  opt->beevt << AVR32_TC_BEEVT_OFFSET |
80005d96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d9a:	70 18       	ld.w	r8,r8[0x4]
80005d9c:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80005da0:	5c 58       	castu.b	r8
80005da2:	bd 68       	lsl	r8,0x1c
80005da4:	10 4a       	or	r10,r8
                                  opt->bcpc << AVR32_TC_BCPC_OFFSET |
80005da6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005daa:	70 18       	ld.w	r8,r8[0x4]
80005dac:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005db0:	5c 58       	castu.b	r8
80005db2:	bb 68       	lsl	r8,0x1a
80005db4:	10 4a       	or	r10,r8
                                  opt->bcpb << AVR32_TC_BCPB_OFFSET |
80005db6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dba:	70 18       	ld.w	r8,r8[0x4]
80005dbc:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005dc0:	5c 58       	castu.b	r8
80005dc2:	b9 68       	lsl	r8,0x18
80005dc4:	10 4a       	or	r10,r8
                                  opt->aswtrg << AVR32_TC_ASWTRG_OFFSET |
80005dc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dca:	70 18       	ld.w	r8,r8[0x4]
80005dcc:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005dd0:	5c 58       	castu.b	r8
80005dd2:	b7 68       	lsl	r8,0x16
80005dd4:	10 4a       	or	r10,r8
                                  opt->aeevt << AVR32_TC_AEEVT_OFFSET |
80005dd6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dda:	70 18       	ld.w	r8,r8[0x4]
80005ddc:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005de0:	5c 58       	castu.b	r8
80005de2:	b5 68       	lsl	r8,0x14
80005de4:	10 4a       	or	r10,r8
                                  opt->acpc << AVR32_TC_ACPC_OFFSET |
80005de6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dea:	70 18       	ld.w	r8,r8[0x4]
80005dec:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005df0:	5c 58       	castu.b	r8
80005df2:	b3 68       	lsl	r8,0x12
80005df4:	10 4a       	or	r10,r8
                                  opt->acpa << AVR32_TC_ACPA_OFFSET |
80005df6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dfa:	70 18       	ld.w	r8,r8[0x4]
80005dfc:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005e00:	5c 58       	castu.b	r8
80005e02:	b1 68       	lsl	r8,0x10
80005e04:	f5 e8 10 08 	or	r8,r10,r8
                                  1 << AVR32_TC_WAVE_OFFSET |
80005e08:	10 9a       	mov	r10,r8
80005e0a:	af ba       	sbr	r10,0xf
                                  opt->wavsel << AVR32_TC_WAVSEL_OFFSET |
80005e0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e10:	70 18       	ld.w	r8,r8[0x4]
80005e12:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005e16:	5c 58       	castu.b	r8
80005e18:	ad 78       	lsl	r8,0xd
80005e1a:	10 4a       	or	r10,r8
                                  opt->enetrg << AVR32_TC_ENETRG_OFFSET |
80005e1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e20:	70 18       	ld.w	r8,r8[0x4]
80005e22:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005e26:	5c 58       	castu.b	r8
80005e28:	ad 68       	lsl	r8,0xc
80005e2a:	10 4a       	or	r10,r8
                                  opt->eevt << AVR32_TC_EEVT_OFFSET |
80005e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e30:	70 18       	ld.w	r8,r8[0x4]
80005e32:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005e36:	5c 58       	castu.b	r8
80005e38:	ab 68       	lsl	r8,0xa
80005e3a:	10 4a       	or	r10,r8
                                  opt->eevtedg << AVR32_TC_EEVTEDG_OFFSET |
80005e3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e40:	70 18       	ld.w	r8,r8[0x4]
80005e42:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005e46:	5c 58       	castu.b	r8
80005e48:	a9 68       	lsl	r8,0x8
80005e4a:	10 4a       	or	r10,r8
                                  opt->cpcdis << AVR32_TC_CPCDIS_OFFSET |
80005e4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e50:	70 18       	ld.w	r8,r8[0x4]
80005e52:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005e56:	5c 58       	castu.b	r8
80005e58:	a7 78       	lsl	r8,0x7
80005e5a:	10 4a       	or	r10,r8
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
80005e5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e60:	70 18       	ld.w	r8,r8[0x4]
80005e62:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005e66:	5c 58       	castu.b	r8
80005e68:	a7 68       	lsl	r8,0x6
80005e6a:	10 4a       	or	r10,r8
                                  opt->burst << AVR32_TC_BURST_OFFSET |
80005e6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e70:	70 18       	ld.w	r8,r8[0x4]
80005e72:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005e76:	5c 58       	castu.b	r8
80005e78:	a5 68       	lsl	r8,0x4
80005e7a:	10 4a       	or	r10,r8
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
80005e7c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e80:	70 18       	ld.w	r8,r8[0x4]
80005e82:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005e86:	5c 58       	castu.b	r8
80005e88:	a3 78       	lsl	r8,0x3
80005e8a:	10 4a       	or	r10,r8
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;
80005e8c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005e90:	70 18       	ld.w	r8,r8[0x4]
80005e92:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005e96:	5c 58       	castu.b	r8
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80005e98:	f5 e8 10 08 	or	r8,r10,r8
80005e9c:	10 9a       	mov	r10,r8
80005e9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ea2:	a5 69       	lsl	r9,0x4
80005ea4:	2f f9       	sub	r9,-1
80005ea6:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
                                  opt->cpcstop << AVR32_TC_CPCSTOP_OFFSET |
                                  opt->burst << AVR32_TC_BURST_OFFSET |
                                  opt->clki << AVR32_TC_CLKI_OFFSET |
                                  opt->tcclks << AVR32_TC_TCCLKS_OFFSET;

  return 0;
80005eaa:	30 08       	mov	r8,0
}
80005eac:	10 9c       	mov	r12,r8
80005eae:	2f ed       	sub	sp,-8
80005eb0:	e3 cd 80 80 	ldm	sp++,r7,pc

80005eb4 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
80005eb4:	eb cd 40 80 	pushm	r7,lr
80005eb8:	1a 97       	mov	r7,sp
80005eba:	20 2d       	sub	sp,8
80005ebc:	ef 4c ff fc 	st.w	r7[-4],r12
80005ec0:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005ec4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ec8:	58 28       	cp.w	r8,2
80005eca:	e0 88 00 04 	brls	80005ed2 <tc_start+0x1e>
    return TC_INVALID_ARGUMENT;
80005ece:	3f f8       	mov	r8,-1
80005ed0:	c0 b8       	rjmp	80005ee6 <tc_start+0x32>

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
80005ed2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ed6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005eda:	a7 68       	lsl	r8,0x6
80005edc:	f2 08 00 08 	add	r8,r9,r8
80005ee0:	30 59       	mov	r9,5
80005ee2:	91 09       	st.w	r8[0x0],r9

  return 0;
80005ee4:	30 08       	mov	r8,0
}
80005ee6:	10 9c       	mov	r12,r8
80005ee8:	2f ed       	sub	sp,-8
80005eea:	e3 cd 80 80 	ldm	sp++,r7,pc

80005eee <tc_read_sr>:
  tc->bcr = AVR32_TC_BCR_SYNC_MASK;
}


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
80005eee:	eb cd 40 80 	pushm	r7,lr
80005ef2:	1a 97       	mov	r7,sp
80005ef4:	20 2d       	sub	sp,8
80005ef6:	ef 4c ff fc 	st.w	r7[-4],r12
80005efa:	ef 4b ff f8 	st.w	r7[-8],r11
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005efe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f02:	58 28       	cp.w	r8,2
80005f04:	e0 88 00 04 	brls	80005f0c <tc_read_sr+0x1e>
    return TC_INVALID_ARGUMENT;
80005f08:	3f f8       	mov	r8,-1
80005f0a:	c0 b8       	rjmp	80005f20 <tc_read_sr+0x32>

  return tc->channel[channel].sr;
80005f0c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f10:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005f14:	a1 78       	lsl	r8,0x1
80005f16:	2f f8       	sub	r8,-1
80005f18:	a5 78       	lsl	r8,0x5
80005f1a:	f2 08 00 08 	add	r8,r9,r8
80005f1e:	70 08       	ld.w	r8,r8[0x0]
}
80005f20:	10 9c       	mov	r12,r8
80005f22:	2f ed       	sub	sp,-8
80005f24:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f28 <tc_write_ra>:
  return Rd_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK);
}


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005f28:	eb cd 40 80 	pushm	r7,lr
80005f2c:	1a 97       	mov	r7,sp
80005f2e:	20 3d       	sub	sp,12
80005f30:	ef 4c ff fc 	st.w	r7[-4],r12
80005f34:	ef 4b ff f8 	st.w	r7[-8],r11
80005f38:	14 98       	mov	r8,r10
80005f3a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005f3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f42:	58 28       	cp.w	r8,2
80005f44:	e0 88 00 04 	brls	80005f4c <tc_write_ra+0x24>
    return TC_INVALID_ARGUMENT;
80005f48:	3f f8       	mov	r8,-1
80005f4a:	c2 78       	rjmp	80005f98 <tc_write_ra+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005f4c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005f50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005f54:	a5 69       	lsl	r9,0x4
80005f56:	2f f9       	sub	r9,-1
80005f58:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005f5c:	e2 18 80 00 	andl	r8,0x8000,COH
80005f60:	c1 a0       	breq	80005f94 <tc_write_ra+0x6c>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
80005f62:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005f66:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005f6a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005f6e:	a7 69       	lsl	r9,0x6
80005f70:	f4 09 00 09 	add	r9,r10,r9
80005f74:	2e c9       	sub	r9,-20
80005f76:	72 09       	ld.w	r9,r9[0x0]
80005f78:	12 9a       	mov	r10,r9
80005f7a:	e0 1a 00 00 	andl	r10,0x0
80005f7e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005f82:	f5 e9 10 09 	or	r9,r10,r9
80005f86:	ee fa ff fc 	ld.w	r10,r7[-4]
80005f8a:	a7 68       	lsl	r8,0x6
80005f8c:	f4 08 00 08 	add	r8,r10,r8
80005f90:	2e c8       	sub	r8,-20
80005f92:	91 09       	st.w	r8[0x0],r9

  return value;
80005f94:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80005f98:	10 9c       	mov	r12,r8
80005f9a:	2f dd       	sub	sp,-12
80005f9c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005fa0 <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80005fa0:	eb cd 40 80 	pushm	r7,lr
80005fa4:	1a 97       	mov	r7,sp
80005fa6:	20 3d       	sub	sp,12
80005fa8:	ef 4c ff fc 	st.w	r7[-4],r12
80005fac:	ef 4b ff f8 	st.w	r7[-8],r11
80005fb0:	14 98       	mov	r8,r10
80005fb2:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80005fb6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fba:	58 28       	cp.w	r8,2
80005fbc:	e0 88 00 04 	brls	80005fc4 <tc_write_rb+0x24>
    return TC_INVALID_ARGUMENT;
80005fc0:	3f f8       	mov	r8,-1
80005fc2:	c2 78       	rjmp	80006010 <tc_write_rb+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80005fc4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005fc8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005fcc:	a5 69       	lsl	r9,0x4
80005fce:	2f f9       	sub	r9,-1
80005fd0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005fd4:	e2 18 80 00 	andl	r8,0x8000,COH
80005fd8:	c1 a0       	breq	8000600c <tc_write_rb+0x6c>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80005fda:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005fde:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005fe2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005fe6:	a7 69       	lsl	r9,0x6
80005fe8:	f4 09 00 09 	add	r9,r10,r9
80005fec:	2e 89       	sub	r9,-24
80005fee:	72 09       	ld.w	r9,r9[0x0]
80005ff0:	12 9a       	mov	r10,r9
80005ff2:	e0 1a 00 00 	andl	r10,0x0
80005ff6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005ffa:	f5 e9 10 09 	or	r9,r10,r9
80005ffe:	ee fa ff fc 	ld.w	r10,r7[-4]
80006002:	a7 68       	lsl	r8,0x6
80006004:	f4 08 00 08 	add	r8,r10,r8
80006008:	2e 88       	sub	r8,-24
8000600a:	91 09       	st.w	r8[0x0],r9

  return value;
8000600c:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80006010:	10 9c       	mov	r12,r8
80006012:	2f dd       	sub	sp,-12
80006014:	e3 cd 80 80 	ldm	sp++,r7,pc

80006018 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
80006018:	eb cd 40 80 	pushm	r7,lr
8000601c:	1a 97       	mov	r7,sp
8000601e:	20 3d       	sub	sp,12
80006020:	ef 4c ff fc 	st.w	r7[-4],r12
80006024:	ef 4b ff f8 	st.w	r7[-8],r11
80006028:	14 98       	mov	r8,r10
8000602a:	ef 58 ff f4 	st.h	r7[-12],r8
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000602e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006032:	58 28       	cp.w	r8,2
80006034:	e0 88 00 04 	brls	8000603c <tc_write_rc+0x24>
    return TC_INVALID_ARGUMENT;
80006038:	3f f8       	mov	r8,-1
8000603a:	c2 78       	rjmp	80006088 <tc_write_rc+0x70>

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000603c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006040:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006044:	a5 69       	lsl	r9,0x4
80006046:	2f f9       	sub	r9,-1
80006048:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
8000604c:	e2 18 80 00 	andl	r8,0x8000,COH
80006050:	c1 a0       	breq	80006084 <tc_write_rc+0x6c>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80006052:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006056:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000605a:	ee fa ff fc 	ld.w	r10,r7[-4]
8000605e:	a7 69       	lsl	r9,0x6
80006060:	f4 09 00 09 	add	r9,r10,r9
80006064:	2e 49       	sub	r9,-28
80006066:	72 09       	ld.w	r9,r9[0x0]
80006068:	12 9a       	mov	r10,r9
8000606a:	e0 1a 00 00 	andl	r10,0x0
8000606e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80006072:	f5 e9 10 09 	or	r9,r10,r9
80006076:	ee fa ff fc 	ld.w	r10,r7[-4]
8000607a:	a7 68       	lsl	r8,0x6
8000607c:	f4 08 00 08 	add	r8,r10,r8
80006080:	2e 48       	sub	r8,-28
80006082:	91 09       	st.w	r8[0x0],r9

  return value;
80006084:	ef 18 ff f4 	ld.uh	r8,r7[-12]
}
80006088:	10 9c       	mov	r12,r8
8000608a:	2f dd       	sub	sp,-12
8000608c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006090 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006090:	eb cd 40 80 	pushm	r7,lr
80006094:	1a 97       	mov	r7,sp
80006096:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006098:	e1 b8 00 00 	mfsr	r8,0x0
8000609c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800060a0:	d3 03       	ssrf	0x10

	return flags;
800060a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800060a6:	10 9c       	mov	r12,r8
800060a8:	2f fd       	sub	sp,-4
800060aa:	e3 cd 80 80 	ldm	sp++,r7,pc

800060ae <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800060ae:	eb cd 40 80 	pushm	r7,lr
800060b2:	1a 97       	mov	r7,sp
800060b4:	20 1d       	sub	sp,4
800060b6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800060ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800060be:	e6 18 00 01 	andh	r8,0x1,COH
800060c2:	5f 08       	sreq	r8
800060c4:	5c 58       	castu.b	r8
}
800060c6:	10 9c       	mov	r12,r8
800060c8:	2f fd       	sub	sp,-4
800060ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800060ce:	d7 03       	nop

800060d0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800060d0:	eb cd 40 80 	pushm	r7,lr
800060d4:	1a 97       	mov	r7,sp
800060d6:	20 1d       	sub	sp,4
800060d8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800060dc:	ee fc ff fc 	ld.w	r12,r7[-4]
800060e0:	f0 1f 00 05 	mcall	800060f4 <cpu_irq_restore+0x24>
800060e4:	18 98       	mov	r8,r12
800060e6:	58 08       	cp.w	r8,0
800060e8:	c0 20       	breq	800060ec <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800060ea:	d5 03       	csrf	0x10
   }

	barrier();
}
800060ec:	2f fd       	sub	sp,-4
800060ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800060f2:	00 00       	add	r0,r0
800060f4:	80 00       	ld.sh	r0,r0[0x0]
800060f6:	60 ae       	ld.w	lr,r0[0x28]

800060f8 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
800060f8:	eb cd 40 80 	pushm	r7,lr
800060fc:	1a 97       	mov	r7,sp
800060fe:	20 1d       	sub	sp,4
	irqflags_t flags;

	flags = cpu_irq_save();
80006100:	f0 1f 00 0c 	mcall	80006130 <osc_priv_enable_rc120m+0x38>
80006104:	18 98       	mov	r8,r12
80006106:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
8000610a:	fe 78 58 00 	mov	r8,-43008
8000610e:	34 49       	mov	r9,68
80006110:	ea 19 aa 00 	orh	r9,0xaa00
80006114:	91 69       	st.w	r8[0x18],r9
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
80006116:	fe 78 58 00 	mov	r8,-43008
8000611a:	30 19       	mov	r9,1
8000611c:	f1 49 00 44 	st.w	r8[68],r9
	cpu_irq_restore(flags);
80006120:	ee fc ff fc 	ld.w	r12,r7[-4]
80006124:	f0 1f 00 04 	mcall	80006134 <osc_priv_enable_rc120m+0x3c>
}
80006128:	2f fd       	sub	sp,-4
8000612a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000612e:	00 00       	add	r0,r0
80006130:	80 00       	ld.sh	r0,r0[0x0]
80006132:	60 90       	ld.w	r0,r0[0x24]
80006134:	80 00       	ld.sh	r0,r0[0x0]
80006136:	60 d0       	ld.w	r0,r0[0x34]

80006138 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80006138:	eb cd 40 80 	pushm	r7,lr
8000613c:	1a 97       	mov	r7,sp
8000613e:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80006140:	e1 b8 00 00 	mfsr	r8,0x0
80006144:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80006148:	d3 03       	ssrf	0x10

	return flags;
8000614a:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
8000614e:	10 9c       	mov	r12,r8
80006150:	2f fd       	sub	sp,-4
80006152:	e3 cd 80 80 	ldm	sp++,r7,pc

80006156 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006156:	eb cd 40 80 	pushm	r7,lr
8000615a:	1a 97       	mov	r7,sp
8000615c:	20 1d       	sub	sp,4
8000615e:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006162:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006166:	e6 18 00 01 	andh	r8,0x1,COH
8000616a:	5f 08       	sreq	r8
8000616c:	5c 58       	castu.b	r8
}
8000616e:	10 9c       	mov	r12,r8
80006170:	2f fd       	sub	sp,-4
80006172:	e3 cd 80 80 	ldm	sp++,r7,pc
80006176:	d7 03       	nop

80006178 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80006178:	eb cd 40 80 	pushm	r7,lr
8000617c:	1a 97       	mov	r7,sp
8000617e:	20 1d       	sub	sp,4
80006180:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006184:	ee fc ff fc 	ld.w	r12,r7[-4]
80006188:	f0 1f 00 05 	mcall	8000619c <cpu_irq_restore+0x24>
8000618c:	18 98       	mov	r8,r12
8000618e:	58 08       	cp.w	r8,0
80006190:	c0 20       	breq	80006194 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80006192:	d5 03       	csrf	0x10
   }

	barrier();
}
80006194:	2f fd       	sub	sp,-4
80006196:	e3 cd 80 80 	ldm	sp++,r7,pc
8000619a:	00 00       	add	r0,r0
8000619c:	80 00       	ld.sh	r0,r0[0x0]
8000619e:	61 56       	ld.w	r6,r0[0x54]

800061a0 <osc_enable>:
extern void osc_priv_enable_rc120m(void);
extern void osc_priv_disable_rc120m(void);
extern bool osc_priv_rc120m_is_ready(void);

static inline void osc_enable(uint8_t id)
{
800061a0:	eb cd 40 80 	pushm	r7,lr
800061a4:	1a 97       	mov	r7,sp
800061a6:	20 1d       	sub	sp,4
800061a8:	18 98       	mov	r8,r12
800061aa:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
800061ae:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800061b2:	58 28       	cp.w	r8,2
800061b4:	c0 31       	brne	800061ba <osc_enable+0x1a>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
800061b6:	f0 1f 00 03 	mcall	800061c0 <osc_enable+0x20>

	default:
		/* unhandled_case(id); */
		break;
	}
}
800061ba:	2f fd       	sub	sp,-4
800061bc:	e3 cd 80 80 	ldm	sp++,r7,pc
800061c0:	80 00       	ld.sh	r0,r0[0x0]
800061c2:	60 f8       	ld.w	r8,r0[0x3c]

800061c4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint8_t id)
{
800061c4:	eb cd 40 80 	pushm	r7,lr
800061c8:	1a 97       	mov	r7,sp
800061ca:	20 1d       	sub	sp,4
800061cc:	18 98       	mov	r8,r12
800061ce:	ef 68 ff fc 	st.b	r7[-4],r8
	switch (id) {
800061d2:	ef 38 ff fc 	ld.ub	r8,r7[-4]
800061d6:	58 28       	cp.w	r8,2
800061d8:	c0 40       	breq	800061e0 <osc_is_ready+0x1c>
800061da:	58 38       	cp.w	r8,3
800061dc:	c0 a0       	breq	800061f0 <osc_is_ready+0x2c>
800061de:	c0 b8       	rjmp	800061f4 <osc_is_ready+0x30>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
800061e0:	fe 78 58 00 	mov	r8,-43008
800061e4:	71 18       	ld.w	r8,r8[0x44]
800061e6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800061ea:	5f 18       	srne	r8
800061ec:	5c 58       	castu.b	r8
800061ee:	c0 48       	rjmp	800061f6 <osc_is_ready+0x32>

	case OSC_ID_RCSYS:
		/* RCSYS is always ready */
		return true;
800061f0:	30 18       	mov	r8,1
800061f2:	c0 28       	rjmp	800061f6 <osc_is_ready+0x32>

	default:
		/* unhandled_case(id); */
		return false;
800061f4:	30 08       	mov	r8,0
	}
}
800061f6:	10 9c       	mov	r12,r8
800061f8:	2f fd       	sub	sp,-4
800061fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800061fe:	d7 03       	nop

80006200 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
80006200:	eb cd 40 80 	pushm	r7,lr
80006204:	1a 97       	mov	r7,sp
80006206:	20 1d       	sub	sp,4
80006208:	18 98       	mov	r8,r12
8000620a:	ef 68 ff fc 	st.b	r7[-4],r8
	while (!osc_is_ready(id)) {
8000620e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80006212:	10 9c       	mov	r12,r8
80006214:	f0 1f 00 05 	mcall	80006228 <osc_wait_ready+0x28>
80006218:	18 98       	mov	r8,r12
8000621a:	ec 18 00 01 	eorl	r8,0x1
8000621e:	5c 58       	castu.b	r8
80006220:	cf 71       	brne	8000620e <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
80006222:	2f fd       	sub	sp,-4
80006224:	e3 cd 80 80 	ldm	sp++,r7,pc
80006228:	80 00       	ld.sh	r0,r0[0x0]
8000622a:	61 c4       	ld.w	r4,r0[0x70]

8000622c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
8000622c:	eb cd 40 80 	pushm	r7,lr
80006230:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
80006232:	e0 68 0e 00 	mov	r8,3584
80006236:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
8000623a:	10 9c       	mov	r12,r8
8000623c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006240 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
80006240:	eb cd 40 80 	pushm	r7,lr
80006244:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_CPU_DIV;
80006246:	f0 1f 00 04 	mcall	80006254 <sysclk_get_cpu_hz+0x14>
8000624a:	18 98       	mov	r8,r12
8000624c:	a3 88       	lsr	r8,0x2
}
8000624e:	10 9c       	mov	r12,r8
80006250:	e3 cd 80 80 	ldm	sp++,r7,pc
80006254:	80 00       	ld.sh	r0,r0[0x0]
80006256:	62 2c       	ld.w	r12,r1[0x8]

80006258 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80006258:	eb cd 40 80 	pushm	r7,lr
8000625c:	1a 97       	mov	r7,sp
8000625e:	20 4d       	sub	sp,16
80006260:	ef 4c ff f4 	st.w	r7[-12],r12
80006264:	ef 4b ff f0 	st.w	r7[-16],r11
	irqflags_t flags;
	uint32_t   mask;

	flags = cpu_irq_save();
80006268:	f0 1f 00 1a 	mcall	800062d0 <sysclk_priv_enable_module+0x78>
8000626c:	18 98       	mov	r8,r12
8000626e:	ef 48 ff f8 	st.w	r7[-8],r8

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80006272:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006276:	a3 68       	lsl	r8,0x2
80006278:	e0 28 eb e0 	sub	r8,60384
8000627c:	70 08       	ld.w	r8,r8[0x0]
8000627e:	ef 48 ff fc 	st.w	r7[-4],r8
	mask |= 1U << module_index;
80006282:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006286:	30 19       	mov	r9,1
80006288:	f2 08 09 48 	lsl	r8,r9,r8
8000628c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006290:	f3 e8 10 08 	or	r8,r9,r8
80006294:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
80006298:	fe 78 14 00 	mov	r8,-60416
8000629c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800062a0:	f2 0a 15 02 	lsl	r10,r9,0x2
800062a4:	32 09       	mov	r9,32
800062a6:	ea 19 aa 00 	orh	r9,0xaa00
800062aa:	f4 09 00 09 	add	r9,r10,r9
800062ae:	f1 49 00 58 	st.w	r8[88],r9
	*(&AVR32_PM.cpumask + bus_id) = mask;
800062b2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800062b6:	a3 68       	lsl	r8,0x2
800062b8:	e0 28 eb e0 	sub	r8,60384
800062bc:	ee f9 ff fc 	ld.w	r9,r7[-4]
800062c0:	91 09       	st.w	r8[0x0],r9

	cpu_irq_restore(flags);
800062c2:	ee fc ff f8 	ld.w	r12,r7[-8]
800062c6:	f0 1f 00 04 	mcall	800062d4 <sysclk_priv_enable_module+0x7c>
}
800062ca:	2f cd       	sub	sp,-16
800062cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800062d0:	80 00       	ld.sh	r0,r0[0x0]
800062d2:	61 38       	ld.w	r8,r0[0x4c]
800062d4:	80 00       	ld.sh	r0,r0[0x0]
800062d6:	61 78       	ld.w	r8,r0[0x5c]

800062d8 <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
800062d8:	eb cd 40 80 	pushm	r7,lr
800062dc:	1a 97       	mov	r7,sp
800062de:	20 7d       	sub	sp,28
800062e0:	ef 4c ff ec 	st.w	r7[-20],r12
800062e4:	ef 4b ff e8 	st.w	r7[-24],r11
800062e8:	ef 4a ff e4 	st.w	r7[-28],r10
	irqflags_t flags;
	uint32_t   cpu_cksel = 0;
800062ec:	30 08       	mov	r8,0
800062ee:	ef 48 ff f4 	st.w	r7[-12],r8
	uint32_t   pba_cksel = 0;
800062f2:	30 08       	mov	r8,0
800062f4:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t   pbb_cksel = 0;
800062f8:	30 08       	mov	r8,0
800062fa:	ef 48 ff fc 	st.w	r7[-4],r8

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800062fe:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006302:	58 08       	cp.w	r8,0
80006304:	c0 70       	breq	80006312 <sysclk_set_prescalers+0x3a>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
80006306:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000630a:	20 18       	sub	r8,1
8000630c:	a7 b8       	sbr	r8,0x7
8000630e:	ef 48 ff f4 	st.w	r7[-12],r8
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
80006312:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006316:	58 08       	cp.w	r8,0
80006318:	c0 70       	breq	80006326 <sysclk_set_prescalers+0x4e>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
8000631a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000631e:	20 18       	sub	r8,1
80006320:	a7 b8       	sbr	r8,0x7
80006322:	ef 48 ff f8 	st.w	r7[-8],r8
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
80006326:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000632a:	58 08       	cp.w	r8,0
8000632c:	c0 70       	breq	8000633a <sysclk_set_prescalers+0x62>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
8000632e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006332:	20 18       	sub	r8,1
80006334:	a7 b8       	sbr	r8,0x7
80006336:	ef 48 ff fc 	st.w	r7[-4],r8
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
8000633a:	f0 1f 00 19 	mcall	8000639c <sysclk_set_prescalers+0xc4>
8000633e:	18 98       	mov	r8,r12
80006340:	ef 48 ff f0 	st.w	r7[-16],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
80006344:	fe 78 14 00 	mov	r8,-60416
80006348:	30 49       	mov	r9,4
8000634a:	ea 19 aa 00 	orh	r9,0xaa00
8000634e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.cpusel = cpu_cksel;
80006352:	fe 78 14 00 	mov	r8,-60416
80006356:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000635a:	91 19       	st.w	r8[0x4],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
8000635c:	fe 78 14 00 	mov	r8,-60416
80006360:	30 c9       	mov	r9,12
80006362:	ea 19 aa 00 	orh	r9,0xaa00
80006366:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbasel = pba_cksel;
8000636a:	fe 78 14 00 	mov	r8,-60416
8000636e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006372:	91 39       	st.w	r8[0xc],r9
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
80006374:	fe 78 14 00 	mov	r8,-60416
80006378:	31 09       	mov	r9,16
8000637a:	ea 19 aa 00 	orh	r9,0xaa00
8000637e:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.pbbsel = pbb_cksel;
80006382:	fe 78 14 00 	mov	r8,-60416
80006386:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000638a:	91 49       	st.w	r8[0x10],r9
	cpu_irq_restore(flags);
8000638c:	ee fc ff f0 	ld.w	r12,r7[-16]
80006390:	f0 1f 00 04 	mcall	800063a0 <sysclk_set_prescalers+0xc8>
}
80006394:	2f 9d       	sub	sp,-28
80006396:	e3 cd 80 80 	ldm	sp++,r7,pc
8000639a:	00 00       	add	r0,r0
8000639c:	80 00       	ld.sh	r0,r0[0x0]
8000639e:	61 38       	ld.w	r8,r0[0x4c]
800063a0:	80 00       	ld.sh	r0,r0[0x0]
800063a2:	61 78       	ld.w	r8,r0[0x5c]

800063a4 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
800063a4:	eb cd 40 80 	pushm	r7,lr
800063a8:	1a 97       	mov	r7,sp
800063aa:	20 2d       	sub	sp,8
800063ac:	ef 4c ff f8 	st.w	r7[-8],r12
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
800063b0:	f0 1f 00 0c 	mcall	800063e0 <sysclk_set_source+0x3c>
800063b4:	18 98       	mov	r8,r12
800063b6:	ef 48 ff fc 	st.w	r7[-4],r8
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
800063ba:	fe 78 14 00 	mov	r8,-60416
800063be:	fc 19 aa 00 	movh	r9,0xaa00
800063c2:	f1 49 00 58 	st.w	r8[88],r9
	AVR32_PM.mcctrl = src;
800063c6:	fe 78 14 00 	mov	r8,-60416
800063ca:	ee f9 ff f8 	ld.w	r9,r7[-8]
800063ce:	91 09       	st.w	r8[0x0],r9
	cpu_irq_restore(flags);
800063d0:	ee fc ff fc 	ld.w	r12,r7[-4]
800063d4:	f0 1f 00 04 	mcall	800063e4 <sysclk_set_source+0x40>
}
800063d8:	2f ed       	sub	sp,-8
800063da:	e3 cd 80 80 	ldm	sp++,r7,pc
800063de:	00 00       	add	r0,r0
800063e0:	80 00       	ld.sh	r0,r0[0x0]
800063e2:	61 38       	ld.w	r8,r0[0x4c]
800063e4:	80 00       	ld.sh	r0,r0[0x0]
800063e6:	61 78       	ld.w	r8,r0[0x5c]

800063e8 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
800063e8:	eb cd 40 80 	pushm	r7,lr
800063ec:	1a 97       	mov	r7,sp
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
800063ee:	30 2a       	mov	r10,2
800063f0:	30 2b       	mov	r11,2
800063f2:	30 2c       	mov	r12,2
800063f4:	f0 1f 00 0a 	mcall	8000641c <sysclk_init+0x34>
		sysclk_set_source(SYSCLK_SRC_PLL1);
		break;
	}
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
800063f8:	30 2c       	mov	r12,2
800063fa:	f0 1f 00 0a 	mcall	80006420 <sysclk_init+0x38>
		osc_wait_ready(OSC_ID_RC120M);
800063fe:	30 2c       	mov	r12,2
80006400:	f0 1f 00 09 	mcall	80006424 <sysclk_init+0x3c>
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80006404:	f0 1f 00 09 	mcall	80006428 <sysclk_init+0x40>
80006408:	18 98       	mov	r8,r12
8000640a:	10 9c       	mov	r12,r8
8000640c:	f0 1f 00 08 	mcall	8000642c <sysclk_init+0x44>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80006410:	30 4c       	mov	r12,4
80006412:	f0 1f 00 08 	mcall	80006430 <sysclk_init+0x48>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80006416:	e3 cd 80 80 	ldm	sp++,r7,pc
8000641a:	00 00       	add	r0,r0
8000641c:	80 00       	ld.sh	r0,r0[0x0]
8000641e:	62 d8       	ld.w	r8,r1[0x34]
80006420:	80 00       	ld.sh	r0,r0[0x0]
80006422:	61 a0       	ld.w	r0,r0[0x68]
80006424:	80 00       	ld.sh	r0,r0[0x0]
80006426:	62 00       	ld.w	r0,r1[0x0]
80006428:	80 00       	ld.sh	r0,r0[0x0]
8000642a:	62 40       	ld.w	r0,r1[0x10]
8000642c:	80 00       	ld.sh	r0,r0[0x0]
8000642e:	27 f4       	sub	r4,127
80006430:	80 00       	ld.sh	r0,r0[0x0]
80006432:	63 a4       	ld.w	r4,r1[0x68]

80006434 <spi_initSlave>:
}

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
80006434:	eb cd 40 80 	pushm	r7,lr
80006438:	1a 97       	mov	r7,sp
8000643a:	20 3d       	sub	sp,12
8000643c:	ef 4c ff fc 	st.w	r7[-4],r12
80006440:	16 99       	mov	r9,r11
80006442:	14 98       	mov	r8,r10
80006444:	ef 69 ff f8 	st.b	r7[-8],r9
80006448:	ef 68 ff f4 	st.b	r7[-12],r8
	if (spi_mode > 3 ||
8000644c:	ef 39 ff f4 	ld.ub	r9,r7[-12]
80006450:	30 38       	mov	r8,3
80006452:	f0 09 18 00 	cp.b	r9,r8
80006456:	e0 8b 00 10 	brhi	80006476 <spi_initSlave+0x42>
8000645a:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000645e:	30 78       	mov	r8,7
80006460:	f0 09 18 00 	cp.b	r9,r8
80006464:	e0 88 00 09 	brls	80006476 <spi_initSlave+0x42>
80006468:	ef 39 ff f8 	ld.ub	r9,r7[-8]
8000646c:	31 08       	mov	r8,16
8000646e:	f0 09 18 00 	cp.b	r9,r8
80006472:	e0 88 00 04 	brls	8000647a <spi_initSlave+0x46>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
80006476:	30 28       	mov	r8,2
80006478:	c1 f8       	rjmp	800064b6 <spi_initSlave+0x82>
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000647a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000647e:	e0 69 00 80 	mov	r9,128
80006482:	91 09       	st.w	r8[0x0],r9

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
80006484:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006488:	a1 98       	lsr	r8,0x1
8000648a:	5c 58       	castu.b	r8
8000648c:	10 99       	mov	r9,r8
			(((spi_mode &
8000648e:	ef 38 ff f4 	ld.ub	r8,r7[-12]
80006492:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80006496:	c0 31       	brne	8000649c <spi_initSlave+0x68>
80006498:	30 28       	mov	r8,2
8000649a:	c0 28       	rjmp	8000649e <spi_initSlave+0x6a>
8000649c:	30 08       	mov	r8,0
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
8000649e:	10 49       	or	r9,r8
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);
800064a0:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800064a4:	20 88       	sub	r8,8
800064a6:	a5 68       	lsl	r8,0x4

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
800064a8:	f3 e8 10 08 	or	r8,r9,r8
800064ac:	10 99       	mov	r9,r8
800064ae:	ee f8 ff fc 	ld.w	r8,r7[-4]
800064b2:	91 c9       	st.w	r8[0x30],r9
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
800064b4:	30 08       	mov	r8,0
}
800064b6:	10 9c       	mov	r12,r8
800064b8:	2f dd       	sub	sp,-12
800064ba:	e3 cd 80 80 	ldm	sp++,r7,pc

800064be <spi_enable>:

	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
800064be:	eb cd 40 80 	pushm	r7,lr
800064c2:	1a 97       	mov	r7,sp
800064c4:	20 1d       	sub	sp,4
800064c6:	ef 4c ff fc 	st.w	r7[-4],r12
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800064ca:	ee f8 ff fc 	ld.w	r8,r7[-4]
800064ce:	30 19       	mov	r9,1
800064d0:	91 09       	st.w	r8[0x0],r9
}
800064d2:	2f fd       	sub	sp,-4
800064d4:	e3 cd 80 80 	ldm	sp++,r7,pc

800064d8 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
800064d8:	eb cd 40 80 	pushm	r7,lr
800064dc:	1a 97       	mov	r7,sp
800064de:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800064e0:	e1 b8 00 00 	mfsr	r8,0x0
800064e4:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800064e8:	d3 03       	ssrf	0x10

	return flags;
800064ea:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800064ee:	10 9c       	mov	r12,r8
800064f0:	2f fd       	sub	sp,-4
800064f2:	e3 cd 80 80 	ldm	sp++,r7,pc

800064f6 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800064f6:	eb cd 40 80 	pushm	r7,lr
800064fa:	1a 97       	mov	r7,sp
800064fc:	20 1d       	sub	sp,4
800064fe:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006502:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006506:	e6 18 00 01 	andh	r8,0x1,COH
8000650a:	5f 08       	sreq	r8
8000650c:	5c 58       	castu.b	r8
}
8000650e:	10 9c       	mov	r12,r8
80006510:	2f fd       	sub	sp,-4
80006512:	e3 cd 80 80 	ldm	sp++,r7,pc
80006516:	d7 03       	nop

80006518 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80006518:	eb cd 40 80 	pushm	r7,lr
8000651c:	1a 97       	mov	r7,sp
8000651e:	20 1d       	sub	sp,4
80006520:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80006524:	ee fc ff fc 	ld.w	r12,r7[-4]
80006528:	f0 1f 00 05 	mcall	8000653c <cpu_irq_restore+0x24>
8000652c:	18 98       	mov	r8,r12
8000652e:	58 08       	cp.w	r8,0
80006530:	c0 20       	breq	80006534 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
80006532:	d5 03       	csrf	0x10
   }

	barrier();
}
80006534:	2f fd       	sub	sp,-4
80006536:	e3 cd 80 80 	ldm	sp++,r7,pc
8000653a:	00 00       	add	r0,r0
8000653c:	80 00       	ld.sh	r0,r0[0x0]
8000653e:	64 f6       	ld.w	r6,r2[0x3c]

80006540 <twim_master_interrupt_handler>:
/**
 * \internal
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
80006540:	eb cd 40 80 	pushm	r7,lr
80006544:	1a 97       	mov	r7,sp
80006546:	20 1d       	sub	sp,4
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
80006548:	4c 68       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
8000654a:	70 08       	ld.w	r8,r8[0x0]
8000654c:	70 79       	ld.w	r9,r8[0x1c]
8000654e:	4c 68       	lddpc	r8,80006664 <twim_master_interrupt_handler+0x124>
80006550:	70 08       	ld.w	r8,r8[0x0]
80006552:	f3 e8 00 08 	and	r8,r9,r8
80006556:	ef 48 ff fc 	st.w	r7[-4],r8
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
8000655a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000655e:	e2 18 07 00 	andl	r8,0x700,COH
80006562:	c1 e0       	breq	8000659e <twim_master_interrupt_handler+0x5e>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
80006564:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006568:	e2 18 03 00 	andl	r8,0x300,COH
8000656c:	c0 30       	breq	80006572 <twim_master_interrupt_handler+0x32>
8000656e:	3f c8       	mov	r8,-4
80006570:	c0 28       	rjmp	80006574 <twim_master_interrupt_handler+0x34>
80006572:	3f e8       	mov	r8,-2
80006574:	4b d9       	lddpc	r9,80006668 <twim_master_interrupt_handler+0x128>
80006576:	93 08       	st.w	r9[0x0],r8
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
80006578:	4b a8       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
8000657a:	70 09       	ld.w	r9,r8[0x0]
8000657c:	72 38       	ld.w	r8,r9[0xc]
8000657e:	30 0a       	mov	r10,0
80006580:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
80006584:	93 38       	st.w	r9[0xc],r8
		twim_inst->scr = ~0UL;
80006586:	4b 78       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
80006588:	70 08       	ld.w	r8,r8[0x0]
8000658a:	3f f9       	mov	r9,-1
8000658c:	91 b9       	st.w	r8[0x2c],r9
		twim_inst->idr = ~0UL;
8000658e:	4b 58       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
80006590:	70 08       	ld.w	r8,r8[0x0]
80006592:	3f f9       	mov	r9,-1
80006594:	91 99       	st.w	r8[0x24],r9
		twim_next = false;
80006596:	4b 69       	lddpc	r9,8000666c <twim_master_interrupt_handler+0x12c>
80006598:	30 08       	mov	r8,0
8000659a:	b2 88       	st.b	r9[0x0],r8
8000659c:	c5 e8       	rjmp	80006658 <twim_master_interrupt_handler+0x118>
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
8000659e:	ee f8 ff fc 	ld.w	r8,r7[-4]
800065a2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800065a6:	5c 58       	castu.b	r8
800065a8:	c2 00       	breq	800065e8 <twim_master_interrupt_handler+0xa8>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
800065aa:	4b 28       	lddpc	r8,80006670 <twim_master_interrupt_handler+0x130>
800065ac:	70 09       	ld.w	r9,r8[0x0]
800065ae:	4a d8       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
800065b0:	70 08       	ld.w	r8,r8[0x0]
800065b2:	70 58       	ld.w	r8,r8[0x14]
800065b4:	5c 58       	castu.b	r8
800065b6:	b2 88       	st.b	r9[0x0],r8
		twim_rx_data++;
800065b8:	4a e8       	lddpc	r8,80006670 <twim_master_interrupt_handler+0x130>
800065ba:	70 08       	ld.w	r8,r8[0x0]
800065bc:	f0 c9 ff ff 	sub	r9,r8,-1
800065c0:	4a c8       	lddpc	r8,80006670 <twim_master_interrupt_handler+0x130>
800065c2:	91 09       	st.w	r8[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
800065c4:	4a c8       	lddpc	r8,80006674 <twim_master_interrupt_handler+0x134>
800065c6:	70 08       	ld.w	r8,r8[0x0]
800065c8:	f0 c9 00 01 	sub	r9,r8,1
800065cc:	4a a8       	lddpc	r8,80006674 <twim_master_interrupt_handler+0x134>
800065ce:	91 09       	st.w	r8[0x0],r9
		// receive complete
		if (twim_rx_nb_bytes == 0) {
800065d0:	4a 98       	lddpc	r8,80006674 <twim_master_interrupt_handler+0x134>
800065d2:	70 08       	ld.w	r8,r8[0x0]
800065d4:	58 08       	cp.w	r8,0
800065d6:	c4 11       	brne	80006658 <twim_master_interrupt_handler+0x118>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
800065d8:	4a 28       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
800065da:	70 08       	ld.w	r8,r8[0x0]
800065dc:	30 19       	mov	r9,1
800065de:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
800065e0:	4a 39       	lddpc	r9,8000666c <twim_master_interrupt_handler+0x12c>
800065e2:	30 08       	mov	r8,0
800065e4:	b2 88       	st.b	r9[0x0],r8
800065e6:	c3 98       	rjmp	80006658 <twim_master_interrupt_handler+0x118>
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
800065e8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800065ec:	e2 18 00 02 	andl	r8,0x2,COH
800065f0:	c3 40       	breq	80006658 <twim_master_interrupt_handler+0x118>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
800065f2:	4a 28       	lddpc	r8,80006678 <twim_master_interrupt_handler+0x138>
800065f4:	70 08       	ld.w	r8,r8[0x0]
800065f6:	58 08       	cp.w	r8,0
800065f8:	c0 91       	brne	8000660a <twim_master_interrupt_handler+0xca>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
800065fa:	49 a8       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
800065fc:	70 08       	ld.w	r8,r8[0x0]
800065fe:	30 29       	mov	r9,2
80006600:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80006602:	49 b9       	lddpc	r9,8000666c <twim_master_interrupt_handler+0x12c>
80006604:	30 08       	mov	r8,0
80006606:	b2 88       	st.b	r9[0x0],r8
80006608:	c2 88       	rjmp	80006658 <twim_master_interrupt_handler+0x118>
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
8000660a:	49 68       	lddpc	r8,80006660 <twim_master_interrupt_handler+0x120>
8000660c:	70 0a       	ld.w	r10,r8[0x0]
8000660e:	49 c8       	lddpc	r8,8000667c <twim_master_interrupt_handler+0x13c>
80006610:	70 08       	ld.w	r8,r8[0x0]
80006612:	11 89       	ld.ub	r9,r8[0x0]
80006614:	5c 59       	castu.b	r9
80006616:	95 69       	st.w	r10[0x18],r9
80006618:	f0 c9 ff ff 	sub	r9,r8,-1
8000661c:	49 88       	lddpc	r8,8000667c <twim_master_interrupt_handler+0x13c>
8000661e:	91 09       	st.w	r8[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80006620:	49 68       	lddpc	r8,80006678 <twim_master_interrupt_handler+0x138>
80006622:	70 08       	ld.w	r8,r8[0x0]
80006624:	f0 c9 00 01 	sub	r9,r8,1
80006628:	49 48       	lddpc	r8,80006678 <twim_master_interrupt_handler+0x138>
8000662a:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000662c:	49 38       	lddpc	r8,80006678 <twim_master_interrupt_handler+0x138>
8000662e:	70 08       	ld.w	r8,r8[0x0]
80006630:	58 08       	cp.w	r8,0
80006632:	c1 31       	brne	80006658 <twim_master_interrupt_handler+0x118>
				// Check for next transfer
				if(twim_next) {
80006634:	48 e8       	lddpc	r8,8000666c <twim_master_interrupt_handler+0x12c>
80006636:	11 88       	ld.ub	r8,r8[0x0]
80006638:	5c 58       	castu.b	r8
8000663a:	c0 f0       	breq	80006658 <twim_master_interrupt_handler+0x118>
					twim_next = false;
8000663c:	48 c9       	lddpc	r9,8000666c <twim_master_interrupt_handler+0x12c>
8000663e:	30 08       	mov	r8,0
80006640:	b2 88       	st.b	r9[0x0],r8
					twim_tx_nb_bytes = twim_package->length;
80006642:	49 08       	lddpc	r8,80006680 <twim_master_interrupt_handler+0x140>
80006644:	70 08       	ld.w	r8,r8[0x0]
80006646:	70 39       	ld.w	r9,r8[0xc]
80006648:	48 c8       	lddpc	r8,80006678 <twim_master_interrupt_handler+0x138>
8000664a:	91 09       	st.w	r8[0x0],r9
					twim_tx_data = twim_package->buffer;
8000664c:	48 d8       	lddpc	r8,80006680 <twim_master_interrupt_handler+0x140>
8000664e:	70 08       	ld.w	r8,r8[0x0]
80006650:	70 28       	ld.w	r8,r8[0x8]
80006652:	10 99       	mov	r9,r8
80006654:	48 a8       	lddpc	r8,8000667c <twim_master_interrupt_handler+0x13c>
80006656:	91 09       	st.w	r8[0x0],r9
				}
			}
		}
	}
	return;
}
80006658:	2f fd       	sub	sp,-4
8000665a:	e3 cd 40 80 	ldm	sp++,r7,lr
8000665e:	d6 03       	rete
80006660:	00 00       	add	r0,r0
80006662:	05 3c       	ld.ub	r12,r2++
80006664:	00 00       	add	r0,r0
80006666:	05 54       	ld.sh	r4,--r2
80006668:	00 00       	add	r0,r0
8000666a:	05 48       	ld.w	r8,--r2
8000666c:	00 00       	add	r0,r0
8000666e:	05 5c       	ld.sh	r12,--r2
80006670:	00 00       	add	r0,r0
80006672:	05 44       	ld.w	r4,--r2
80006674:	00 00       	add	r0,r0
80006676:	05 50       	ld.sh	r0,--r2
80006678:	00 00       	add	r0,r0
8000667a:	05 4c       	ld.w	r12,--r2
8000667c:	00 00       	add	r0,r0
8000667e:	05 40       	ld.w	r0,--r2
80006680:	00 00       	add	r0,r0
80006682:	05 58       	ld.sh	r8,--r2

80006684 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
80006684:	eb cd 40 80 	pushm	r7,lr
80006688:	1a 97       	mov	r7,sp
8000668a:	20 5d       	sub	sp,20
8000668c:	ef 4c ff f4 	st.w	r7[-12],r12
80006690:	ef 4b ff f0 	st.w	r7[-16],r11
80006694:	ef 4a ff ec 	st.w	r7[-20],r10
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
80006698:	30 08       	mov	r8,0
8000669a:	ef 68 ff ff 	st.b	r7[-1],r8
	f_prescaled = (pba_hz / speed / 2);
8000669e:	ee f8 ff ec 	ld.w	r8,r7[-20]
800066a2:	ee f9 ff f0 	ld.w	r9,r7[-16]
800066a6:	f0 09 0d 08 	divu	r8,r8,r9
800066aa:	a1 98       	lsr	r8,0x1
800066ac:	ef 48 ff f8 	st.w	r7[-8],r8
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800066b0:	c0 b8       	rjmp	800066c6 <twim_set_speed+0x42>
		// increase clock divider
		cwgr_exp++;
800066b2:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800066b6:	2f f8       	sub	r8,-1
800066b8:	ef 68 ff ff 	st.b	r7[-1],r8
		// divide f_prescaled value
		f_prescaled /= 2;
800066bc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800066c0:	a1 98       	lsr	r8,0x1
800066c2:	ef 48 ff f8 	st.w	r7[-8],r8
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800066c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800066ca:	e0 48 00 ff 	cp.w	r8,255
800066ce:	e0 88 00 09 	brls	800066e0 <twim_set_speed+0x5c>
800066d2:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800066d6:	30 78       	mov	r8,7
800066d8:	f0 09 18 00 	cp.b	r9,r8
800066dc:	fe 98 ff eb 	brls	800066b2 <twim_set_speed+0x2e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800066e0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800066e4:	30 78       	mov	r8,7
800066e6:	f0 09 18 00 	cp.b	r9,r8
800066ea:	e0 88 00 04 	brls	800066f2 <twim_set_speed+0x6e>
		return ERR_INVALID_ARG;
800066ee:	3f 88       	mov	r8,-8
800066f0:	c1 a8       	rjmp	80006724 <twim_set_speed+0xa0>
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
800066f2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800066f6:	f0 09 16 01 	lsr	r9,r8,0x1
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
800066fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800066fe:	a1 98       	lsr	r8,0x1
80006700:	ee fa ff f8 	ld.w	r10,r7[-8]
80006704:	f4 08 01 08 	sub	r8,r10,r8
80006708:	a9 68       	lsl	r8,0x8
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
8000670a:	10 49       	or	r9,r8
8000670c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006710:	bd 68       	lsl	r8,0x1c
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
80006712:	10 49       	or	r9,r8
80006714:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006718:	b1 68       	lsl	r8,0x10
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
8000671a:	10 49       	or	r9,r8
8000671c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006720:	91 19       	st.w	r8[0x4],r9
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
			| (cwgr_exp << AVR32_TWIM_CWGR_EXP_OFFSET)
			| (0     << AVR32_TWIM_CWGR_DATA_OFFSET)
			| (f_prescaled << AVR32_TWIM_CWGR_STASTO_OFFSET);
	return STATUS_OK;
80006722:	30 08       	mov	r8,0
}
80006724:	10 9c       	mov	r12,r8
80006726:	2f bd       	sub	sp,-20
80006728:	e3 cd 80 80 	ldm	sp++,r7,pc

8000672c <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
8000672c:	eb cd 40 80 	pushm	r7,lr
80006730:	1a 97       	mov	r7,sp
80006732:	20 4d       	sub	sp,16
80006734:	ef 4c ff f4 	st.w	r7[-12],r12
80006738:	ef 4b ff f0 	st.w	r7[-16],r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000673c:	e1 b8 00 00 	mfsr	r8,0x0
80006740:	10 9c       	mov	r12,r8
80006742:	f0 1f 00 37 	mcall	8000681c <twim_master_init+0xf0>
80006746:	18 98       	mov	r8,r12
80006748:	ef 68 ff fb 	st.b	r7[-5],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000674c:	4b 58       	lddpc	r8,80006820 <twim_master_init+0xf4>
8000674e:	30 09       	mov	r9,0
80006750:	91 09       	st.w	r8[0x0],r9
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80006752:	ef 39 ff fb 	ld.ub	r9,r7[-5]
80006756:	30 08       	mov	r8,0
80006758:	f0 09 18 00 	cp.b	r9,r8
8000675c:	c0 20       	breq	80006760 <twim_master_init+0x34>
		cpu_irq_disable ();
8000675e:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80006760:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006764:	3f f9       	mov	r9,-1
80006766:	91 99       	st.w	r8[0x24],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006768:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000676c:	30 19       	mov	r9,1
8000676e:	91 09       	st.w	r8[0x0],r9
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80006770:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006774:	e0 69 00 80 	mov	r9,128
80006778:	91 09       	st.w	r8[0x0],r9
	if (global_interrupt_enabled) {
8000677a:	ef 39 ff fb 	ld.ub	r9,r7[-5]
8000677e:	30 08       	mov	r8,0
80006780:	f0 09 18 00 	cp.b	r9,r8
80006784:	c0 20       	breq	80006788 <twim_master_init+0x5c>
		cpu_irq_enable ();
80006786:	d5 03       	csrf	0x10
	}
	// Clear SR
	twim->scr = ~0UL;
80006788:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000678c:	3f f9       	mov	r9,-1
8000678e:	91 b9       	st.w	r8[0x2c],r9

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
80006790:	f0 1f 00 25 	mcall	80006824 <twim_master_init+0xf8>
80006794:	18 98       	mov	r8,r12
80006796:	ef 48 ff fc 	st.w	r7[-4],r8
	irq_register_handler(twim_master_interrupt_handler,
8000679a:	30 2a       	mov	r10,2
8000679c:	e0 6b 01 40 	mov	r11,320
800067a0:	4a 2c       	lddpc	r12,80006828 <twim_master_init+0xfc>
800067a2:	f0 1f 00 23 	mcall	8000682c <twim_master_init+0x100>
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);
800067a6:	ee fc ff fc 	ld.w	r12,r7[-4]
800067aa:	f0 1f 00 22 	mcall	80006830 <twim_master_init+0x104>

	if (opt->smbus) {
800067ae:	ee f8 ff f0 	ld.w	r8,r7[-16]
800067b2:	f1 38 00 0c 	ld.ub	r8,r8[12]
800067b6:	58 08       	cp.w	r8,0
800067b8:	c0 90       	breq	800067ca <twim_master_init+0x9e>
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
800067ba:	ee f8 ff f4 	ld.w	r8,r7[-12]
800067be:	31 09       	mov	r9,16
800067c0:	91 09       	st.w	r8[0x0],r9
		twim->smbtr = (uint32_t) -1;
800067c2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800067c6:	3f f9       	mov	r9,-1
800067c8:	91 29       	st.w	r8[0x8],r9
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
800067ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800067ce:	70 09       	ld.w	r9,r8[0x0]
800067d0:	ee f8 ff f0 	ld.w	r8,r7[-16]
800067d4:	70 18       	ld.w	r8,r8[0x4]
800067d6:	12 9a       	mov	r10,r9
800067d8:	10 9b       	mov	r11,r8
800067da:	ee fc ff f4 	ld.w	r12,r7[-12]
800067de:	f0 1f 00 16 	mcall	80006834 <twim_master_init+0x108>
800067e2:	18 98       	mov	r8,r12
800067e4:	5b 88       	cp.w	r8,-8
800067e6:	c0 31       	brne	800067ec <twim_master_init+0xc0>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
800067e8:	3f 88       	mov	r8,-8
800067ea:	c1 48       	rjmp	80006812 <twim_master_init+0xe6>
	}
	// Probe the component
	twim_probe (twim, opt->chip);
800067ec:	ee f8 ff f0 	ld.w	r8,r7[-16]
800067f0:	70 28       	ld.w	r8,r8[0x8]
800067f2:	10 9b       	mov	r11,r8
800067f4:	ee fc ff f4 	ld.w	r12,r7[-12]
800067f8:	f0 1f 00 10 	mcall	80006838 <twim_master_init+0x10c>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800067fc:	48 98       	lddpc	r8,80006820 <twim_master_init+0xf4>
800067fe:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80006800:	5b c8       	cp.w	r8,-4
80006802:	c0 50       	breq	8000680c <twim_master_init+0xe0>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006804:	48 78       	lddpc	r8,80006820 <twim_master_init+0xf4>
80006806:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80006808:	5b e8       	cp.w	r8,-2
8000680a:	c0 31       	brne	80006810 <twim_master_init+0xe4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
8000680c:	3f f8       	mov	r8,-1
8000680e:	c0 28       	rjmp	80006812 <twim_master_init+0xe6>
	}
	return STATUS_OK;
80006810:	30 08       	mov	r8,0
}
80006812:	10 9c       	mov	r12,r8
80006814:	2f cd       	sub	sp,-16
80006816:	e3 cd 80 80 	ldm	sp++,r7,pc
8000681a:	00 00       	add	r0,r0
8000681c:	80 00       	ld.sh	r0,r0[0x0]
8000681e:	64 f6       	ld.w	r6,r2[0x3c]
80006820:	00 00       	add	r0,r0
80006822:	05 48       	ld.w	r8,--r2
80006824:	80 00       	ld.sh	r0,r0[0x0]
80006826:	64 d8       	ld.w	r8,r2[0x34]
80006828:	80 00       	ld.sh	r0,r0[0x0]
8000682a:	65 40       	ld.w	r0,r2[0x50]
8000682c:	80 00       	ld.sh	r0,r0[0x0]
8000682e:	70 3c       	ld.w	r12,r8[0xc]
80006830:	80 00       	ld.sh	r0,r0[0x0]
80006832:	65 18       	ld.w	r8,r2[0x44]
80006834:	80 00       	ld.sh	r0,r0[0x0]
80006836:	66 84       	ld.w	r4,r3[0x20]
80006838:	80 00       	ld.sh	r0,r0[0x0]
8000683a:	68 80       	ld.w	r0,r4[0x20]

8000683c <twim_disable_interrupt>:
 * \brief Disable the TWI interrupts and clear its status register
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
8000683c:	eb cd 40 80 	pushm	r7,lr
80006840:	1a 97       	mov	r7,sp
80006842:	20 2d       	sub	sp,8
80006844:	ef 4c ff f8 	st.w	r7[-8],r12
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80006848:	e1 b8 00 00 	mfsr	r8,0x0
8000684c:	10 9c       	mov	r12,r8
8000684e:	f0 1f 00 0c 	mcall	8000687c <twim_disable_interrupt+0x40>
80006852:	18 98       	mov	r8,r12
80006854:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) {
80006858:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000685c:	30 08       	mov	r8,0
8000685e:	f0 09 18 00 	cp.b	r9,r8
80006862:	c0 20       	breq	80006866 <twim_disable_interrupt+0x2a>
		cpu_irq_disable ();
80006864:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80006866:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000686a:	3f f9       	mov	r9,-1
8000686c:	91 99       	st.w	r8[0x24],r9
	// Clear the status flags
	twim->scr = ~0UL;
8000686e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006872:	3f f9       	mov	r9,-1
80006874:	91 b9       	st.w	r8[0x2c],r9
}
80006876:	2f ed       	sub	sp,-8
80006878:	e3 cd 80 80 	ldm	sp++,r7,pc
8000687c:	80 00       	ld.sh	r0,r0[0x0]
8000687e:	64 f6       	ld.w	r6,r2[0x3c]

80006880 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80006880:	eb cd 40 80 	pushm	r7,lr
80006884:	1a 97       	mov	r7,sp
80006886:	20 3d       	sub	sp,12
80006888:	ef 4c ff f8 	st.w	r7[-8],r12
8000688c:	ef 4b ff f4 	st.w	r7[-12],r11
	uint8_t data[1] = { 0 };
80006890:	30 08       	mov	r8,0
80006892:	ef 68 ff fc 	st.b	r7[-4],r8
	return (twim_write (twim,data,0,chip_addr,0));
80006896:	ee cb 00 04 	sub	r11,r7,4
8000689a:	30 08       	mov	r8,0
8000689c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800068a0:	30 0a       	mov	r10,0
800068a2:	ee fc ff f8 	ld.w	r12,r7[-8]
800068a6:	f0 1f 00 04 	mcall	800068b4 <twim_probe+0x34>
800068aa:	18 98       	mov	r8,r12
}
800068ac:	10 9c       	mov	r12,r8
800068ae:	2f dd       	sub	sp,-12
800068b0:	e3 cd 80 80 	ldm	sp++,r7,pc
800068b4:	80 00       	ld.sh	r0,r0[0x0]
800068b6:	6a 34       	ld.w	r4,r5[0xc]

800068b8 <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
800068b8:	eb cd 40 80 	pushm	r7,lr
800068bc:	1a 97       	mov	r7,sp
800068be:	20 2d       	sub	sp,8
800068c0:	ef 4c ff fc 	st.w	r7[-4],r12
800068c4:	ef 4b ff f8 	st.w	r7[-8],r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800068c8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068cc:	30 29       	mov	r9,2
800068ce:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
800068d0:	4c f8       	lddpc	r8,80006a0c <twim_read_packet+0x154>
800068d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800068d6:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
800068d8:	4c d8       	lddpc	r8,80006a0c <twim_read_packet+0x154>
800068da:	70 08       	ld.w	r8,r8[0x0]
800068dc:	10 9c       	mov	r12,r8
800068de:	f0 1f 00 4d 	mcall	80006a10 <twim_read_packet+0x158>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
800068e2:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068e6:	70 28       	ld.w	r8,r8[0x8]
800068e8:	10 99       	mov	r9,r8
800068ea:	4c b8       	lddpc	r8,80006a14 <twim_read_packet+0x15c>
800068ec:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
800068ee:	ee f8 ff f8 	ld.w	r8,r7[-8]
800068f2:	70 39       	ld.w	r9,r8[0xc]
800068f4:	4c 98       	lddpc	r8,80006a18 <twim_read_packet+0x160>
800068f6:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
800068f8:	4c 99       	lddpc	r9,80006a1c <twim_read_packet+0x164>
800068fa:	30 08       	mov	r8,0
800068fc:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
800068fe:	4c 98       	lddpc	r8,80006a20 <twim_read_packet+0x168>
80006900:	30 09       	mov	r9,0
80006902:	91 09       	st.w	r8[0x0],r9
	//check if internal address access is performed
	if (package->addr_length) {
80006904:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006908:	11 f8       	ld.ub	r8,r8[0x7]
8000690a:	58 08       	cp.w	r8,0
8000690c:	c3 f0       	breq	8000698a <twim_read_packet+0xd2>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
8000690e:	4c 08       	lddpc	r8,80006a0c <twim_read_packet+0x154>
80006910:	70 08       	ld.w	r8,r8[0x0]
80006912:	30 19       	mov	r9,1
80006914:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80006916:	4b e8       	lddpc	r8,80006a0c <twim_read_packet+0x154>
80006918:	70 08       	ld.w	r8,r8[0x0]
8000691a:	e0 69 00 80 	mov	r9,128
8000691e:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80006920:	4b b8       	lddpc	r8,80006a0c <twim_read_packet+0x154>
80006922:	70 08       	ld.w	r8,r8[0x0]
80006924:	30 29       	mov	r9,2
80006926:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80006928:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000692c:	2f c8       	sub	r8,-4
8000692e:	10 99       	mov	r9,r8
80006930:	4b d8       	lddpc	r8,80006a24 <twim_read_packet+0x16c>
80006932:	91 09       	st.w	r8[0x0],r9
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80006934:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006938:	11 f8       	ld.ub	r8,r8[0x7]
8000693a:	10 99       	mov	r9,r8
8000693c:	4b b8       	lddpc	r8,80006a28 <twim_read_packet+0x170>
8000693e:	91 09       	st.w	r8[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80006940:	4b b8       	lddpc	r8,80006a2c <twim_read_packet+0x174>
80006942:	e0 69 07 03 	mov	r9,1795
80006946:	91 09       	st.w	r8[0x0],r9
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006948:	4b 18       	lddpc	r8,80006a0c <twim_read_packet+0x154>
8000694a:	70 08       	ld.w	r8,r8[0x0]
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000694c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006950:	72 09       	ld.w	r9,r9[0x0]
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006952:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006956:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000695a:	13 f9       	ld.ub	r9,r9[0x7]
8000695c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000695e:	f5 e9 10 09 	or	r9,r10,r9
		twim_tx_nb_bytes = package->addr_length;
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006962:	e8 19 a0 00 	orl	r9,0xa000
80006966:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80006968:	4a 98       	lddpc	r8,80006a0c <twim_read_packet+0x154>
8000696a:	70 08       	ld.w	r8,r8[0x0]
8000696c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006970:	72 09       	ld.w	r9,r9[0x0]
80006972:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
80006976:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000697a:	72 39       	ld.w	r9,r9[0xc]
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
8000697c:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000697e:	f5 e9 10 09 	or	r9,r10,r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80006982:	e8 19 e0 01 	orl	r9,0xe001
80006986:	91 49       	st.w	r8[0x10],r9
80006988:	c1 88       	rjmp	800069b8 <twim_read_packet+0x100>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
8000698a:	4a 88       	lddpc	r8,80006a28 <twim_read_packet+0x170>
8000698c:	30 09       	mov	r9,0
8000698e:	91 09       	st.w	r8[0x0],r9
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80006990:	4a 78       	lddpc	r8,80006a2c <twim_read_packet+0x174>
80006992:	e0 69 07 01 	mov	r9,1793
80006996:	91 09       	st.w	r8[0x0],r9
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80006998:	49 d8       	lddpc	r8,80006a0c <twim_read_packet+0x154>
8000699a:	70 08       	ld.w	r8,r8[0x0]
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
8000699c:	ee f9 ff f8 	ld.w	r9,r7[-8]
800069a0:	72 09       	ld.w	r9,r9[0x0]
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800069a2:	f2 0a 15 01 	lsl	r10,r9,0x1
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
800069a6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800069aa:	72 39       	ld.w	r9,r9[0xc]
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
				| (package->length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
800069ac:	b1 69       	lsl	r9,0x10
				| (AVR32_TWIM_CMDR_VALID_MASK)
800069ae:	f5 e9 10 09 	or	r9,r10,r9
	} else {
		twim_tx_nb_bytes = 0;
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
800069b2:	e8 19 e0 01 	orl	r9,0xe001
800069b6:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
800069b8:	49 58       	lddpc	r8,80006a0c <twim_read_packet+0x154>
800069ba:	70 08       	ld.w	r8,r8[0x0]
800069bc:	49 c9       	lddpc	r9,80006a2c <twim_read_packet+0x174>
800069be:	72 09       	ld.w	r9,r9[0x0]
800069c0:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
800069c2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069c6:	30 19       	mov	r9,1
800069c8:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
800069ca:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800069cc:	c0 38       	rjmp	800069d2 <twim_read_packet+0x11a>
		cpu_relax();
800069ce:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
800069d2:	49 48       	lddpc	r8,80006a20 <twim_read_packet+0x168>
800069d4:	70 08       	ld.w	r8,r8[0x0]
800069d6:	58 08       	cp.w	r8,0
800069d8:	c0 61       	brne	800069e4 <twim_read_packet+0x12c>
800069da:	f0 1f 00 16 	mcall	80006a30 <twim_read_packet+0x178>
800069de:	18 98       	mov	r8,r12
800069e0:	58 08       	cp.w	r8,0
800069e2:	cf 60       	breq	800069ce <twim_read_packet+0x116>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800069e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800069e8:	30 29       	mov	r9,2
800069ea:	91 09       	st.w	r8[0x0],r9
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800069ec:	48 d8       	lddpc	r8,80006a20 <twim_read_packet+0x168>
800069ee:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800069f0:	5b c8       	cp.w	r8,-4
800069f2:	c0 50       	breq	800069fc <twim_read_packet+0x144>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800069f4:	48 b8       	lddpc	r8,80006a20 <twim_read_packet+0x168>
800069f6:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
800069f8:	5b e8       	cp.w	r8,-2
800069fa:	c0 31       	brne	80006a00 <twim_read_packet+0x148>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
800069fc:	3f f8       	mov	r8,-1
800069fe:	c0 28       	rjmp	80006a02 <twim_read_packet+0x14a>
	}
	return STATUS_OK;
80006a00:	30 08       	mov	r8,0
}
80006a02:	10 9c       	mov	r12,r8
80006a04:	2f ed       	sub	sp,-8
80006a06:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a0a:	00 00       	add	r0,r0
80006a0c:	00 00       	add	r0,r0
80006a0e:	05 3c       	ld.ub	r12,r2++
80006a10:	80 00       	ld.sh	r0,r0[0x0]
80006a12:	68 3c       	ld.w	r12,r4[0xc]
80006a14:	00 00       	add	r0,r0
80006a16:	05 44       	ld.w	r4,--r2
80006a18:	00 00       	add	r0,r0
80006a1a:	05 50       	ld.sh	r0,--r2
80006a1c:	00 00       	add	r0,r0
80006a1e:	05 5c       	ld.sh	r12,--r2
80006a20:	00 00       	add	r0,r0
80006a22:	05 48       	ld.w	r8,--r2
80006a24:	00 00       	add	r0,r0
80006a26:	05 40       	ld.w	r0,--r2
80006a28:	00 00       	add	r0,r0
80006a2a:	05 4c       	ld.w	r12,--r2
80006a2c:	00 00       	add	r0,r0
80006a2e:	05 54       	ld.sh	r4,--r2
80006a30:	80 00       	ld.sh	r0,r0[0x0]
80006a32:	6b 38       	ld.w	r8,r5[0x4c]

80006a34 <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
80006a34:	eb cd 40 80 	pushm	r7,lr
80006a38:	1a 97       	mov	r7,sp
80006a3a:	20 5d       	sub	sp,20
80006a3c:	ef 4c ff fc 	st.w	r7[-4],r12
80006a40:	ef 4b ff f8 	st.w	r7[-8],r11
80006a44:	ef 4a ff f4 	st.w	r7[-12],r10
80006a48:	ef 49 ff f0 	st.w	r7[-16],r9
80006a4c:	ef 68 ff ec 	st.b	r7[-20],r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80006a50:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a54:	30 19       	mov	r9,1
80006a56:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80006a58:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a5c:	e0 69 00 80 	mov	r9,128
80006a60:	91 09       	st.w	r8[0x0],r9
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006a62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006a66:	30 29       	mov	r9,2
80006a68:	91 09       	st.w	r8[0x0],r9
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80006a6a:	4a c8       	lddpc	r8,80006b18 <twim_write+0xe4>
80006a6c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006a70:	91 09       	st.w	r8[0x0],r9
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80006a72:	4a a8       	lddpc	r8,80006b18 <twim_write+0xe4>
80006a74:	70 08       	ld.w	r8,r8[0x0]
80006a76:	10 9c       	mov	r12,r8
80006a78:	f0 1f 00 29 	mcall	80006b1c <twim_write+0xe8>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80006a7c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006a80:	4a 88       	lddpc	r8,80006b20 <twim_write+0xec>
80006a82:	91 09       	st.w	r8[0x0],r9
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80006a84:	4a 88       	lddpc	r8,80006b24 <twim_write+0xf0>
80006a86:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006a8a:	91 09       	st.w	r8[0x0],r9
	// Set next transfer to false
	twim_next = false;
80006a8c:	4a 79       	lddpc	r9,80006b28 <twim_write+0xf4>
80006a8e:	30 08       	mov	r8,0
80006a90:	b2 88       	st.b	r9[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80006a92:	4a 78       	lddpc	r8,80006b2c <twim_write+0xf8>
80006a94:	30 09       	mov	r9,0
80006a96:	91 09       	st.w	r8[0x0],r9
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80006a98:	4a 08       	lddpc	r8,80006b18 <twim_write+0xe4>
80006a9a:	70 08       	ld.w	r8,r8[0x0]
80006a9c:	ee f9 ff f0 	ld.w	r9,r7[-16]
80006aa0:	f2 0a 15 01 	lsl	r10,r9,0x1
			| (nbytes << AVR32_TWIM_CMDR_NBYTES_OFFSET)
80006aa4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006aa8:	b1 69       	lsl	r9,0x10
			| (AVR32_TWIM_CMDR_VALID_MASK)
80006aaa:	12 4a       	or	r10,r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
80006aac:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006ab0:	ab 79       	lsl	r9,0xb
	// Set next transfer to false
	twim_next = false;
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80006ab2:	f5 e9 10 09 	or	r9,r10,r9
80006ab6:	e8 19 e0 00 	orl	r9,0xe000
80006aba:	91 39       	st.w	r8[0xc],r9
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80006abc:	49 d8       	lddpc	r8,80006b30 <twim_write+0xfc>
80006abe:	e0 69 03 02 	mov	r9,770
80006ac2:	91 09       	st.w	r8[0x0],r9
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80006ac4:	49 58       	lddpc	r8,80006b18 <twim_write+0xe4>
80006ac6:	70 08       	ld.w	r8,r8[0x0]
80006ac8:	49 a9       	lddpc	r9,80006b30 <twim_write+0xfc>
80006aca:	72 09       	ld.w	r9,r9[0x0]
80006acc:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80006ace:	49 38       	lddpc	r8,80006b18 <twim_write+0xe4>
80006ad0:	70 08       	ld.w	r8,r8[0x0]
80006ad2:	30 19       	mov	r9,1
80006ad4:	91 09       	st.w	r8[0x0],r9
	// Enable all interrupts
	cpu_irq_enable ();
80006ad6:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006ad8:	c0 38       	rjmp	80006ade <twim_write+0xaa>
		cpu_relax();
80006ada:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
80006ade:	49 48       	lddpc	r8,80006b2c <twim_write+0xf8>
80006ae0:	70 08       	ld.w	r8,r8[0x0]
80006ae2:	58 08       	cp.w	r8,0
80006ae4:	c0 61       	brne	80006af0 <twim_write+0xbc>
80006ae6:	f0 1f 00 14 	mcall	80006b34 <twim_write+0x100>
80006aea:	18 98       	mov	r8,r12
80006aec:	58 08       	cp.w	r8,0
80006aee:	cf 60       	breq	80006ada <twim_write+0xa6>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80006af0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006af4:	30 29       	mov	r9,2
80006af6:	91 09       	st.w	r8[0x0],r9
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006af8:	48 d8       	lddpc	r8,80006b2c <twim_write+0xf8>
80006afa:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80006afc:	5b c8       	cp.w	r8,-4
80006afe:	c0 50       	breq	80006b08 <twim_write+0xd4>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80006b00:	48 b8       	lddpc	r8,80006b2c <twim_write+0xf8>
80006b02:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
80006b04:	5b e8       	cp.w	r8,-2
80006b06:	c0 31       	brne	80006b0c <twim_write+0xd8>
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
80006b08:	3f f8       	mov	r8,-1
80006b0a:	c0 28       	rjmp	80006b0e <twim_write+0xda>
	}
	return STATUS_OK;
80006b0c:	30 08       	mov	r8,0
}
80006b0e:	10 9c       	mov	r12,r8
80006b10:	2f bd       	sub	sp,-20
80006b12:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b16:	00 00       	add	r0,r0
80006b18:	00 00       	add	r0,r0
80006b1a:	05 3c       	ld.ub	r12,r2++
80006b1c:	80 00       	ld.sh	r0,r0[0x0]
80006b1e:	68 3c       	ld.w	r12,r4[0xc]
80006b20:	00 00       	add	r0,r0
80006b22:	05 40       	ld.w	r0,--r2
80006b24:	00 00       	add	r0,r0
80006b26:	05 4c       	ld.w	r12,--r2
80006b28:	00 00       	add	r0,r0
80006b2a:	05 5c       	ld.sh	r12,--r2
80006b2c:	00 00       	add	r0,r0
80006b2e:	05 48       	ld.w	r8,--r2
80006b30:	00 00       	add	r0,r0
80006b32:	05 54       	ld.sh	r4,--r2
80006b34:	80 00       	ld.sh	r0,r0[0x0]
80006b36:	6b 38       	ld.w	r8,r5[0x4c]

80006b38 <twim_status>:

/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
80006b38:	eb cd 40 80 	pushm	r7,lr
80006b3c:	1a 97       	mov	r7,sp
80006b3e:	20 1d       	sub	sp,4
	uint32_t status = twim_inst->sr;
80006b40:	48 98       	lddpc	r8,80006b64 <twim_status+0x2c>
80006b42:	70 08       	ld.w	r8,r8[0x0]
80006b44:	70 78       	ld.w	r8,r8[0x1c]
80006b46:	ef 48 ff fc 	st.w	r7[-4],r8
	if ((status & AVR32_TWIM_SR_IDLE_MASK)
80006b4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b4e:	e2 18 00 10 	andl	r8,0x10,COH
80006b52:	c0 30       	breq	80006b58 <twim_status+0x20>
#if AVR32_TWIM_H_VERSION > 101 ||(status&AVR32_TWIM_SR_BUSFREE_MASK)
#endif
		) {
		return 1;
80006b54:	30 18       	mov	r8,1
80006b56:	c0 28       	rjmp	80006b5a <twim_status+0x22>
	} else {
		return 0;
80006b58:	30 08       	mov	r8,0
	}
}
80006b5a:	10 9c       	mov	r12,r8
80006b5c:	2f fd       	sub	sp,-4
80006b5e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b62:	00 00       	add	r0,r0
80006b64:	00 00       	add	r0,r0
80006b66:	05 3c       	ld.ub	r12,r2++

80006b68 <cpu_irq_is_enabled_flags>:

	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
80006b68:	eb cd 40 80 	pushm	r7,lr
80006b6c:	1a 97       	mov	r7,sp
80006b6e:	20 1d       	sub	sp,4
80006b70:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
80006b74:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b78:	e6 18 00 01 	andh	r8,0x1,COH
80006b7c:	5f 08       	sreq	r8
80006b7e:	5c 58       	castu.b	r8
}
80006b80:	10 9c       	mov	r12,r8
80006b82:	2f fd       	sub	sp,-4
80006b84:	e3 cd 80 80 	ldm	sp++,r7,pc

80006b88 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80006b88:	eb cd 40 80 	pushm	r7,lr
80006b8c:	1a 97       	mov	r7,sp
80006b8e:	20 7d       	sub	sp,28
80006b90:	ef 4c ff ec 	st.w	r7[-20],r12
80006b94:	ef 4b ff e8 	st.w	r7[-24],r11
80006b98:	ef 4a ff e4 	st.w	r7[-28],r10
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80006b9c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006ba0:	f0 09 15 04 	lsl	r9,r8,0x4
80006ba4:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006ba8:	10 39       	cp.w	r9,r8
80006baa:	e0 8b 00 04 	brhi	80006bb2 <usart_set_async_baudrate+0x2a>
80006bae:	31 08       	mov	r8,16
80006bb0:	c0 28       	rjmp	80006bb4 <usart_set_async_baudrate+0x2c>
80006bb2:	30 88       	mov	r8,8
80006bb4:	ef 48 ff f0 	st.w	r7[-16],r8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80006bb8:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006bbc:	f0 09 15 03 	lsl	r9,r8,0x3
80006bc0:	ee fa ff f0 	ld.w	r10,r7[-16]
80006bc4:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006bc8:	f4 08 02 48 	mul	r8,r10,r8
80006bcc:	a1 98       	lsr	r8,0x1
80006bce:	f2 08 00 08 	add	r8,r9,r8
80006bd2:	ee fa ff f0 	ld.w	r10,r7[-16]
80006bd6:	ee f9 ff e8 	ld.w	r9,r7[-24]
80006bda:	f4 09 02 49 	mul	r9,r10,r9
80006bde:	f0 09 0d 08 	divu	r8,r8,r9
80006be2:	ef 48 ff f4 	st.w	r7[-12],r8
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80006be6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006bea:	a3 98       	lsr	r8,0x3
80006bec:	ef 48 ff f8 	st.w	r7[-8],r8
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);
80006bf0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006bf4:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80006bf8:	ef 48 ff fc 	st.w	r7[-4],r8

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
80006bfc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c00:	58 08       	cp.w	r8,0
80006c02:	c0 70       	breq	80006c10 <usart_set_async_baudrate+0x88>
80006c04:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c08:	e0 48 ff ff 	cp.w	r8,65535
80006c0c:	e0 88 00 04 	brls	80006c14 <usart_set_async_baudrate+0x8c>
    return USART_INVALID_INPUT;
80006c10:	30 18       	mov	r8,1
80006c12:	c2 08       	rjmp	80006c52 <usart_set_async_baudrate+0xca>

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80006c14:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006c18:	70 18       	ld.w	r8,r8[0x4]
80006c1a:	10 99       	mov	r9,r8
80006c1c:	e4 19 ff f7 	andh	r9,0xfff7
80006c20:	e0 19 fe cf 	andl	r9,0xfecf
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
80006c24:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006c28:	59 08       	cp.w	r8,16
80006c2a:	c0 40       	breq	80006c32 <usart_set_async_baudrate+0xaa>
80006c2c:	e8 68 00 00 	mov	r8,524288
80006c30:	c0 28       	rjmp	80006c34 <usart_set_async_baudrate+0xac>
80006c32:	30 08       	mov	r8,0
80006c34:	10 49       	or	r9,r8
80006c36:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006c3a:	91 19       	st.w	r8[0x4],r9
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
                fp << AVR32_USART_BRGR_FP_OFFSET;
80006c3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006c40:	f0 09 15 10 	lsl	r9,r8,0x10
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
80006c44:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c48:	10 49       	or	r9,r8
80006c4a:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006c4e:	91 89       	st.w	r8[0x20],r9
                fp << AVR32_USART_BRGR_FP_OFFSET;

  return USART_SUCCESS;
80006c50:	30 08       	mov	r8,0
}
80006c52:	10 9c       	mov	r12,r8
80006c54:	2f 9d       	sub	sp,-28
80006c56:	e3 cd 80 80 	ldm	sp++,r7,pc
80006c5a:	d7 03       	nop

80006c5c <usart_reset>:
 */
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
80006c5c:	eb cd 40 80 	pushm	r7,lr
80006c60:	1a 97       	mov	r7,sp
80006c62:	20 2d       	sub	sp,8
80006c64:	ef 4c ff f8 	st.w	r7[-8],r12
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80006c68:	e1 b8 00 00 	mfsr	r8,0x0
80006c6c:	10 9c       	mov	r12,r8
80006c6e:	f0 1f 00 18 	mcall	80006ccc <usart_reset+0x70>
80006c72:	18 98       	mov	r8,r12
80006c74:	ef 68 ff ff 	st.b	r7[-1],r8

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80006c78:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006c7c:	30 08       	mov	r8,0
80006c7e:	f0 09 18 00 	cp.b	r9,r8
80006c82:	c0 20       	breq	80006c86 <usart_reset+0x2a>
80006c84:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80006c86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c8a:	3f f9       	mov	r9,-1
80006c8c:	91 39       	st.w	r8[0xc],r9
  usart->csr;
80006c8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c92:	70 58       	ld.w	r8,r8[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80006c94:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006c98:	30 08       	mov	r8,0
80006c9a:	f0 09 18 00 	cp.b	r9,r8
80006c9e:	c0 20       	breq	80006ca2 <usart_reset+0x46>
80006ca0:	d5 03       	csrf	0x10

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80006ca2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ca6:	30 09       	mov	r9,0
80006ca8:	91 19       	st.w	r8[0x4],r9
  usart->rtor = 0;
80006caa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cae:	30 09       	mov	r9,0
80006cb0:	91 99       	st.w	r8[0x24],r9
  usart->ttgr = 0;
80006cb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cb6:	30 09       	mov	r9,0
80006cb8:	91 a9       	st.w	r8[0x28],r9

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80006cba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cbe:	e8 69 61 0c 	mov	r9,549132
80006cc2:	91 09       	st.w	r8[0x0],r9
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80006cc4:	2f ed       	sub	sp,-8
80006cc6:	e3 cd 80 80 	ldm	sp++,r7,pc
80006cca:	00 00       	add	r0,r0
80006ccc:	80 00       	ld.sh	r0,r0[0x0]
80006cce:	6b 68       	ld.w	r8,r5[0x58]

80006cd0 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80006cd0:	eb cd 40 80 	pushm	r7,lr
80006cd4:	1a 97       	mov	r7,sp
80006cd6:	20 3d       	sub	sp,12
80006cd8:	ef 4c ff fc 	st.w	r7[-4],r12
80006cdc:	ef 4b ff f8 	st.w	r7[-8],r11
80006ce0:	ef 4a ff f4 	st.w	r7[-12],r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80006ce4:	ee fc ff fc 	ld.w	r12,r7[-4]
80006ce8:	f0 1f 00 54 	mcall	80006e38 <usart_init_rs232+0x168>

  // Check input values.
  if (!opt || // Null pointer.
80006cec:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cf0:	58 08       	cp.w	r8,0
80006cf2:	c3 90       	breq	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006cf4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006cf8:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006cfa:	30 48       	mov	r8,4
80006cfc:	f0 09 18 00 	cp.b	r9,r8
80006d00:	e0 88 00 32 	brls	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
80006d04:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d08:	11 c9       	ld.ub	r9,r8[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006d0a:	30 98       	mov	r8,9
80006d0c:	f0 09 18 00 	cp.b	r9,r8
80006d10:	e0 8b 00 2a 	brhi	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80006d14:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d18:	11 d9       	ld.ub	r9,r8[0x5]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006d1a:	30 78       	mov	r8,7
80006d1c:	f0 09 18 00 	cp.b	r9,r8
80006d20:	e0 8b 00 22 	brhi	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
80006d24:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d28:	90 39       	ld.sh	r9,r8[0x6]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006d2a:	e0 68 01 01 	mov	r8,257
80006d2e:	f0 09 19 00 	cp.h	r9,r8
80006d32:	e0 8b 00 19 	brhi	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
80006d36:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d3a:	f1 39 00 08 	ld.ub	r9,r8[8]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006d3e:	30 38       	mov	r8,3
80006d40:	f0 09 18 00 	cp.b	r9,r8
80006d44:	e0 8b 00 10 	brhi	80006d64 <usart_init_rs232+0x94>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80006d48:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006d4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d50:	70 08       	ld.w	r8,r8[0x0]
80006d52:	12 9a       	mov	r10,r9
80006d54:	10 9b       	mov	r11,r8
80006d56:	ee fc ff fc 	ld.w	r12,r7[-4]
80006d5a:	f0 1f 00 39 	mcall	80006e3c <usart_init_rs232+0x16c>
80006d5e:	18 98       	mov	r8,r12
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80006d60:	58 18       	cp.w	r8,1
80006d62:	c0 31       	brne	80006d68 <usart_init_rs232+0x98>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;
80006d64:	30 18       	mov	r8,1
80006d66:	c6 48       	rjmp	80006e2e <usart_init_rs232+0x15e>

  if (opt->charlength == 9)
80006d68:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d6c:	11 c9       	ld.ub	r9,r8[0x4]
80006d6e:	30 98       	mov	r8,9
80006d70:	f0 09 18 00 	cp.b	r9,r8
80006d74:	c0 a1       	brne	80006d88 <usart_init_rs232+0xb8>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80006d76:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d7a:	70 18       	ld.w	r8,r8[0x4]
80006d7c:	10 99       	mov	r9,r8
80006d7e:	b1 b9       	sbr	r9,0x11
80006d80:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d84:	91 19       	st.w	r8[0x4],r9
80006d86:	c0 d8       	rjmp	80006da0 <usart_init_rs232+0xd0>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80006d88:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d8c:	70 19       	ld.w	r9,r8[0x4]
80006d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d92:	11 c8       	ld.ub	r8,r8[0x4]
80006d94:	20 58       	sub	r8,5
80006d96:	a7 68       	lsl	r8,0x6
80006d98:	10 49       	or	r9,r8
80006d9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d9e:	91 19       	st.w	r8[0x4],r9
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006da0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006da4:	70 19       	ld.w	r9,r8[0x4]
80006da6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006daa:	11 d8       	ld.ub	r8,r8[0x5]
80006dac:	f0 0a 15 09 	lsl	r10,r8,0x9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;
80006db0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006db4:	f1 38 00 08 	ld.ub	r8,r8[8]
80006db8:	af 68       	lsl	r8,0xe
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80006dba:	f5 e8 10 08 	or	r8,r10,r8
80006dbe:	10 49       	or	r9,r8
80006dc0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006dc4:	91 19       	st.w	r8[0x4],r9
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80006dc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006dca:	90 39       	ld.sh	r9,r8[0x6]
80006dcc:	30 28       	mov	r8,2
80006dce:	f0 09 19 00 	cp.h	r9,r8
80006dd2:	e0 88 00 14 	brls	80006dfa <usart_init_rs232+0x12a>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80006dd6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006dda:	70 18       	ld.w	r8,r8[0x4]
80006ddc:	10 99       	mov	r9,r8
80006dde:	ad b9       	sbr	r9,0xd
80006de0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006de4:	91 19       	st.w	r8[0x4],r9
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80006de6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006dea:	90 38       	ld.sh	r8,r8[0x6]
80006dec:	5c 78       	castu.h	r8
80006dee:	20 28       	sub	r8,2
80006df0:	10 99       	mov	r9,r8
80006df2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006df6:	91 a9       	st.w	r8[0x28],r9
80006df8:	c0 d8       	rjmp	80006e12 <usart_init_rs232+0x142>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80006dfa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006dfe:	70 19       	ld.w	r9,r8[0x4]
80006e00:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006e04:	90 38       	ld.sh	r8,r8[0x6]
80006e06:	5c 78       	castu.h	r8
80006e08:	ad 68       	lsl	r8,0xc
80006e0a:	10 49       	or	r9,r8
80006e0c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e10:	91 19       	st.w	r8[0x4],r9

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80006e12:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e16:	70 18       	ld.w	r8,r8[0x4]
80006e18:	10 99       	mov	r9,r8
80006e1a:	e0 19 ff f0 	andl	r9,0xfff0
80006e1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e22:	91 19       	st.w	r8[0x4],r9
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80006e24:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e28:	35 09       	mov	r9,80
80006e2a:	91 09       	st.w	r8[0x0],r9
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80006e2c:	30 08       	mov	r8,0
}
80006e2e:	10 9c       	mov	r12,r8
80006e30:	2f dd       	sub	sp,-12
80006e32:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e36:	00 00       	add	r0,r0
80006e38:	80 00       	ld.sh	r0,r0[0x0]
80006e3a:	6c 5c       	ld.w	r12,r6[0x14]
80006e3c:	80 00       	ld.sh	r0,r0[0x0]
80006e3e:	6b 88       	ld.w	r8,r5[0x60]

80006e40 <usart_write_char>:
  return USART_SUCCESS;
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
80006e40:	eb cd 40 80 	pushm	r7,lr
80006e44:	1a 97       	mov	r7,sp
80006e46:	20 3d       	sub	sp,12
80006e48:	ef 4c ff f8 	st.w	r7[-8],r12
80006e4c:	ef 4b ff f4 	st.w	r7[-12],r11
80006e50:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006e54:	ef 48 ff fc 	st.w	r7[-4],r8
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
80006e58:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006e5c:	70 58       	ld.w	r8,r8[0x14]
80006e5e:	e2 18 00 02 	andl	r8,0x2,COH
80006e62:	5f 18       	srne	r8
  if (usart_tx_ready(usart))
80006e64:	58 08       	cp.w	r8,0
80006e66:	c0 a0       	breq	80006e7a <usart_write_char+0x3a>
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
80006e68:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006e6c:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80006e70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006e74:	91 79       	st.w	r8[0x1c],r9
    return USART_SUCCESS;
80006e76:	30 08       	mov	r8,0
80006e78:	c0 28       	rjmp	80006e7c <usart_write_char+0x3c>
  }
  else
    return USART_TX_BUSY;
80006e7a:	30 28       	mov	r8,2
}
80006e7c:	10 9c       	mov	r12,r8
80006e7e:	2f dd       	sub	sp,-12
80006e80:	e3 cd 80 80 	ldm	sp++,r7,pc

80006e84 <usart_putchar>:


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
80006e84:	eb cd 40 80 	pushm	r7,lr
80006e88:	1a 97       	mov	r7,sp
80006e8a:	20 3d       	sub	sp,12
80006e8c:	ef 4c ff f8 	st.w	r7[-8],r12
80006e90:	ef 4b ff f4 	st.w	r7[-12],r11
  int timeout = USART_DEFAULT_TIMEOUT;
80006e94:	e0 68 27 10 	mov	r8,10000
80006e98:	ef 48 ff fc 	st.w	r7[-4],r8

  do
  {
    if (!timeout--) return USART_FAILURE;
80006e9c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ea0:	58 08       	cp.w	r8,0
80006ea2:	5f 08       	sreq	r8
80006ea4:	5c 58       	castu.b	r8
80006ea6:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006eaa:	20 19       	sub	r9,1
80006eac:	ef 49 ff fc 	st.w	r7[-4],r9
80006eb0:	58 08       	cp.w	r8,0
80006eb2:	c0 30       	breq	80006eb8 <usart_putchar+0x34>
80006eb4:	3f f8       	mov	r8,-1
80006eb6:	c0 b8       	rjmp	80006ecc <usart_putchar+0x48>
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80006eb8:	ee fb ff f4 	ld.w	r11,r7[-12]
80006ebc:	ee fc ff f8 	ld.w	r12,r7[-8]
80006ec0:	f0 1f 00 05 	mcall	80006ed4 <usart_putchar+0x50>
80006ec4:	18 98       	mov	r8,r12
80006ec6:	58 08       	cp.w	r8,0
80006ec8:	ce a1       	brne	80006e9c <usart_putchar+0x18>

  return USART_SUCCESS;
80006eca:	30 08       	mov	r8,0
}
80006ecc:	10 9c       	mov	r12,r8
80006ece:	2f dd       	sub	sp,-12
80006ed0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ed4:	80 00       	ld.sh	r0,r0[0x0]
80006ed6:	6e 40       	ld.w	r0,r7[0x10]

80006ed8 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80006ed8:	eb cd 40 80 	pushm	r7,lr
80006edc:	1a 97       	mov	r7,sp
80006ede:	20 2d       	sub	sp,8
80006ee0:	ef 4c ff fc 	st.w	r7[-4],r12
80006ee4:	ef 4b ff f8 	st.w	r7[-8],r11
  while (*string != '\0')
80006ee8:	c0 e8       	rjmp	80006f04 <usart_write_line+0x2c>
    usart_putchar(usart, *string++);
80006eea:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006eee:	11 88       	ld.ub	r8,r8[0x0]
80006ef0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006ef4:	2f f9       	sub	r9,-1
80006ef6:	ef 49 ff f8 	st.w	r7[-8],r9
80006efa:	10 9b       	mov	r11,r8
80006efc:	ee fc ff fc 	ld.w	r12,r7[-4]
80006f00:	f0 1f 00 05 	mcall	80006f14 <usart_write_line+0x3c>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80006f04:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006f08:	11 88       	ld.ub	r8,r8[0x0]
80006f0a:	58 08       	cp.w	r8,0
80006f0c:	ce f1       	brne	80006eea <usart_write_line+0x12>
    usart_putchar(usart, *string++);
}
80006f0e:	2f ed       	sub	sp,-8
80006f10:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f14:	80 00       	ld.sh	r0,r0[0x0]
80006f16:	6e 84       	ld.w	r4,r7[0x20]

80006f18 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80006f18:	eb cd 40 80 	pushm	r7,lr
80006f1c:	1a 97       	mov	r7,sp
	// Catch unregistered interrupts.
	while (true);
80006f1e:	c0 08       	rjmp	80006f1e <_unhandled_interrupt+0x6>

80006f20 <_get_interrupt_handler>:
 *
 * \return Interrupt handler to execute.
 */
__int_handler _get_interrupt_handler(uint32_t int_level);
__int_handler _get_interrupt_handler(uint32_t int_level)
{
80006f20:	eb cd 40 80 	pushm	r7,lr
80006f24:	1a 97       	mov	r7,sp
80006f26:	20 3d       	sub	sp,12
80006f28:	ef 4c ff f4 	st.w	r7[-12],r12
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80006f2c:	fe 78 10 00 	mov	r8,-61440
80006f30:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006f34:	f2 09 11 03 	rsub	r9,r9,3
80006f38:	28 09       	sub	r9,-128
80006f3a:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006f3e:	ef 48 ff f8 	st.w	r7[-8],r8
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80006f42:	fe 78 10 00 	mov	r8,-61440
80006f46:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006f4a:	2c 09       	sub	r9,-64
80006f4c:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006f50:	ef 48 ff fc 	st.w	r7[-4],r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006f54:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f58:	58 08       	cp.w	r8,0
80006f5a:	c1 30       	breq	80006f80 <_get_interrupt_handler+0x60>
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006f5c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006f60:	48 b8       	lddpc	r8,80006f8c <_get_interrupt_handler+0x6c>
80006f62:	a1 79       	lsl	r9,0x1
80006f64:	2f f9       	sub	r9,-1
80006f66:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006f6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006f6e:	f0 08 12 00 	clz	r8,r8
80006f72:	f0 08 11 1f 	rsub	r8,r8,31
			- clz(int_req) - 1]
80006f76:	a3 68       	lsl	r8,0x2
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80006f78:	f2 08 00 08 	add	r8,r9,r8
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80006f7c:	70 08       	ld.w	r8,r8[0x0]
80006f7e:	c0 28       	rjmp	80006f82 <_get_interrupt_handler+0x62>
80006f80:	30 08       	mov	r8,0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80006f82:	10 9c       	mov	r12,r8
80006f84:	2f dd       	sub	sp,-12
80006f86:	e3 cd 80 80 	ldm	sp++,r7,pc
80006f8a:	00 00       	add	r0,r0
80006f8c:	80 00       	ld.sh	r0,r0[0x0]
80006f8e:	d0 84       	*unknown*

80006f90 <INTC_init_evba>:
 * \internal
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
80006f90:	eb cd 40 80 	pushm	r7,lr
80006f94:	1a 97       	mov	r7,sp
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80006f96:	48 38       	lddpc	r8,80006fa0 <INTC_init_evba+0x10>
80006f98:	e3 b8 00 01 	mtsr	0x4,r8
}
80006f9c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006fa0:	80 00       	ld.sh	r0,r0[0x0]
80006fa2:	ce 00       	breq	80006f62 <_get_interrupt_handler+0x42>

80006fa4 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80006fa4:	eb cd 40 80 	pushm	r7,lr
80006fa8:	1a 97       	mov	r7,sp
80006faa:	20 2d       	sub	sp,8
	uint32_t int_grp, int_req;

	INTC_init_evba();
80006fac:	f0 1f 00 1f 	mcall	80007028 <INTC_init_interrupts+0x84>

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80006fb0:	30 08       	mov	r8,0
80006fb2:	ef 48 ff f8 	st.w	r7[-8],r8
80006fb6:	c3 18       	rjmp	80007018 <INTC_init_interrupts+0x74>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006fb8:	30 08       	mov	r8,0
80006fba:	ef 48 ff fc 	st.w	r7[-4],r8
80006fbe:	c1 48       	rjmp	80006fe6 <INTC_init_interrupts+0x42>
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80006fc0:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006fc4:	49 a8       	lddpc	r8,8000702c <INTC_init_interrupts+0x88>
80006fc6:	a1 79       	lsl	r9,0x1
80006fc8:	2f f9       	sub	r9,-1
80006fca:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006fce:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006fd2:	a3 68       	lsl	r8,0x2
80006fd4:	f2 08 00 08 	add	r8,r9,r8
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80006fd8:	49 69       	lddpc	r9,80007030 <INTC_init_interrupts+0x8c>
80006fda:	91 09       	st.w	r8[0x0],r9
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80006fdc:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006fe0:	2f f8       	sub	r8,-1
80006fe2:	ef 48 ff fc 	st.w	r7[-4],r8
	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
80006fe6:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006fea:	49 18       	lddpc	r8,8000702c <INTC_init_interrupts+0x88>
80006fec:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80006ff0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ff4:	10 39       	cp.w	r9,r8
80006ff6:	fe 9b ff e5 	brhi	80006fc0 <INTC_init_interrupts+0x1c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80006ffa:	fe 78 10 00 	mov	r8,-61440
80006ffe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80007002:	48 db       	lddpc	r11,80007034 <INTC_init_interrupts+0x90>
80007004:	48 da       	lddpc	r10,80007038 <INTC_init_interrupts+0x94>
80007006:	f6 0a 01 0a 	sub	r10,r11,r10
8000700a:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
8000700e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007012:	2f f8       	sub	r8,-1
80007014:	ef 48 ff f8 	st.w	r7[-8],r8
80007018:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000701c:	59 58       	cp.w	r8,21
8000701e:	fe 98 ff cd 	brls	80006fb8 <INTC_init_interrupts+0x14>
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
	}
}
80007022:	2f ed       	sub	sp,-8
80007024:	e3 cd 80 80 	ldm	sp++,r7,pc
80007028:	80 00       	ld.sh	r0,r0[0x0]
8000702a:	6f 90       	ld.w	r0,r7[0x64]
8000702c:	80 00       	ld.sh	r0,r0[0x0]
8000702e:	d0 84       	*unknown*
80007030:	80 00       	ld.sh	r0,r0[0x0]
80007032:	6f 18       	ld.w	r8,r7[0x44]
80007034:	80 00       	ld.sh	r0,r0[0x0]
80007036:	cf 04       	brge	80007016 <INTC_init_interrupts+0x72>
80007038:	80 00       	ld.sh	r0,r0[0x0]
8000703a:	ce 00       	breq	80006ffa <INTC_init_interrupts+0x56>

8000703c <INTC_register_interrupt>:
 *          be effective.
 *
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
8000703c:	eb cd 40 80 	pushm	r7,lr
80007040:	1a 97       	mov	r7,sp
80007042:	20 4d       	sub	sp,16
80007044:	ef 4c ff f8 	st.w	r7[-8],r12
80007048:	ef 4b ff f4 	st.w	r7[-12],r11
8000704c:	ef 4a ff f0 	st.w	r7[-16],r10
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80007050:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007054:	a5 98       	lsr	r8,0x5
80007056:	ef 48 ff fc 	st.w	r7[-4],r8

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000705a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000705e:	4a 78       	lddpc	r8,800070f8 <INTC_register_interrupt+0xbc>
80007060:	a1 79       	lsl	r9,0x1
80007062:	2f f9       	sub	r9,-1
80007064:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80007068:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000706c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007070:	a3 68       	lsl	r8,0x2
80007072:	f2 08 00 08 	add	r8,r9,r8
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80007076:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000707a:	91 09       	st.w	r8[0x0],r9
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000707c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007080:	58 08       	cp.w	r8,0
80007082:	c0 c1       	brne	8000709a <INTC_register_interrupt+0x5e>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80007084:	fe 78 10 00 	mov	r8,-61440
80007088:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000708c:	49 cb       	lddpc	r11,800070fc <INTC_register_interrupt+0xc0>
8000708e:	49 da       	lddpc	r10,80007100 <INTC_register_interrupt+0xc4>
80007090:	f6 0a 01 0a 	sub	r10,r11,r10
80007094:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80007098:	c2 d8       	rjmp	800070f2 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT1) {
8000709a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000709e:	58 18       	cp.w	r8,1
800070a0:	c0 d1       	brne	800070ba <INTC_register_interrupt+0x7e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800070a2:	fe 78 10 00 	mov	r8,-61440
800070a6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070aa:	49 7b       	lddpc	r11,80007104 <INTC_register_interrupt+0xc8>
800070ac:	49 5a       	lddpc	r10,80007100 <INTC_register_interrupt+0xc4>
800070ae:	f6 0a 01 0a 	sub	r10,r11,r10
800070b2:	bf aa       	sbr	r10,0x1e
800070b4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800070b8:	c1 d8       	rjmp	800070f2 <INTC_register_interrupt+0xb6>
	} else if (int_level == AVR32_INTC_INT2) {
800070ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800070be:	58 28       	cp.w	r8,2
800070c0:	c0 d1       	brne	800070da <INTC_register_interrupt+0x9e>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800070c2:	fe 78 10 00 	mov	r8,-61440
800070c6:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070ca:	49 0b       	lddpc	r11,80007108 <INTC_register_interrupt+0xcc>
800070cc:	48 da       	lddpc	r10,80007100 <INTC_register_interrupt+0xc4>
800070ce:	f6 0a 01 0a 	sub	r10,r11,r10
800070d2:	bf ba       	sbr	r10,0x1f
800070d4:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
800070d8:	c0 d8       	rjmp	800070f2 <INTC_register_interrupt+0xb6>
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800070da:	fe 78 10 00 	mov	r8,-61440
800070de:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070e2:	48 bb       	lddpc	r11,8000710c <INTC_register_interrupt+0xd0>
800070e4:	48 7a       	lddpc	r10,80007100 <INTC_register_interrupt+0xc4>
800070e6:	f6 0a 01 0a 	sub	r10,r11,r10
800070ea:	ea 1a c0 00 	orh	r10,0xc000
800070ee:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
	}
}
800070f2:	2f cd       	sub	sp,-16
800070f4:	e3 cd 80 80 	ldm	sp++,r7,pc
800070f8:	80 00       	ld.sh	r0,r0[0x0]
800070fa:	d0 84       	*unknown*
800070fc:	80 00       	ld.sh	r0,r0[0x0]
800070fe:	cf 04       	brge	800070de <INTC_register_interrupt+0xa2>
80007100:	80 00       	ld.sh	r0,r0[0x0]
80007102:	ce 00       	breq	800070c2 <INTC_register_interrupt+0x86>
80007104:	80 00       	ld.sh	r0,r0[0x0]
80007106:	cf 12       	brcc	800070e8 <INTC_register_interrupt+0xac>
80007108:	80 00       	ld.sh	r0,r0[0x0]
8000710a:	cf 20       	breq	800070ee <INTC_register_interrupt+0xb2>
8000710c:	80 00       	ld.sh	r0,r0[0x0]
8000710e:	cf 2e       	rcall	80006ef2 <usart_write_line+0x1a>

80007110 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80007110:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80007114:	fe c0 a3 14 	sub	r0,pc,-23788

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80007118:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
8000711c:	d5 53       	csrf	0x15
  cp      r0, r1
8000711e:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80007120:	e0 61 05 10 	mov	r1,1296
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80007124:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80007126:	c0 72       	brcc	80007134 <idata_load_loop_end>
  cp      r0, r1
80007128:	fe c2 9a 68 	sub	r2,pc,-26008

8000712c <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
8000712c:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
8000712e:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80007130:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
80007132:	cf d3       	brcs	8000712c <idata_load_loop>

80007134 <idata_load_loop_end>:
  mov     r2, 0
80007134:	e0 60 05 10 	mov	r0,1296
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80007138:	e0 61 07 88 	mov	r1,1928
  cp      r0, r1
  brlo    udata_clear_loop
8000713c:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000713e:	c0 62       	brcc	8000714a <udata_clear_loop_end>
80007140:	30 02       	mov	r2,0
80007142:	30 03       	mov	r3,0

80007144 <udata_clear_loop>:
80007144:	a1 22       	st.d	r0++,r2
80007146:	02 30       	cp.w	r0,r1
80007148:	cf e3       	brcs	80007144 <udata_clear_loop>

8000714a <udata_clear_loop_end>:
8000714a:	fe cf fd 9a 	sub	pc,pc,-614
8000714e:	d7 03       	nop

80007150 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80007150:	eb cd 40 80 	pushm	r7,lr
80007154:	1a 97       	mov	r7,sp
80007156:	20 1d       	sub	sp,4
80007158:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000715c:	ee fb ff fc 	ld.w	r11,r7[-4]
80007160:	30 2c       	mov	r12,2
80007162:	f0 1f 00 03 	mcall	8000716c <sysclk_enable_pba_module+0x1c>
}
80007166:	2f fd       	sub	sp,-4
80007168:	e3 cd 80 80 	ldm	sp++,r7,pc
8000716c:	80 00       	ld.sh	r0,r0[0x0]
8000716e:	62 58       	ld.w	r8,r1[0x14]

80007170 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80007170:	eb cd 40 80 	pushm	r7,lr
80007174:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80007176:	30 6c       	mov	r12,6
80007178:	f0 1f 00 02 	mcall	80007180 <ioport_init+0x10>
	arch_ioport_init();
}
8000717c:	e3 cd 80 80 	ldm	sp++,r7,pc
80007180:	80 00       	ld.sh	r0,r0[0x0]
80007182:	71 50       	ld.w	r0,r8[0x54]

80007184 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80007184:	eb cd 40 80 	pushm	r7,lr
80007188:	1a 97       	mov	r7,sp
8000718a:	20 cd       	sub	sp,48
8000718c:	ef 4c ff d4 	st.w	r7[-44],r12
80007190:	ef 4b ff d0 	st.w	r7[-48],r11
80007194:	ee f8 ff d4 	ld.w	r8,r7[-44]
80007198:	ef 48 ff dc 	st.w	r7[-36],r8
8000719c:	ee f8 ff d0 	ld.w	r8,r7[-48]
800071a0:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
800071a4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800071a8:	58 18       	cp.w	r8,1
800071aa:	c2 11       	brne	800071ec <ioport_set_pin_dir+0x68>
800071ac:	ee f8 ff dc 	ld.w	r8,r7[-36]
800071b0:	ef 48 ff e0 	st.w	r7[-32],r8
800071b4:	ee f8 ff e0 	ld.w	r8,r7[-32]
800071b8:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800071bc:	ee f8 ff e4 	ld.w	r8,r7[-28]
800071c0:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800071c2:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800071c6:	ee f8 ff e8 	ld.w	r8,r7[-24]
800071ca:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800071cc:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800071d0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800071d4:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800071d8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800071dc:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800071e0:	30 1a       	mov	r10,1
800071e2:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800071e6:	f1 49 00 44 	st.w	r8[68],r9
800071ea:	c2 48       	rjmp	80007232 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800071ec:	ee f8 ff d8 	ld.w	r8,r7[-40]
800071f0:	58 08       	cp.w	r8,0
800071f2:	c2 01       	brne	80007232 <ioport_set_pin_dir+0xae>
800071f4:	ee f8 ff dc 	ld.w	r8,r7[-36]
800071f8:	ef 48 ff f0 	st.w	r7[-16],r8
800071fc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007200:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80007204:	ee f8 ff f4 	ld.w	r8,r7[-12]
80007208:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000720a:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000720e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007212:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80007214:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80007218:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000721c:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007220:	ee f9 ff fc 	ld.w	r9,r7[-4]
80007224:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80007228:	30 1a       	mov	r10,1
8000722a:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
8000722e:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80007232:	2f 4d       	sub	sp,-48
80007234:	e3 cd 80 80 	ldm	sp++,r7,pc

80007238 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
80007238:	eb cd 40 80 	pushm	r7,lr
8000723c:	1a 97       	mov	r7,sp
8000723e:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80007240:	30 08       	mov	r8,0
80007242:	ef 68 ff ff 	st.b	r7[-1],r8
80007246:	c0 c8       	rjmp	8000725e <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
80007248:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000724c:	48 ba       	lddpc	r10,80007278 <sleepmgr_init+0x40>
8000724e:	30 08       	mov	r8,0
80007250:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80007254:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007258:	2f f8       	sub	r8,-1
8000725a:	ef 68 ff ff 	st.b	r7[-1],r8
8000725e:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80007262:	30 58       	mov	r8,5
80007264:	f0 09 18 00 	cp.b	r9,r8
80007268:	fe 98 ff f0 	brls	80007248 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
8000726c:	48 39       	lddpc	r9,80007278 <sleepmgr_init+0x40>
8000726e:	30 18       	mov	r8,1
80007270:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80007272:	2f fd       	sub	sp,-4
80007274:	e3 cd 80 80 	ldm	sp++,r7,pc
80007278:	00 00       	add	r0,r0
8000727a:	07 78       	ld.ub	r8,--r3

8000727c <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
8000727c:	eb cd 40 80 	pushm	r7,lr
80007280:	1a 97       	mov	r7,sp
	sysclk_init();
80007282:	f0 1f 00 10 	mcall	800072c0 <board_init+0x44>
	INTC_init_interrupts();
80007286:	f0 1f 00 10 	mcall	800072c4 <board_init+0x48>
	sleepmgr_init();
8000728a:	f0 1f 00 10 	mcall	800072c8 <board_init+0x4c>
	ioport_init();
8000728e:	f0 1f 00 10 	mcall	800072cc <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80007292:	30 1c       	mov	r12,1
80007294:	f0 1f 00 0f 	mcall	800072d0 <board_init+0x54>
	sensor_init();
80007298:	f0 1f 00 0f 	mcall	800072d4 <board_init+0x58>
	motor_init();
8000729c:	f0 1f 00 0f 	mcall	800072d8 <board_init+0x5c>
	com_spi_init();
800072a0:	f0 1f 00 0f 	mcall	800072dc <board_init+0x60>
	ast_init();
800072a4:	f0 1f 00 0f 	mcall	800072e0 <board_init+0x64>
	usart_init();
800072a8:	f0 1f 00 0f 	mcall	800072e4 <board_init+0x68>
	
		
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
800072ac:	30 1b       	mov	r11,1
800072ae:	31 9c       	mov	r12,25
800072b0:	f0 1f 00 0e 	mcall	800072e8 <board_init+0x6c>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
800072b4:	30 1b       	mov	r11,1
800072b6:	31 7c       	mov	r12,23
800072b8:	f0 1f 00 0c 	mcall	800072e8 <board_init+0x6c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
800072bc:	e3 cd 80 80 	ldm	sp++,r7,pc
800072c0:	80 00       	ld.sh	r0,r0[0x0]
800072c2:	63 e8       	ld.w	r8,r1[0x78]
800072c4:	80 00       	ld.sh	r0,r0[0x0]
800072c6:	6f a4       	ld.w	r4,r7[0x68]
800072c8:	80 00       	ld.sh	r0,r0[0x0]
800072ca:	72 38       	ld.w	r8,r9[0xc]
800072cc:	80 00       	ld.sh	r0,r0[0x0]
800072ce:	71 70       	ld.w	r0,r8[0x5c]
800072d0:	80 00       	ld.sh	r0,r0[0x0]
800072d2:	5a 00       	cp.w	r0,-32
800072d4:	80 00       	ld.sh	r0,r0[0x0]
800072d6:	4d cc       	lddpc	r12,80007444 <main+0x94>
800072d8:	80 00       	ld.sh	r0,r0[0x0]
800072da:	3e 08       	mov	r8,-32
800072dc:	80 00       	ld.sh	r0,r0[0x0]
800072de:	38 ec       	mov	r12,-114
800072e0:	80 00       	ld.sh	r0,r0[0x0]
800072e2:	26 08       	sub	r8,96
800072e4:	80 00       	ld.sh	r0,r0[0x0]
800072e6:	39 c0       	mov	r0,-100
800072e8:	80 00       	ld.sh	r0,r0[0x0]
800072ea:	71 84       	ld.w	r4,r8[0x60]
800072ec:	44 52       	lddsp	r2,sp[0x114]
800072ee:	4f 48       	lddpc	r8,800074bc <__avr32_udiv64+0xc>
800072f0:	4e 45       	lddpc	r5,80007480 <main+0xd0>
800072f2:	20 76       	sub	r6,7
800072f4:	30 2e       	mov	lr,2
800072f6:	31 0a       	mov	r10,16
800072f8:	00 00       	add	r0,r0
	...

800072fc <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
800072fc:	eb cd 40 80 	pushm	r7,lr
80007300:	1a 97       	mov	r7,sp
80007302:	20 cd       	sub	sp,48
80007304:	ef 4c ff d4 	st.w	r7[-44],r12
80007308:	16 98       	mov	r8,r11
8000730a:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
8000730e:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80007312:	ee f9 ff d4 	ld.w	r9,r7[-44]
80007316:	ef 49 ff dc 	st.w	r7[-36],r9
8000731a:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
8000731e:	ef 39 ff db 	ld.ub	r9,r7[-37]
80007322:	30 08       	mov	r8,0
80007324:	f0 09 18 00 	cp.b	r9,r8
80007328:	c2 10       	breq	8000736a <ioport_set_pin_level+0x6e>
8000732a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000732e:	ef 48 ff e0 	st.w	r7[-32],r8
80007332:	ee f8 ff e0 	ld.w	r8,r7[-32]
80007336:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000733a:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000733e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007340:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007344:	ee f8 ff e8 	ld.w	r8,r7[-24]
80007348:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000734a:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000734e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80007352:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007356:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000735a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000735e:	30 1a       	mov	r10,1
80007360:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80007364:	f1 49 00 54 	st.w	r8[84],r9
80007368:	c2 08       	rjmp	800073a8 <ioport_set_pin_level+0xac>
8000736a:	ee f8 ff dc 	ld.w	r8,r7[-36]
8000736e:	ef 48 ff f0 	st.w	r7[-16],r8
80007372:	ee f8 ff f0 	ld.w	r8,r7[-16]
80007376:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000737a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000737e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007380:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80007384:	ee f8 ff f8 	ld.w	r8,r7[-8]
80007388:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000738a:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
8000738e:	ee f9 ff dc 	ld.w	r9,r7[-36]
80007392:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80007396:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000739a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000739e:	30 1a       	mov	r10,1
800073a0:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800073a4:	f1 49 00 58 	st.w	r8[88],r9
}
800073a8:	2f 4d       	sub	sp,-48
800073aa:	e3 cd 80 80 	ldm	sp++,r7,pc
800073ae:	d7 03       	nop

800073b0 <main>:
#include "ast_rtc.h"

//int testInteger = 0;

int main (void)
{
800073b0:	eb cd 40 c0 	pushm	r6-r7,lr
800073b4:	1a 97       	mov	r7,sp
800073b6:	20 3d       	sub	sp,12
	board_init();
800073b8:	f0 1f 00 34 	mcall	80007488 <main+0xd8>

	usart_write_line(USART,"DROHNE v0.1\n");
800073bc:	4b 4b       	lddpc	r11,8000748c <main+0xdc>
800073be:	fe 7c 30 00 	mov	r12,-53248
800073c2:	f0 1f 00 34 	mcall	80007490 <main+0xe0>

	bool w_done = false;
800073c6:	30 08       	mov	r8,0
800073c8:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
800073cc:	30 0b       	mov	r11,0
800073ce:	30 fc       	mov	r12,15
800073d0:	f0 1f 00 31 	mcall	80007494 <main+0xe4>
800073d4:	c0 28       	rjmp	800073d8 <main+0x28>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
800073d6:	d7 03       	nop

	bool w_done = false;
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
	while (1)
	{
		if (!w_done)
800073d8:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800073dc:	ec 18 00 01 	eorl	r8,0x1
800073e0:	5c 58       	castu.b	r8
800073e2:	cf a0       	breq	800073d6 <main+0x26>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				communication_frame_out.sensor_euler = sensor_read_euler();
800073e4:	4a d6       	lddpc	r6,80007498 <main+0xe8>
800073e6:	ee c8 00 0c 	sub	r8,r7,12
800073ea:	10 9c       	mov	r12,r8
800073ec:	f0 1f 00 2c 	mcall	8000749c <main+0xec>
800073f0:	0c 98       	mov	r8,r6
800073f2:	ee c9 00 0c 	sub	r9,r7,12
800073f6:	30 6a       	mov	r10,6
800073f8:	12 9b       	mov	r11,r9
800073fa:	10 9c       	mov	r12,r8
800073fc:	f0 1f 00 29 	mcall	800074a0 <main+0xf0>
				if  (communication_frame_out.sensor_euler.h != 0 || communication_frame_out.sensor_euler.p != 0 || communication_frame_out.sensor_euler.r != 0)
80007400:	4a 68       	lddpc	r8,80007498 <main+0xe8>
80007402:	11 89       	ld.ub	r9,r8[0x0]
80007404:	5c 59       	castu.b	r9
80007406:	a9 69       	lsl	r9,0x8
80007408:	11 98       	ld.ub	r8,r8[0x1]
8000740a:	5c 58       	castu.b	r8
8000740c:	12 48       	or	r8,r9
8000740e:	b1 68       	lsl	r8,0x10
80007410:	b1 48       	asr	r8,0x10
80007412:	5c 88       	casts.h	r8
80007414:	c1 71       	brne	80007442 <main+0x92>
80007416:	4a 18       	lddpc	r8,80007498 <main+0xe8>
80007418:	11 c9       	ld.ub	r9,r8[0x4]
8000741a:	5c 59       	castu.b	r9
8000741c:	a9 69       	lsl	r9,0x8
8000741e:	11 d8       	ld.ub	r8,r8[0x5]
80007420:	5c 58       	castu.b	r8
80007422:	12 48       	or	r8,r9
80007424:	b1 68       	lsl	r8,0x10
80007426:	b1 48       	asr	r8,0x10
80007428:	5c 88       	casts.h	r8
8000742a:	c0 c1       	brne	80007442 <main+0x92>
8000742c:	49 b8       	lddpc	r8,80007498 <main+0xe8>
8000742e:	11 a9       	ld.ub	r9,r8[0x2]
80007430:	5c 59       	castu.b	r9
80007432:	a9 69       	lsl	r9,0x8
80007434:	11 b8       	ld.ub	r8,r8[0x3]
80007436:	5c 58       	castu.b	r8
80007438:	12 48       	or	r8,r9
8000743a:	b1 68       	lsl	r8,0x10
8000743c:	b1 48       	asr	r8,0x10
8000743e:	5c 88       	casts.h	r8
80007440:	c1 f0       	breq	8000747e <main+0xce>
				{
						communication_frame_out.sensor_euler = sensor_read_euler();
80007442:	49 66       	lddpc	r6,80007498 <main+0xe8>
80007444:	ee c8 00 0c 	sub	r8,r7,12
80007448:	10 9c       	mov	r12,r8
8000744a:	f0 1f 00 15 	mcall	8000749c <main+0xec>
8000744e:	0c 98       	mov	r8,r6
80007450:	ee c9 00 0c 	sub	r9,r7,12
80007454:	30 6a       	mov	r10,6
80007456:	12 9b       	mov	r11,r9
80007458:	10 9c       	mov	r12,r8
8000745a:	f0 1f 00 12 	mcall	800074a0 <main+0xf0>
						communication_frame_in.app_euler = communication_frame_out.sensor_euler;
8000745e:	49 28       	lddpc	r8,800074a4 <main+0xf4>
80007460:	48 e9       	lddpc	r9,80007498 <main+0xe8>
80007462:	2f a8       	sub	r8,-6
80007464:	30 6a       	mov	r10,6
80007466:	12 9b       	mov	r11,r9
80007468:	10 9c       	mov	r12,r8
8000746a:	f0 1f 00 0e 	mcall	800074a0 <main+0xf0>
						throotle = 0;
8000746e:	48 f8       	lddpc	r8,800074a8 <main+0xf8>
80007470:	30 09       	mov	r9,0
80007472:	91 09       	st.w	r8[0x0],r9
						w_done = true;
80007474:	30 18       	mov	r8,1
80007476:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
8000747a:	f0 1f 00 0d 	mcall	800074ac <main+0xfc>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
8000747e:	30 1b       	mov	r11,1
80007480:	30 fc       	mov	r12,15
80007482:	f0 1f 00 05 	mcall	80007494 <main+0xe4>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
80007486:	ca 9b       	rjmp	800073d8 <main+0x28>
80007488:	80 00       	ld.sh	r0,r0[0x0]
8000748a:	72 7c       	ld.w	r12,r9[0x1c]
8000748c:	80 00       	ld.sh	r0,r0[0x0]
8000748e:	72 ec       	ld.w	r12,r9[0x38]
80007490:	80 00       	ld.sh	r0,r0[0x0]
80007492:	6e d8       	ld.w	r8,r7[0x34]
80007494:	80 00       	ld.sh	r0,r0[0x0]
80007496:	72 fc       	ld.w	r12,r9[0x3c]
80007498:	00 00       	add	r0,r0
8000749a:	07 18       	ld.sh	r8,r3++
8000749c:	80 00       	ld.sh	r0,r0[0x0]
8000749e:	56 c4       	stdsp	sp[0x1b0],r4
800074a0:	80 00       	ld.sh	r0,r0[0x0]
800074a2:	77 14       	ld.w	r4,r11[0x44]
800074a4:	00 00       	add	r0,r0
800074a6:	07 00       	ld.w	r0,r3++
800074a8:	00 00       	add	r0,r0
800074aa:	06 64       	and	r4,r3
800074ac:	80 00       	ld.sh	r0,r0[0x0]
800074ae:	44 04       	lddsp	r4,sp[0x100]

800074b0 <__avr32_udiv64>:
800074b0:	d4 31       	pushm	r0-r7,lr
800074b2:	1a 97       	mov	r7,sp
800074b4:	20 3d       	sub	sp,12
800074b6:	10 9c       	mov	r12,r8
800074b8:	12 9e       	mov	lr,r9
800074ba:	14 93       	mov	r3,r10
800074bc:	58 09       	cp.w	r9,0
800074be:	e0 81 00 bd 	brne	80007638 <__avr32_udiv64+0x188>
800074c2:	16 38       	cp.w	r8,r11
800074c4:	e0 88 00 40 	brls	80007544 <__avr32_udiv64+0x94>
800074c8:	f0 08 12 00 	clz	r8,r8
800074cc:	c0 d0       	breq	800074e6 <__avr32_udiv64+0x36>
800074ce:	f6 08 09 4b 	lsl	r11,r11,r8
800074d2:	f0 09 11 20 	rsub	r9,r8,32
800074d6:	f8 08 09 4c 	lsl	r12,r12,r8
800074da:	f4 09 0a 49 	lsr	r9,r10,r9
800074de:	f4 08 09 43 	lsl	r3,r10,r8
800074e2:	f3 eb 10 0b 	or	r11,r9,r11
800074e6:	f8 0e 16 10 	lsr	lr,r12,0x10
800074ea:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800074ee:	f6 0e 0d 00 	divu	r0,r11,lr
800074f2:	e6 0b 16 10 	lsr	r11,r3,0x10
800074f6:	00 99       	mov	r9,r0
800074f8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800074fc:	e0 0a 02 48 	mul	r8,r0,r10
80007500:	10 3b       	cp.w	r11,r8
80007502:	c0 a2       	brcc	80007516 <__avr32_udiv64+0x66>
80007504:	20 19       	sub	r9,1
80007506:	18 0b       	add	r11,r12
80007508:	18 3b       	cp.w	r11,r12
8000750a:	c0 63       	brcs	80007516 <__avr32_udiv64+0x66>
8000750c:	10 3b       	cp.w	r11,r8
8000750e:	f7 b9 03 01 	sublo	r9,1
80007512:	f7 dc e3 0b 	addcs	r11,r11,r12
80007516:	f6 08 01 01 	sub	r1,r11,r8
8000751a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000751e:	e2 0e 0d 00 	divu	r0,r1,lr
80007522:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007526:	00 98       	mov	r8,r0
80007528:	e0 0a 02 4a 	mul	r10,r0,r10
8000752c:	14 33       	cp.w	r3,r10
8000752e:	c0 82       	brcc	8000753e <__avr32_udiv64+0x8e>
80007530:	20 18       	sub	r8,1
80007532:	18 03       	add	r3,r12
80007534:	18 33       	cp.w	r3,r12
80007536:	c0 43       	brcs	8000753e <__avr32_udiv64+0x8e>
80007538:	14 33       	cp.w	r3,r10
8000753a:	f7 b8 03 01 	sublo	r8,1
8000753e:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80007542:	cd f8       	rjmp	80007700 <__avr32_udiv64+0x250>
80007544:	58 08       	cp.w	r8,0
80007546:	c0 51       	brne	80007550 <__avr32_udiv64+0xa0>
80007548:	30 19       	mov	r9,1
8000754a:	f2 08 0d 08 	divu	r8,r9,r8
8000754e:	10 9c       	mov	r12,r8
80007550:	f8 06 12 00 	clz	r6,r12
80007554:	c0 41       	brne	8000755c <__avr32_udiv64+0xac>
80007556:	18 1b       	sub	r11,r12
80007558:	30 19       	mov	r9,1
8000755a:	c4 08       	rjmp	800075da <__avr32_udiv64+0x12a>
8000755c:	ec 01 11 20 	rsub	r1,r6,32
80007560:	f4 01 0a 49 	lsr	r9,r10,r1
80007564:	f8 06 09 4c 	lsl	r12,r12,r6
80007568:	f6 06 09 48 	lsl	r8,r11,r6
8000756c:	f6 01 0a 41 	lsr	r1,r11,r1
80007570:	f3 e8 10 08 	or	r8,r9,r8
80007574:	f8 03 16 10 	lsr	r3,r12,0x10
80007578:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000757c:	e2 03 0d 00 	divu	r0,r1,r3
80007580:	f0 0b 16 10 	lsr	r11,r8,0x10
80007584:	00 9e       	mov	lr,r0
80007586:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000758a:	e0 05 02 49 	mul	r9,r0,r5
8000758e:	12 3b       	cp.w	r11,r9
80007590:	c0 a2       	brcc	800075a4 <__avr32_udiv64+0xf4>
80007592:	20 1e       	sub	lr,1
80007594:	18 0b       	add	r11,r12
80007596:	18 3b       	cp.w	r11,r12
80007598:	c0 63       	brcs	800075a4 <__avr32_udiv64+0xf4>
8000759a:	12 3b       	cp.w	r11,r9
8000759c:	f7 be 03 01 	sublo	lr,1
800075a0:	f7 dc e3 0b 	addcs	r11,r11,r12
800075a4:	12 1b       	sub	r11,r9
800075a6:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
800075aa:	f6 03 0d 02 	divu	r2,r11,r3
800075ae:	f1 e3 11 08 	or	r8,r8,r3<<0x10
800075b2:	04 99       	mov	r9,r2
800075b4:	e4 05 02 4b 	mul	r11,r2,r5
800075b8:	16 38       	cp.w	r8,r11
800075ba:	c0 a2       	brcc	800075ce <__avr32_udiv64+0x11e>
800075bc:	20 19       	sub	r9,1
800075be:	18 08       	add	r8,r12
800075c0:	18 38       	cp.w	r8,r12
800075c2:	c0 63       	brcs	800075ce <__avr32_udiv64+0x11e>
800075c4:	16 38       	cp.w	r8,r11
800075c6:	f7 b9 03 01 	sublo	r9,1
800075ca:	f1 dc e3 08 	addcs	r8,r8,r12
800075ce:	f4 06 09 43 	lsl	r3,r10,r6
800075d2:	f0 0b 01 0b 	sub	r11,r8,r11
800075d6:	f3 ee 11 09 	or	r9,r9,lr<<0x10
800075da:	f8 06 16 10 	lsr	r6,r12,0x10
800075de:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
800075e2:	f6 06 0d 00 	divu	r0,r11,r6
800075e6:	e6 0b 16 10 	lsr	r11,r3,0x10
800075ea:	00 9a       	mov	r10,r0
800075ec:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800075f0:	e0 0e 02 48 	mul	r8,r0,lr
800075f4:	10 3b       	cp.w	r11,r8
800075f6:	c0 a2       	brcc	8000760a <__avr32_udiv64+0x15a>
800075f8:	20 1a       	sub	r10,1
800075fa:	18 0b       	add	r11,r12
800075fc:	18 3b       	cp.w	r11,r12
800075fe:	c0 63       	brcs	8000760a <__avr32_udiv64+0x15a>
80007600:	10 3b       	cp.w	r11,r8
80007602:	f7 ba 03 01 	sublo	r10,1
80007606:	f7 dc e3 0b 	addcs	r11,r11,r12
8000760a:	f6 08 01 01 	sub	r1,r11,r8
8000760e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007612:	e2 06 0d 00 	divu	r0,r1,r6
80007616:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000761a:	00 98       	mov	r8,r0
8000761c:	e0 0e 02 4b 	mul	r11,r0,lr
80007620:	16 33       	cp.w	r3,r11
80007622:	c0 82       	brcc	80007632 <__avr32_udiv64+0x182>
80007624:	20 18       	sub	r8,1
80007626:	18 03       	add	r3,r12
80007628:	18 33       	cp.w	r3,r12
8000762a:	c0 43       	brcs	80007632 <__avr32_udiv64+0x182>
8000762c:	16 33       	cp.w	r3,r11
8000762e:	f7 b8 03 01 	sublo	r8,1
80007632:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80007636:	c6 98       	rjmp	80007708 <__avr32_udiv64+0x258>
80007638:	16 39       	cp.w	r9,r11
8000763a:	e0 8b 00 65 	brhi	80007704 <__avr32_udiv64+0x254>
8000763e:	f2 09 12 00 	clz	r9,r9
80007642:	c0 b1       	brne	80007658 <__avr32_udiv64+0x1a8>
80007644:	10 3a       	cp.w	r10,r8
80007646:	5f 2a       	srhs	r10
80007648:	1c 3b       	cp.w	r11,lr
8000764a:	5f b8       	srhi	r8
8000764c:	10 4a       	or	r10,r8
8000764e:	f2 0a 18 00 	cp.b	r10,r9
80007652:	c5 90       	breq	80007704 <__avr32_udiv64+0x254>
80007654:	30 18       	mov	r8,1
80007656:	c5 98       	rjmp	80007708 <__avr32_udiv64+0x258>
80007658:	f0 09 09 46 	lsl	r6,r8,r9
8000765c:	f2 03 11 20 	rsub	r3,r9,32
80007660:	fc 09 09 4e 	lsl	lr,lr,r9
80007664:	f0 03 0a 48 	lsr	r8,r8,r3
80007668:	f6 09 09 4c 	lsl	r12,r11,r9
8000766c:	f4 03 0a 42 	lsr	r2,r10,r3
80007670:	ef 46 ff f4 	st.w	r7[-12],r6
80007674:	f6 03 0a 43 	lsr	r3,r11,r3
80007678:	18 42       	or	r2,r12
8000767a:	f1 ee 10 0c 	or	r12,r8,lr
8000767e:	f8 01 16 10 	lsr	r1,r12,0x10
80007682:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80007686:	e6 01 0d 04 	divu	r4,r3,r1
8000768a:	e4 03 16 10 	lsr	r3,r2,0x10
8000768e:	08 9e       	mov	lr,r4
80007690:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80007694:	e8 06 02 48 	mul	r8,r4,r6
80007698:	10 33       	cp.w	r3,r8
8000769a:	c0 a2       	brcc	800076ae <__avr32_udiv64+0x1fe>
8000769c:	20 1e       	sub	lr,1
8000769e:	18 03       	add	r3,r12
800076a0:	18 33       	cp.w	r3,r12
800076a2:	c0 63       	brcs	800076ae <__avr32_udiv64+0x1fe>
800076a4:	10 33       	cp.w	r3,r8
800076a6:	f7 be 03 01 	sublo	lr,1
800076aa:	e7 dc e3 03 	addcs	r3,r3,r12
800076ae:	10 13       	sub	r3,r8
800076b0:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
800076b4:	e6 01 0d 00 	divu	r0,r3,r1
800076b8:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800076bc:	00 98       	mov	r8,r0
800076be:	e0 06 02 46 	mul	r6,r0,r6
800076c2:	0c 3b       	cp.w	r11,r6
800076c4:	c0 a2       	brcc	800076d8 <__avr32_udiv64+0x228>
800076c6:	20 18       	sub	r8,1
800076c8:	18 0b       	add	r11,r12
800076ca:	18 3b       	cp.w	r11,r12
800076cc:	c0 63       	brcs	800076d8 <__avr32_udiv64+0x228>
800076ce:	0c 3b       	cp.w	r11,r6
800076d0:	f7 dc e3 0b 	addcs	r11,r11,r12
800076d4:	f7 b8 03 01 	sublo	r8,1
800076d8:	f1 ee 11 08 	or	r8,r8,lr<<0x10
800076dc:	ee f4 ff f4 	ld.w	r4,r7[-12]
800076e0:	0c 1b       	sub	r11,r6
800076e2:	f0 04 06 42 	mulu.d	r2,r8,r4
800076e6:	06 95       	mov	r5,r3
800076e8:	16 35       	cp.w	r5,r11
800076ea:	e0 8b 00 0a 	brhi	800076fe <__avr32_udiv64+0x24e>
800076ee:	5f 0b       	sreq	r11
800076f0:	f4 09 09 49 	lsl	r9,r10,r9
800076f4:	12 32       	cp.w	r2,r9
800076f6:	5f b9       	srhi	r9
800076f8:	f7 e9 00 09 	and	r9,r11,r9
800076fc:	c0 60       	breq	80007708 <__avr32_udiv64+0x258>
800076fe:	20 18       	sub	r8,1
80007700:	30 09       	mov	r9,0
80007702:	c0 38       	rjmp	80007708 <__avr32_udiv64+0x258>
80007704:	30 09       	mov	r9,0
80007706:	12 98       	mov	r8,r9
80007708:	10 9a       	mov	r10,r8
8000770a:	12 93       	mov	r3,r9
8000770c:	10 92       	mov	r2,r8
8000770e:	12 9b       	mov	r11,r9
80007710:	2f dd       	sub	sp,-12
80007712:	d8 32       	popm	r0-r7,pc

80007714 <memcpy>:
80007714:	58 8a       	cp.w	r10,8
80007716:	c2 f5       	brlt	80007774 <memcpy+0x60>
80007718:	f9 eb 10 09 	or	r9,r12,r11
8000771c:	e2 19 00 03 	andl	r9,0x3,COH
80007720:	e0 81 00 97 	brne	8000784e <memcpy+0x13a>
80007724:	e0 4a 00 20 	cp.w	r10,32
80007728:	c3 b4       	brge	8000779e <memcpy+0x8a>
8000772a:	f4 08 14 02 	asr	r8,r10,0x2
8000772e:	f0 09 11 08 	rsub	r9,r8,8
80007732:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80007736:	76 69       	ld.w	r9,r11[0x18]
80007738:	99 69       	st.w	r12[0x18],r9
8000773a:	76 59       	ld.w	r9,r11[0x14]
8000773c:	99 59       	st.w	r12[0x14],r9
8000773e:	76 49       	ld.w	r9,r11[0x10]
80007740:	99 49       	st.w	r12[0x10],r9
80007742:	76 39       	ld.w	r9,r11[0xc]
80007744:	99 39       	st.w	r12[0xc],r9
80007746:	76 29       	ld.w	r9,r11[0x8]
80007748:	99 29       	st.w	r12[0x8],r9
8000774a:	76 19       	ld.w	r9,r11[0x4]
8000774c:	99 19       	st.w	r12[0x4],r9
8000774e:	76 09       	ld.w	r9,r11[0x0]
80007750:	99 09       	st.w	r12[0x0],r9
80007752:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80007756:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000775a:	e0 1a 00 03 	andl	r10,0x3
8000775e:	f4 0a 11 04 	rsub	r10,r10,4
80007762:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80007766:	17 a9       	ld.ub	r9,r11[0x2]
80007768:	b0 a9       	st.b	r8[0x2],r9
8000776a:	17 99       	ld.ub	r9,r11[0x1]
8000776c:	b0 99       	st.b	r8[0x1],r9
8000776e:	17 89       	ld.ub	r9,r11[0x0]
80007770:	b0 89       	st.b	r8[0x0],r9
80007772:	5e fc       	retal	r12
80007774:	f4 0a 11 09 	rsub	r10,r10,9
80007778:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000777c:	17 f9       	ld.ub	r9,r11[0x7]
8000777e:	b8 f9       	st.b	r12[0x7],r9
80007780:	17 e9       	ld.ub	r9,r11[0x6]
80007782:	b8 e9       	st.b	r12[0x6],r9
80007784:	17 d9       	ld.ub	r9,r11[0x5]
80007786:	b8 d9       	st.b	r12[0x5],r9
80007788:	17 c9       	ld.ub	r9,r11[0x4]
8000778a:	b8 c9       	st.b	r12[0x4],r9
8000778c:	17 b9       	ld.ub	r9,r11[0x3]
8000778e:	b8 b9       	st.b	r12[0x3],r9
80007790:	17 a9       	ld.ub	r9,r11[0x2]
80007792:	b8 a9       	st.b	r12[0x2],r9
80007794:	17 99       	ld.ub	r9,r11[0x1]
80007796:	b8 99       	st.b	r12[0x1],r9
80007798:	17 89       	ld.ub	r9,r11[0x0]
8000779a:	b8 89       	st.b	r12[0x0],r9
8000779c:	5e fc       	retal	r12
8000779e:	eb cd 40 c0 	pushm	r6-r7,lr
800077a2:	18 99       	mov	r9,r12
800077a4:	22 0a       	sub	r10,32
800077a6:	b7 07       	ld.d	r6,r11++
800077a8:	b3 26       	st.d	r9++,r6
800077aa:	b7 07       	ld.d	r6,r11++
800077ac:	b3 26       	st.d	r9++,r6
800077ae:	b7 07       	ld.d	r6,r11++
800077b0:	b3 26       	st.d	r9++,r6
800077b2:	b7 07       	ld.d	r6,r11++
800077b4:	b3 26       	st.d	r9++,r6
800077b6:	22 0a       	sub	r10,32
800077b8:	cf 74       	brge	800077a6 <memcpy+0x92>
800077ba:	2f 0a       	sub	r10,-16
800077bc:	c0 65       	brlt	800077c8 <memcpy+0xb4>
800077be:	b7 07       	ld.d	r6,r11++
800077c0:	b3 26       	st.d	r9++,r6
800077c2:	b7 07       	ld.d	r6,r11++
800077c4:	b3 26       	st.d	r9++,r6
800077c6:	21 0a       	sub	r10,16
800077c8:	5c 3a       	neg	r10
800077ca:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800077ce:	d7 03       	nop
800077d0:	d7 03       	nop
800077d2:	f7 36 00 0e 	ld.ub	r6,r11[14]
800077d6:	f3 66 00 0e 	st.b	r9[14],r6
800077da:	f7 36 00 0d 	ld.ub	r6,r11[13]
800077de:	f3 66 00 0d 	st.b	r9[13],r6
800077e2:	f7 36 00 0c 	ld.ub	r6,r11[12]
800077e6:	f3 66 00 0c 	st.b	r9[12],r6
800077ea:	f7 36 00 0b 	ld.ub	r6,r11[11]
800077ee:	f3 66 00 0b 	st.b	r9[11],r6
800077f2:	f7 36 00 0a 	ld.ub	r6,r11[10]
800077f6:	f3 66 00 0a 	st.b	r9[10],r6
800077fa:	f7 36 00 09 	ld.ub	r6,r11[9]
800077fe:	f3 66 00 09 	st.b	r9[9],r6
80007802:	f7 36 00 08 	ld.ub	r6,r11[8]
80007806:	f3 66 00 08 	st.b	r9[8],r6
8000780a:	f7 36 00 07 	ld.ub	r6,r11[7]
8000780e:	f3 66 00 07 	st.b	r9[7],r6
80007812:	f7 36 00 06 	ld.ub	r6,r11[6]
80007816:	f3 66 00 06 	st.b	r9[6],r6
8000781a:	f7 36 00 05 	ld.ub	r6,r11[5]
8000781e:	f3 66 00 05 	st.b	r9[5],r6
80007822:	f7 36 00 04 	ld.ub	r6,r11[4]
80007826:	f3 66 00 04 	st.b	r9[4],r6
8000782a:	f7 36 00 03 	ld.ub	r6,r11[3]
8000782e:	f3 66 00 03 	st.b	r9[3],r6
80007832:	f7 36 00 02 	ld.ub	r6,r11[2]
80007836:	f3 66 00 02 	st.b	r9[2],r6
8000783a:	f7 36 00 01 	ld.ub	r6,r11[1]
8000783e:	f3 66 00 01 	st.b	r9[1],r6
80007842:	f7 36 00 00 	ld.ub	r6,r11[0]
80007846:	f3 66 00 00 	st.b	r9[0],r6
8000784a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000784e:	20 1a       	sub	r10,1
80007850:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80007854:	f8 0a 0b 09 	st.b	r12[r10],r9
80007858:	cf b1       	brne	8000784e <memcpy+0x13a>
8000785a:	5e fc       	retal	r12

8000785c <sprintf>:
8000785c:	d4 01       	pushm	lr
8000785e:	21 7d       	sub	sp,92
80007860:	e0 68 ff ff 	mov	r8,65535
80007864:	ea 18 7f ff 	orh	r8,0x7fff
80007868:	50 58       	stdsp	sp[0x14],r8
8000786a:	50 28       	stdsp	sp[0x8],r8
8000786c:	e0 68 02 08 	mov	r8,520
80007870:	ba 68       	st.h	sp[0xc],r8
80007872:	3f f8       	mov	r8,-1
80007874:	ba 78       	st.h	sp[0xe],r8
80007876:	e0 68 00 f8 	mov	r8,248
8000787a:	50 4c       	stdsp	sp[0x10],r12
8000787c:	16 9a       	mov	r10,r11
8000787e:	50 0c       	stdsp	sp[0x0],r12
80007880:	fa c9 ff a0 	sub	r9,sp,-96
80007884:	70 0c       	ld.w	r12,r8[0x0]
80007886:	1a 9b       	mov	r11,sp
80007888:	c9 ed       	rcall	80007bc4 <_vfprintf_r>
8000788a:	30 09       	mov	r9,0
8000788c:	40 08       	lddsp	r8,sp[0x0]
8000788e:	b0 89       	st.b	r8[0x0],r9
80007890:	2e 9d       	sub	sp,-92
80007892:	d8 02       	popm	pc

80007894 <get_arg>:
80007894:	d4 31       	pushm	r0-r7,lr
80007896:	20 8d       	sub	sp,32
80007898:	fa c4 ff bc 	sub	r4,sp,-68
8000789c:	50 4b       	stdsp	sp[0x10],r11
8000789e:	68 2e       	ld.w	lr,r4[0x8]
800078a0:	50 58       	stdsp	sp[0x14],r8
800078a2:	12 96       	mov	r6,r9
800078a4:	7c 0b       	ld.w	r11,lr[0x0]
800078a6:	70 05       	ld.w	r5,r8[0x0]
800078a8:	50 6e       	stdsp	sp[0x18],lr
800078aa:	58 0b       	cp.w	r11,0
800078ac:	f4 0b 17 00 	moveq	r11,r10
800078b0:	68 03       	ld.w	r3,r4[0x0]
800078b2:	68 11       	ld.w	r1,r4[0x4]
800078b4:	40 49       	lddsp	r9,sp[0x10]
800078b6:	30 08       	mov	r8,0
800078b8:	c2 89       	rjmp	80007b08 <get_arg+0x274>
800078ba:	2f fb       	sub	r11,-1
800078bc:	32 5c       	mov	r12,37
800078be:	17 8a       	ld.ub	r10,r11[0x0]
800078c0:	f8 0a 18 00 	cp.b	r10,r12
800078c4:	5f 1e       	srne	lr
800078c6:	f0 0a 18 00 	cp.b	r10,r8
800078ca:	5f 1c       	srne	r12
800078cc:	fd ec 00 0c 	and	r12,lr,r12
800078d0:	f0 0c 18 00 	cp.b	r12,r8
800078d4:	cf 31       	brne	800078ba <get_arg+0x26>
800078d6:	58 0a       	cp.w	r10,0
800078d8:	e0 80 01 25 	breq	80007b22 <get_arg+0x28e>
800078dc:	30 0c       	mov	r12,0
800078de:	3f fa       	mov	r10,-1
800078e0:	18 90       	mov	r0,r12
800078e2:	50 3a       	stdsp	sp[0xc],r10
800078e4:	18 94       	mov	r4,r12
800078e6:	18 92       	mov	r2,r12
800078e8:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
800078ec:	16 97       	mov	r7,r11
800078ee:	50 7c       	stdsp	sp[0x1c],r12
800078f0:	fe cc a4 e8 	sub	r12,pc,-23320
800078f4:	0f 3a       	ld.ub	r10,r7++
800078f6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
800078fa:	40 7c       	lddsp	r12,sp[0x1c]
800078fc:	1c 0c       	add	r12,lr
800078fe:	fe ce a5 be 	sub	lr,pc,-23106
80007902:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80007906:	20 1e       	sub	lr,1
80007908:	50 0e       	stdsp	sp[0x0],lr
8000790a:	fe ce a6 36 	sub	lr,pc,-22986
8000790e:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80007912:	50 7c       	stdsp	sp[0x1c],r12
80007914:	40 0c       	lddsp	r12,sp[0x0]
80007916:	58 7c       	cp.w	r12,7
80007918:	e0 8b 00 f1 	brhi	80007afa <get_arg+0x266>
8000791c:	fe ce a7 e8 	sub	lr,pc,-22552
80007920:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80007924:	36 8b       	mov	r11,104
80007926:	f6 0a 18 00 	cp.b	r10,r11
8000792a:	e0 80 00 e8 	breq	80007afa <get_arg+0x266>
8000792e:	37 1b       	mov	r11,113
80007930:	f6 0a 18 00 	cp.b	r10,r11
80007934:	c0 70       	breq	80007942 <get_arg+0xae>
80007936:	34 cb       	mov	r11,76
80007938:	f6 0a 18 00 	cp.b	r10,r11
8000793c:	c0 51       	brne	80007946 <get_arg+0xb2>
8000793e:	a3 b4       	sbr	r4,0x3
80007940:	cd d8       	rjmp	80007afa <get_arg+0x266>
80007942:	a5 b4       	sbr	r4,0x5
80007944:	cd b8       	rjmp	80007afa <get_arg+0x266>
80007946:	08 9a       	mov	r10,r4
80007948:	0e 9b       	mov	r11,r7
8000794a:	a5 aa       	sbr	r10,0x4
8000794c:	17 3c       	ld.ub	r12,r11++
8000794e:	a5 b4       	sbr	r4,0x5
80007950:	36 ce       	mov	lr,108
80007952:	fc 0c 18 00 	cp.b	r12,lr
80007956:	e0 80 00 d3 	breq	80007afc <get_arg+0x268>
8000795a:	14 94       	mov	r4,r10
8000795c:	cc f8       	rjmp	80007afa <get_arg+0x266>
8000795e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80007962:	36 7c       	mov	r12,103
80007964:	f8 0a 18 00 	cp.b	r10,r12
80007968:	e0 8b 00 27 	brhi	800079b6 <get_arg+0x122>
8000796c:	36 5b       	mov	r11,101
8000796e:	f6 0a 18 00 	cp.b	r10,r11
80007972:	c4 82       	brcc	80007a02 <get_arg+0x16e>
80007974:	34 fb       	mov	r11,79
80007976:	f6 0a 18 00 	cp.b	r10,r11
8000797a:	c4 80       	breq	80007a0a <get_arg+0x176>
8000797c:	e0 8b 00 0c 	brhi	80007994 <get_arg+0x100>
80007980:	34 5b       	mov	r11,69
80007982:	f6 0a 18 00 	cp.b	r10,r11
80007986:	c3 e0       	breq	80007a02 <get_arg+0x16e>
80007988:	34 7b       	mov	r11,71
8000798a:	f6 0a 18 00 	cp.b	r10,r11
8000798e:	c3 a0       	breq	80007a02 <get_arg+0x16e>
80007990:	34 4b       	mov	r11,68
80007992:	c0 88       	rjmp	800079a2 <get_arg+0x10e>
80007994:	35 8b       	mov	r11,88
80007996:	f6 0a 18 00 	cp.b	r10,r11
8000799a:	c2 c0       	breq	800079f2 <get_arg+0x15e>
8000799c:	e0 8b 00 07 	brhi	800079aa <get_arg+0x116>
800079a0:	35 5b       	mov	r11,85
800079a2:	f6 0a 18 00 	cp.b	r10,r11
800079a6:	c3 51       	brne	80007a10 <get_arg+0x17c>
800079a8:	c3 18       	rjmp	80007a0a <get_arg+0x176>
800079aa:	36 3b       	mov	r11,99
800079ac:	f6 0a 18 00 	cp.b	r10,r11
800079b0:	c2 f0       	breq	80007a0e <get_arg+0x17a>
800079b2:	36 4b       	mov	r11,100
800079b4:	c0 e8       	rjmp	800079d0 <get_arg+0x13c>
800079b6:	37 0b       	mov	r11,112
800079b8:	f6 0a 18 00 	cp.b	r10,r11
800079bc:	c2 50       	breq	80007a06 <get_arg+0x172>
800079be:	e0 8b 00 0d 	brhi	800079d8 <get_arg+0x144>
800079c2:	36 eb       	mov	r11,110
800079c4:	f6 0a 18 00 	cp.b	r10,r11
800079c8:	c1 f0       	breq	80007a06 <get_arg+0x172>
800079ca:	e0 8b 00 14 	brhi	800079f2 <get_arg+0x15e>
800079ce:	36 9b       	mov	r11,105
800079d0:	f6 0a 18 00 	cp.b	r10,r11
800079d4:	c1 e1       	brne	80007a10 <get_arg+0x17c>
800079d6:	c0 e8       	rjmp	800079f2 <get_arg+0x15e>
800079d8:	37 5b       	mov	r11,117
800079da:	f6 0a 18 00 	cp.b	r10,r11
800079de:	c0 a0       	breq	800079f2 <get_arg+0x15e>
800079e0:	37 8b       	mov	r11,120
800079e2:	f6 0a 18 00 	cp.b	r10,r11
800079e6:	c0 60       	breq	800079f2 <get_arg+0x15e>
800079e8:	37 3b       	mov	r11,115
800079ea:	f6 0a 18 00 	cp.b	r10,r11
800079ee:	c1 11       	brne	80007a10 <get_arg+0x17c>
800079f0:	c0 b8       	rjmp	80007a06 <get_arg+0x172>
800079f2:	ed b4 00 04 	bld	r4,0x4
800079f6:	c0 a0       	breq	80007a0a <get_arg+0x176>
800079f8:	ed b4 00 05 	bld	r4,0x5
800079fc:	c0 91       	brne	80007a0e <get_arg+0x17a>
800079fe:	30 20       	mov	r0,2
80007a00:	c0 88       	rjmp	80007a10 <get_arg+0x17c>
80007a02:	30 40       	mov	r0,4
80007a04:	c0 68       	rjmp	80007a10 <get_arg+0x17c>
80007a06:	30 30       	mov	r0,3
80007a08:	c0 48       	rjmp	80007a10 <get_arg+0x17c>
80007a0a:	30 10       	mov	r0,1
80007a0c:	c0 28       	rjmp	80007a10 <get_arg+0x17c>
80007a0e:	30 00       	mov	r0,0
80007a10:	40 3b       	lddsp	r11,sp[0xc]
80007a12:	5b fb       	cp.w	r11,-1
80007a14:	c0 40       	breq	80007a1c <get_arg+0x188>
80007a16:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80007a1a:	c7 08       	rjmp	80007afa <get_arg+0x266>
80007a1c:	58 60       	cp.w	r0,6
80007a1e:	e0 8b 00 6e 	brhi	80007afa <get_arg+0x266>
80007a22:	6c 0a       	ld.w	r10,r6[0x0]
80007a24:	ea cc ff ff 	sub	r12,r5,-1
80007a28:	fe ce a8 d4 	sub	lr,pc,-22316
80007a2c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80007a30:	f4 cb ff f8 	sub	r11,r10,-8
80007a34:	8d 0b       	st.w	r6[0x0],r11
80007a36:	f4 ea 00 00 	ld.d	r10,r10[0]
80007a3a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80007a3e:	c0 f8       	rjmp	80007a5c <get_arg+0x1c8>
80007a40:	f4 cb ff fc 	sub	r11,r10,-4
80007a44:	8d 0b       	st.w	r6[0x0],r11
80007a46:	74 0a       	ld.w	r10,r10[0x0]
80007a48:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80007a4c:	c0 88       	rjmp	80007a5c <get_arg+0x1c8>
80007a4e:	f4 cb ff f8 	sub	r11,r10,-8
80007a52:	8d 0b       	st.w	r6[0x0],r11
80007a54:	f4 ea 00 00 	ld.d	r10,r10[0]
80007a58:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80007a5c:	0e 9b       	mov	r11,r7
80007a5e:	18 95       	mov	r5,r12
80007a60:	c4 e8       	rjmp	80007afc <get_arg+0x268>
80007a62:	62 0a       	ld.w	r10,r1[0x0]
80007a64:	5b fa       	cp.w	r10,-1
80007a66:	c0 b1       	brne	80007a7c <get_arg+0x1e8>
80007a68:	50 19       	stdsp	sp[0x4],r9
80007a6a:	50 28       	stdsp	sp[0x8],r8
80007a6c:	e0 6a 00 80 	mov	r10,128
80007a70:	30 0b       	mov	r11,0
80007a72:	02 9c       	mov	r12,r1
80007a74:	e0 a0 1d 78 	rcall	8000b564 <memset>
80007a78:	40 28       	lddsp	r8,sp[0x8]
80007a7a:	40 19       	lddsp	r9,sp[0x4]
80007a7c:	e4 cc 00 01 	sub	r12,r2,1
80007a80:	0e 9b       	mov	r11,r7
80007a82:	50 3c       	stdsp	sp[0xc],r12
80007a84:	f2 0c 0c 49 	max	r9,r9,r12
80007a88:	c3 a8       	rjmp	80007afc <get_arg+0x268>
80007a8a:	62 0a       	ld.w	r10,r1[0x0]
80007a8c:	5b fa       	cp.w	r10,-1
80007a8e:	c0 b1       	brne	80007aa4 <get_arg+0x210>
80007a90:	50 19       	stdsp	sp[0x4],r9
80007a92:	50 28       	stdsp	sp[0x8],r8
80007a94:	e0 6a 00 80 	mov	r10,128
80007a98:	30 0b       	mov	r11,0
80007a9a:	02 9c       	mov	r12,r1
80007a9c:	e0 a0 1d 64 	rcall	8000b564 <memset>
80007aa0:	40 28       	lddsp	r8,sp[0x8]
80007aa2:	40 19       	lddsp	r9,sp[0x4]
80007aa4:	20 12       	sub	r2,1
80007aa6:	30 0a       	mov	r10,0
80007aa8:	0e 9b       	mov	r11,r7
80007aaa:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80007aae:	f2 02 0c 49 	max	r9,r9,r2
80007ab2:	c2 58       	rjmp	80007afc <get_arg+0x268>
80007ab4:	16 97       	mov	r7,r11
80007ab6:	6c 0a       	ld.w	r10,r6[0x0]
80007ab8:	f4 cb ff fc 	sub	r11,r10,-4
80007abc:	8d 0b       	st.w	r6[0x0],r11
80007abe:	74 0a       	ld.w	r10,r10[0x0]
80007ac0:	0e 9b       	mov	r11,r7
80007ac2:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80007ac6:	2f f5       	sub	r5,-1
80007ac8:	c1 a8       	rjmp	80007afc <get_arg+0x268>
80007aca:	f4 c2 00 30 	sub	r2,r10,48
80007ace:	c0 68       	rjmp	80007ada <get_arg+0x246>
80007ad0:	e4 02 00 22 	add	r2,r2,r2<<0x2
80007ad4:	2f f7       	sub	r7,-1
80007ad6:	f4 02 00 12 	add	r2,r10,r2<<0x1
80007ada:	0f 8a       	ld.ub	r10,r7[0x0]
80007adc:	58 0a       	cp.w	r10,0
80007ade:	c0 e0       	breq	80007afa <get_arg+0x266>
80007ae0:	23 0a       	sub	r10,48
80007ae2:	58 9a       	cp.w	r10,9
80007ae4:	fe 98 ff f6 	brls	80007ad0 <get_arg+0x23c>
80007ae8:	c0 98       	rjmp	80007afa <get_arg+0x266>
80007aea:	2f f7       	sub	r7,-1
80007aec:	0f 8a       	ld.ub	r10,r7[0x0]
80007aee:	58 0a       	cp.w	r10,0
80007af0:	c0 50       	breq	80007afa <get_arg+0x266>
80007af2:	23 0a       	sub	r10,48
80007af4:	58 9a       	cp.w	r10,9
80007af6:	fe 98 ff fa 	brls	80007aea <get_arg+0x256>
80007afa:	0e 9b       	mov	r11,r7
80007afc:	40 7c       	lddsp	r12,sp[0x1c]
80007afe:	30 ba       	mov	r10,11
80007b00:	f4 0c 18 00 	cp.b	r12,r10
80007b04:	fe 91 fe f2 	brne	800078e8 <get_arg+0x54>
80007b08:	40 42       	lddsp	r2,sp[0x10]
80007b0a:	17 8c       	ld.ub	r12,r11[0x0]
80007b0c:	0a 32       	cp.w	r2,r5
80007b0e:	5f 4a       	srge	r10
80007b10:	f0 0c 18 00 	cp.b	r12,r8
80007b14:	5f 1c       	srne	r12
80007b16:	f9 ea 00 0a 	and	r10,r12,r10
80007b1a:	f0 0a 18 00 	cp.b	r10,r8
80007b1e:	fe 91 fe cf 	brne	800078bc <get_arg+0x28>
80007b22:	30 08       	mov	r8,0
80007b24:	40 4e       	lddsp	lr,sp[0x10]
80007b26:	17 8a       	ld.ub	r10,r11[0x0]
80007b28:	e2 05 00 21 	add	r1,r1,r5<<0x2
80007b2c:	f0 0a 18 00 	cp.b	r10,r8
80007b30:	fc 09 17 10 	movne	r9,lr
80007b34:	e6 05 00 38 	add	r8,r3,r5<<0x3
80007b38:	06 9e       	mov	lr,r3
80007b3a:	c2 a8       	rjmp	80007b8e <get_arg+0x2fa>
80007b3c:	62 0a       	ld.w	r10,r1[0x0]
80007b3e:	58 3a       	cp.w	r10,3
80007b40:	c1 e0       	breq	80007b7c <get_arg+0x2e8>
80007b42:	e0 89 00 07 	brgt	80007b50 <get_arg+0x2bc>
80007b46:	58 1a       	cp.w	r10,1
80007b48:	c1 a0       	breq	80007b7c <get_arg+0x2e8>
80007b4a:	58 2a       	cp.w	r10,2
80007b4c:	c1 81       	brne	80007b7c <get_arg+0x2e8>
80007b4e:	c0 58       	rjmp	80007b58 <get_arg+0x2c4>
80007b50:	58 5a       	cp.w	r10,5
80007b52:	c0 c0       	breq	80007b6a <get_arg+0x2d6>
80007b54:	c0 b5       	brlt	80007b6a <get_arg+0x2d6>
80007b56:	c1 38       	rjmp	80007b7c <get_arg+0x2e8>
80007b58:	6c 0a       	ld.w	r10,r6[0x0]
80007b5a:	f4 cc ff f8 	sub	r12,r10,-8
80007b5e:	8d 0c       	st.w	r6[0x0],r12
80007b60:	f4 e2 00 00 	ld.d	r2,r10[0]
80007b64:	f0 e3 00 00 	st.d	r8[0],r2
80007b68:	c1 08       	rjmp	80007b88 <get_arg+0x2f4>
80007b6a:	6c 0a       	ld.w	r10,r6[0x0]
80007b6c:	f4 cc ff f8 	sub	r12,r10,-8
80007b70:	8d 0c       	st.w	r6[0x0],r12
80007b72:	f4 e2 00 00 	ld.d	r2,r10[0]
80007b76:	f0 e3 00 00 	st.d	r8[0],r2
80007b7a:	c0 78       	rjmp	80007b88 <get_arg+0x2f4>
80007b7c:	6c 0a       	ld.w	r10,r6[0x0]
80007b7e:	f4 cc ff fc 	sub	r12,r10,-4
80007b82:	8d 0c       	st.w	r6[0x0],r12
80007b84:	74 0a       	ld.w	r10,r10[0x0]
80007b86:	91 0a       	st.w	r8[0x0],r10
80007b88:	2f f5       	sub	r5,-1
80007b8a:	2f 88       	sub	r8,-8
80007b8c:	2f c1       	sub	r1,-4
80007b8e:	12 35       	cp.w	r5,r9
80007b90:	fe 9a ff d6 	brle	80007b3c <get_arg+0x2a8>
80007b94:	1c 93       	mov	r3,lr
80007b96:	40 52       	lddsp	r2,sp[0x14]
80007b98:	40 6e       	lddsp	lr,sp[0x18]
80007b9a:	85 05       	st.w	r2[0x0],r5
80007b9c:	9d 0b       	st.w	lr[0x0],r11
80007b9e:	40 4b       	lddsp	r11,sp[0x10]
80007ba0:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80007ba4:	2f 8d       	sub	sp,-32
80007ba6:	d8 32       	popm	r0-r7,pc

80007ba8 <__sprint_r>:
80007ba8:	d4 21       	pushm	r4-r7,lr
80007baa:	14 97       	mov	r7,r10
80007bac:	74 28       	ld.w	r8,r10[0x8]
80007bae:	58 08       	cp.w	r8,0
80007bb0:	c0 41       	brne	80007bb8 <__sprint_r+0x10>
80007bb2:	95 18       	st.w	r10[0x4],r8
80007bb4:	10 9c       	mov	r12,r8
80007bb6:	d8 22       	popm	r4-r7,pc
80007bb8:	e0 a0 18 b4 	rcall	8000ad20 <__sfvwrite_r>
80007bbc:	30 08       	mov	r8,0
80007bbe:	8f 18       	st.w	r7[0x4],r8
80007bc0:	8f 28       	st.w	r7[0x8],r8
80007bc2:	d8 22       	popm	r4-r7,pc

80007bc4 <_vfprintf_r>:
80007bc4:	d4 31       	pushm	r0-r7,lr
80007bc6:	fa cd 06 bc 	sub	sp,sp,1724
80007bca:	51 09       	stdsp	sp[0x40],r9
80007bcc:	16 91       	mov	r1,r11
80007bce:	14 97       	mov	r7,r10
80007bd0:	18 95       	mov	r5,r12
80007bd2:	e0 a0 1a 1d 	rcall	8000b00c <_localeconv_r>
80007bd6:	78 0c       	ld.w	r12,r12[0x0]
80007bd8:	50 cc       	stdsp	sp[0x30],r12
80007bda:	58 05       	cp.w	r5,0
80007bdc:	c0 70       	breq	80007bea <_vfprintf_r+0x26>
80007bde:	6a 68       	ld.w	r8,r5[0x18]
80007be0:	58 08       	cp.w	r8,0
80007be2:	c0 41       	brne	80007bea <_vfprintf_r+0x26>
80007be4:	0a 9c       	mov	r12,r5
80007be6:	e0 a0 17 3d 	rcall	8000aa60 <__sinit>
80007bea:	fe c8 a6 d2 	sub	r8,pc,-22830
80007bee:	10 31       	cp.w	r1,r8
80007bf0:	c0 31       	brne	80007bf6 <_vfprintf_r+0x32>
80007bf2:	6a 01       	ld.w	r1,r5[0x0]
80007bf4:	c0 c8       	rjmp	80007c0c <_vfprintf_r+0x48>
80007bf6:	fe c8 a6 be 	sub	r8,pc,-22850
80007bfa:	10 31       	cp.w	r1,r8
80007bfc:	c0 31       	brne	80007c02 <_vfprintf_r+0x3e>
80007bfe:	6a 11       	ld.w	r1,r5[0x4]
80007c00:	c0 68       	rjmp	80007c0c <_vfprintf_r+0x48>
80007c02:	fe c8 a6 aa 	sub	r8,pc,-22870
80007c06:	10 31       	cp.w	r1,r8
80007c08:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80007c0c:	82 68       	ld.sh	r8,r1[0xc]
80007c0e:	ed b8 00 03 	bld	r8,0x3
80007c12:	c0 41       	brne	80007c1a <_vfprintf_r+0x56>
80007c14:	62 48       	ld.w	r8,r1[0x10]
80007c16:	58 08       	cp.w	r8,0
80007c18:	c0 71       	brne	80007c26 <_vfprintf_r+0x62>
80007c1a:	02 9b       	mov	r11,r1
80007c1c:	0a 9c       	mov	r12,r5
80007c1e:	e0 a0 0f 5d 	rcall	80009ad8 <__swsetup_r>
80007c22:	e0 81 0f 54 	brne	80009aca <_vfprintf_r+0x1f06>
80007c26:	82 68       	ld.sh	r8,r1[0xc]
80007c28:	10 99       	mov	r9,r8
80007c2a:	e2 19 00 1a 	andl	r9,0x1a,COH
80007c2e:	58 a9       	cp.w	r9,10
80007c30:	c3 c1       	brne	80007ca8 <_vfprintf_r+0xe4>
80007c32:	82 79       	ld.sh	r9,r1[0xe]
80007c34:	30 0a       	mov	r10,0
80007c36:	f4 09 19 00 	cp.h	r9,r10
80007c3a:	c3 75       	brlt	80007ca8 <_vfprintf_r+0xe4>
80007c3c:	a1 d8       	cbr	r8,0x1
80007c3e:	fb 58 05 d0 	st.h	sp[1488],r8
80007c42:	62 88       	ld.w	r8,r1[0x20]
80007c44:	fb 48 05 e4 	st.w	sp[1508],r8
80007c48:	62 a8       	ld.w	r8,r1[0x28]
80007c4a:	fb 48 05 ec 	st.w	sp[1516],r8
80007c4e:	fa c8 ff bc 	sub	r8,sp,-68
80007c52:	fb 48 05 d4 	st.w	sp[1492],r8
80007c56:	fb 48 05 c4 	st.w	sp[1476],r8
80007c5a:	e0 68 04 00 	mov	r8,1024
80007c5e:	fb 48 05 d8 	st.w	sp[1496],r8
80007c62:	fb 48 05 cc 	st.w	sp[1484],r8
80007c66:	30 08       	mov	r8,0
80007c68:	fb 59 05 d2 	st.h	sp[1490],r9
80007c6c:	0e 9a       	mov	r10,r7
80007c6e:	41 09       	lddsp	r9,sp[0x40]
80007c70:	fa c7 fa 3c 	sub	r7,sp,-1476
80007c74:	fb 48 05 dc 	st.w	sp[1500],r8
80007c78:	0a 9c       	mov	r12,r5
80007c7a:	0e 9b       	mov	r11,r7
80007c7c:	ca 4f       	rcall	80007bc4 <_vfprintf_r>
80007c7e:	50 bc       	stdsp	sp[0x2c],r12
80007c80:	c0 95       	brlt	80007c92 <_vfprintf_r+0xce>
80007c82:	0e 9b       	mov	r11,r7
80007c84:	0a 9c       	mov	r12,r5
80007c86:	e0 a0 16 15 	rcall	8000a8b0 <_fflush_r>
80007c8a:	40 be       	lddsp	lr,sp[0x2c]
80007c8c:	f9 be 01 ff 	movne	lr,-1
80007c90:	50 be       	stdsp	sp[0x2c],lr
80007c92:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80007c96:	ed b8 00 06 	bld	r8,0x6
80007c9a:	e0 81 0f 1a 	brne	80009ace <_vfprintf_r+0x1f0a>
80007c9e:	82 68       	ld.sh	r8,r1[0xc]
80007ca0:	a7 a8       	sbr	r8,0x6
80007ca2:	a2 68       	st.h	r1[0xc],r8
80007ca4:	e0 8f 0f 15 	bral	80009ace <_vfprintf_r+0x1f0a>
80007ca8:	30 08       	mov	r8,0
80007caa:	fb 48 06 b4 	st.w	sp[1716],r8
80007cae:	fb 48 06 90 	st.w	sp[1680],r8
80007cb2:	fb 48 06 8c 	st.w	sp[1676],r8
80007cb6:	fb 48 06 b0 	st.w	sp[1712],r8
80007cba:	30 08       	mov	r8,0
80007cbc:	30 09       	mov	r9,0
80007cbe:	50 a7       	stdsp	sp[0x28],r7
80007cc0:	50 78       	stdsp	sp[0x1c],r8
80007cc2:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cc6:	3f f8       	mov	r8,-1
80007cc8:	50 59       	stdsp	sp[0x14],r9
80007cca:	fb 43 06 88 	st.w	sp[1672],r3
80007cce:	fb 48 05 44 	st.w	sp[1348],r8
80007cd2:	12 9c       	mov	r12,r9
80007cd4:	50 69       	stdsp	sp[0x18],r9
80007cd6:	50 d9       	stdsp	sp[0x34],r9
80007cd8:	50 e9       	stdsp	sp[0x38],r9
80007cda:	50 b9       	stdsp	sp[0x2c],r9
80007cdc:	12 97       	mov	r7,r9
80007cde:	0a 94       	mov	r4,r5
80007ce0:	40 a2       	lddsp	r2,sp[0x28]
80007ce2:	32 5a       	mov	r10,37
80007ce4:	30 08       	mov	r8,0
80007ce6:	c0 28       	rjmp	80007cea <_vfprintf_r+0x126>
80007ce8:	2f f2       	sub	r2,-1
80007cea:	05 89       	ld.ub	r9,r2[0x0]
80007cec:	f0 09 18 00 	cp.b	r9,r8
80007cf0:	5f 1b       	srne	r11
80007cf2:	f4 09 18 00 	cp.b	r9,r10
80007cf6:	5f 19       	srne	r9
80007cf8:	f3 eb 00 0b 	and	r11,r9,r11
80007cfc:	f0 0b 18 00 	cp.b	r11,r8
80007d00:	cf 41       	brne	80007ce8 <_vfprintf_r+0x124>
80007d02:	40 ab       	lddsp	r11,sp[0x28]
80007d04:	e4 0b 01 06 	sub	r6,r2,r11
80007d08:	c1 e0       	breq	80007d44 <_vfprintf_r+0x180>
80007d0a:	fa f8 06 90 	ld.w	r8,sp[1680]
80007d0e:	0c 08       	add	r8,r6
80007d10:	87 0b       	st.w	r3[0x0],r11
80007d12:	fb 48 06 90 	st.w	sp[1680],r8
80007d16:	87 16       	st.w	r3[0x4],r6
80007d18:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d1c:	2f f8       	sub	r8,-1
80007d1e:	fb 48 06 8c 	st.w	sp[1676],r8
80007d22:	58 78       	cp.w	r8,7
80007d24:	e0 89 00 04 	brgt	80007d2c <_vfprintf_r+0x168>
80007d28:	2f 83       	sub	r3,-8
80007d2a:	c0 a8       	rjmp	80007d3e <_vfprintf_r+0x17a>
80007d2c:	fa ca f9 78 	sub	r10,sp,-1672
80007d30:	02 9b       	mov	r11,r1
80007d32:	08 9c       	mov	r12,r4
80007d34:	c3 af       	rcall	80007ba8 <__sprint_r>
80007d36:	e0 81 0e c6 	brne	80009ac2 <_vfprintf_r+0x1efe>
80007d3a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d3e:	40 ba       	lddsp	r10,sp[0x2c]
80007d40:	0c 0a       	add	r10,r6
80007d42:	50 ba       	stdsp	sp[0x2c],r10
80007d44:	05 89       	ld.ub	r9,r2[0x0]
80007d46:	30 08       	mov	r8,0
80007d48:	f0 09 18 00 	cp.b	r9,r8
80007d4c:	e0 80 0e aa 	breq	80009aa0 <_vfprintf_r+0x1edc>
80007d50:	30 09       	mov	r9,0
80007d52:	fb 68 06 bb 	st.b	sp[1723],r8
80007d56:	0e 96       	mov	r6,r7
80007d58:	e4 c8 ff ff 	sub	r8,r2,-1
80007d5c:	3f fe       	mov	lr,-1
80007d5e:	50 93       	stdsp	sp[0x24],r3
80007d60:	50 41       	stdsp	sp[0x10],r1
80007d62:	0e 93       	mov	r3,r7
80007d64:	04 91       	mov	r1,r2
80007d66:	50 89       	stdsp	sp[0x20],r9
80007d68:	50 a8       	stdsp	sp[0x28],r8
80007d6a:	50 2e       	stdsp	sp[0x8],lr
80007d6c:	50 39       	stdsp	sp[0xc],r9
80007d6e:	12 95       	mov	r5,r9
80007d70:	12 90       	mov	r0,r9
80007d72:	10 97       	mov	r7,r8
80007d74:	08 92       	mov	r2,r4
80007d76:	c0 78       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007d78:	3f fc       	mov	r12,-1
80007d7a:	08 97       	mov	r7,r4
80007d7c:	50 2c       	stdsp	sp[0x8],r12
80007d7e:	c0 38       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007d80:	30 0b       	mov	r11,0
80007d82:	50 3b       	stdsp	sp[0xc],r11
80007d84:	0f 38       	ld.ub	r8,r7++
80007d86:	c0 28       	rjmp	80007d8a <_vfprintf_r+0x1c6>
80007d88:	12 90       	mov	r0,r9
80007d8a:	f0 c9 00 20 	sub	r9,r8,32
80007d8e:	e0 49 00 58 	cp.w	r9,88
80007d92:	e0 8b 0a 30 	brhi	800091f2 <_vfprintf_r+0x162e>
80007d96:	fe ca ac 26 	sub	r10,pc,-21466
80007d9a:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80007d9e:	50 a7       	stdsp	sp[0x28],r7
80007da0:	50 80       	stdsp	sp[0x20],r0
80007da2:	0c 97       	mov	r7,r6
80007da4:	04 94       	mov	r4,r2
80007da6:	06 96       	mov	r6,r3
80007da8:	02 92       	mov	r2,r1
80007daa:	fe c9 a9 fe 	sub	r9,pc,-22018
80007dae:	40 93       	lddsp	r3,sp[0x24]
80007db0:	10 90       	mov	r0,r8
80007db2:	40 41       	lddsp	r1,sp[0x10]
80007db4:	50 d9       	stdsp	sp[0x34],r9
80007db6:	e0 8f 08 8e 	bral	80008ed2 <_vfprintf_r+0x130e>
80007dba:	30 08       	mov	r8,0
80007dbc:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007dc0:	f0 09 18 00 	cp.b	r9,r8
80007dc4:	ce 01       	brne	80007d84 <_vfprintf_r+0x1c0>
80007dc6:	32 08       	mov	r8,32
80007dc8:	c6 e8       	rjmp	80007ea4 <_vfprintf_r+0x2e0>
80007dca:	a1 a5       	sbr	r5,0x0
80007dcc:	cd cb       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007dce:	0f 89       	ld.ub	r9,r7[0x0]
80007dd0:	f2 c8 00 30 	sub	r8,r9,48
80007dd4:	58 98       	cp.w	r8,9
80007dd6:	e0 8b 00 1d 	brhi	80007e10 <_vfprintf_r+0x24c>
80007dda:	ee c8 ff ff 	sub	r8,r7,-1
80007dde:	30 0b       	mov	r11,0
80007de0:	23 09       	sub	r9,48
80007de2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007de6:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80007dea:	11 39       	ld.ub	r9,r8++
80007dec:	f2 ca 00 30 	sub	r10,r9,48
80007df0:	58 9a       	cp.w	r10,9
80007df2:	fe 98 ff f7 	brls	80007de0 <_vfprintf_r+0x21c>
80007df6:	e0 49 00 24 	cp.w	r9,36
80007dfa:	cc 31       	brne	80007d80 <_vfprintf_r+0x1bc>
80007dfc:	e0 4b 00 20 	cp.w	r11,32
80007e00:	e0 89 0e 60 	brgt	80009ac0 <_vfprintf_r+0x1efc>
80007e04:	20 1b       	sub	r11,1
80007e06:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007e0a:	12 3b       	cp.w	r11,r9
80007e0c:	c0 95       	brlt	80007e1e <_vfprintf_r+0x25a>
80007e0e:	c1 08       	rjmp	80007e2e <_vfprintf_r+0x26a>
80007e10:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007e14:	ec ca ff ff 	sub	r10,r6,-1
80007e18:	12 36       	cp.w	r6,r9
80007e1a:	c1 f5       	brlt	80007e58 <_vfprintf_r+0x294>
80007e1c:	c2 68       	rjmp	80007e68 <_vfprintf_r+0x2a4>
80007e1e:	fa ce f9 44 	sub	lr,sp,-1724
80007e22:	10 97       	mov	r7,r8
80007e24:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80007e28:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80007e2c:	c3 58       	rjmp	80007e96 <_vfprintf_r+0x2d2>
80007e2e:	10 97       	mov	r7,r8
80007e30:	fa c8 f9 50 	sub	r8,sp,-1712
80007e34:	1a d8       	st.w	--sp,r8
80007e36:	fa c8 fa b8 	sub	r8,sp,-1352
80007e3a:	1a d8       	st.w	--sp,r8
80007e3c:	fa c8 fb b4 	sub	r8,sp,-1100
80007e40:	02 9a       	mov	r10,r1
80007e42:	1a d8       	st.w	--sp,r8
80007e44:	04 9c       	mov	r12,r2
80007e46:	fa c8 f9 40 	sub	r8,sp,-1728
80007e4a:	fa c9 ff b4 	sub	r9,sp,-76
80007e4e:	fe b0 fd 23 	rcall	80007894 <get_arg>
80007e52:	2f dd       	sub	sp,-12
80007e54:	78 00       	ld.w	r0,r12[0x0]
80007e56:	c2 08       	rjmp	80007e96 <_vfprintf_r+0x2d2>
80007e58:	fa cc f9 44 	sub	r12,sp,-1724
80007e5c:	14 96       	mov	r6,r10
80007e5e:	f8 03 00 38 	add	r8,r12,r3<<0x3
80007e62:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80007e66:	c1 88       	rjmp	80007e96 <_vfprintf_r+0x2d2>
80007e68:	41 08       	lddsp	r8,sp[0x40]
80007e6a:	59 f9       	cp.w	r9,31
80007e6c:	e0 89 00 11 	brgt	80007e8e <_vfprintf_r+0x2ca>
80007e70:	f0 cb ff fc 	sub	r11,r8,-4
80007e74:	51 0b       	stdsp	sp[0x40],r11
80007e76:	70 00       	ld.w	r0,r8[0x0]
80007e78:	fa cb f9 44 	sub	r11,sp,-1724
80007e7c:	f6 09 00 38 	add	r8,r11,r9<<0x3
80007e80:	f1 40 fd 88 	st.w	r8[-632],r0
80007e84:	2f f9       	sub	r9,-1
80007e86:	14 96       	mov	r6,r10
80007e88:	fb 49 06 b4 	st.w	sp[1716],r9
80007e8c:	c0 58       	rjmp	80007e96 <_vfprintf_r+0x2d2>
80007e8e:	70 00       	ld.w	r0,r8[0x0]
80007e90:	14 96       	mov	r6,r10
80007e92:	2f c8       	sub	r8,-4
80007e94:	51 08       	stdsp	sp[0x40],r8
80007e96:	58 00       	cp.w	r0,0
80007e98:	fe 94 ff 76 	brge	80007d84 <_vfprintf_r+0x1c0>
80007e9c:	5c 30       	neg	r0
80007e9e:	a3 a5       	sbr	r5,0x2
80007ea0:	c7 2b       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007ea2:	32 b8       	mov	r8,43
80007ea4:	fb 68 06 bb 	st.b	sp[1723],r8
80007ea8:	c6 eb       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007eaa:	0f 38       	ld.ub	r8,r7++
80007eac:	e0 48 00 2a 	cp.w	r8,42
80007eb0:	c0 30       	breq	80007eb6 <_vfprintf_r+0x2f2>
80007eb2:	30 09       	mov	r9,0
80007eb4:	c7 98       	rjmp	80007fa6 <_vfprintf_r+0x3e2>
80007eb6:	0f 88       	ld.ub	r8,r7[0x0]
80007eb8:	f0 c9 00 30 	sub	r9,r8,48
80007ebc:	58 99       	cp.w	r9,9
80007ebe:	e0 8b 00 1f 	brhi	80007efc <_vfprintf_r+0x338>
80007ec2:	ee c4 ff ff 	sub	r4,r7,-1
80007ec6:	30 0b       	mov	r11,0
80007ec8:	23 08       	sub	r8,48
80007eca:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007ece:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80007ed2:	09 38       	ld.ub	r8,r4++
80007ed4:	f0 c9 00 30 	sub	r9,r8,48
80007ed8:	58 99       	cp.w	r9,9
80007eda:	fe 98 ff f7 	brls	80007ec8 <_vfprintf_r+0x304>
80007ede:	e0 48 00 24 	cp.w	r8,36
80007ee2:	fe 91 ff 4f 	brne	80007d80 <_vfprintf_r+0x1bc>
80007ee6:	e0 4b 00 20 	cp.w	r11,32
80007eea:	e0 89 0d eb 	brgt	80009ac0 <_vfprintf_r+0x1efc>
80007eee:	20 1b       	sub	r11,1
80007ef0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007ef4:	10 3b       	cp.w	r11,r8
80007ef6:	c0 a5       	brlt	80007f0a <_vfprintf_r+0x346>
80007ef8:	c1 18       	rjmp	80007f1a <_vfprintf_r+0x356>
80007efa:	d7 03       	nop
80007efc:	fa fa 06 b4 	ld.w	r10,sp[1716]
80007f00:	ec c9 ff ff 	sub	r9,r6,-1
80007f04:	14 36       	cp.w	r6,r10
80007f06:	c1 f5       	brlt	80007f44 <_vfprintf_r+0x380>
80007f08:	c2 88       	rjmp	80007f58 <_vfprintf_r+0x394>
80007f0a:	fa ca f9 44 	sub	r10,sp,-1724
80007f0e:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80007f12:	f6 fb fd 88 	ld.w	r11,r11[-632]
80007f16:	50 2b       	stdsp	sp[0x8],r11
80007f18:	c3 c8       	rjmp	80007f90 <_vfprintf_r+0x3cc>
80007f1a:	fa c8 f9 50 	sub	r8,sp,-1712
80007f1e:	1a d8       	st.w	--sp,r8
80007f20:	fa c8 fa b8 	sub	r8,sp,-1352
80007f24:	1a d8       	st.w	--sp,r8
80007f26:	fa c8 fb b4 	sub	r8,sp,-1100
80007f2a:	02 9a       	mov	r10,r1
80007f2c:	1a d8       	st.w	--sp,r8
80007f2e:	04 9c       	mov	r12,r2
80007f30:	fa c8 f9 40 	sub	r8,sp,-1728
80007f34:	fa c9 ff b4 	sub	r9,sp,-76
80007f38:	fe b0 fc ae 	rcall	80007894 <get_arg>
80007f3c:	2f dd       	sub	sp,-12
80007f3e:	78 0c       	ld.w	r12,r12[0x0]
80007f40:	50 2c       	stdsp	sp[0x8],r12
80007f42:	c2 78       	rjmp	80007f90 <_vfprintf_r+0x3cc>
80007f44:	12 96       	mov	r6,r9
80007f46:	0e 94       	mov	r4,r7
80007f48:	fa c9 f9 44 	sub	r9,sp,-1724
80007f4c:	f2 03 00 38 	add	r8,r9,r3<<0x3
80007f50:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80007f54:	50 28       	stdsp	sp[0x8],r8
80007f56:	c1 d8       	rjmp	80007f90 <_vfprintf_r+0x3cc>
80007f58:	41 08       	lddsp	r8,sp[0x40]
80007f5a:	59 fa       	cp.w	r10,31
80007f5c:	e0 89 00 14 	brgt	80007f84 <_vfprintf_r+0x3c0>
80007f60:	f0 cb ff fc 	sub	r11,r8,-4
80007f64:	70 08       	ld.w	r8,r8[0x0]
80007f66:	51 0b       	stdsp	sp[0x40],r11
80007f68:	50 28       	stdsp	sp[0x8],r8
80007f6a:	fa c6 f9 44 	sub	r6,sp,-1724
80007f6e:	40 2e       	lddsp	lr,sp[0x8]
80007f70:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80007f74:	f1 4e fd 88 	st.w	r8[-632],lr
80007f78:	2f fa       	sub	r10,-1
80007f7a:	0e 94       	mov	r4,r7
80007f7c:	fb 4a 06 b4 	st.w	sp[1716],r10
80007f80:	12 96       	mov	r6,r9
80007f82:	c0 78       	rjmp	80007f90 <_vfprintf_r+0x3cc>
80007f84:	70 0c       	ld.w	r12,r8[0x0]
80007f86:	0e 94       	mov	r4,r7
80007f88:	2f c8       	sub	r8,-4
80007f8a:	50 2c       	stdsp	sp[0x8],r12
80007f8c:	12 96       	mov	r6,r9
80007f8e:	51 08       	stdsp	sp[0x40],r8
80007f90:	40 2b       	lddsp	r11,sp[0x8]
80007f92:	58 0b       	cp.w	r11,0
80007f94:	fe 95 fe f2 	brlt	80007d78 <_vfprintf_r+0x1b4>
80007f98:	08 97       	mov	r7,r4
80007f9a:	cf 5a       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007f9c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007fa0:	0f 38       	ld.ub	r8,r7++
80007fa2:	f4 09 00 19 	add	r9,r10,r9<<0x1
80007fa6:	f0 ca 00 30 	sub	r10,r8,48
80007faa:	58 9a       	cp.w	r10,9
80007fac:	fe 98 ff f8 	brls	80007f9c <_vfprintf_r+0x3d8>
80007fb0:	3f fa       	mov	r10,-1
80007fb2:	f2 0a 0c 49 	max	r9,r9,r10
80007fb6:	50 29       	stdsp	sp[0x8],r9
80007fb8:	ce 9a       	rjmp	80007d8a <_vfprintf_r+0x1c6>
80007fba:	a7 b5       	sbr	r5,0x7
80007fbc:	ce 4a       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007fbe:	30 09       	mov	r9,0
80007fc0:	23 08       	sub	r8,48
80007fc2:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007fc6:	f0 09 00 19 	add	r9,r8,r9<<0x1
80007fca:	0f 38       	ld.ub	r8,r7++
80007fcc:	f0 ca 00 30 	sub	r10,r8,48
80007fd0:	58 9a       	cp.w	r10,9
80007fd2:	fe 98 ff f7 	brls	80007fc0 <_vfprintf_r+0x3fc>
80007fd6:	e0 48 00 24 	cp.w	r8,36
80007fda:	fe 91 fe d7 	brne	80007d88 <_vfprintf_r+0x1c4>
80007fde:	e0 49 00 20 	cp.w	r9,32
80007fe2:	e0 89 0d 6f 	brgt	80009ac0 <_vfprintf_r+0x1efc>
80007fe6:	f2 c3 00 01 	sub	r3,r9,1
80007fea:	30 19       	mov	r9,1
80007fec:	50 39       	stdsp	sp[0xc],r9
80007fee:	cc ba       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007ff0:	a3 b5       	sbr	r5,0x3
80007ff2:	cc 9a       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007ff4:	a7 a5       	sbr	r5,0x6
80007ff6:	cc 7a       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80007ff8:	0a 98       	mov	r8,r5
80007ffa:	a5 b5       	sbr	r5,0x5
80007ffc:	a5 a8       	sbr	r8,0x4
80007ffe:	0f 89       	ld.ub	r9,r7[0x0]
80008000:	36 ce       	mov	lr,108
80008002:	fc 09 18 00 	cp.b	r9,lr
80008006:	f7 b7 00 ff 	subeq	r7,-1
8000800a:	f0 05 17 10 	movne	r5,r8
8000800e:	cb ba       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80008010:	a5 b5       	sbr	r5,0x5
80008012:	cb 9a       	rjmp	80007d84 <_vfprintf_r+0x1c0>
80008014:	50 a7       	stdsp	sp[0x28],r7
80008016:	50 80       	stdsp	sp[0x20],r0
80008018:	0c 97       	mov	r7,r6
8000801a:	10 90       	mov	r0,r8
8000801c:	06 96       	mov	r6,r3
8000801e:	04 94       	mov	r4,r2
80008020:	40 93       	lddsp	r3,sp[0x24]
80008022:	02 92       	mov	r2,r1
80008024:	0e 99       	mov	r9,r7
80008026:	40 41       	lddsp	r1,sp[0x10]
80008028:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000802c:	40 3c       	lddsp	r12,sp[0xc]
8000802e:	58 0c       	cp.w	r12,0
80008030:	c1 d0       	breq	8000806a <_vfprintf_r+0x4a6>
80008032:	10 36       	cp.w	r6,r8
80008034:	c0 64       	brge	80008040 <_vfprintf_r+0x47c>
80008036:	fa cb f9 44 	sub	r11,sp,-1724
8000803a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000803e:	c1 d8       	rjmp	80008078 <_vfprintf_r+0x4b4>
80008040:	fa c8 f9 50 	sub	r8,sp,-1712
80008044:	1a d8       	st.w	--sp,r8
80008046:	fa c8 fa b8 	sub	r8,sp,-1352
8000804a:	1a d8       	st.w	--sp,r8
8000804c:	fa c8 fb b4 	sub	r8,sp,-1100
80008050:	1a d8       	st.w	--sp,r8
80008052:	fa c8 f9 40 	sub	r8,sp,-1728
80008056:	fa c9 ff b4 	sub	r9,sp,-76
8000805a:	04 9a       	mov	r10,r2
8000805c:	0c 9b       	mov	r11,r6
8000805e:	08 9c       	mov	r12,r4
80008060:	fe b0 fc 1a 	rcall	80007894 <get_arg>
80008064:	2f dd       	sub	sp,-12
80008066:	19 b8       	ld.ub	r8,r12[0x3]
80008068:	c2 28       	rjmp	800080ac <_vfprintf_r+0x4e8>
8000806a:	2f f7       	sub	r7,-1
8000806c:	10 39       	cp.w	r9,r8
8000806e:	c0 84       	brge	8000807e <_vfprintf_r+0x4ba>
80008070:	fa ca f9 44 	sub	r10,sp,-1724
80008074:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008078:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000807c:	c1 88       	rjmp	800080ac <_vfprintf_r+0x4e8>
8000807e:	41 09       	lddsp	r9,sp[0x40]
80008080:	59 f8       	cp.w	r8,31
80008082:	e0 89 00 12 	brgt	800080a6 <_vfprintf_r+0x4e2>
80008086:	f2 ca ff fc 	sub	r10,r9,-4
8000808a:	51 0a       	stdsp	sp[0x40],r10
8000808c:	72 09       	ld.w	r9,r9[0x0]
8000808e:	fa c6 f9 44 	sub	r6,sp,-1724
80008092:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80008096:	2f f8       	sub	r8,-1
80008098:	f5 49 fd 88 	st.w	r10[-632],r9
8000809c:	fb 48 06 b4 	st.w	sp[1716],r8
800080a0:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
800080a4:	c0 48       	rjmp	800080ac <_vfprintf_r+0x4e8>
800080a6:	13 b8       	ld.ub	r8,r9[0x3]
800080a8:	2f c9       	sub	r9,-4
800080aa:	51 09       	stdsp	sp[0x40],r9
800080ac:	fb 68 06 60 	st.b	sp[1632],r8
800080b0:	30 0e       	mov	lr,0
800080b2:	30 08       	mov	r8,0
800080b4:	30 12       	mov	r2,1
800080b6:	fb 68 06 bb 	st.b	sp[1723],r8
800080ba:	50 2e       	stdsp	sp[0x8],lr
800080bc:	e0 8f 08 ad 	bral	80009216 <_vfprintf_r+0x1652>
800080c0:	50 a7       	stdsp	sp[0x28],r7
800080c2:	50 80       	stdsp	sp[0x20],r0
800080c4:	0c 97       	mov	r7,r6
800080c6:	04 94       	mov	r4,r2
800080c8:	06 96       	mov	r6,r3
800080ca:	02 92       	mov	r2,r1
800080cc:	40 93       	lddsp	r3,sp[0x24]
800080ce:	10 90       	mov	r0,r8
800080d0:	40 41       	lddsp	r1,sp[0x10]
800080d2:	a5 a5       	sbr	r5,0x4
800080d4:	c0 a8       	rjmp	800080e8 <_vfprintf_r+0x524>
800080d6:	50 a7       	stdsp	sp[0x28],r7
800080d8:	50 80       	stdsp	sp[0x20],r0
800080da:	0c 97       	mov	r7,r6
800080dc:	04 94       	mov	r4,r2
800080de:	06 96       	mov	r6,r3
800080e0:	02 92       	mov	r2,r1
800080e2:	40 93       	lddsp	r3,sp[0x24]
800080e4:	10 90       	mov	r0,r8
800080e6:	40 41       	lddsp	r1,sp[0x10]
800080e8:	ed b5 00 05 	bld	r5,0x5
800080ec:	c5 11       	brne	8000818e <_vfprintf_r+0x5ca>
800080ee:	fa f8 06 b4 	ld.w	r8,sp[1716]
800080f2:	40 3c       	lddsp	r12,sp[0xc]
800080f4:	58 0c       	cp.w	r12,0
800080f6:	c1 e0       	breq	80008132 <_vfprintf_r+0x56e>
800080f8:	10 36       	cp.w	r6,r8
800080fa:	c0 64       	brge	80008106 <_vfprintf_r+0x542>
800080fc:	fa cb f9 44 	sub	r11,sp,-1724
80008100:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008104:	c2 08       	rjmp	80008144 <_vfprintf_r+0x580>
80008106:	fa c8 f9 50 	sub	r8,sp,-1712
8000810a:	1a d8       	st.w	--sp,r8
8000810c:	fa c8 fa b8 	sub	r8,sp,-1352
80008110:	0c 9b       	mov	r11,r6
80008112:	1a d8       	st.w	--sp,r8
80008114:	fa c8 fb b4 	sub	r8,sp,-1100
80008118:	1a d8       	st.w	--sp,r8
8000811a:	fa c9 ff b4 	sub	r9,sp,-76
8000811e:	fa c8 f9 40 	sub	r8,sp,-1728
80008122:	04 9a       	mov	r10,r2
80008124:	08 9c       	mov	r12,r4
80008126:	fe b0 fb b7 	rcall	80007894 <get_arg>
8000812a:	2f dd       	sub	sp,-12
8000812c:	78 1b       	ld.w	r11,r12[0x4]
8000812e:	78 09       	ld.w	r9,r12[0x0]
80008130:	c2 b8       	rjmp	80008186 <_vfprintf_r+0x5c2>
80008132:	ee ca ff ff 	sub	r10,r7,-1
80008136:	10 37       	cp.w	r7,r8
80008138:	c0 b4       	brge	8000814e <_vfprintf_r+0x58a>
8000813a:	fa c9 f9 44 	sub	r9,sp,-1724
8000813e:	14 97       	mov	r7,r10
80008140:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008144:	ec fb fd 8c 	ld.w	r11,r6[-628]
80008148:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000814c:	c1 d8       	rjmp	80008186 <_vfprintf_r+0x5c2>
8000814e:	41 09       	lddsp	r9,sp[0x40]
80008150:	59 f8       	cp.w	r8,31
80008152:	e0 89 00 14 	brgt	8000817a <_vfprintf_r+0x5b6>
80008156:	f2 cb ff f8 	sub	r11,r9,-8
8000815a:	51 0b       	stdsp	sp[0x40],r11
8000815c:	fa c6 f9 44 	sub	r6,sp,-1724
80008160:	72 1b       	ld.w	r11,r9[0x4]
80008162:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80008166:	72 09       	ld.w	r9,r9[0x0]
80008168:	f9 4b fd 8c 	st.w	r12[-628],r11
8000816c:	f9 49 fd 88 	st.w	r12[-632],r9
80008170:	2f f8       	sub	r8,-1
80008172:	14 97       	mov	r7,r10
80008174:	fb 48 06 b4 	st.w	sp[1716],r8
80008178:	c0 78       	rjmp	80008186 <_vfprintf_r+0x5c2>
8000817a:	f2 c8 ff f8 	sub	r8,r9,-8
8000817e:	72 1b       	ld.w	r11,r9[0x4]
80008180:	14 97       	mov	r7,r10
80008182:	51 08       	stdsp	sp[0x40],r8
80008184:	72 09       	ld.w	r9,r9[0x0]
80008186:	16 98       	mov	r8,r11
80008188:	fa e9 00 00 	st.d	sp[0],r8
8000818c:	ca e8       	rjmp	800082e8 <_vfprintf_r+0x724>
8000818e:	ed b5 00 04 	bld	r5,0x4
80008192:	c1 71       	brne	800081c0 <_vfprintf_r+0x5fc>
80008194:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008198:	40 3e       	lddsp	lr,sp[0xc]
8000819a:	58 0e       	cp.w	lr,0
8000819c:	c0 80       	breq	800081ac <_vfprintf_r+0x5e8>
8000819e:	10 36       	cp.w	r6,r8
800081a0:	c6 94       	brge	80008272 <_vfprintf_r+0x6ae>
800081a2:	fa cc f9 44 	sub	r12,sp,-1724
800081a6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800081aa:	c8 28       	rjmp	800082ae <_vfprintf_r+0x6ea>
800081ac:	ee ca ff ff 	sub	r10,r7,-1
800081b0:	10 37       	cp.w	r7,r8
800081b2:	e0 84 00 81 	brge	800082b4 <_vfprintf_r+0x6f0>
800081b6:	fa cb f9 44 	sub	r11,sp,-1724
800081ba:	f6 06 00 36 	add	r6,r11,r6<<0x3
800081be:	c7 78       	rjmp	800082ac <_vfprintf_r+0x6e8>
800081c0:	ed b5 00 06 	bld	r5,0x6
800081c4:	c4 b1       	brne	8000825a <_vfprintf_r+0x696>
800081c6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800081ca:	40 3c       	lddsp	r12,sp[0xc]
800081cc:	58 0c       	cp.w	r12,0
800081ce:	c1 d0       	breq	80008208 <_vfprintf_r+0x644>
800081d0:	10 36       	cp.w	r6,r8
800081d2:	c0 64       	brge	800081de <_vfprintf_r+0x61a>
800081d4:	fa cb f9 44 	sub	r11,sp,-1724
800081d8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800081dc:	c1 f8       	rjmp	8000821a <_vfprintf_r+0x656>
800081de:	fa c8 f9 50 	sub	r8,sp,-1712
800081e2:	1a d8       	st.w	--sp,r8
800081e4:	fa c8 fa b8 	sub	r8,sp,-1352
800081e8:	1a d8       	st.w	--sp,r8
800081ea:	fa c8 fb b4 	sub	r8,sp,-1100
800081ee:	1a d8       	st.w	--sp,r8
800081f0:	fa c8 f9 40 	sub	r8,sp,-1728
800081f4:	fa c9 ff b4 	sub	r9,sp,-76
800081f8:	04 9a       	mov	r10,r2
800081fa:	0c 9b       	mov	r11,r6
800081fc:	08 9c       	mov	r12,r4
800081fe:	fe b0 fb 4b 	rcall	80007894 <get_arg>
80008202:	2f dd       	sub	sp,-12
80008204:	98 18       	ld.sh	r8,r12[0x2]
80008206:	c2 68       	rjmp	80008252 <_vfprintf_r+0x68e>
80008208:	ee ca ff ff 	sub	r10,r7,-1
8000820c:	10 37       	cp.w	r7,r8
8000820e:	c0 94       	brge	80008220 <_vfprintf_r+0x65c>
80008210:	fa c9 f9 44 	sub	r9,sp,-1724
80008214:	14 97       	mov	r7,r10
80008216:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000821a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000821e:	c1 a8       	rjmp	80008252 <_vfprintf_r+0x68e>
80008220:	41 09       	lddsp	r9,sp[0x40]
80008222:	59 f8       	cp.w	r8,31
80008224:	e0 89 00 13 	brgt	8000824a <_vfprintf_r+0x686>
80008228:	f2 cb ff fc 	sub	r11,r9,-4
8000822c:	51 0b       	stdsp	sp[0x40],r11
8000822e:	72 09       	ld.w	r9,r9[0x0]
80008230:	fa c6 f9 44 	sub	r6,sp,-1724
80008234:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008238:	2f f8       	sub	r8,-1
8000823a:	f7 49 fd 88 	st.w	r11[-632],r9
8000823e:	fb 48 06 b4 	st.w	sp[1716],r8
80008242:	14 97       	mov	r7,r10
80008244:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008248:	c0 58       	rjmp	80008252 <_vfprintf_r+0x68e>
8000824a:	92 18       	ld.sh	r8,r9[0x2]
8000824c:	14 97       	mov	r7,r10
8000824e:	2f c9       	sub	r9,-4
80008250:	51 09       	stdsp	sp[0x40],r9
80008252:	50 18       	stdsp	sp[0x4],r8
80008254:	bf 58       	asr	r8,0x1f
80008256:	50 08       	stdsp	sp[0x0],r8
80008258:	c4 88       	rjmp	800082e8 <_vfprintf_r+0x724>
8000825a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000825e:	40 3c       	lddsp	r12,sp[0xc]
80008260:	58 0c       	cp.w	r12,0
80008262:	c1 d0       	breq	8000829c <_vfprintf_r+0x6d8>
80008264:	10 36       	cp.w	r6,r8
80008266:	c0 64       	brge	80008272 <_vfprintf_r+0x6ae>
80008268:	fa cb f9 44 	sub	r11,sp,-1724
8000826c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008270:	c1 f8       	rjmp	800082ae <_vfprintf_r+0x6ea>
80008272:	fa c8 f9 50 	sub	r8,sp,-1712
80008276:	1a d8       	st.w	--sp,r8
80008278:	fa c8 fa b8 	sub	r8,sp,-1352
8000827c:	0c 9b       	mov	r11,r6
8000827e:	1a d8       	st.w	--sp,r8
80008280:	fa c8 fb b4 	sub	r8,sp,-1100
80008284:	04 9a       	mov	r10,r2
80008286:	1a d8       	st.w	--sp,r8
80008288:	08 9c       	mov	r12,r4
8000828a:	fa c8 f9 40 	sub	r8,sp,-1728
8000828e:	fa c9 ff b4 	sub	r9,sp,-76
80008292:	fe b0 fb 01 	rcall	80007894 <get_arg>
80008296:	2f dd       	sub	sp,-12
80008298:	78 0b       	ld.w	r11,r12[0x0]
8000829a:	c2 48       	rjmp	800082e2 <_vfprintf_r+0x71e>
8000829c:	ee ca ff ff 	sub	r10,r7,-1
800082a0:	10 37       	cp.w	r7,r8
800082a2:	c0 94       	brge	800082b4 <_vfprintf_r+0x6f0>
800082a4:	fa c9 f9 44 	sub	r9,sp,-1724
800082a8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800082ac:	14 97       	mov	r7,r10
800082ae:	ec fb fd 88 	ld.w	r11,r6[-632]
800082b2:	c1 88       	rjmp	800082e2 <_vfprintf_r+0x71e>
800082b4:	41 09       	lddsp	r9,sp[0x40]
800082b6:	59 f8       	cp.w	r8,31
800082b8:	e0 89 00 11 	brgt	800082da <_vfprintf_r+0x716>
800082bc:	f2 cb ff fc 	sub	r11,r9,-4
800082c0:	51 0b       	stdsp	sp[0x40],r11
800082c2:	fa c6 f9 44 	sub	r6,sp,-1724
800082c6:	72 0b       	ld.w	r11,r9[0x0]
800082c8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800082cc:	f3 4b fd 88 	st.w	r9[-632],r11
800082d0:	2f f8       	sub	r8,-1
800082d2:	14 97       	mov	r7,r10
800082d4:	fb 48 06 b4 	st.w	sp[1716],r8
800082d8:	c0 58       	rjmp	800082e2 <_vfprintf_r+0x71e>
800082da:	72 0b       	ld.w	r11,r9[0x0]
800082dc:	14 97       	mov	r7,r10
800082de:	2f c9       	sub	r9,-4
800082e0:	51 09       	stdsp	sp[0x40],r9
800082e2:	50 1b       	stdsp	sp[0x4],r11
800082e4:	bf 5b       	asr	r11,0x1f
800082e6:	50 0b       	stdsp	sp[0x0],r11
800082e8:	fa ea 00 00 	ld.d	r10,sp[0]
800082ec:	58 0a       	cp.w	r10,0
800082ee:	5c 2b       	cpc	r11
800082f0:	c0 e4       	brge	8000830c <_vfprintf_r+0x748>
800082f2:	30 08       	mov	r8,0
800082f4:	fa ea 00 00 	ld.d	r10,sp[0]
800082f8:	30 09       	mov	r9,0
800082fa:	f0 0a 01 0a 	sub	r10,r8,r10
800082fe:	f2 0b 01 4b 	sbc	r11,r9,r11
80008302:	32 d8       	mov	r8,45
80008304:	fa eb 00 00 	st.d	sp[0],r10
80008308:	fb 68 06 bb 	st.b	sp[1723],r8
8000830c:	30 18       	mov	r8,1
8000830e:	e0 8f 06 fa 	bral	80009102 <_vfprintf_r+0x153e>
80008312:	50 a7       	stdsp	sp[0x28],r7
80008314:	50 80       	stdsp	sp[0x20],r0
80008316:	0c 97       	mov	r7,r6
80008318:	04 94       	mov	r4,r2
8000831a:	06 96       	mov	r6,r3
8000831c:	02 92       	mov	r2,r1
8000831e:	40 93       	lddsp	r3,sp[0x24]
80008320:	10 90       	mov	r0,r8
80008322:	40 41       	lddsp	r1,sp[0x10]
80008324:	0e 99       	mov	r9,r7
80008326:	ed b5 00 03 	bld	r5,0x3
8000832a:	c4 11       	brne	800083ac <_vfprintf_r+0x7e8>
8000832c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008330:	40 3a       	lddsp	r10,sp[0xc]
80008332:	58 0a       	cp.w	r10,0
80008334:	c1 90       	breq	80008366 <_vfprintf_r+0x7a2>
80008336:	10 36       	cp.w	r6,r8
80008338:	c6 45       	brlt	80008400 <_vfprintf_r+0x83c>
8000833a:	fa c8 f9 50 	sub	r8,sp,-1712
8000833e:	1a d8       	st.w	--sp,r8
80008340:	fa c8 fa b8 	sub	r8,sp,-1352
80008344:	1a d8       	st.w	--sp,r8
80008346:	fa c8 fb b4 	sub	r8,sp,-1100
8000834a:	0c 9b       	mov	r11,r6
8000834c:	1a d8       	st.w	--sp,r8
8000834e:	04 9a       	mov	r10,r2
80008350:	fa c8 f9 40 	sub	r8,sp,-1728
80008354:	fa c9 ff b4 	sub	r9,sp,-76
80008358:	08 9c       	mov	r12,r4
8000835a:	fe b0 fa 9d 	rcall	80007894 <get_arg>
8000835e:	2f dd       	sub	sp,-12
80008360:	78 16       	ld.w	r6,r12[0x4]
80008362:	50 76       	stdsp	sp[0x1c],r6
80008364:	c4 88       	rjmp	800083f4 <_vfprintf_r+0x830>
80008366:	2f f7       	sub	r7,-1
80008368:	10 39       	cp.w	r9,r8
8000836a:	c0 c4       	brge	80008382 <_vfprintf_r+0x7be>
8000836c:	fa ce f9 44 	sub	lr,sp,-1724
80008370:	fc 06 00 36 	add	r6,lr,r6<<0x3
80008374:	ec fc fd 8c 	ld.w	r12,r6[-628]
80008378:	50 7c       	stdsp	sp[0x1c],r12
8000837a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000837e:	50 56       	stdsp	sp[0x14],r6
80008380:	c6 68       	rjmp	8000844c <_vfprintf_r+0x888>
80008382:	41 09       	lddsp	r9,sp[0x40]
80008384:	59 f8       	cp.w	r8,31
80008386:	e0 89 00 10 	brgt	800083a6 <_vfprintf_r+0x7e2>
8000838a:	f2 ca ff f8 	sub	r10,r9,-8
8000838e:	72 1b       	ld.w	r11,r9[0x4]
80008390:	51 0a       	stdsp	sp[0x40],r10
80008392:	72 09       	ld.w	r9,r9[0x0]
80008394:	fa ca f9 44 	sub	r10,sp,-1724
80008398:	50 7b       	stdsp	sp[0x1c],r11
8000839a:	50 59       	stdsp	sp[0x14],r9
8000839c:	f4 08 00 39 	add	r9,r10,r8<<0x3
800083a0:	40 5b       	lddsp	r11,sp[0x14]
800083a2:	40 7a       	lddsp	r10,sp[0x1c]
800083a4:	c4 78       	rjmp	80008432 <_vfprintf_r+0x86e>
800083a6:	72 18       	ld.w	r8,r9[0x4]
800083a8:	50 78       	stdsp	sp[0x1c],r8
800083aa:	c4 c8       	rjmp	80008442 <_vfprintf_r+0x87e>
800083ac:	fa f8 06 b4 	ld.w	r8,sp[1716]
800083b0:	40 3e       	lddsp	lr,sp[0xc]
800083b2:	58 0e       	cp.w	lr,0
800083b4:	c2 30       	breq	800083fa <_vfprintf_r+0x836>
800083b6:	10 36       	cp.w	r6,r8
800083b8:	c0 94       	brge	800083ca <_vfprintf_r+0x806>
800083ba:	fa cc f9 44 	sub	r12,sp,-1724
800083be:	f8 06 00 36 	add	r6,r12,r6<<0x3
800083c2:	ec fb fd 8c 	ld.w	r11,r6[-628]
800083c6:	50 7b       	stdsp	sp[0x1c],r11
800083c8:	cd 9b       	rjmp	8000837a <_vfprintf_r+0x7b6>
800083ca:	fa c8 f9 50 	sub	r8,sp,-1712
800083ce:	1a d8       	st.w	--sp,r8
800083d0:	fa c8 fa b8 	sub	r8,sp,-1352
800083d4:	04 9a       	mov	r10,r2
800083d6:	1a d8       	st.w	--sp,r8
800083d8:	fa c8 fb b4 	sub	r8,sp,-1100
800083dc:	0c 9b       	mov	r11,r6
800083de:	1a d8       	st.w	--sp,r8
800083e0:	08 9c       	mov	r12,r4
800083e2:	fa c8 f9 40 	sub	r8,sp,-1728
800083e6:	fa c9 ff b4 	sub	r9,sp,-76
800083ea:	fe b0 fa 55 	rcall	80007894 <get_arg>
800083ee:	2f dd       	sub	sp,-12
800083f0:	78 1a       	ld.w	r10,r12[0x4]
800083f2:	50 7a       	stdsp	sp[0x1c],r10
800083f4:	78 0c       	ld.w	r12,r12[0x0]
800083f6:	50 5c       	stdsp	sp[0x14],r12
800083f8:	c2 a8       	rjmp	8000844c <_vfprintf_r+0x888>
800083fa:	2f f7       	sub	r7,-1
800083fc:	10 39       	cp.w	r9,r8
800083fe:	c0 94       	brge	80008410 <_vfprintf_r+0x84c>
80008400:	fa c9 f9 44 	sub	r9,sp,-1724
80008404:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008408:	ec f8 fd 8c 	ld.w	r8,r6[-628]
8000840c:	50 78       	stdsp	sp[0x1c],r8
8000840e:	cb 6b       	rjmp	8000837a <_vfprintf_r+0x7b6>
80008410:	41 09       	lddsp	r9,sp[0x40]
80008412:	59 f8       	cp.w	r8,31
80008414:	e0 89 00 15 	brgt	8000843e <_vfprintf_r+0x87a>
80008418:	f2 ca ff f8 	sub	r10,r9,-8
8000841c:	72 16       	ld.w	r6,r9[0x4]
8000841e:	72 09       	ld.w	r9,r9[0x0]
80008420:	51 0a       	stdsp	sp[0x40],r10
80008422:	50 59       	stdsp	sp[0x14],r9
80008424:	fa ce f9 44 	sub	lr,sp,-1724
80008428:	50 76       	stdsp	sp[0x1c],r6
8000842a:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000842e:	40 5b       	lddsp	r11,sp[0x14]
80008430:	0c 9a       	mov	r10,r6
80008432:	f2 eb fd 88 	st.d	r9[-632],r10
80008436:	2f f8       	sub	r8,-1
80008438:	fb 48 06 b4 	st.w	sp[1716],r8
8000843c:	c0 88       	rjmp	8000844c <_vfprintf_r+0x888>
8000843e:	72 1c       	ld.w	r12,r9[0x4]
80008440:	50 7c       	stdsp	sp[0x1c],r12
80008442:	f2 c8 ff f8 	sub	r8,r9,-8
80008446:	51 08       	stdsp	sp[0x40],r8
80008448:	72 09       	ld.w	r9,r9[0x0]
8000844a:	50 59       	stdsp	sp[0x14],r9
8000844c:	40 5b       	lddsp	r11,sp[0x14]
8000844e:	40 7a       	lddsp	r10,sp[0x1c]
80008450:	e0 a0 1c de 	rcall	8000be0c <__isinfd>
80008454:	18 96       	mov	r6,r12
80008456:	c1 70       	breq	80008484 <_vfprintf_r+0x8c0>
80008458:	30 08       	mov	r8,0
8000845a:	30 09       	mov	r9,0
8000845c:	40 5b       	lddsp	r11,sp[0x14]
8000845e:	40 7a       	lddsp	r10,sp[0x1c]
80008460:	e0 a0 21 cc 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
80008464:	c0 40       	breq	8000846c <_vfprintf_r+0x8a8>
80008466:	32 d8       	mov	r8,45
80008468:	fb 68 06 bb 	st.b	sp[1723],r8
8000846c:	fe c8 b0 ac 	sub	r8,pc,-20308
80008470:	fe c6 b0 ac 	sub	r6,pc,-20308
80008474:	a7 d5       	cbr	r5,0x7
80008476:	e0 40 00 47 	cp.w	r0,71
8000847a:	f0 06 17 a0 	movle	r6,r8
8000847e:	30 32       	mov	r2,3
80008480:	e0 8f 06 ce 	bral	8000921c <_vfprintf_r+0x1658>
80008484:	40 5b       	lddsp	r11,sp[0x14]
80008486:	40 7a       	lddsp	r10,sp[0x1c]
80008488:	e0 a0 1c d7 	rcall	8000be36 <__isnand>
8000848c:	c0 e0       	breq	800084a8 <_vfprintf_r+0x8e4>
8000848e:	50 26       	stdsp	sp[0x8],r6
80008490:	fe c8 b0 c8 	sub	r8,pc,-20280
80008494:	fe c6 b0 c8 	sub	r6,pc,-20280
80008498:	a7 d5       	cbr	r5,0x7
8000849a:	e0 40 00 47 	cp.w	r0,71
8000849e:	f0 06 17 a0 	movle	r6,r8
800084a2:	30 32       	mov	r2,3
800084a4:	e0 8f 06 c2 	bral	80009228 <_vfprintf_r+0x1664>
800084a8:	40 2a       	lddsp	r10,sp[0x8]
800084aa:	5b fa       	cp.w	r10,-1
800084ac:	c0 41       	brne	800084b4 <_vfprintf_r+0x8f0>
800084ae:	30 69       	mov	r9,6
800084b0:	50 29       	stdsp	sp[0x8],r9
800084b2:	c1 18       	rjmp	800084d4 <_vfprintf_r+0x910>
800084b4:	e0 40 00 47 	cp.w	r0,71
800084b8:	5f 09       	sreq	r9
800084ba:	e0 40 00 67 	cp.w	r0,103
800084be:	5f 08       	sreq	r8
800084c0:	f3 e8 10 08 	or	r8,r9,r8
800084c4:	f8 08 18 00 	cp.b	r8,r12
800084c8:	c0 60       	breq	800084d4 <_vfprintf_r+0x910>
800084ca:	40 28       	lddsp	r8,sp[0x8]
800084cc:	58 08       	cp.w	r8,0
800084ce:	f9 b8 00 01 	moveq	r8,1
800084d2:	50 28       	stdsp	sp[0x8],r8
800084d4:	40 78       	lddsp	r8,sp[0x1c]
800084d6:	40 59       	lddsp	r9,sp[0x14]
800084d8:	fa e9 06 94 	st.d	sp[1684],r8
800084dc:	a9 a5       	sbr	r5,0x8
800084de:	fa f8 06 94 	ld.w	r8,sp[1684]
800084e2:	58 08       	cp.w	r8,0
800084e4:	c0 65       	brlt	800084f0 <_vfprintf_r+0x92c>
800084e6:	40 5e       	lddsp	lr,sp[0x14]
800084e8:	30 0c       	mov	r12,0
800084ea:	50 6e       	stdsp	sp[0x18],lr
800084ec:	50 9c       	stdsp	sp[0x24],r12
800084ee:	c0 78       	rjmp	800084fc <_vfprintf_r+0x938>
800084f0:	40 5b       	lddsp	r11,sp[0x14]
800084f2:	32 da       	mov	r10,45
800084f4:	ee 1b 80 00 	eorh	r11,0x8000
800084f8:	50 9a       	stdsp	sp[0x24],r10
800084fa:	50 6b       	stdsp	sp[0x18],r11
800084fc:	e0 40 00 46 	cp.w	r0,70
80008500:	5f 09       	sreq	r9
80008502:	e0 40 00 66 	cp.w	r0,102
80008506:	5f 08       	sreq	r8
80008508:	f3 e8 10 08 	or	r8,r9,r8
8000850c:	50 48       	stdsp	sp[0x10],r8
8000850e:	c0 40       	breq	80008516 <_vfprintf_r+0x952>
80008510:	40 22       	lddsp	r2,sp[0x8]
80008512:	30 39       	mov	r9,3
80008514:	c1 08       	rjmp	80008534 <_vfprintf_r+0x970>
80008516:	e0 40 00 45 	cp.w	r0,69
8000851a:	5f 09       	sreq	r9
8000851c:	e0 40 00 65 	cp.w	r0,101
80008520:	5f 08       	sreq	r8
80008522:	40 22       	lddsp	r2,sp[0x8]
80008524:	10 49       	or	r9,r8
80008526:	2f f2       	sub	r2,-1
80008528:	40 46       	lddsp	r6,sp[0x10]
8000852a:	ec 09 18 00 	cp.b	r9,r6
8000852e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80008532:	30 29       	mov	r9,2
80008534:	fa c8 f9 5c 	sub	r8,sp,-1700
80008538:	1a d8       	st.w	--sp,r8
8000853a:	fa c8 f9 54 	sub	r8,sp,-1708
8000853e:	1a d8       	st.w	--sp,r8
80008540:	fa c8 f9 4c 	sub	r8,sp,-1716
80008544:	08 9c       	mov	r12,r4
80008546:	1a d8       	st.w	--sp,r8
80008548:	04 98       	mov	r8,r2
8000854a:	40 9b       	lddsp	r11,sp[0x24]
8000854c:	40 aa       	lddsp	r10,sp[0x28]
8000854e:	e0 a0 0b c3 	rcall	80009cd4 <_dtoa_r>
80008552:	e0 40 00 47 	cp.w	r0,71
80008556:	5f 19       	srne	r9
80008558:	e0 40 00 67 	cp.w	r0,103
8000855c:	5f 18       	srne	r8
8000855e:	18 96       	mov	r6,r12
80008560:	2f dd       	sub	sp,-12
80008562:	f3 e8 00 08 	and	r8,r9,r8
80008566:	c0 41       	brne	8000856e <_vfprintf_r+0x9aa>
80008568:	ed b5 00 00 	bld	r5,0x0
8000856c:	c3 01       	brne	800085cc <_vfprintf_r+0xa08>
8000856e:	ec 02 00 0e 	add	lr,r6,r2
80008572:	50 3e       	stdsp	sp[0xc],lr
80008574:	40 4c       	lddsp	r12,sp[0x10]
80008576:	58 0c       	cp.w	r12,0
80008578:	c1 50       	breq	800085a2 <_vfprintf_r+0x9de>
8000857a:	0d 89       	ld.ub	r9,r6[0x0]
8000857c:	33 08       	mov	r8,48
8000857e:	f0 09 18 00 	cp.b	r9,r8
80008582:	c0 b1       	brne	80008598 <_vfprintf_r+0x9d4>
80008584:	30 08       	mov	r8,0
80008586:	30 09       	mov	r9,0
80008588:	40 6b       	lddsp	r11,sp[0x18]
8000858a:	40 7a       	lddsp	r10,sp[0x1c]
8000858c:	e0 a0 20 ef 	rcall	8000c76a <__avr32_f64_cmp_eq>
80008590:	fb b2 00 01 	rsubeq	r2,1
80008594:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80008598:	40 3b       	lddsp	r11,sp[0xc]
8000859a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000859e:	10 0b       	add	r11,r8
800085a0:	50 3b       	stdsp	sp[0xc],r11
800085a2:	40 6b       	lddsp	r11,sp[0x18]
800085a4:	30 08       	mov	r8,0
800085a6:	30 09       	mov	r9,0
800085a8:	40 7a       	lddsp	r10,sp[0x1c]
800085aa:	e0 a0 20 e0 	rcall	8000c76a <__avr32_f64_cmp_eq>
800085ae:	c0 90       	breq	800085c0 <_vfprintf_r+0x9fc>
800085b0:	40 3a       	lddsp	r10,sp[0xc]
800085b2:	fb 4a 06 a4 	st.w	sp[1700],r10
800085b6:	c0 58       	rjmp	800085c0 <_vfprintf_r+0x9fc>
800085b8:	10 c9       	st.b	r8++,r9
800085ba:	fb 48 06 a4 	st.w	sp[1700],r8
800085be:	c0 28       	rjmp	800085c2 <_vfprintf_r+0x9fe>
800085c0:	33 09       	mov	r9,48
800085c2:	fa f8 06 a4 	ld.w	r8,sp[1700]
800085c6:	40 3e       	lddsp	lr,sp[0xc]
800085c8:	1c 38       	cp.w	r8,lr
800085ca:	cf 73       	brcs	800085b8 <_vfprintf_r+0x9f4>
800085cc:	e0 40 00 47 	cp.w	r0,71
800085d0:	5f 09       	sreq	r9
800085d2:	e0 40 00 67 	cp.w	r0,103
800085d6:	5f 08       	sreq	r8
800085d8:	f3 e8 10 08 	or	r8,r9,r8
800085dc:	fa f9 06 a4 	ld.w	r9,sp[1700]
800085e0:	0c 19       	sub	r9,r6
800085e2:	50 69       	stdsp	sp[0x18],r9
800085e4:	58 08       	cp.w	r8,0
800085e6:	c0 b0       	breq	800085fc <_vfprintf_r+0xa38>
800085e8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800085ec:	5b d8       	cp.w	r8,-3
800085ee:	c0 55       	brlt	800085f8 <_vfprintf_r+0xa34>
800085f0:	40 2c       	lddsp	r12,sp[0x8]
800085f2:	18 38       	cp.w	r8,r12
800085f4:	e0 8a 00 6a 	brle	800086c8 <_vfprintf_r+0xb04>
800085f8:	20 20       	sub	r0,2
800085fa:	c0 58       	rjmp	80008604 <_vfprintf_r+0xa40>
800085fc:	e0 40 00 65 	cp.w	r0,101
80008600:	e0 89 00 46 	brgt	8000868c <_vfprintf_r+0xac8>
80008604:	fa fb 06 ac 	ld.w	r11,sp[1708]
80008608:	fb 60 06 9c 	st.b	sp[1692],r0
8000860c:	20 1b       	sub	r11,1
8000860e:	fb 4b 06 ac 	st.w	sp[1708],r11
80008612:	c0 47       	brpl	8000861a <_vfprintf_r+0xa56>
80008614:	5c 3b       	neg	r11
80008616:	32 d8       	mov	r8,45
80008618:	c0 28       	rjmp	8000861c <_vfprintf_r+0xa58>
8000861a:	32 b8       	mov	r8,43
8000861c:	fb 68 06 9d 	st.b	sp[1693],r8
80008620:	58 9b       	cp.w	r11,9
80008622:	e0 8a 00 1d 	brle	8000865c <_vfprintf_r+0xa98>
80008626:	fa c9 fa 35 	sub	r9,sp,-1483
8000862a:	30 aa       	mov	r10,10
8000862c:	12 98       	mov	r8,r9
8000862e:	0e 9c       	mov	r12,r7
80008630:	0c 92       	mov	r2,r6
80008632:	f6 0a 0c 06 	divs	r6,r11,r10
80008636:	0e 9b       	mov	r11,r7
80008638:	2d 0b       	sub	r11,-48
8000863a:	10 fb       	st.b	--r8,r11
8000863c:	0c 9b       	mov	r11,r6
8000863e:	58 96       	cp.w	r6,9
80008640:	fe 99 ff f9 	brgt	80008632 <_vfprintf_r+0xa6e>
80008644:	2d 0b       	sub	r11,-48
80008646:	18 97       	mov	r7,r12
80008648:	04 96       	mov	r6,r2
8000864a:	10 fb       	st.b	--r8,r11
8000864c:	fa ca f9 62 	sub	r10,sp,-1694
80008650:	c0 38       	rjmp	80008656 <_vfprintf_r+0xa92>
80008652:	11 3b       	ld.ub	r11,r8++
80008654:	14 cb       	st.b	r10++,r11
80008656:	12 38       	cp.w	r8,r9
80008658:	cf d3       	brcs	80008652 <_vfprintf_r+0xa8e>
8000865a:	c0 98       	rjmp	8000866c <_vfprintf_r+0xaa8>
8000865c:	2d 0b       	sub	r11,-48
8000865e:	33 08       	mov	r8,48
80008660:	fb 6b 06 9f 	st.b	sp[1695],r11
80008664:	fb 68 06 9e 	st.b	sp[1694],r8
80008668:	fa ca f9 60 	sub	r10,sp,-1696
8000866c:	fa c8 f9 64 	sub	r8,sp,-1692
80008670:	f4 08 01 08 	sub	r8,r10,r8
80008674:	50 e8       	stdsp	sp[0x38],r8
80008676:	10 92       	mov	r2,r8
80008678:	40 6b       	lddsp	r11,sp[0x18]
8000867a:	16 02       	add	r2,r11
8000867c:	58 1b       	cp.w	r11,1
8000867e:	e0 89 00 05 	brgt	80008688 <_vfprintf_r+0xac4>
80008682:	ed b5 00 00 	bld	r5,0x0
80008686:	c3 51       	brne	800086f0 <_vfprintf_r+0xb2c>
80008688:	2f f2       	sub	r2,-1
8000868a:	c3 38       	rjmp	800086f0 <_vfprintf_r+0xb2c>
8000868c:	e0 40 00 66 	cp.w	r0,102
80008690:	c1 c1       	brne	800086c8 <_vfprintf_r+0xb04>
80008692:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008696:	58 02       	cp.w	r2,0
80008698:	e0 8a 00 0c 	brle	800086b0 <_vfprintf_r+0xaec>
8000869c:	40 2a       	lddsp	r10,sp[0x8]
8000869e:	58 0a       	cp.w	r10,0
800086a0:	c0 41       	brne	800086a8 <_vfprintf_r+0xae4>
800086a2:	ed b5 00 00 	bld	r5,0x0
800086a6:	c2 51       	brne	800086f0 <_vfprintf_r+0xb2c>
800086a8:	2f f2       	sub	r2,-1
800086aa:	40 29       	lddsp	r9,sp[0x8]
800086ac:	12 02       	add	r2,r9
800086ae:	c0 b8       	rjmp	800086c4 <_vfprintf_r+0xb00>
800086b0:	40 28       	lddsp	r8,sp[0x8]
800086b2:	58 08       	cp.w	r8,0
800086b4:	c0 61       	brne	800086c0 <_vfprintf_r+0xafc>
800086b6:	ed b5 00 00 	bld	r5,0x0
800086ba:	c0 30       	breq	800086c0 <_vfprintf_r+0xafc>
800086bc:	30 12       	mov	r2,1
800086be:	c1 98       	rjmp	800086f0 <_vfprintf_r+0xb2c>
800086c0:	40 22       	lddsp	r2,sp[0x8]
800086c2:	2f e2       	sub	r2,-2
800086c4:	36 60       	mov	r0,102
800086c6:	c1 58       	rjmp	800086f0 <_vfprintf_r+0xb2c>
800086c8:	fa f2 06 ac 	ld.w	r2,sp[1708]
800086cc:	40 6e       	lddsp	lr,sp[0x18]
800086ce:	1c 32       	cp.w	r2,lr
800086d0:	c0 65       	brlt	800086dc <_vfprintf_r+0xb18>
800086d2:	ed b5 00 00 	bld	r5,0x0
800086d6:	f7 b2 00 ff 	subeq	r2,-1
800086da:	c0 a8       	rjmp	800086ee <_vfprintf_r+0xb2a>
800086dc:	e4 08 11 02 	rsub	r8,r2,2
800086e0:	40 6c       	lddsp	r12,sp[0x18]
800086e2:	58 02       	cp.w	r2,0
800086e4:	f0 02 17 a0 	movle	r2,r8
800086e8:	f9 b2 09 01 	movgt	r2,1
800086ec:	18 02       	add	r2,r12
800086ee:	36 70       	mov	r0,103
800086f0:	40 9b       	lddsp	r11,sp[0x24]
800086f2:	58 0b       	cp.w	r11,0
800086f4:	e0 80 05 94 	breq	8000921c <_vfprintf_r+0x1658>
800086f8:	32 d8       	mov	r8,45
800086fa:	fb 68 06 bb 	st.b	sp[1723],r8
800086fe:	e0 8f 05 93 	bral	80009224 <_vfprintf_r+0x1660>
80008702:	50 a7       	stdsp	sp[0x28],r7
80008704:	04 94       	mov	r4,r2
80008706:	0c 97       	mov	r7,r6
80008708:	02 92       	mov	r2,r1
8000870a:	06 96       	mov	r6,r3
8000870c:	40 41       	lddsp	r1,sp[0x10]
8000870e:	40 93       	lddsp	r3,sp[0x24]
80008710:	0e 99       	mov	r9,r7
80008712:	ed b5 00 05 	bld	r5,0x5
80008716:	c4 81       	brne	800087a6 <_vfprintf_r+0xbe2>
80008718:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000871c:	40 3e       	lddsp	lr,sp[0xc]
8000871e:	58 0e       	cp.w	lr,0
80008720:	c1 d0       	breq	8000875a <_vfprintf_r+0xb96>
80008722:	10 36       	cp.w	r6,r8
80008724:	c0 64       	brge	80008730 <_vfprintf_r+0xb6c>
80008726:	fa cc f9 44 	sub	r12,sp,-1724
8000872a:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000872e:	c1 d8       	rjmp	80008768 <_vfprintf_r+0xba4>
80008730:	fa c8 f9 50 	sub	r8,sp,-1712
80008734:	1a d8       	st.w	--sp,r8
80008736:	fa c8 fa b8 	sub	r8,sp,-1352
8000873a:	04 9a       	mov	r10,r2
8000873c:	1a d8       	st.w	--sp,r8
8000873e:	fa c8 fb b4 	sub	r8,sp,-1100
80008742:	0c 9b       	mov	r11,r6
80008744:	1a d8       	st.w	--sp,r8
80008746:	08 9c       	mov	r12,r4
80008748:	fa c8 f9 40 	sub	r8,sp,-1728
8000874c:	fa c9 ff b4 	sub	r9,sp,-76
80008750:	fe b0 f8 a2 	rcall	80007894 <get_arg>
80008754:	2f dd       	sub	sp,-12
80008756:	78 0a       	ld.w	r10,r12[0x0]
80008758:	c2 08       	rjmp	80008798 <_vfprintf_r+0xbd4>
8000875a:	2f f7       	sub	r7,-1
8000875c:	10 39       	cp.w	r9,r8
8000875e:	c0 84       	brge	8000876e <_vfprintf_r+0xbaa>
80008760:	fa cb f9 44 	sub	r11,sp,-1724
80008764:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008768:	ec fa fd 88 	ld.w	r10,r6[-632]
8000876c:	c1 68       	rjmp	80008798 <_vfprintf_r+0xbd4>
8000876e:	41 09       	lddsp	r9,sp[0x40]
80008770:	59 f8       	cp.w	r8,31
80008772:	e0 89 00 10 	brgt	80008792 <_vfprintf_r+0xbce>
80008776:	f2 ca ff fc 	sub	r10,r9,-4
8000877a:	51 0a       	stdsp	sp[0x40],r10
8000877c:	fa c6 f9 44 	sub	r6,sp,-1724
80008780:	72 0a       	ld.w	r10,r9[0x0]
80008782:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008786:	f3 4a fd 88 	st.w	r9[-632],r10
8000878a:	2f f8       	sub	r8,-1
8000878c:	fb 48 06 b4 	st.w	sp[1716],r8
80008790:	c0 48       	rjmp	80008798 <_vfprintf_r+0xbd4>
80008792:	72 0a       	ld.w	r10,r9[0x0]
80008794:	2f c9       	sub	r9,-4
80008796:	51 09       	stdsp	sp[0x40],r9
80008798:	40 be       	lddsp	lr,sp[0x2c]
8000879a:	1c 98       	mov	r8,lr
8000879c:	95 1e       	st.w	r10[0x4],lr
8000879e:	bf 58       	asr	r8,0x1f
800087a0:	95 08       	st.w	r10[0x0],r8
800087a2:	fe 9f fa 9f 	bral	80007ce0 <_vfprintf_r+0x11c>
800087a6:	ed b5 00 04 	bld	r5,0x4
800087aa:	c4 80       	breq	8000883a <_vfprintf_r+0xc76>
800087ac:	e2 15 00 40 	andl	r5,0x40,COH
800087b0:	c4 50       	breq	8000883a <_vfprintf_r+0xc76>
800087b2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800087b6:	40 3c       	lddsp	r12,sp[0xc]
800087b8:	58 0c       	cp.w	r12,0
800087ba:	c1 d0       	breq	800087f4 <_vfprintf_r+0xc30>
800087bc:	10 36       	cp.w	r6,r8
800087be:	c0 64       	brge	800087ca <_vfprintf_r+0xc06>
800087c0:	fa cb f9 44 	sub	r11,sp,-1724
800087c4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800087c8:	c1 d8       	rjmp	80008802 <_vfprintf_r+0xc3e>
800087ca:	fa c8 f9 50 	sub	r8,sp,-1712
800087ce:	1a d8       	st.w	--sp,r8
800087d0:	fa c8 fa b8 	sub	r8,sp,-1352
800087d4:	04 9a       	mov	r10,r2
800087d6:	1a d8       	st.w	--sp,r8
800087d8:	fa c8 fb b4 	sub	r8,sp,-1100
800087dc:	0c 9b       	mov	r11,r6
800087de:	1a d8       	st.w	--sp,r8
800087e0:	08 9c       	mov	r12,r4
800087e2:	fa c8 f9 40 	sub	r8,sp,-1728
800087e6:	fa c9 ff b4 	sub	r9,sp,-76
800087ea:	fe b0 f8 55 	rcall	80007894 <get_arg>
800087ee:	2f dd       	sub	sp,-12
800087f0:	78 0a       	ld.w	r10,r12[0x0]
800087f2:	c2 08       	rjmp	80008832 <_vfprintf_r+0xc6e>
800087f4:	2f f7       	sub	r7,-1
800087f6:	10 39       	cp.w	r9,r8
800087f8:	c0 84       	brge	80008808 <_vfprintf_r+0xc44>
800087fa:	fa ca f9 44 	sub	r10,sp,-1724
800087fe:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008802:	ec fa fd 88 	ld.w	r10,r6[-632]
80008806:	c1 68       	rjmp	80008832 <_vfprintf_r+0xc6e>
80008808:	41 09       	lddsp	r9,sp[0x40]
8000880a:	59 f8       	cp.w	r8,31
8000880c:	e0 89 00 10 	brgt	8000882c <_vfprintf_r+0xc68>
80008810:	f2 ca ff fc 	sub	r10,r9,-4
80008814:	51 0a       	stdsp	sp[0x40],r10
80008816:	fa c6 f9 44 	sub	r6,sp,-1724
8000881a:	72 0a       	ld.w	r10,r9[0x0]
8000881c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008820:	f3 4a fd 88 	st.w	r9[-632],r10
80008824:	2f f8       	sub	r8,-1
80008826:	fb 48 06 b4 	st.w	sp[1716],r8
8000882a:	c0 48       	rjmp	80008832 <_vfprintf_r+0xc6e>
8000882c:	72 0a       	ld.w	r10,r9[0x0]
8000882e:	2f c9       	sub	r9,-4
80008830:	51 09       	stdsp	sp[0x40],r9
80008832:	40 be       	lddsp	lr,sp[0x2c]
80008834:	b4 0e       	st.h	r10[0x0],lr
80008836:	fe 9f fa 55 	bral	80007ce0 <_vfprintf_r+0x11c>
8000883a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000883e:	40 3c       	lddsp	r12,sp[0xc]
80008840:	58 0c       	cp.w	r12,0
80008842:	c1 d0       	breq	8000887c <_vfprintf_r+0xcb8>
80008844:	10 36       	cp.w	r6,r8
80008846:	c0 64       	brge	80008852 <_vfprintf_r+0xc8e>
80008848:	fa cb f9 44 	sub	r11,sp,-1724
8000884c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008850:	c1 d8       	rjmp	8000888a <_vfprintf_r+0xcc6>
80008852:	fa c8 f9 50 	sub	r8,sp,-1712
80008856:	1a d8       	st.w	--sp,r8
80008858:	fa c8 fa b8 	sub	r8,sp,-1352
8000885c:	04 9a       	mov	r10,r2
8000885e:	1a d8       	st.w	--sp,r8
80008860:	fa c8 fb b4 	sub	r8,sp,-1100
80008864:	0c 9b       	mov	r11,r6
80008866:	1a d8       	st.w	--sp,r8
80008868:	08 9c       	mov	r12,r4
8000886a:	fa c8 f9 40 	sub	r8,sp,-1728
8000886e:	fa c9 ff b4 	sub	r9,sp,-76
80008872:	fe b0 f8 11 	rcall	80007894 <get_arg>
80008876:	2f dd       	sub	sp,-12
80008878:	78 0a       	ld.w	r10,r12[0x0]
8000887a:	c2 08       	rjmp	800088ba <_vfprintf_r+0xcf6>
8000887c:	2f f7       	sub	r7,-1
8000887e:	10 39       	cp.w	r9,r8
80008880:	c0 84       	brge	80008890 <_vfprintf_r+0xccc>
80008882:	fa ca f9 44 	sub	r10,sp,-1724
80008886:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000888a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000888e:	c1 68       	rjmp	800088ba <_vfprintf_r+0xcf6>
80008890:	41 09       	lddsp	r9,sp[0x40]
80008892:	59 f8       	cp.w	r8,31
80008894:	e0 89 00 10 	brgt	800088b4 <_vfprintf_r+0xcf0>
80008898:	f2 ca ff fc 	sub	r10,r9,-4
8000889c:	51 0a       	stdsp	sp[0x40],r10
8000889e:	fa c6 f9 44 	sub	r6,sp,-1724
800088a2:	72 0a       	ld.w	r10,r9[0x0]
800088a4:	ec 08 00 39 	add	r9,r6,r8<<0x3
800088a8:	f3 4a fd 88 	st.w	r9[-632],r10
800088ac:	2f f8       	sub	r8,-1
800088ae:	fb 48 06 b4 	st.w	sp[1716],r8
800088b2:	c0 48       	rjmp	800088ba <_vfprintf_r+0xcf6>
800088b4:	72 0a       	ld.w	r10,r9[0x0]
800088b6:	2f c9       	sub	r9,-4
800088b8:	51 09       	stdsp	sp[0x40],r9
800088ba:	40 be       	lddsp	lr,sp[0x2c]
800088bc:	95 0e       	st.w	r10[0x0],lr
800088be:	fe 9f fa 11 	bral	80007ce0 <_vfprintf_r+0x11c>
800088c2:	50 a7       	stdsp	sp[0x28],r7
800088c4:	50 80       	stdsp	sp[0x20],r0
800088c6:	0c 97       	mov	r7,r6
800088c8:	04 94       	mov	r4,r2
800088ca:	06 96       	mov	r6,r3
800088cc:	02 92       	mov	r2,r1
800088ce:	40 93       	lddsp	r3,sp[0x24]
800088d0:	10 90       	mov	r0,r8
800088d2:	40 41       	lddsp	r1,sp[0x10]
800088d4:	a5 a5       	sbr	r5,0x4
800088d6:	c0 a8       	rjmp	800088ea <_vfprintf_r+0xd26>
800088d8:	50 a7       	stdsp	sp[0x28],r7
800088da:	50 80       	stdsp	sp[0x20],r0
800088dc:	0c 97       	mov	r7,r6
800088de:	04 94       	mov	r4,r2
800088e0:	06 96       	mov	r6,r3
800088e2:	02 92       	mov	r2,r1
800088e4:	40 93       	lddsp	r3,sp[0x24]
800088e6:	10 90       	mov	r0,r8
800088e8:	40 41       	lddsp	r1,sp[0x10]
800088ea:	ed b5 00 05 	bld	r5,0x5
800088ee:	c5 d1       	brne	800089a8 <_vfprintf_r+0xde4>
800088f0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800088f4:	40 3c       	lddsp	r12,sp[0xc]
800088f6:	58 0c       	cp.w	r12,0
800088f8:	c2 60       	breq	80008944 <_vfprintf_r+0xd80>
800088fa:	10 36       	cp.w	r6,r8
800088fc:	c0 a4       	brge	80008910 <_vfprintf_r+0xd4c>
800088fe:	fa cb f9 44 	sub	r11,sp,-1724
80008902:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008906:	ec e8 fd 88 	ld.d	r8,r6[-632]
8000890a:	fa e9 00 00 	st.d	sp[0],r8
8000890e:	c1 88       	rjmp	8000893e <_vfprintf_r+0xd7a>
80008910:	fa c8 f9 50 	sub	r8,sp,-1712
80008914:	1a d8       	st.w	--sp,r8
80008916:	fa c8 fa b8 	sub	r8,sp,-1352
8000891a:	04 9a       	mov	r10,r2
8000891c:	1a d8       	st.w	--sp,r8
8000891e:	0c 9b       	mov	r11,r6
80008920:	fa c8 fb b4 	sub	r8,sp,-1100
80008924:	08 9c       	mov	r12,r4
80008926:	1a d8       	st.w	--sp,r8
80008928:	fa c8 f9 40 	sub	r8,sp,-1728
8000892c:	fa c9 ff b4 	sub	r9,sp,-76
80008930:	fe b0 f7 b2 	rcall	80007894 <get_arg>
80008934:	2f dd       	sub	sp,-12
80008936:	f8 ea 00 00 	ld.d	r10,r12[0]
8000893a:	fa eb 00 00 	st.d	sp[0],r10
8000893e:	30 08       	mov	r8,0
80008940:	e0 8f 03 de 	bral	800090fc <_vfprintf_r+0x1538>
80008944:	ee ca ff ff 	sub	r10,r7,-1
80008948:	10 37       	cp.w	r7,r8
8000894a:	c0 b4       	brge	80008960 <_vfprintf_r+0xd9c>
8000894c:	fa c9 f9 44 	sub	r9,sp,-1724
80008950:	14 97       	mov	r7,r10
80008952:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008956:	ec ea fd 88 	ld.d	r10,r6[-632]
8000895a:	fa eb 00 00 	st.d	sp[0],r10
8000895e:	c1 88       	rjmp	8000898e <_vfprintf_r+0xdca>
80008960:	41 09       	lddsp	r9,sp[0x40]
80008962:	59 f8       	cp.w	r8,31
80008964:	e0 89 00 18 	brgt	80008994 <_vfprintf_r+0xdd0>
80008968:	f2 e6 00 00 	ld.d	r6,r9[0]
8000896c:	f2 cb ff f8 	sub	r11,r9,-8
80008970:	fa e7 00 00 	st.d	sp[0],r6
80008974:	51 0b       	stdsp	sp[0x40],r11
80008976:	fa c6 f9 44 	sub	r6,sp,-1724
8000897a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000897e:	fa e6 00 00 	ld.d	r6,sp[0]
80008982:	f2 e7 fd 88 	st.d	r9[-632],r6
80008986:	2f f8       	sub	r8,-1
80008988:	14 97       	mov	r7,r10
8000898a:	fb 48 06 b4 	st.w	sp[1716],r8
8000898e:	40 38       	lddsp	r8,sp[0xc]
80008990:	e0 8f 03 b6 	bral	800090fc <_vfprintf_r+0x1538>
80008994:	f2 e6 00 00 	ld.d	r6,r9[0]
80008998:	40 38       	lddsp	r8,sp[0xc]
8000899a:	fa e7 00 00 	st.d	sp[0],r6
8000899e:	2f 89       	sub	r9,-8
800089a0:	14 97       	mov	r7,r10
800089a2:	51 09       	stdsp	sp[0x40],r9
800089a4:	e0 8f 03 ac 	bral	800090fc <_vfprintf_r+0x1538>
800089a8:	ed b5 00 04 	bld	r5,0x4
800089ac:	c1 61       	brne	800089d8 <_vfprintf_r+0xe14>
800089ae:	fa f8 06 b4 	ld.w	r8,sp[1716]
800089b2:	40 3e       	lddsp	lr,sp[0xc]
800089b4:	58 0e       	cp.w	lr,0
800089b6:	c0 80       	breq	800089c6 <_vfprintf_r+0xe02>
800089b8:	10 36       	cp.w	r6,r8
800089ba:	c6 74       	brge	80008a88 <_vfprintf_r+0xec4>
800089bc:	fa cc f9 44 	sub	r12,sp,-1724
800089c0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800089c4:	c8 08       	rjmp	80008ac4 <_vfprintf_r+0xf00>
800089c6:	ee ca ff ff 	sub	r10,r7,-1
800089ca:	10 37       	cp.w	r7,r8
800089cc:	c7 f4       	brge	80008aca <_vfprintf_r+0xf06>
800089ce:	fa cb f9 44 	sub	r11,sp,-1724
800089d2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089d6:	c7 68       	rjmp	80008ac2 <_vfprintf_r+0xefe>
800089d8:	ed b5 00 06 	bld	r5,0x6
800089dc:	c4 a1       	brne	80008a70 <_vfprintf_r+0xeac>
800089de:	fa f8 06 b4 	ld.w	r8,sp[1716]
800089e2:	40 3c       	lddsp	r12,sp[0xc]
800089e4:	58 0c       	cp.w	r12,0
800089e6:	c1 d0       	breq	80008a20 <_vfprintf_r+0xe5c>
800089e8:	10 36       	cp.w	r6,r8
800089ea:	c0 64       	brge	800089f6 <_vfprintf_r+0xe32>
800089ec:	fa cb f9 44 	sub	r11,sp,-1724
800089f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800089f4:	c1 f8       	rjmp	80008a32 <_vfprintf_r+0xe6e>
800089f6:	fa c8 f9 50 	sub	r8,sp,-1712
800089fa:	1a d8       	st.w	--sp,r8
800089fc:	fa c8 fa b8 	sub	r8,sp,-1352
80008a00:	1a d8       	st.w	--sp,r8
80008a02:	fa c8 fb b4 	sub	r8,sp,-1100
80008a06:	1a d8       	st.w	--sp,r8
80008a08:	fa c8 f9 40 	sub	r8,sp,-1728
80008a0c:	fa c9 ff b4 	sub	r9,sp,-76
80008a10:	04 9a       	mov	r10,r2
80008a12:	0c 9b       	mov	r11,r6
80008a14:	08 9c       	mov	r12,r4
80008a16:	fe b0 f7 3f 	rcall	80007894 <get_arg>
80008a1a:	2f dd       	sub	sp,-12
80008a1c:	98 18       	ld.sh	r8,r12[0x2]
80008a1e:	c2 68       	rjmp	80008a6a <_vfprintf_r+0xea6>
80008a20:	ee ca ff ff 	sub	r10,r7,-1
80008a24:	10 37       	cp.w	r7,r8
80008a26:	c0 94       	brge	80008a38 <_vfprintf_r+0xe74>
80008a28:	fa c9 f9 44 	sub	r9,sp,-1724
80008a2c:	14 97       	mov	r7,r10
80008a2e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008a32:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008a36:	c1 a8       	rjmp	80008a6a <_vfprintf_r+0xea6>
80008a38:	41 09       	lddsp	r9,sp[0x40]
80008a3a:	59 f8       	cp.w	r8,31
80008a3c:	e0 89 00 13 	brgt	80008a62 <_vfprintf_r+0xe9e>
80008a40:	f2 cb ff fc 	sub	r11,r9,-4
80008a44:	51 0b       	stdsp	sp[0x40],r11
80008a46:	72 09       	ld.w	r9,r9[0x0]
80008a48:	fa c6 f9 44 	sub	r6,sp,-1724
80008a4c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008a50:	2f f8       	sub	r8,-1
80008a52:	f7 49 fd 88 	st.w	r11[-632],r9
80008a56:	fb 48 06 b4 	st.w	sp[1716],r8
80008a5a:	14 97       	mov	r7,r10
80008a5c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008a60:	c0 58       	rjmp	80008a6a <_vfprintf_r+0xea6>
80008a62:	92 18       	ld.sh	r8,r9[0x2]
80008a64:	14 97       	mov	r7,r10
80008a66:	2f c9       	sub	r9,-4
80008a68:	51 09       	stdsp	sp[0x40],r9
80008a6a:	5c 78       	castu.h	r8
80008a6c:	50 18       	stdsp	sp[0x4],r8
80008a6e:	c4 68       	rjmp	80008afa <_vfprintf_r+0xf36>
80008a70:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008a74:	40 3c       	lddsp	r12,sp[0xc]
80008a76:	58 0c       	cp.w	r12,0
80008a78:	c1 d0       	breq	80008ab2 <_vfprintf_r+0xeee>
80008a7a:	10 36       	cp.w	r6,r8
80008a7c:	c0 64       	brge	80008a88 <_vfprintf_r+0xec4>
80008a7e:	fa cb f9 44 	sub	r11,sp,-1724
80008a82:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008a86:	c1 f8       	rjmp	80008ac4 <_vfprintf_r+0xf00>
80008a88:	fa c8 f9 50 	sub	r8,sp,-1712
80008a8c:	1a d8       	st.w	--sp,r8
80008a8e:	fa c8 fa b8 	sub	r8,sp,-1352
80008a92:	0c 9b       	mov	r11,r6
80008a94:	1a d8       	st.w	--sp,r8
80008a96:	fa c8 fb b4 	sub	r8,sp,-1100
80008a9a:	04 9a       	mov	r10,r2
80008a9c:	1a d8       	st.w	--sp,r8
80008a9e:	08 9c       	mov	r12,r4
80008aa0:	fa c8 f9 40 	sub	r8,sp,-1728
80008aa4:	fa c9 ff b4 	sub	r9,sp,-76
80008aa8:	fe b0 f6 f6 	rcall	80007894 <get_arg>
80008aac:	2f dd       	sub	sp,-12
80008aae:	78 0b       	ld.w	r11,r12[0x0]
80008ab0:	c2 48       	rjmp	80008af8 <_vfprintf_r+0xf34>
80008ab2:	ee ca ff ff 	sub	r10,r7,-1
80008ab6:	10 37       	cp.w	r7,r8
80008ab8:	c0 94       	brge	80008aca <_vfprintf_r+0xf06>
80008aba:	fa c9 f9 44 	sub	r9,sp,-1724
80008abe:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008ac2:	14 97       	mov	r7,r10
80008ac4:	ec fb fd 88 	ld.w	r11,r6[-632]
80008ac8:	c1 88       	rjmp	80008af8 <_vfprintf_r+0xf34>
80008aca:	41 09       	lddsp	r9,sp[0x40]
80008acc:	59 f8       	cp.w	r8,31
80008ace:	e0 89 00 11 	brgt	80008af0 <_vfprintf_r+0xf2c>
80008ad2:	f2 cb ff fc 	sub	r11,r9,-4
80008ad6:	51 0b       	stdsp	sp[0x40],r11
80008ad8:	fa c6 f9 44 	sub	r6,sp,-1724
80008adc:	72 0b       	ld.w	r11,r9[0x0]
80008ade:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008ae2:	f3 4b fd 88 	st.w	r9[-632],r11
80008ae6:	2f f8       	sub	r8,-1
80008ae8:	14 97       	mov	r7,r10
80008aea:	fb 48 06 b4 	st.w	sp[1716],r8
80008aee:	c0 58       	rjmp	80008af8 <_vfprintf_r+0xf34>
80008af0:	72 0b       	ld.w	r11,r9[0x0]
80008af2:	14 97       	mov	r7,r10
80008af4:	2f c9       	sub	r9,-4
80008af6:	51 09       	stdsp	sp[0x40],r9
80008af8:	50 1b       	stdsp	sp[0x4],r11
80008afa:	30 0e       	mov	lr,0
80008afc:	50 0e       	stdsp	sp[0x0],lr
80008afe:	1c 98       	mov	r8,lr
80008b00:	e0 8f 02 fe 	bral	800090fc <_vfprintf_r+0x1538>
80008b04:	50 a7       	stdsp	sp[0x28],r7
80008b06:	50 80       	stdsp	sp[0x20],r0
80008b08:	0c 97       	mov	r7,r6
80008b0a:	04 94       	mov	r4,r2
80008b0c:	06 96       	mov	r6,r3
80008b0e:	02 92       	mov	r2,r1
80008b10:	40 93       	lddsp	r3,sp[0x24]
80008b12:	40 41       	lddsp	r1,sp[0x10]
80008b14:	0e 99       	mov	r9,r7
80008b16:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b1a:	40 3c       	lddsp	r12,sp[0xc]
80008b1c:	58 0c       	cp.w	r12,0
80008b1e:	c1 d0       	breq	80008b58 <_vfprintf_r+0xf94>
80008b20:	10 36       	cp.w	r6,r8
80008b22:	c0 64       	brge	80008b2e <_vfprintf_r+0xf6a>
80008b24:	fa cb f9 44 	sub	r11,sp,-1724
80008b28:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008b2c:	c1 d8       	rjmp	80008b66 <_vfprintf_r+0xfa2>
80008b2e:	fa c8 f9 50 	sub	r8,sp,-1712
80008b32:	1a d8       	st.w	--sp,r8
80008b34:	fa c8 fa b8 	sub	r8,sp,-1352
80008b38:	1a d8       	st.w	--sp,r8
80008b3a:	fa c8 fb b4 	sub	r8,sp,-1100
80008b3e:	1a d8       	st.w	--sp,r8
80008b40:	fa c9 ff b4 	sub	r9,sp,-76
80008b44:	fa c8 f9 40 	sub	r8,sp,-1728
80008b48:	04 9a       	mov	r10,r2
80008b4a:	0c 9b       	mov	r11,r6
80008b4c:	08 9c       	mov	r12,r4
80008b4e:	fe b0 f6 a3 	rcall	80007894 <get_arg>
80008b52:	2f dd       	sub	sp,-12
80008b54:	78 09       	ld.w	r9,r12[0x0]
80008b56:	c2 18       	rjmp	80008b98 <_vfprintf_r+0xfd4>
80008b58:	2f f7       	sub	r7,-1
80008b5a:	10 39       	cp.w	r9,r8
80008b5c:	c0 84       	brge	80008b6c <_vfprintf_r+0xfa8>
80008b5e:	fa ca f9 44 	sub	r10,sp,-1724
80008b62:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008b66:	ec f9 fd 88 	ld.w	r9,r6[-632]
80008b6a:	c1 78       	rjmp	80008b98 <_vfprintf_r+0xfd4>
80008b6c:	41 09       	lddsp	r9,sp[0x40]
80008b6e:	59 f8       	cp.w	r8,31
80008b70:	e0 89 00 10 	brgt	80008b90 <_vfprintf_r+0xfcc>
80008b74:	f2 ca ff fc 	sub	r10,r9,-4
80008b78:	51 0a       	stdsp	sp[0x40],r10
80008b7a:	fa c6 f9 44 	sub	r6,sp,-1724
80008b7e:	72 09       	ld.w	r9,r9[0x0]
80008b80:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80008b84:	f5 49 fd 88 	st.w	r10[-632],r9
80008b88:	2f f8       	sub	r8,-1
80008b8a:	fb 48 06 b4 	st.w	sp[1716],r8
80008b8e:	c0 58       	rjmp	80008b98 <_vfprintf_r+0xfd4>
80008b90:	f2 c8 ff fc 	sub	r8,r9,-4
80008b94:	51 08       	stdsp	sp[0x40],r8
80008b96:	72 09       	ld.w	r9,r9[0x0]
80008b98:	33 08       	mov	r8,48
80008b9a:	fb 68 06 b8 	st.b	sp[1720],r8
80008b9e:	37 88       	mov	r8,120
80008ba0:	30 0e       	mov	lr,0
80008ba2:	fb 68 06 b9 	st.b	sp[1721],r8
80008ba6:	fe cc b7 d6 	sub	r12,pc,-18474
80008baa:	50 19       	stdsp	sp[0x4],r9
80008bac:	a1 b5       	sbr	r5,0x1
80008bae:	50 0e       	stdsp	sp[0x0],lr
80008bb0:	50 dc       	stdsp	sp[0x34],r12
80008bb2:	30 28       	mov	r8,2
80008bb4:	37 80       	mov	r0,120
80008bb6:	e0 8f 02 a3 	bral	800090fc <_vfprintf_r+0x1538>
80008bba:	50 a7       	stdsp	sp[0x28],r7
80008bbc:	50 80       	stdsp	sp[0x20],r0
80008bbe:	10 90       	mov	r0,r8
80008bc0:	30 08       	mov	r8,0
80008bc2:	fb 68 06 bb 	st.b	sp[1723],r8
80008bc6:	0c 97       	mov	r7,r6
80008bc8:	04 94       	mov	r4,r2
80008bca:	06 96       	mov	r6,r3
80008bcc:	02 92       	mov	r2,r1
80008bce:	40 93       	lddsp	r3,sp[0x24]
80008bd0:	40 41       	lddsp	r1,sp[0x10]
80008bd2:	0e 99       	mov	r9,r7
80008bd4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008bd8:	40 3b       	lddsp	r11,sp[0xc]
80008bda:	58 0b       	cp.w	r11,0
80008bdc:	c1 d0       	breq	80008c16 <_vfprintf_r+0x1052>
80008bde:	10 36       	cp.w	r6,r8
80008be0:	c0 64       	brge	80008bec <_vfprintf_r+0x1028>
80008be2:	fa ca f9 44 	sub	r10,sp,-1724
80008be6:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008bea:	c1 d8       	rjmp	80008c24 <_vfprintf_r+0x1060>
80008bec:	fa c8 f9 50 	sub	r8,sp,-1712
80008bf0:	1a d8       	st.w	--sp,r8
80008bf2:	fa c8 fa b8 	sub	r8,sp,-1352
80008bf6:	1a d8       	st.w	--sp,r8
80008bf8:	fa c8 fb b4 	sub	r8,sp,-1100
80008bfc:	0c 9b       	mov	r11,r6
80008bfe:	1a d8       	st.w	--sp,r8
80008c00:	04 9a       	mov	r10,r2
80008c02:	fa c8 f9 40 	sub	r8,sp,-1728
80008c06:	fa c9 ff b4 	sub	r9,sp,-76
80008c0a:	08 9c       	mov	r12,r4
80008c0c:	fe b0 f6 44 	rcall	80007894 <get_arg>
80008c10:	2f dd       	sub	sp,-12
80008c12:	78 06       	ld.w	r6,r12[0x0]
80008c14:	c2 08       	rjmp	80008c54 <_vfprintf_r+0x1090>
80008c16:	2f f7       	sub	r7,-1
80008c18:	10 39       	cp.w	r9,r8
80008c1a:	c0 84       	brge	80008c2a <_vfprintf_r+0x1066>
80008c1c:	fa c9 f9 44 	sub	r9,sp,-1724
80008c20:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008c24:	ec f6 fd 88 	ld.w	r6,r6[-632]
80008c28:	c1 68       	rjmp	80008c54 <_vfprintf_r+0x1090>
80008c2a:	41 09       	lddsp	r9,sp[0x40]
80008c2c:	59 f8       	cp.w	r8,31
80008c2e:	e0 89 00 10 	brgt	80008c4e <_vfprintf_r+0x108a>
80008c32:	f2 ca ff fc 	sub	r10,r9,-4
80008c36:	51 0a       	stdsp	sp[0x40],r10
80008c38:	72 06       	ld.w	r6,r9[0x0]
80008c3a:	fa ce f9 44 	sub	lr,sp,-1724
80008c3e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80008c42:	f3 46 fd 88 	st.w	r9[-632],r6
80008c46:	2f f8       	sub	r8,-1
80008c48:	fb 48 06 b4 	st.w	sp[1716],r8
80008c4c:	c0 48       	rjmp	80008c54 <_vfprintf_r+0x1090>
80008c4e:	72 06       	ld.w	r6,r9[0x0]
80008c50:	2f c9       	sub	r9,-4
80008c52:	51 09       	stdsp	sp[0x40],r9
80008c54:	40 2c       	lddsp	r12,sp[0x8]
80008c56:	58 0c       	cp.w	r12,0
80008c58:	c1 05       	brlt	80008c78 <_vfprintf_r+0x10b4>
80008c5a:	18 9a       	mov	r10,r12
80008c5c:	30 0b       	mov	r11,0
80008c5e:	0c 9c       	mov	r12,r6
80008c60:	e0 a0 14 58 	rcall	8000b510 <memchr>
80008c64:	e0 80 02 df 	breq	80009222 <_vfprintf_r+0x165e>
80008c68:	f8 06 01 02 	sub	r2,r12,r6
80008c6c:	40 2b       	lddsp	r11,sp[0x8]
80008c6e:	16 32       	cp.w	r2,r11
80008c70:	e0 89 02 d9 	brgt	80009222 <_vfprintf_r+0x165e>
80008c74:	e0 8f 02 d4 	bral	8000921c <_vfprintf_r+0x1658>
80008c78:	30 0a       	mov	r10,0
80008c7a:	0c 9c       	mov	r12,r6
80008c7c:	50 2a       	stdsp	sp[0x8],r10
80008c7e:	e0 a0 19 33 	rcall	8000bee4 <strlen>
80008c82:	18 92       	mov	r2,r12
80008c84:	e0 8f 02 d2 	bral	80009228 <_vfprintf_r+0x1664>
80008c88:	50 a7       	stdsp	sp[0x28],r7
80008c8a:	50 80       	stdsp	sp[0x20],r0
80008c8c:	0c 97       	mov	r7,r6
80008c8e:	04 94       	mov	r4,r2
80008c90:	06 96       	mov	r6,r3
80008c92:	02 92       	mov	r2,r1
80008c94:	40 93       	lddsp	r3,sp[0x24]
80008c96:	10 90       	mov	r0,r8
80008c98:	40 41       	lddsp	r1,sp[0x10]
80008c9a:	a5 a5       	sbr	r5,0x4
80008c9c:	c0 a8       	rjmp	80008cb0 <_vfprintf_r+0x10ec>
80008c9e:	50 a7       	stdsp	sp[0x28],r7
80008ca0:	50 80       	stdsp	sp[0x20],r0
80008ca2:	0c 97       	mov	r7,r6
80008ca4:	04 94       	mov	r4,r2
80008ca6:	06 96       	mov	r6,r3
80008ca8:	02 92       	mov	r2,r1
80008caa:	40 93       	lddsp	r3,sp[0x24]
80008cac:	10 90       	mov	r0,r8
80008cae:	40 41       	lddsp	r1,sp[0x10]
80008cb0:	ed b5 00 05 	bld	r5,0x5
80008cb4:	c5 61       	brne	80008d60 <_vfprintf_r+0x119c>
80008cb6:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008cba:	40 39       	lddsp	r9,sp[0xc]
80008cbc:	58 09       	cp.w	r9,0
80008cbe:	c2 10       	breq	80008d00 <_vfprintf_r+0x113c>
80008cc0:	10 36       	cp.w	r6,r8
80008cc2:	c0 74       	brge	80008cd0 <_vfprintf_r+0x110c>
80008cc4:	fa c8 f9 44 	sub	r8,sp,-1724
80008cc8:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008ccc:	c2 38       	rjmp	80008d12 <_vfprintf_r+0x114e>
80008cce:	d7 03       	nop
80008cd0:	fa c8 f9 50 	sub	r8,sp,-1712
80008cd4:	1a d8       	st.w	--sp,r8
80008cd6:	fa c8 fa b8 	sub	r8,sp,-1352
80008cda:	1a d8       	st.w	--sp,r8
80008cdc:	fa c8 fb b4 	sub	r8,sp,-1100
80008ce0:	1a d8       	st.w	--sp,r8
80008ce2:	fa c8 f9 40 	sub	r8,sp,-1728
80008ce6:	fa c9 ff b4 	sub	r9,sp,-76
80008cea:	04 9a       	mov	r10,r2
80008cec:	0c 9b       	mov	r11,r6
80008cee:	08 9c       	mov	r12,r4
80008cf0:	fe b0 f5 d2 	rcall	80007894 <get_arg>
80008cf4:	2f dd       	sub	sp,-12
80008cf6:	f8 e8 00 00 	ld.d	r8,r12[0]
80008cfa:	fa e9 00 00 	st.d	sp[0],r8
80008cfe:	c2 e8       	rjmp	80008d5a <_vfprintf_r+0x1196>
80008d00:	ee ca ff ff 	sub	r10,r7,-1
80008d04:	10 37       	cp.w	r7,r8
80008d06:	c0 b4       	brge	80008d1c <_vfprintf_r+0x1158>
80008d08:	fa c8 f9 44 	sub	r8,sp,-1724
80008d0c:	14 97       	mov	r7,r10
80008d0e:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008d12:	ec ea fd 88 	ld.d	r10,r6[-632]
80008d16:	fa eb 00 00 	st.d	sp[0],r10
80008d1a:	c2 08       	rjmp	80008d5a <_vfprintf_r+0x1196>
80008d1c:	41 09       	lddsp	r9,sp[0x40]
80008d1e:	59 f8       	cp.w	r8,31
80008d20:	e0 89 00 16 	brgt	80008d4c <_vfprintf_r+0x1188>
80008d24:	f2 e6 00 00 	ld.d	r6,r9[0]
80008d28:	f2 cb ff f8 	sub	r11,r9,-8
80008d2c:	fa e7 00 00 	st.d	sp[0],r6
80008d30:	51 0b       	stdsp	sp[0x40],r11
80008d32:	fa c6 f9 44 	sub	r6,sp,-1724
80008d36:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008d3a:	fa e6 00 00 	ld.d	r6,sp[0]
80008d3e:	f2 e7 fd 88 	st.d	r9[-632],r6
80008d42:	2f f8       	sub	r8,-1
80008d44:	14 97       	mov	r7,r10
80008d46:	fb 48 06 b4 	st.w	sp[1716],r8
80008d4a:	c0 88       	rjmp	80008d5a <_vfprintf_r+0x1196>
80008d4c:	f2 e6 00 00 	ld.d	r6,r9[0]
80008d50:	2f 89       	sub	r9,-8
80008d52:	fa e7 00 00 	st.d	sp[0],r6
80008d56:	51 09       	stdsp	sp[0x40],r9
80008d58:	14 97       	mov	r7,r10
80008d5a:	30 18       	mov	r8,1
80008d5c:	e0 8f 01 d0 	bral	800090fc <_vfprintf_r+0x1538>
80008d60:	ed b5 00 04 	bld	r5,0x4
80008d64:	c1 61       	brne	80008d90 <_vfprintf_r+0x11cc>
80008d66:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008d6a:	40 3e       	lddsp	lr,sp[0xc]
80008d6c:	58 0e       	cp.w	lr,0
80008d6e:	c0 80       	breq	80008d7e <_vfprintf_r+0x11ba>
80008d70:	10 36       	cp.w	r6,r8
80008d72:	c6 74       	brge	80008e40 <_vfprintf_r+0x127c>
80008d74:	fa cc f9 44 	sub	r12,sp,-1724
80008d78:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008d7c:	c8 08       	rjmp	80008e7c <_vfprintf_r+0x12b8>
80008d7e:	ee ca ff ff 	sub	r10,r7,-1
80008d82:	10 37       	cp.w	r7,r8
80008d84:	c7 f4       	brge	80008e82 <_vfprintf_r+0x12be>
80008d86:	fa cb f9 44 	sub	r11,sp,-1724
80008d8a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008d8e:	c7 68       	rjmp	80008e7a <_vfprintf_r+0x12b6>
80008d90:	ed b5 00 06 	bld	r5,0x6
80008d94:	c4 a1       	brne	80008e28 <_vfprintf_r+0x1264>
80008d96:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008d9a:	40 3c       	lddsp	r12,sp[0xc]
80008d9c:	58 0c       	cp.w	r12,0
80008d9e:	c1 d0       	breq	80008dd8 <_vfprintf_r+0x1214>
80008da0:	10 36       	cp.w	r6,r8
80008da2:	c0 64       	brge	80008dae <_vfprintf_r+0x11ea>
80008da4:	fa cb f9 44 	sub	r11,sp,-1724
80008da8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008dac:	c1 f8       	rjmp	80008dea <_vfprintf_r+0x1226>
80008dae:	fa c8 f9 50 	sub	r8,sp,-1712
80008db2:	1a d8       	st.w	--sp,r8
80008db4:	fa c8 fa b8 	sub	r8,sp,-1352
80008db8:	1a d8       	st.w	--sp,r8
80008dba:	fa c8 fb b4 	sub	r8,sp,-1100
80008dbe:	1a d8       	st.w	--sp,r8
80008dc0:	fa c8 f9 40 	sub	r8,sp,-1728
80008dc4:	fa c9 ff b4 	sub	r9,sp,-76
80008dc8:	04 9a       	mov	r10,r2
80008dca:	0c 9b       	mov	r11,r6
80008dcc:	08 9c       	mov	r12,r4
80008dce:	fe b0 f5 63 	rcall	80007894 <get_arg>
80008dd2:	2f dd       	sub	sp,-12
80008dd4:	98 18       	ld.sh	r8,r12[0x2]
80008dd6:	c2 68       	rjmp	80008e22 <_vfprintf_r+0x125e>
80008dd8:	ee ca ff ff 	sub	r10,r7,-1
80008ddc:	10 37       	cp.w	r7,r8
80008dde:	c0 94       	brge	80008df0 <_vfprintf_r+0x122c>
80008de0:	fa c9 f9 44 	sub	r9,sp,-1724
80008de4:	14 97       	mov	r7,r10
80008de6:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008dea:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008dee:	c1 a8       	rjmp	80008e22 <_vfprintf_r+0x125e>
80008df0:	41 09       	lddsp	r9,sp[0x40]
80008df2:	59 f8       	cp.w	r8,31
80008df4:	e0 89 00 13 	brgt	80008e1a <_vfprintf_r+0x1256>
80008df8:	f2 cb ff fc 	sub	r11,r9,-4
80008dfc:	51 0b       	stdsp	sp[0x40],r11
80008dfe:	72 09       	ld.w	r9,r9[0x0]
80008e00:	fa c6 f9 44 	sub	r6,sp,-1724
80008e04:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008e08:	2f f8       	sub	r8,-1
80008e0a:	f7 49 fd 88 	st.w	r11[-632],r9
80008e0e:	fb 48 06 b4 	st.w	sp[1716],r8
80008e12:	14 97       	mov	r7,r10
80008e14:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008e18:	c0 58       	rjmp	80008e22 <_vfprintf_r+0x125e>
80008e1a:	92 18       	ld.sh	r8,r9[0x2]
80008e1c:	14 97       	mov	r7,r10
80008e1e:	2f c9       	sub	r9,-4
80008e20:	51 09       	stdsp	sp[0x40],r9
80008e22:	5c 78       	castu.h	r8
80008e24:	50 18       	stdsp	sp[0x4],r8
80008e26:	c4 68       	rjmp	80008eb2 <_vfprintf_r+0x12ee>
80008e28:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008e2c:	40 3c       	lddsp	r12,sp[0xc]
80008e2e:	58 0c       	cp.w	r12,0
80008e30:	c1 d0       	breq	80008e6a <_vfprintf_r+0x12a6>
80008e32:	10 36       	cp.w	r6,r8
80008e34:	c0 64       	brge	80008e40 <_vfprintf_r+0x127c>
80008e36:	fa cb f9 44 	sub	r11,sp,-1724
80008e3a:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008e3e:	c1 f8       	rjmp	80008e7c <_vfprintf_r+0x12b8>
80008e40:	fa c8 f9 50 	sub	r8,sp,-1712
80008e44:	1a d8       	st.w	--sp,r8
80008e46:	fa c8 fa b8 	sub	r8,sp,-1352
80008e4a:	0c 9b       	mov	r11,r6
80008e4c:	1a d8       	st.w	--sp,r8
80008e4e:	fa c8 fb b4 	sub	r8,sp,-1100
80008e52:	04 9a       	mov	r10,r2
80008e54:	1a d8       	st.w	--sp,r8
80008e56:	08 9c       	mov	r12,r4
80008e58:	fa c8 f9 40 	sub	r8,sp,-1728
80008e5c:	fa c9 ff b4 	sub	r9,sp,-76
80008e60:	fe b0 f5 1a 	rcall	80007894 <get_arg>
80008e64:	2f dd       	sub	sp,-12
80008e66:	78 0b       	ld.w	r11,r12[0x0]
80008e68:	c2 48       	rjmp	80008eb0 <_vfprintf_r+0x12ec>
80008e6a:	ee ca ff ff 	sub	r10,r7,-1
80008e6e:	10 37       	cp.w	r7,r8
80008e70:	c0 94       	brge	80008e82 <_vfprintf_r+0x12be>
80008e72:	fa c9 f9 44 	sub	r9,sp,-1724
80008e76:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008e7a:	14 97       	mov	r7,r10
80008e7c:	ec fb fd 88 	ld.w	r11,r6[-632]
80008e80:	c1 88       	rjmp	80008eb0 <_vfprintf_r+0x12ec>
80008e82:	41 09       	lddsp	r9,sp[0x40]
80008e84:	59 f8       	cp.w	r8,31
80008e86:	e0 89 00 11 	brgt	80008ea8 <_vfprintf_r+0x12e4>
80008e8a:	f2 cb ff fc 	sub	r11,r9,-4
80008e8e:	51 0b       	stdsp	sp[0x40],r11
80008e90:	fa c6 f9 44 	sub	r6,sp,-1724
80008e94:	72 0b       	ld.w	r11,r9[0x0]
80008e96:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008e9a:	f3 4b fd 88 	st.w	r9[-632],r11
80008e9e:	2f f8       	sub	r8,-1
80008ea0:	14 97       	mov	r7,r10
80008ea2:	fb 48 06 b4 	st.w	sp[1716],r8
80008ea6:	c0 58       	rjmp	80008eb0 <_vfprintf_r+0x12ec>
80008ea8:	72 0b       	ld.w	r11,r9[0x0]
80008eaa:	14 97       	mov	r7,r10
80008eac:	2f c9       	sub	r9,-4
80008eae:	51 09       	stdsp	sp[0x40],r9
80008eb0:	50 1b       	stdsp	sp[0x4],r11
80008eb2:	30 0e       	mov	lr,0
80008eb4:	30 18       	mov	r8,1
80008eb6:	50 0e       	stdsp	sp[0x0],lr
80008eb8:	c2 29       	rjmp	800090fc <_vfprintf_r+0x1538>
80008eba:	50 a7       	stdsp	sp[0x28],r7
80008ebc:	50 80       	stdsp	sp[0x20],r0
80008ebe:	0c 97       	mov	r7,r6
80008ec0:	04 94       	mov	r4,r2
80008ec2:	06 96       	mov	r6,r3
80008ec4:	02 92       	mov	r2,r1
80008ec6:	fe cc ba f6 	sub	r12,pc,-17674
80008eca:	40 93       	lddsp	r3,sp[0x24]
80008ecc:	10 90       	mov	r0,r8
80008ece:	40 41       	lddsp	r1,sp[0x10]
80008ed0:	50 dc       	stdsp	sp[0x34],r12
80008ed2:	ed b5 00 05 	bld	r5,0x5
80008ed6:	c5 51       	brne	80008f80 <_vfprintf_r+0x13bc>
80008ed8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008edc:	40 3b       	lddsp	r11,sp[0xc]
80008ede:	58 0b       	cp.w	r11,0
80008ee0:	c2 20       	breq	80008f24 <_vfprintf_r+0x1360>
80008ee2:	10 36       	cp.w	r6,r8
80008ee4:	c0 a4       	brge	80008ef8 <_vfprintf_r+0x1334>
80008ee6:	fa ca f9 44 	sub	r10,sp,-1724
80008eea:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008eee:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008ef2:	fa e9 00 00 	st.d	sp[0],r8
80008ef6:	cf 28       	rjmp	800090da <_vfprintf_r+0x1516>
80008ef8:	fa c8 f9 50 	sub	r8,sp,-1712
80008efc:	1a d8       	st.w	--sp,r8
80008efe:	fa c8 fa b8 	sub	r8,sp,-1352
80008f02:	04 9a       	mov	r10,r2
80008f04:	1a d8       	st.w	--sp,r8
80008f06:	0c 9b       	mov	r11,r6
80008f08:	fa c8 fb b4 	sub	r8,sp,-1100
80008f0c:	08 9c       	mov	r12,r4
80008f0e:	1a d8       	st.w	--sp,r8
80008f10:	fa c8 f9 40 	sub	r8,sp,-1728
80008f14:	fa c9 ff b4 	sub	r9,sp,-76
80008f18:	fe b0 f4 be 	rcall	80007894 <get_arg>
80008f1c:	2f dd       	sub	sp,-12
80008f1e:	f8 ea 00 00 	ld.d	r10,r12[0]
80008f22:	c0 c8       	rjmp	80008f3a <_vfprintf_r+0x1376>
80008f24:	ee ca ff ff 	sub	r10,r7,-1
80008f28:	10 37       	cp.w	r7,r8
80008f2a:	c0 b4       	brge	80008f40 <_vfprintf_r+0x137c>
80008f2c:	fa c9 f9 44 	sub	r9,sp,-1724
80008f30:	14 97       	mov	r7,r10
80008f32:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008f36:	ec ea fd 88 	ld.d	r10,r6[-632]
80008f3a:	fa eb 00 00 	st.d	sp[0],r10
80008f3e:	cc e8       	rjmp	800090da <_vfprintf_r+0x1516>
80008f40:	41 09       	lddsp	r9,sp[0x40]
80008f42:	59 f8       	cp.w	r8,31
80008f44:	e0 89 00 16 	brgt	80008f70 <_vfprintf_r+0x13ac>
80008f48:	f2 e6 00 00 	ld.d	r6,r9[0]
80008f4c:	f2 cb ff f8 	sub	r11,r9,-8
80008f50:	fa e7 00 00 	st.d	sp[0],r6
80008f54:	51 0b       	stdsp	sp[0x40],r11
80008f56:	fa c6 f9 44 	sub	r6,sp,-1724
80008f5a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008f5e:	fa e6 00 00 	ld.d	r6,sp[0]
80008f62:	f2 e7 fd 88 	st.d	r9[-632],r6
80008f66:	2f f8       	sub	r8,-1
80008f68:	14 97       	mov	r7,r10
80008f6a:	fb 48 06 b4 	st.w	sp[1716],r8
80008f6e:	cb 68       	rjmp	800090da <_vfprintf_r+0x1516>
80008f70:	f2 e6 00 00 	ld.d	r6,r9[0]
80008f74:	2f 89       	sub	r9,-8
80008f76:	fa e7 00 00 	st.d	sp[0],r6
80008f7a:	51 09       	stdsp	sp[0x40],r9
80008f7c:	14 97       	mov	r7,r10
80008f7e:	ca e8       	rjmp	800090da <_vfprintf_r+0x1516>
80008f80:	ed b5 00 04 	bld	r5,0x4
80008f84:	c1 71       	brne	80008fb2 <_vfprintf_r+0x13ee>
80008f86:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008f8a:	40 3e       	lddsp	lr,sp[0xc]
80008f8c:	58 0e       	cp.w	lr,0
80008f8e:	c0 80       	breq	80008f9e <_vfprintf_r+0x13da>
80008f90:	10 36       	cp.w	r6,r8
80008f92:	c6 94       	brge	80009064 <_vfprintf_r+0x14a0>
80008f94:	fa cc f9 44 	sub	r12,sp,-1724
80008f98:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008f9c:	c8 28       	rjmp	800090a0 <_vfprintf_r+0x14dc>
80008f9e:	ee ca ff ff 	sub	r10,r7,-1
80008fa2:	10 37       	cp.w	r7,r8
80008fa4:	e0 84 00 81 	brge	800090a6 <_vfprintf_r+0x14e2>
80008fa8:	fa cb f9 44 	sub	r11,sp,-1724
80008fac:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008fb0:	c7 78       	rjmp	8000909e <_vfprintf_r+0x14da>
80008fb2:	ed b5 00 06 	bld	r5,0x6
80008fb6:	c4 b1       	brne	8000904c <_vfprintf_r+0x1488>
80008fb8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008fbc:	40 3c       	lddsp	r12,sp[0xc]
80008fbe:	58 0c       	cp.w	r12,0
80008fc0:	c1 d0       	breq	80008ffa <_vfprintf_r+0x1436>
80008fc2:	10 36       	cp.w	r6,r8
80008fc4:	c0 64       	brge	80008fd0 <_vfprintf_r+0x140c>
80008fc6:	fa cb f9 44 	sub	r11,sp,-1724
80008fca:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008fce:	c1 f8       	rjmp	8000900c <_vfprintf_r+0x1448>
80008fd0:	fa c8 f9 50 	sub	r8,sp,-1712
80008fd4:	1a d8       	st.w	--sp,r8
80008fd6:	fa c8 fa b8 	sub	r8,sp,-1352
80008fda:	1a d8       	st.w	--sp,r8
80008fdc:	fa c8 fb b4 	sub	r8,sp,-1100
80008fe0:	1a d8       	st.w	--sp,r8
80008fe2:	fa c8 f9 40 	sub	r8,sp,-1728
80008fe6:	fa c9 ff b4 	sub	r9,sp,-76
80008fea:	04 9a       	mov	r10,r2
80008fec:	0c 9b       	mov	r11,r6
80008fee:	08 9c       	mov	r12,r4
80008ff0:	fe b0 f4 52 	rcall	80007894 <get_arg>
80008ff4:	2f dd       	sub	sp,-12
80008ff6:	98 18       	ld.sh	r8,r12[0x2]
80008ff8:	c2 78       	rjmp	80009046 <_vfprintf_r+0x1482>
80008ffa:	ee ca ff ff 	sub	r10,r7,-1
80008ffe:	10 37       	cp.w	r7,r8
80009000:	c0 a4       	brge	80009014 <_vfprintf_r+0x1450>
80009002:	fa c9 f9 44 	sub	r9,sp,-1724
80009006:	14 97       	mov	r7,r10
80009008:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000900c:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80009010:	c1 b8       	rjmp	80009046 <_vfprintf_r+0x1482>
80009012:	d7 03       	nop
80009014:	41 09       	lddsp	r9,sp[0x40]
80009016:	59 f8       	cp.w	r8,31
80009018:	e0 89 00 13 	brgt	8000903e <_vfprintf_r+0x147a>
8000901c:	f2 cb ff fc 	sub	r11,r9,-4
80009020:	51 0b       	stdsp	sp[0x40],r11
80009022:	72 09       	ld.w	r9,r9[0x0]
80009024:	fa c6 f9 44 	sub	r6,sp,-1724
80009028:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000902c:	2f f8       	sub	r8,-1
8000902e:	f7 49 fd 88 	st.w	r11[-632],r9
80009032:	fb 48 06 b4 	st.w	sp[1716],r8
80009036:	14 97       	mov	r7,r10
80009038:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000903c:	c0 58       	rjmp	80009046 <_vfprintf_r+0x1482>
8000903e:	92 18       	ld.sh	r8,r9[0x2]
80009040:	14 97       	mov	r7,r10
80009042:	2f c9       	sub	r9,-4
80009044:	51 09       	stdsp	sp[0x40],r9
80009046:	5c 78       	castu.h	r8
80009048:	50 18       	stdsp	sp[0x4],r8
8000904a:	c4 68       	rjmp	800090d6 <_vfprintf_r+0x1512>
8000904c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80009050:	40 3c       	lddsp	r12,sp[0xc]
80009052:	58 0c       	cp.w	r12,0
80009054:	c1 d0       	breq	8000908e <_vfprintf_r+0x14ca>
80009056:	10 36       	cp.w	r6,r8
80009058:	c0 64       	brge	80009064 <_vfprintf_r+0x14a0>
8000905a:	fa cb f9 44 	sub	r11,sp,-1724
8000905e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80009062:	c1 f8       	rjmp	800090a0 <_vfprintf_r+0x14dc>
80009064:	fa c8 f9 50 	sub	r8,sp,-1712
80009068:	1a d8       	st.w	--sp,r8
8000906a:	fa c8 fa b8 	sub	r8,sp,-1352
8000906e:	0c 9b       	mov	r11,r6
80009070:	1a d8       	st.w	--sp,r8
80009072:	fa c8 fb b4 	sub	r8,sp,-1100
80009076:	04 9a       	mov	r10,r2
80009078:	1a d8       	st.w	--sp,r8
8000907a:	08 9c       	mov	r12,r4
8000907c:	fa c8 f9 40 	sub	r8,sp,-1728
80009080:	fa c9 ff b4 	sub	r9,sp,-76
80009084:	fe b0 f4 08 	rcall	80007894 <get_arg>
80009088:	2f dd       	sub	sp,-12
8000908a:	78 0b       	ld.w	r11,r12[0x0]
8000908c:	c2 48       	rjmp	800090d4 <_vfprintf_r+0x1510>
8000908e:	ee ca ff ff 	sub	r10,r7,-1
80009092:	10 37       	cp.w	r7,r8
80009094:	c0 94       	brge	800090a6 <_vfprintf_r+0x14e2>
80009096:	fa c9 f9 44 	sub	r9,sp,-1724
8000909a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000909e:	14 97       	mov	r7,r10
800090a0:	ec fb fd 88 	ld.w	r11,r6[-632]
800090a4:	c1 88       	rjmp	800090d4 <_vfprintf_r+0x1510>
800090a6:	41 09       	lddsp	r9,sp[0x40]
800090a8:	59 f8       	cp.w	r8,31
800090aa:	e0 89 00 11 	brgt	800090cc <_vfprintf_r+0x1508>
800090ae:	f2 cb ff fc 	sub	r11,r9,-4
800090b2:	51 0b       	stdsp	sp[0x40],r11
800090b4:	fa c6 f9 44 	sub	r6,sp,-1724
800090b8:	72 0b       	ld.w	r11,r9[0x0]
800090ba:	ec 08 00 39 	add	r9,r6,r8<<0x3
800090be:	f3 4b fd 88 	st.w	r9[-632],r11
800090c2:	2f f8       	sub	r8,-1
800090c4:	14 97       	mov	r7,r10
800090c6:	fb 48 06 b4 	st.w	sp[1716],r8
800090ca:	c0 58       	rjmp	800090d4 <_vfprintf_r+0x1510>
800090cc:	72 0b       	ld.w	r11,r9[0x0]
800090ce:	14 97       	mov	r7,r10
800090d0:	2f c9       	sub	r9,-4
800090d2:	51 09       	stdsp	sp[0x40],r9
800090d4:	50 1b       	stdsp	sp[0x4],r11
800090d6:	30 0e       	mov	lr,0
800090d8:	50 0e       	stdsp	sp[0x0],lr
800090da:	40 08       	lddsp	r8,sp[0x0]
800090dc:	40 1c       	lddsp	r12,sp[0x4]
800090de:	18 48       	or	r8,r12
800090e0:	5f 19       	srne	r9
800090e2:	0a 98       	mov	r8,r5
800090e4:	eb e9 00 09 	and	r9,r5,r9
800090e8:	a1 b8       	sbr	r8,0x1
800090ea:	58 09       	cp.w	r9,0
800090ec:	c0 70       	breq	800090fa <_vfprintf_r+0x1536>
800090ee:	10 95       	mov	r5,r8
800090f0:	fb 60 06 b9 	st.b	sp[1721],r0
800090f4:	33 08       	mov	r8,48
800090f6:	fb 68 06 b8 	st.b	sp[1720],r8
800090fa:	30 28       	mov	r8,2
800090fc:	30 09       	mov	r9,0
800090fe:	fb 69 06 bb 	st.b	sp[1723],r9
80009102:	0a 99       	mov	r9,r5
80009104:	a7 d9       	cbr	r9,0x7
80009106:	40 2b       	lddsp	r11,sp[0x8]
80009108:	40 16       	lddsp	r6,sp[0x4]
8000910a:	58 0b       	cp.w	r11,0
8000910c:	5f 1a       	srne	r10
8000910e:	f2 05 17 40 	movge	r5,r9
80009112:	fa c2 f9 78 	sub	r2,sp,-1672
80009116:	40 09       	lddsp	r9,sp[0x0]
80009118:	0c 49       	or	r9,r6
8000911a:	5f 19       	srne	r9
8000911c:	f5 e9 10 09 	or	r9,r10,r9
80009120:	c5 c0       	breq	800091d8 <_vfprintf_r+0x1614>
80009122:	30 19       	mov	r9,1
80009124:	f2 08 18 00 	cp.b	r8,r9
80009128:	c0 60       	breq	80009134 <_vfprintf_r+0x1570>
8000912a:	30 29       	mov	r9,2
8000912c:	f2 08 18 00 	cp.b	r8,r9
80009130:	c0 41       	brne	80009138 <_vfprintf_r+0x1574>
80009132:	c3 c8       	rjmp	800091aa <_vfprintf_r+0x15e6>
80009134:	04 96       	mov	r6,r2
80009136:	c3 08       	rjmp	80009196 <_vfprintf_r+0x15d2>
80009138:	04 96       	mov	r6,r2
8000913a:	fa e8 00 00 	ld.d	r8,sp[0]
8000913e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80009142:	2d 0a       	sub	r10,-48
80009144:	0c fa       	st.b	--r6,r10
80009146:	f0 0b 16 03 	lsr	r11,r8,0x3
8000914a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000914e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80009152:	18 99       	mov	r9,r12
80009154:	16 98       	mov	r8,r11
80009156:	58 08       	cp.w	r8,0
80009158:	5c 29       	cpc	r9
8000915a:	cf 21       	brne	8000913e <_vfprintf_r+0x157a>
8000915c:	fa e9 00 00 	st.d	sp[0],r8
80009160:	ed b5 00 00 	bld	r5,0x0
80009164:	c4 51       	brne	800091ee <_vfprintf_r+0x162a>
80009166:	33 09       	mov	r9,48
80009168:	f2 0a 18 00 	cp.b	r10,r9
8000916c:	c4 10       	breq	800091ee <_vfprintf_r+0x162a>
8000916e:	0c f9       	st.b	--r6,r9
80009170:	c3 f8       	rjmp	800091ee <_vfprintf_r+0x162a>
80009172:	fa ea 00 00 	ld.d	r10,sp[0]
80009176:	30 a8       	mov	r8,10
80009178:	30 09       	mov	r9,0
8000917a:	e0 a0 1c ff 	rcall	8000cb78 <__avr32_umod64>
8000917e:	30 a8       	mov	r8,10
80009180:	2d 0a       	sub	r10,-48
80009182:	30 09       	mov	r9,0
80009184:	ac 8a       	st.b	r6[0x0],r10
80009186:	fa ea 00 00 	ld.d	r10,sp[0]
8000918a:	fe b0 f1 93 	rcall	800074b0 <__avr32_udiv64>
8000918e:	16 99       	mov	r9,r11
80009190:	14 98       	mov	r8,r10
80009192:	fa e9 00 00 	st.d	sp[0],r8
80009196:	20 16       	sub	r6,1
80009198:	fa ea 00 00 	ld.d	r10,sp[0]
8000919c:	58 9a       	cp.w	r10,9
8000919e:	5c 2b       	cpc	r11
800091a0:	fe 9b ff e9 	brhi	80009172 <_vfprintf_r+0x15ae>
800091a4:	1b f8       	ld.ub	r8,sp[0x7]
800091a6:	2d 08       	sub	r8,-48
800091a8:	c2 08       	rjmp	800091e8 <_vfprintf_r+0x1624>
800091aa:	04 96       	mov	r6,r2
800091ac:	fa e8 00 00 	ld.d	r8,sp[0]
800091b0:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800091b4:	40 de       	lddsp	lr,sp[0x34]
800091b6:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800091ba:	0c fa       	st.b	--r6,r10
800091bc:	f2 0b 16 04 	lsr	r11,r9,0x4
800091c0:	f0 0a 16 04 	lsr	r10,r8,0x4
800091c4:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800091c8:	16 99       	mov	r9,r11
800091ca:	14 98       	mov	r8,r10
800091cc:	58 08       	cp.w	r8,0
800091ce:	5c 29       	cpc	r9
800091d0:	cf 01       	brne	800091b0 <_vfprintf_r+0x15ec>
800091d2:	fa e9 00 00 	st.d	sp[0],r8
800091d6:	c0 c8       	rjmp	800091ee <_vfprintf_r+0x162a>
800091d8:	58 08       	cp.w	r8,0
800091da:	c0 91       	brne	800091ec <_vfprintf_r+0x1628>
800091dc:	ed b5 00 00 	bld	r5,0x0
800091e0:	c0 61       	brne	800091ec <_vfprintf_r+0x1628>
800091e2:	fa c6 f9 79 	sub	r6,sp,-1671
800091e6:	33 08       	mov	r8,48
800091e8:	ac 88       	st.b	r6[0x0],r8
800091ea:	c0 28       	rjmp	800091ee <_vfprintf_r+0x162a>
800091ec:	04 96       	mov	r6,r2
800091ee:	0c 12       	sub	r2,r6
800091f0:	c1 c8       	rjmp	80009228 <_vfprintf_r+0x1664>
800091f2:	50 a7       	stdsp	sp[0x28],r7
800091f4:	50 80       	stdsp	sp[0x20],r0
800091f6:	40 93       	lddsp	r3,sp[0x24]
800091f8:	0c 97       	mov	r7,r6
800091fa:	10 90       	mov	r0,r8
800091fc:	04 94       	mov	r4,r2
800091fe:	40 41       	lddsp	r1,sp[0x10]
80009200:	58 08       	cp.w	r8,0
80009202:	e0 80 04 4f 	breq	80009aa0 <_vfprintf_r+0x1edc>
80009206:	fb 68 06 60 	st.b	sp[1632],r8
8000920a:	30 0c       	mov	r12,0
8000920c:	30 08       	mov	r8,0
8000920e:	30 12       	mov	r2,1
80009210:	fb 68 06 bb 	st.b	sp[1723],r8
80009214:	50 2c       	stdsp	sp[0x8],r12
80009216:	fa c6 f9 a0 	sub	r6,sp,-1632
8000921a:	c0 78       	rjmp	80009228 <_vfprintf_r+0x1664>
8000921c:	30 0b       	mov	r11,0
8000921e:	50 2b       	stdsp	sp[0x8],r11
80009220:	c0 48       	rjmp	80009228 <_vfprintf_r+0x1664>
80009222:	40 22       	lddsp	r2,sp[0x8]
80009224:	30 0a       	mov	r10,0
80009226:	50 2a       	stdsp	sp[0x8],r10
80009228:	40 29       	lddsp	r9,sp[0x8]
8000922a:	e4 09 0c 49 	max	r9,r2,r9
8000922e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009232:	50 39       	stdsp	sp[0xc],r9
80009234:	0a 9e       	mov	lr,r5
80009236:	30 09       	mov	r9,0
80009238:	e2 1e 00 02 	andl	lr,0x2,COH
8000923c:	f2 08 18 00 	cp.b	r8,r9
80009240:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80009244:	f7 b8 01 ff 	subne	r8,-1
80009248:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000924c:	0a 9b       	mov	r11,r5
8000924e:	58 0e       	cp.w	lr,0
80009250:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80009254:	f7 bc 01 fe 	subne	r12,-2
80009258:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000925c:	e2 1b 00 84 	andl	r11,0x84,COH
80009260:	50 fe       	stdsp	sp[0x3c],lr
80009262:	50 9b       	stdsp	sp[0x24],r11
80009264:	c4 71       	brne	800092f2 <_vfprintf_r+0x172e>
80009266:	40 8a       	lddsp	r10,sp[0x20]
80009268:	40 39       	lddsp	r9,sp[0xc]
8000926a:	12 1a       	sub	r10,r9
8000926c:	50 4a       	stdsp	sp[0x10],r10
8000926e:	58 0a       	cp.w	r10,0
80009270:	e0 89 00 20 	brgt	800092b0 <_vfprintf_r+0x16ec>
80009274:	c3 f8       	rjmp	800092f2 <_vfprintf_r+0x172e>
80009276:	2f 09       	sub	r9,-16
80009278:	2f f8       	sub	r8,-1
8000927a:	fe ce be 92 	sub	lr,pc,-16750
8000927e:	31 0c       	mov	r12,16
80009280:	fb 49 06 90 	st.w	sp[1680],r9
80009284:	87 0e       	st.w	r3[0x0],lr
80009286:	87 1c       	st.w	r3[0x4],r12
80009288:	fb 48 06 8c 	st.w	sp[1676],r8
8000928c:	58 78       	cp.w	r8,7
8000928e:	e0 89 00 04 	brgt	80009296 <_vfprintf_r+0x16d2>
80009292:	2f 83       	sub	r3,-8
80009294:	c0 b8       	rjmp	800092aa <_vfprintf_r+0x16e6>
80009296:	fa ca f9 78 	sub	r10,sp,-1672
8000929a:	02 9b       	mov	r11,r1
8000929c:	08 9c       	mov	r12,r4
8000929e:	fe b0 f4 85 	rcall	80007ba8 <__sprint_r>
800092a2:	e0 81 04 10 	brne	80009ac2 <_vfprintf_r+0x1efe>
800092a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800092aa:	40 4b       	lddsp	r11,sp[0x10]
800092ac:	21 0b       	sub	r11,16
800092ae:	50 4b       	stdsp	sp[0x10],r11
800092b0:	fa f9 06 90 	ld.w	r9,sp[1680]
800092b4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800092b8:	fe ca be d0 	sub	r10,pc,-16688
800092bc:	40 4e       	lddsp	lr,sp[0x10]
800092be:	59 0e       	cp.w	lr,16
800092c0:	fe 99 ff db 	brgt	80009276 <_vfprintf_r+0x16b2>
800092c4:	1c 09       	add	r9,lr
800092c6:	2f f8       	sub	r8,-1
800092c8:	87 0a       	st.w	r3[0x0],r10
800092ca:	fb 49 06 90 	st.w	sp[1680],r9
800092ce:	87 1e       	st.w	r3[0x4],lr
800092d0:	fb 48 06 8c 	st.w	sp[1676],r8
800092d4:	58 78       	cp.w	r8,7
800092d6:	e0 89 00 04 	brgt	800092de <_vfprintf_r+0x171a>
800092da:	2f 83       	sub	r3,-8
800092dc:	c0 b8       	rjmp	800092f2 <_vfprintf_r+0x172e>
800092de:	fa ca f9 78 	sub	r10,sp,-1672
800092e2:	02 9b       	mov	r11,r1
800092e4:	08 9c       	mov	r12,r4
800092e6:	fe b0 f4 61 	rcall	80007ba8 <__sprint_r>
800092ea:	e0 81 03 ec 	brne	80009ac2 <_vfprintf_r+0x1efe>
800092ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800092f2:	30 09       	mov	r9,0
800092f4:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800092f8:	f2 08 18 00 	cp.b	r8,r9
800092fc:	c1 f0       	breq	8000933a <_vfprintf_r+0x1776>
800092fe:	fa f8 06 90 	ld.w	r8,sp[1680]
80009302:	fa c9 f9 45 	sub	r9,sp,-1723
80009306:	2f f8       	sub	r8,-1
80009308:	87 09       	st.w	r3[0x0],r9
8000930a:	fb 48 06 90 	st.w	sp[1680],r8
8000930e:	30 19       	mov	r9,1
80009310:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009314:	87 19       	st.w	r3[0x4],r9
80009316:	2f f8       	sub	r8,-1
80009318:	fb 48 06 8c 	st.w	sp[1676],r8
8000931c:	58 78       	cp.w	r8,7
8000931e:	e0 89 00 04 	brgt	80009326 <_vfprintf_r+0x1762>
80009322:	2f 83       	sub	r3,-8
80009324:	c0 b8       	rjmp	8000933a <_vfprintf_r+0x1776>
80009326:	fa ca f9 78 	sub	r10,sp,-1672
8000932a:	02 9b       	mov	r11,r1
8000932c:	08 9c       	mov	r12,r4
8000932e:	fe b0 f4 3d 	rcall	80007ba8 <__sprint_r>
80009332:	e0 81 03 c8 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009336:	fa c3 f9 e0 	sub	r3,sp,-1568
8000933a:	40 fc       	lddsp	r12,sp[0x3c]
8000933c:	58 0c       	cp.w	r12,0
8000933e:	c1 f0       	breq	8000937c <_vfprintf_r+0x17b8>
80009340:	fa f8 06 90 	ld.w	r8,sp[1680]
80009344:	fa c9 f9 48 	sub	r9,sp,-1720
80009348:	2f e8       	sub	r8,-2
8000934a:	87 09       	st.w	r3[0x0],r9
8000934c:	fb 48 06 90 	st.w	sp[1680],r8
80009350:	30 29       	mov	r9,2
80009352:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009356:	87 19       	st.w	r3[0x4],r9
80009358:	2f f8       	sub	r8,-1
8000935a:	fb 48 06 8c 	st.w	sp[1676],r8
8000935e:	58 78       	cp.w	r8,7
80009360:	e0 89 00 04 	brgt	80009368 <_vfprintf_r+0x17a4>
80009364:	2f 83       	sub	r3,-8
80009366:	c0 b8       	rjmp	8000937c <_vfprintf_r+0x17b8>
80009368:	fa ca f9 78 	sub	r10,sp,-1672
8000936c:	02 9b       	mov	r11,r1
8000936e:	08 9c       	mov	r12,r4
80009370:	fe b0 f4 1c 	rcall	80007ba8 <__sprint_r>
80009374:	e0 81 03 a7 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009378:	fa c3 f9 e0 	sub	r3,sp,-1568
8000937c:	40 9b       	lddsp	r11,sp[0x24]
8000937e:	e0 4b 00 80 	cp.w	r11,128
80009382:	c4 71       	brne	80009410 <_vfprintf_r+0x184c>
80009384:	40 8a       	lddsp	r10,sp[0x20]
80009386:	40 39       	lddsp	r9,sp[0xc]
80009388:	12 1a       	sub	r10,r9
8000938a:	50 4a       	stdsp	sp[0x10],r10
8000938c:	58 0a       	cp.w	r10,0
8000938e:	e0 89 00 20 	brgt	800093ce <_vfprintf_r+0x180a>
80009392:	c3 f8       	rjmp	80009410 <_vfprintf_r+0x184c>
80009394:	2f 09       	sub	r9,-16
80009396:	2f f8       	sub	r8,-1
80009398:	fe ce bf a0 	sub	lr,pc,-16480
8000939c:	31 0c       	mov	r12,16
8000939e:	fb 49 06 90 	st.w	sp[1680],r9
800093a2:	87 0e       	st.w	r3[0x0],lr
800093a4:	87 1c       	st.w	r3[0x4],r12
800093a6:	fb 48 06 8c 	st.w	sp[1676],r8
800093aa:	58 78       	cp.w	r8,7
800093ac:	e0 89 00 04 	brgt	800093b4 <_vfprintf_r+0x17f0>
800093b0:	2f 83       	sub	r3,-8
800093b2:	c0 b8       	rjmp	800093c8 <_vfprintf_r+0x1804>
800093b4:	fa ca f9 78 	sub	r10,sp,-1672
800093b8:	02 9b       	mov	r11,r1
800093ba:	08 9c       	mov	r12,r4
800093bc:	fe b0 f3 f6 	rcall	80007ba8 <__sprint_r>
800093c0:	e0 81 03 81 	brne	80009ac2 <_vfprintf_r+0x1efe>
800093c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800093c8:	40 4b       	lddsp	r11,sp[0x10]
800093ca:	21 0b       	sub	r11,16
800093cc:	50 4b       	stdsp	sp[0x10],r11
800093ce:	fa f9 06 90 	ld.w	r9,sp[1680]
800093d2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093d6:	fe ca bf de 	sub	r10,pc,-16418
800093da:	40 4e       	lddsp	lr,sp[0x10]
800093dc:	59 0e       	cp.w	lr,16
800093de:	fe 99 ff db 	brgt	80009394 <_vfprintf_r+0x17d0>
800093e2:	1c 09       	add	r9,lr
800093e4:	2f f8       	sub	r8,-1
800093e6:	87 0a       	st.w	r3[0x0],r10
800093e8:	fb 49 06 90 	st.w	sp[1680],r9
800093ec:	87 1e       	st.w	r3[0x4],lr
800093ee:	fb 48 06 8c 	st.w	sp[1676],r8
800093f2:	58 78       	cp.w	r8,7
800093f4:	e0 89 00 04 	brgt	800093fc <_vfprintf_r+0x1838>
800093f8:	2f 83       	sub	r3,-8
800093fa:	c0 b8       	rjmp	80009410 <_vfprintf_r+0x184c>
800093fc:	fa ca f9 78 	sub	r10,sp,-1672
80009400:	02 9b       	mov	r11,r1
80009402:	08 9c       	mov	r12,r4
80009404:	fe b0 f3 d2 	rcall	80007ba8 <__sprint_r>
80009408:	e0 81 03 5d 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000940c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009410:	40 2c       	lddsp	r12,sp[0x8]
80009412:	04 1c       	sub	r12,r2
80009414:	50 2c       	stdsp	sp[0x8],r12
80009416:	58 0c       	cp.w	r12,0
80009418:	e0 89 00 20 	brgt	80009458 <_vfprintf_r+0x1894>
8000941c:	c3 f8       	rjmp	8000949a <_vfprintf_r+0x18d6>
8000941e:	2f 09       	sub	r9,-16
80009420:	2f f8       	sub	r8,-1
80009422:	fe cb c0 2a 	sub	r11,pc,-16342
80009426:	31 0a       	mov	r10,16
80009428:	fb 49 06 90 	st.w	sp[1680],r9
8000942c:	87 0b       	st.w	r3[0x0],r11
8000942e:	87 1a       	st.w	r3[0x4],r10
80009430:	fb 48 06 8c 	st.w	sp[1676],r8
80009434:	58 78       	cp.w	r8,7
80009436:	e0 89 00 04 	brgt	8000943e <_vfprintf_r+0x187a>
8000943a:	2f 83       	sub	r3,-8
8000943c:	c0 b8       	rjmp	80009452 <_vfprintf_r+0x188e>
8000943e:	fa ca f9 78 	sub	r10,sp,-1672
80009442:	02 9b       	mov	r11,r1
80009444:	08 9c       	mov	r12,r4
80009446:	fe b0 f3 b1 	rcall	80007ba8 <__sprint_r>
8000944a:	e0 81 03 3c 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000944e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009452:	40 29       	lddsp	r9,sp[0x8]
80009454:	21 09       	sub	r9,16
80009456:	50 29       	stdsp	sp[0x8],r9
80009458:	fa f9 06 90 	ld.w	r9,sp[1680]
8000945c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009460:	fe ca c0 68 	sub	r10,pc,-16280
80009464:	40 2e       	lddsp	lr,sp[0x8]
80009466:	59 0e       	cp.w	lr,16
80009468:	fe 99 ff db 	brgt	8000941e <_vfprintf_r+0x185a>
8000946c:	1c 09       	add	r9,lr
8000946e:	2f f8       	sub	r8,-1
80009470:	87 0a       	st.w	r3[0x0],r10
80009472:	fb 49 06 90 	st.w	sp[1680],r9
80009476:	87 1e       	st.w	r3[0x4],lr
80009478:	fb 48 06 8c 	st.w	sp[1676],r8
8000947c:	58 78       	cp.w	r8,7
8000947e:	e0 89 00 04 	brgt	80009486 <_vfprintf_r+0x18c2>
80009482:	2f 83       	sub	r3,-8
80009484:	c0 b8       	rjmp	8000949a <_vfprintf_r+0x18d6>
80009486:	fa ca f9 78 	sub	r10,sp,-1672
8000948a:	02 9b       	mov	r11,r1
8000948c:	08 9c       	mov	r12,r4
8000948e:	fe b0 f3 8d 	rcall	80007ba8 <__sprint_r>
80009492:	e0 81 03 18 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009496:	fa c3 f9 e0 	sub	r3,sp,-1568
8000949a:	ed b5 00 08 	bld	r5,0x8
8000949e:	c0 b0       	breq	800094b4 <_vfprintf_r+0x18f0>
800094a0:	fa f8 06 90 	ld.w	r8,sp[1680]
800094a4:	87 12       	st.w	r3[0x4],r2
800094a6:	87 06       	st.w	r3[0x0],r6
800094a8:	f0 02 00 02 	add	r2,r8,r2
800094ac:	fb 42 06 90 	st.w	sp[1680],r2
800094b0:	e0 8f 01 d4 	bral	80009858 <_vfprintf_r+0x1c94>
800094b4:	e0 40 00 65 	cp.w	r0,101
800094b8:	e0 8a 01 d6 	brle	80009864 <_vfprintf_r+0x1ca0>
800094bc:	30 08       	mov	r8,0
800094be:	30 09       	mov	r9,0
800094c0:	40 5b       	lddsp	r11,sp[0x14]
800094c2:	40 7a       	lddsp	r10,sp[0x1c]
800094c4:	e0 a0 19 53 	rcall	8000c76a <__avr32_f64_cmp_eq>
800094c8:	c7 90       	breq	800095ba <_vfprintf_r+0x19f6>
800094ca:	fa f8 06 90 	ld.w	r8,sp[1680]
800094ce:	fe c9 c0 ea 	sub	r9,pc,-16150
800094d2:	2f f8       	sub	r8,-1
800094d4:	87 09       	st.w	r3[0x0],r9
800094d6:	fb 48 06 90 	st.w	sp[1680],r8
800094da:	30 19       	mov	r9,1
800094dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094e0:	87 19       	st.w	r3[0x4],r9
800094e2:	2f f8       	sub	r8,-1
800094e4:	fb 48 06 8c 	st.w	sp[1676],r8
800094e8:	58 78       	cp.w	r8,7
800094ea:	e0 89 00 05 	brgt	800094f4 <_vfprintf_r+0x1930>
800094ee:	2f 83       	sub	r3,-8
800094f0:	c0 c8       	rjmp	80009508 <_vfprintf_r+0x1944>
800094f2:	d7 03       	nop
800094f4:	fa ca f9 78 	sub	r10,sp,-1672
800094f8:	02 9b       	mov	r11,r1
800094fa:	08 9c       	mov	r12,r4
800094fc:	fe b0 f3 56 	rcall	80007ba8 <__sprint_r>
80009500:	e0 81 02 e1 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009504:	fa c3 f9 e0 	sub	r3,sp,-1568
80009508:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000950c:	40 6c       	lddsp	r12,sp[0x18]
8000950e:	18 38       	cp.w	r8,r12
80009510:	c0 55       	brlt	8000951a <_vfprintf_r+0x1956>
80009512:	ed b5 00 00 	bld	r5,0x0
80009516:	e0 81 02 6b 	brne	800099ec <_vfprintf_r+0x1e28>
8000951a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000951e:	2f f8       	sub	r8,-1
80009520:	40 cb       	lddsp	r11,sp[0x30]
80009522:	fb 48 06 90 	st.w	sp[1680],r8
80009526:	30 19       	mov	r9,1
80009528:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000952c:	87 0b       	st.w	r3[0x0],r11
8000952e:	2f f8       	sub	r8,-1
80009530:	87 19       	st.w	r3[0x4],r9
80009532:	fb 48 06 8c 	st.w	sp[1676],r8
80009536:	58 78       	cp.w	r8,7
80009538:	e0 89 00 04 	brgt	80009540 <_vfprintf_r+0x197c>
8000953c:	2f 83       	sub	r3,-8
8000953e:	c0 b8       	rjmp	80009554 <_vfprintf_r+0x1990>
80009540:	fa ca f9 78 	sub	r10,sp,-1672
80009544:	02 9b       	mov	r11,r1
80009546:	08 9c       	mov	r12,r4
80009548:	fe b0 f3 30 	rcall	80007ba8 <__sprint_r>
8000954c:	e0 81 02 bb 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009550:	fa c3 f9 e0 	sub	r3,sp,-1568
80009554:	40 66       	lddsp	r6,sp[0x18]
80009556:	20 16       	sub	r6,1
80009558:	58 06       	cp.w	r6,0
8000955a:	e0 89 00 1d 	brgt	80009594 <_vfprintf_r+0x19d0>
8000955e:	e0 8f 02 47 	bral	800099ec <_vfprintf_r+0x1e28>
80009562:	2f 09       	sub	r9,-16
80009564:	2f f8       	sub	r8,-1
80009566:	fb 49 06 90 	st.w	sp[1680],r9
8000956a:	87 02       	st.w	r3[0x0],r2
8000956c:	87 10       	st.w	r3[0x4],r0
8000956e:	fb 48 06 8c 	st.w	sp[1676],r8
80009572:	58 78       	cp.w	r8,7
80009574:	e0 89 00 04 	brgt	8000957c <_vfprintf_r+0x19b8>
80009578:	2f 83       	sub	r3,-8
8000957a:	c0 b8       	rjmp	80009590 <_vfprintf_r+0x19cc>
8000957c:	fa ca f9 78 	sub	r10,sp,-1672
80009580:	02 9b       	mov	r11,r1
80009582:	08 9c       	mov	r12,r4
80009584:	fe b0 f3 12 	rcall	80007ba8 <__sprint_r>
80009588:	e0 81 02 9d 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000958c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009590:	21 06       	sub	r6,16
80009592:	c0 48       	rjmp	8000959a <_vfprintf_r+0x19d6>
80009594:	fe c2 c1 9c 	sub	r2,pc,-15972
80009598:	31 00       	mov	r0,16
8000959a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000959e:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095a2:	fe ca c1 aa 	sub	r10,pc,-15958
800095a6:	59 06       	cp.w	r6,16
800095a8:	fe 99 ff dd 	brgt	80009562 <_vfprintf_r+0x199e>
800095ac:	0c 09       	add	r9,r6
800095ae:	87 0a       	st.w	r3[0x0],r10
800095b0:	fb 49 06 90 	st.w	sp[1680],r9
800095b4:	2f f8       	sub	r8,-1
800095b6:	87 16       	st.w	r3[0x4],r6
800095b8:	c5 39       	rjmp	8000985e <_vfprintf_r+0x1c9a>
800095ba:	fa fa 06 ac 	ld.w	r10,sp[1708]
800095be:	58 0a       	cp.w	r10,0
800095c0:	e0 89 00 92 	brgt	800096e4 <_vfprintf_r+0x1b20>
800095c4:	fa f8 06 90 	ld.w	r8,sp[1680]
800095c8:	fe c9 c1 e4 	sub	r9,pc,-15900
800095cc:	2f f8       	sub	r8,-1
800095ce:	87 09       	st.w	r3[0x0],r9
800095d0:	fb 48 06 90 	st.w	sp[1680],r8
800095d4:	30 19       	mov	r9,1
800095d6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095da:	87 19       	st.w	r3[0x4],r9
800095dc:	2f f8       	sub	r8,-1
800095de:	fb 48 06 8c 	st.w	sp[1676],r8
800095e2:	58 78       	cp.w	r8,7
800095e4:	e0 89 00 04 	brgt	800095ec <_vfprintf_r+0x1a28>
800095e8:	2f 83       	sub	r3,-8
800095ea:	c0 b8       	rjmp	80009600 <_vfprintf_r+0x1a3c>
800095ec:	fa ca f9 78 	sub	r10,sp,-1672
800095f0:	02 9b       	mov	r11,r1
800095f2:	08 9c       	mov	r12,r4
800095f4:	fe b0 f2 da 	rcall	80007ba8 <__sprint_r>
800095f8:	e0 81 02 65 	brne	80009ac2 <_vfprintf_r+0x1efe>
800095fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80009600:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009604:	58 08       	cp.w	r8,0
80009606:	c0 81       	brne	80009616 <_vfprintf_r+0x1a52>
80009608:	40 6a       	lddsp	r10,sp[0x18]
8000960a:	58 0a       	cp.w	r10,0
8000960c:	c0 51       	brne	80009616 <_vfprintf_r+0x1a52>
8000960e:	ed b5 00 00 	bld	r5,0x0
80009612:	e0 81 01 ed 	brne	800099ec <_vfprintf_r+0x1e28>
80009616:	40 c9       	lddsp	r9,sp[0x30]
80009618:	fa f8 06 90 	ld.w	r8,sp[1680]
8000961c:	2f f8       	sub	r8,-1
8000961e:	87 09       	st.w	r3[0x0],r9
80009620:	fb 48 06 90 	st.w	sp[1680],r8
80009624:	30 19       	mov	r9,1
80009626:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000962a:	87 19       	st.w	r3[0x4],r9
8000962c:	2f f8       	sub	r8,-1
8000962e:	fb 48 06 8c 	st.w	sp[1676],r8
80009632:	58 78       	cp.w	r8,7
80009634:	e0 89 00 04 	brgt	8000963c <_vfprintf_r+0x1a78>
80009638:	2f 83       	sub	r3,-8
8000963a:	c0 b8       	rjmp	80009650 <_vfprintf_r+0x1a8c>
8000963c:	fa ca f9 78 	sub	r10,sp,-1672
80009640:	02 9b       	mov	r11,r1
80009642:	08 9c       	mov	r12,r4
80009644:	fe b0 f2 b2 	rcall	80007ba8 <__sprint_r>
80009648:	e0 81 02 3d 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000964c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009650:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009654:	5c 32       	neg	r2
80009656:	58 02       	cp.w	r2,0
80009658:	e0 89 00 1d 	brgt	80009692 <_vfprintf_r+0x1ace>
8000965c:	c3 d8       	rjmp	800096d6 <_vfprintf_r+0x1b12>
8000965e:	2f 09       	sub	r9,-16
80009660:	2f f8       	sub	r8,-1
80009662:	31 0e       	mov	lr,16
80009664:	fb 49 06 90 	st.w	sp[1680],r9
80009668:	87 00       	st.w	r3[0x0],r0
8000966a:	87 1e       	st.w	r3[0x4],lr
8000966c:	fb 48 06 8c 	st.w	sp[1676],r8
80009670:	58 78       	cp.w	r8,7
80009672:	e0 89 00 04 	brgt	8000967a <_vfprintf_r+0x1ab6>
80009676:	2f 83       	sub	r3,-8
80009678:	c0 b8       	rjmp	8000968e <_vfprintf_r+0x1aca>
8000967a:	fa ca f9 78 	sub	r10,sp,-1672
8000967e:	02 9b       	mov	r11,r1
80009680:	08 9c       	mov	r12,r4
80009682:	fe b0 f2 93 	rcall	80007ba8 <__sprint_r>
80009686:	e0 81 02 1e 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000968a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000968e:	21 02       	sub	r2,16
80009690:	c0 38       	rjmp	80009696 <_vfprintf_r+0x1ad2>
80009692:	fe c0 c2 9a 	sub	r0,pc,-15718
80009696:	fa f9 06 90 	ld.w	r9,sp[1680]
8000969a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000969e:	fe ca c2 a6 	sub	r10,pc,-15706
800096a2:	59 02       	cp.w	r2,16
800096a4:	fe 99 ff dd 	brgt	8000965e <_vfprintf_r+0x1a9a>
800096a8:	04 09       	add	r9,r2
800096aa:	2f f8       	sub	r8,-1
800096ac:	87 0a       	st.w	r3[0x0],r10
800096ae:	fb 49 06 90 	st.w	sp[1680],r9
800096b2:	87 12       	st.w	r3[0x4],r2
800096b4:	fb 48 06 8c 	st.w	sp[1676],r8
800096b8:	58 78       	cp.w	r8,7
800096ba:	e0 89 00 04 	brgt	800096c2 <_vfprintf_r+0x1afe>
800096be:	2f 83       	sub	r3,-8
800096c0:	c0 b8       	rjmp	800096d6 <_vfprintf_r+0x1b12>
800096c2:	fa ca f9 78 	sub	r10,sp,-1672
800096c6:	02 9b       	mov	r11,r1
800096c8:	08 9c       	mov	r12,r4
800096ca:	fe b0 f2 6f 	rcall	80007ba8 <__sprint_r>
800096ce:	e0 81 01 fa 	brne	80009ac2 <_vfprintf_r+0x1efe>
800096d2:	fa c3 f9 e0 	sub	r3,sp,-1568
800096d6:	40 6c       	lddsp	r12,sp[0x18]
800096d8:	fa f8 06 90 	ld.w	r8,sp[1680]
800096dc:	87 06       	st.w	r3[0x0],r6
800096de:	87 1c       	st.w	r3[0x4],r12
800096e0:	18 08       	add	r8,r12
800096e2:	cb 98       	rjmp	80009854 <_vfprintf_r+0x1c90>
800096e4:	fa f9 06 90 	ld.w	r9,sp[1680]
800096e8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096ec:	40 6b       	lddsp	r11,sp[0x18]
800096ee:	16 3a       	cp.w	r10,r11
800096f0:	c6 f5       	brlt	800097ce <_vfprintf_r+0x1c0a>
800096f2:	16 09       	add	r9,r11
800096f4:	2f f8       	sub	r8,-1
800096f6:	87 06       	st.w	r3[0x0],r6
800096f8:	fb 49 06 90 	st.w	sp[1680],r9
800096fc:	87 1b       	st.w	r3[0x4],r11
800096fe:	fb 48 06 8c 	st.w	sp[1676],r8
80009702:	58 78       	cp.w	r8,7
80009704:	e0 89 00 04 	brgt	8000970c <_vfprintf_r+0x1b48>
80009708:	2f 83       	sub	r3,-8
8000970a:	c0 b8       	rjmp	80009720 <_vfprintf_r+0x1b5c>
8000970c:	fa ca f9 78 	sub	r10,sp,-1672
80009710:	02 9b       	mov	r11,r1
80009712:	08 9c       	mov	r12,r4
80009714:	fe b0 f2 4a 	rcall	80007ba8 <__sprint_r>
80009718:	e0 81 01 d5 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000971c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009720:	fa f6 06 ac 	ld.w	r6,sp[1708]
80009724:	40 6a       	lddsp	r10,sp[0x18]
80009726:	14 16       	sub	r6,r10
80009728:	58 06       	cp.w	r6,0
8000972a:	e0 89 00 1c 	brgt	80009762 <_vfprintf_r+0x1b9e>
8000972e:	c3 d8       	rjmp	800097a8 <_vfprintf_r+0x1be4>
80009730:	2f 09       	sub	r9,-16
80009732:	2f f8       	sub	r8,-1
80009734:	fb 49 06 90 	st.w	sp[1680],r9
80009738:	87 02       	st.w	r3[0x0],r2
8000973a:	87 10       	st.w	r3[0x4],r0
8000973c:	fb 48 06 8c 	st.w	sp[1676],r8
80009740:	58 78       	cp.w	r8,7
80009742:	e0 89 00 04 	brgt	8000974a <_vfprintf_r+0x1b86>
80009746:	2f 83       	sub	r3,-8
80009748:	c0 b8       	rjmp	8000975e <_vfprintf_r+0x1b9a>
8000974a:	fa ca f9 78 	sub	r10,sp,-1672
8000974e:	02 9b       	mov	r11,r1
80009750:	08 9c       	mov	r12,r4
80009752:	fe b0 f2 2b 	rcall	80007ba8 <__sprint_r>
80009756:	e0 81 01 b6 	brne	80009ac2 <_vfprintf_r+0x1efe>
8000975a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000975e:	21 06       	sub	r6,16
80009760:	c0 48       	rjmp	80009768 <_vfprintf_r+0x1ba4>
80009762:	fe c2 c3 6a 	sub	r2,pc,-15510
80009766:	31 00       	mov	r0,16
80009768:	fa f9 06 90 	ld.w	r9,sp[1680]
8000976c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009770:	fe ca c3 78 	sub	r10,pc,-15496
80009774:	59 06       	cp.w	r6,16
80009776:	fe 99 ff dd 	brgt	80009730 <_vfprintf_r+0x1b6c>
8000977a:	0c 09       	add	r9,r6
8000977c:	2f f8       	sub	r8,-1
8000977e:	87 0a       	st.w	r3[0x0],r10
80009780:	fb 49 06 90 	st.w	sp[1680],r9
80009784:	87 16       	st.w	r3[0x4],r6
80009786:	fb 48 06 8c 	st.w	sp[1676],r8
8000978a:	58 78       	cp.w	r8,7
8000978c:	e0 89 00 04 	brgt	80009794 <_vfprintf_r+0x1bd0>
80009790:	2f 83       	sub	r3,-8
80009792:	c0 b8       	rjmp	800097a8 <_vfprintf_r+0x1be4>
80009794:	fa ca f9 78 	sub	r10,sp,-1672
80009798:	02 9b       	mov	r11,r1
8000979a:	08 9c       	mov	r12,r4
8000979c:	fe b0 f2 06 	rcall	80007ba8 <__sprint_r>
800097a0:	e0 81 01 91 	brne	80009ac2 <_vfprintf_r+0x1efe>
800097a4:	fa c3 f9 e0 	sub	r3,sp,-1568
800097a8:	ed b5 00 00 	bld	r5,0x0
800097ac:	e0 81 01 20 	brne	800099ec <_vfprintf_r+0x1e28>
800097b0:	40 c9       	lddsp	r9,sp[0x30]
800097b2:	fa f8 06 90 	ld.w	r8,sp[1680]
800097b6:	2f f8       	sub	r8,-1
800097b8:	87 09       	st.w	r3[0x0],r9
800097ba:	fb 48 06 90 	st.w	sp[1680],r8
800097be:	30 19       	mov	r9,1
800097c0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800097c4:	87 19       	st.w	r3[0x4],r9
800097c6:	2f f8       	sub	r8,-1
800097c8:	fb 48 06 8c 	st.w	sp[1676],r8
800097cc:	c0 29       	rjmp	800099d0 <_vfprintf_r+0x1e0c>
800097ce:	14 09       	add	r9,r10
800097d0:	2f f8       	sub	r8,-1
800097d2:	fb 49 06 90 	st.w	sp[1680],r9
800097d6:	87 06       	st.w	r3[0x0],r6
800097d8:	87 1a       	st.w	r3[0x4],r10
800097da:	fb 48 06 8c 	st.w	sp[1676],r8
800097de:	58 78       	cp.w	r8,7
800097e0:	e0 89 00 04 	brgt	800097e8 <_vfprintf_r+0x1c24>
800097e4:	2f 83       	sub	r3,-8
800097e6:	c0 b8       	rjmp	800097fc <_vfprintf_r+0x1c38>
800097e8:	fa ca f9 78 	sub	r10,sp,-1672
800097ec:	02 9b       	mov	r11,r1
800097ee:	08 9c       	mov	r12,r4
800097f0:	fe b0 f1 dc 	rcall	80007ba8 <__sprint_r>
800097f4:	e0 81 01 67 	brne	80009ac2 <_vfprintf_r+0x1efe>
800097f8:	fa c3 f9 e0 	sub	r3,sp,-1568
800097fc:	40 c8       	lddsp	r8,sp[0x30]
800097fe:	87 08       	st.w	r3[0x0],r8
80009800:	fa f8 06 90 	ld.w	r8,sp[1680]
80009804:	2f f8       	sub	r8,-1
80009806:	30 19       	mov	r9,1
80009808:	fb 48 06 90 	st.w	sp[1680],r8
8000980c:	87 19       	st.w	r3[0x4],r9
8000980e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009812:	2f f8       	sub	r8,-1
80009814:	fb 48 06 8c 	st.w	sp[1676],r8
80009818:	fa f2 06 ac 	ld.w	r2,sp[1708]
8000981c:	58 78       	cp.w	r8,7
8000981e:	e0 89 00 04 	brgt	80009826 <_vfprintf_r+0x1c62>
80009822:	2f 83       	sub	r3,-8
80009824:	c0 b8       	rjmp	8000983a <_vfprintf_r+0x1c76>
80009826:	fa ca f9 78 	sub	r10,sp,-1672
8000982a:	02 9b       	mov	r11,r1
8000982c:	08 9c       	mov	r12,r4
8000982e:	fe b0 f1 bd 	rcall	80007ba8 <__sprint_r>
80009832:	e0 81 01 48 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009836:	fa c3 f9 e0 	sub	r3,sp,-1568
8000983a:	04 06       	add	r6,r2
8000983c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009840:	87 06       	st.w	r3[0x0],r6
80009842:	fa f9 06 90 	ld.w	r9,sp[1680]
80009846:	40 66       	lddsp	r6,sp[0x18]
80009848:	40 6e       	lddsp	lr,sp[0x18]
8000984a:	10 16       	sub	r6,r8
8000984c:	f2 08 01 08 	sub	r8,r9,r8
80009850:	87 16       	st.w	r3[0x4],r6
80009852:	1c 08       	add	r8,lr
80009854:	fb 48 06 90 	st.w	sp[1680],r8
80009858:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000985c:	2f f8       	sub	r8,-1
8000985e:	fb 48 06 8c 	st.w	sp[1676],r8
80009862:	cb 78       	rjmp	800099d0 <_vfprintf_r+0x1e0c>
80009864:	40 6c       	lddsp	r12,sp[0x18]
80009866:	58 1c       	cp.w	r12,1
80009868:	e0 89 00 06 	brgt	80009874 <_vfprintf_r+0x1cb0>
8000986c:	ed b5 00 00 	bld	r5,0x0
80009870:	e0 81 00 85 	brne	8000997a <_vfprintf_r+0x1db6>
80009874:	fa f8 06 90 	ld.w	r8,sp[1680]
80009878:	2f f8       	sub	r8,-1
8000987a:	30 19       	mov	r9,1
8000987c:	fb 48 06 90 	st.w	sp[1680],r8
80009880:	87 06       	st.w	r3[0x0],r6
80009882:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009886:	87 19       	st.w	r3[0x4],r9
80009888:	2f f8       	sub	r8,-1
8000988a:	fb 48 06 8c 	st.w	sp[1676],r8
8000988e:	58 78       	cp.w	r8,7
80009890:	e0 89 00 04 	brgt	80009898 <_vfprintf_r+0x1cd4>
80009894:	2f 83       	sub	r3,-8
80009896:	c0 b8       	rjmp	800098ac <_vfprintf_r+0x1ce8>
80009898:	fa ca f9 78 	sub	r10,sp,-1672
8000989c:	02 9b       	mov	r11,r1
8000989e:	08 9c       	mov	r12,r4
800098a0:	fe b0 f1 84 	rcall	80007ba8 <__sprint_r>
800098a4:	e0 81 01 0f 	brne	80009ac2 <_vfprintf_r+0x1efe>
800098a8:	fa c3 f9 e0 	sub	r3,sp,-1568
800098ac:	fa f8 06 90 	ld.w	r8,sp[1680]
800098b0:	2f f8       	sub	r8,-1
800098b2:	40 cb       	lddsp	r11,sp[0x30]
800098b4:	fb 48 06 90 	st.w	sp[1680],r8
800098b8:	30 19       	mov	r9,1
800098ba:	fa f8 06 8c 	ld.w	r8,sp[1676]
800098be:	87 0b       	st.w	r3[0x0],r11
800098c0:	2f f8       	sub	r8,-1
800098c2:	87 19       	st.w	r3[0x4],r9
800098c4:	fb 48 06 8c 	st.w	sp[1676],r8
800098c8:	58 78       	cp.w	r8,7
800098ca:	e0 89 00 05 	brgt	800098d4 <_vfprintf_r+0x1d10>
800098ce:	2f 83       	sub	r3,-8
800098d0:	c0 c8       	rjmp	800098e8 <_vfprintf_r+0x1d24>
800098d2:	d7 03       	nop
800098d4:	fa ca f9 78 	sub	r10,sp,-1672
800098d8:	02 9b       	mov	r11,r1
800098da:	08 9c       	mov	r12,r4
800098dc:	fe b0 f1 66 	rcall	80007ba8 <__sprint_r>
800098e0:	e0 81 00 f1 	brne	80009ac2 <_vfprintf_r+0x1efe>
800098e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800098e8:	30 08       	mov	r8,0
800098ea:	30 09       	mov	r9,0
800098ec:	40 5b       	lddsp	r11,sp[0x14]
800098ee:	40 7a       	lddsp	r10,sp[0x1c]
800098f0:	e0 a0 17 3d 	rcall	8000c76a <__avr32_f64_cmp_eq>
800098f4:	40 68       	lddsp	r8,sp[0x18]
800098f6:	20 18       	sub	r8,1
800098f8:	58 0c       	cp.w	r12,0
800098fa:	c0 d1       	brne	80009914 <_vfprintf_r+0x1d50>
800098fc:	2f f6       	sub	r6,-1
800098fe:	87 18       	st.w	r3[0x4],r8
80009900:	87 06       	st.w	r3[0x0],r6
80009902:	fa f6 06 90 	ld.w	r6,sp[1680]
80009906:	10 06       	add	r6,r8
80009908:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000990c:	fb 46 06 90 	st.w	sp[1680],r6
80009910:	2f f8       	sub	r8,-1
80009912:	c3 18       	rjmp	80009974 <_vfprintf_r+0x1db0>
80009914:	10 96       	mov	r6,r8
80009916:	58 08       	cp.w	r8,0
80009918:	e0 89 00 1c 	brgt	80009950 <_vfprintf_r+0x1d8c>
8000991c:	c4 b8       	rjmp	800099b2 <_vfprintf_r+0x1dee>
8000991e:	2f 09       	sub	r9,-16
80009920:	2f f8       	sub	r8,-1
80009922:	fb 49 06 90 	st.w	sp[1680],r9
80009926:	87 02       	st.w	r3[0x0],r2
80009928:	87 10       	st.w	r3[0x4],r0
8000992a:	fb 48 06 8c 	st.w	sp[1676],r8
8000992e:	58 78       	cp.w	r8,7
80009930:	e0 89 00 04 	brgt	80009938 <_vfprintf_r+0x1d74>
80009934:	2f 83       	sub	r3,-8
80009936:	c0 b8       	rjmp	8000994c <_vfprintf_r+0x1d88>
80009938:	fa ca f9 78 	sub	r10,sp,-1672
8000993c:	02 9b       	mov	r11,r1
8000993e:	08 9c       	mov	r12,r4
80009940:	fe b0 f1 34 	rcall	80007ba8 <__sprint_r>
80009944:	e0 81 00 bf 	brne	80009ac2 <_vfprintf_r+0x1efe>
80009948:	fa c3 f9 e0 	sub	r3,sp,-1568
8000994c:	21 06       	sub	r6,16
8000994e:	c0 48       	rjmp	80009956 <_vfprintf_r+0x1d92>
80009950:	fe c2 c5 58 	sub	r2,pc,-15016
80009954:	31 00       	mov	r0,16
80009956:	fa f9 06 90 	ld.w	r9,sp[1680]
8000995a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000995e:	fe ca c5 66 	sub	r10,pc,-15002
80009962:	59 06       	cp.w	r6,16
80009964:	fe 99 ff dd 	brgt	8000991e <_vfprintf_r+0x1d5a>
80009968:	0c 09       	add	r9,r6
8000996a:	87 0a       	st.w	r3[0x0],r10
8000996c:	fb 49 06 90 	st.w	sp[1680],r9
80009970:	2f f8       	sub	r8,-1
80009972:	87 16       	st.w	r3[0x4],r6
80009974:	fb 48 06 8c 	st.w	sp[1676],r8
80009978:	c0 e8       	rjmp	80009994 <_vfprintf_r+0x1dd0>
8000997a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000997e:	2f f8       	sub	r8,-1
80009980:	30 19       	mov	r9,1
80009982:	fb 48 06 90 	st.w	sp[1680],r8
80009986:	87 06       	st.w	r3[0x0],r6
80009988:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000998c:	87 19       	st.w	r3[0x4],r9
8000998e:	2f f8       	sub	r8,-1
80009990:	fb 48 06 8c 	st.w	sp[1676],r8
80009994:	58 78       	cp.w	r8,7
80009996:	e0 89 00 04 	brgt	8000999e <_vfprintf_r+0x1dda>
8000999a:	2f 83       	sub	r3,-8
8000999c:	c0 b8       	rjmp	800099b2 <_vfprintf_r+0x1dee>
8000999e:	fa ca f9 78 	sub	r10,sp,-1672
800099a2:	02 9b       	mov	r11,r1
800099a4:	08 9c       	mov	r12,r4
800099a6:	fe b0 f1 01 	rcall	80007ba8 <__sprint_r>
800099aa:	e0 81 00 8c 	brne	80009ac2 <_vfprintf_r+0x1efe>
800099ae:	fa c3 f9 e0 	sub	r3,sp,-1568
800099b2:	40 ea       	lddsp	r10,sp[0x38]
800099b4:	fa f8 06 90 	ld.w	r8,sp[1680]
800099b8:	14 08       	add	r8,r10
800099ba:	fa c9 f9 64 	sub	r9,sp,-1692
800099be:	fb 48 06 90 	st.w	sp[1680],r8
800099c2:	87 1a       	st.w	r3[0x4],r10
800099c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800099c8:	87 09       	st.w	r3[0x0],r9
800099ca:	2f f8       	sub	r8,-1
800099cc:	fb 48 06 8c 	st.w	sp[1676],r8
800099d0:	58 78       	cp.w	r8,7
800099d2:	e0 89 00 04 	brgt	800099da <_vfprintf_r+0x1e16>
800099d6:	2f 83       	sub	r3,-8
800099d8:	c0 a8       	rjmp	800099ec <_vfprintf_r+0x1e28>
800099da:	fa ca f9 78 	sub	r10,sp,-1672
800099de:	02 9b       	mov	r11,r1
800099e0:	08 9c       	mov	r12,r4
800099e2:	fe b0 f0 e3 	rcall	80007ba8 <__sprint_r>
800099e6:	c6 e1       	brne	80009ac2 <_vfprintf_r+0x1efe>
800099e8:	fa c3 f9 e0 	sub	r3,sp,-1568
800099ec:	e2 15 00 04 	andl	r5,0x4,COH
800099f0:	c3 f0       	breq	80009a6e <_vfprintf_r+0x1eaa>
800099f2:	40 86       	lddsp	r6,sp[0x20]
800099f4:	40 39       	lddsp	r9,sp[0xc]
800099f6:	12 16       	sub	r6,r9
800099f8:	58 06       	cp.w	r6,0
800099fa:	e0 89 00 1a 	brgt	80009a2e <_vfprintf_r+0x1e6a>
800099fe:	c3 88       	rjmp	80009a6e <_vfprintf_r+0x1eaa>
80009a00:	2f 09       	sub	r9,-16
80009a02:	2f f8       	sub	r8,-1
80009a04:	fb 49 06 90 	st.w	sp[1680],r9
80009a08:	87 05       	st.w	r3[0x0],r5
80009a0a:	87 12       	st.w	r3[0x4],r2
80009a0c:	fb 48 06 8c 	st.w	sp[1676],r8
80009a10:	58 78       	cp.w	r8,7
80009a12:	e0 89 00 04 	brgt	80009a1a <_vfprintf_r+0x1e56>
80009a16:	2f 83       	sub	r3,-8
80009a18:	c0 98       	rjmp	80009a2a <_vfprintf_r+0x1e66>
80009a1a:	00 9a       	mov	r10,r0
80009a1c:	02 9b       	mov	r11,r1
80009a1e:	08 9c       	mov	r12,r4
80009a20:	fe b0 f0 c4 	rcall	80007ba8 <__sprint_r>
80009a24:	c4 f1       	brne	80009ac2 <_vfprintf_r+0x1efe>
80009a26:	fa c3 f9 e0 	sub	r3,sp,-1568
80009a2a:	21 06       	sub	r6,16
80009a2c:	c0 68       	rjmp	80009a38 <_vfprintf_r+0x1e74>
80009a2e:	fe c5 c6 46 	sub	r5,pc,-14778
80009a32:	31 02       	mov	r2,16
80009a34:	fa c0 f9 78 	sub	r0,sp,-1672
80009a38:	fa f9 06 90 	ld.w	r9,sp[1680]
80009a3c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009a40:	fe ca c6 58 	sub	r10,pc,-14760
80009a44:	59 06       	cp.w	r6,16
80009a46:	fe 99 ff dd 	brgt	80009a00 <_vfprintf_r+0x1e3c>
80009a4a:	0c 09       	add	r9,r6
80009a4c:	2f f8       	sub	r8,-1
80009a4e:	87 0a       	st.w	r3[0x0],r10
80009a50:	87 16       	st.w	r3[0x4],r6
80009a52:	fb 49 06 90 	st.w	sp[1680],r9
80009a56:	fb 48 06 8c 	st.w	sp[1676],r8
80009a5a:	58 78       	cp.w	r8,7
80009a5c:	e0 8a 00 09 	brle	80009a6e <_vfprintf_r+0x1eaa>
80009a60:	fa ca f9 78 	sub	r10,sp,-1672
80009a64:	02 9b       	mov	r11,r1
80009a66:	08 9c       	mov	r12,r4
80009a68:	fe b0 f0 a0 	rcall	80007ba8 <__sprint_r>
80009a6c:	c2 b1       	brne	80009ac2 <_vfprintf_r+0x1efe>
80009a6e:	40 bc       	lddsp	r12,sp[0x2c]
80009a70:	40 36       	lddsp	r6,sp[0xc]
80009a72:	40 8e       	lddsp	lr,sp[0x20]
80009a74:	ec 0e 0c 48 	max	r8,r6,lr
80009a78:	10 0c       	add	r12,r8
80009a7a:	50 bc       	stdsp	sp[0x2c],r12
80009a7c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009a80:	58 08       	cp.w	r8,0
80009a82:	c0 80       	breq	80009a92 <_vfprintf_r+0x1ece>
80009a84:	fa ca f9 78 	sub	r10,sp,-1672
80009a88:	02 9b       	mov	r11,r1
80009a8a:	08 9c       	mov	r12,r4
80009a8c:	fe b0 f0 8e 	rcall	80007ba8 <__sprint_r>
80009a90:	c1 91       	brne	80009ac2 <_vfprintf_r+0x1efe>
80009a92:	30 0b       	mov	r11,0
80009a94:	fa c3 f9 e0 	sub	r3,sp,-1568
80009a98:	fb 4b 06 8c 	st.w	sp[1676],r11
80009a9c:	fe 9f f1 22 	bral	80007ce0 <_vfprintf_r+0x11c>
80009aa0:	08 95       	mov	r5,r4
80009aa2:	fa f8 06 90 	ld.w	r8,sp[1680]
80009aa6:	58 08       	cp.w	r8,0
80009aa8:	c0 80       	breq	80009ab8 <_vfprintf_r+0x1ef4>
80009aaa:	08 9c       	mov	r12,r4
80009aac:	fa ca f9 78 	sub	r10,sp,-1672
80009ab0:	02 9b       	mov	r11,r1
80009ab2:	fe b0 f0 7b 	rcall	80007ba8 <__sprint_r>
80009ab6:	c0 61       	brne	80009ac2 <_vfprintf_r+0x1efe>
80009ab8:	30 08       	mov	r8,0
80009aba:	fb 48 06 8c 	st.w	sp[1676],r8
80009abe:	c0 28       	rjmp	80009ac2 <_vfprintf_r+0x1efe>
80009ac0:	40 41       	lddsp	r1,sp[0x10]
80009ac2:	82 68       	ld.sh	r8,r1[0xc]
80009ac4:	ed b8 00 06 	bld	r8,0x6
80009ac8:	c0 31       	brne	80009ace <_vfprintf_r+0x1f0a>
80009aca:	3f fa       	mov	r10,-1
80009acc:	50 ba       	stdsp	sp[0x2c],r10
80009ace:	40 bc       	lddsp	r12,sp[0x2c]
80009ad0:	fe 3d f9 44 	sub	sp,-1724
80009ad4:	d8 32       	popm	r0-r7,pc
80009ad6:	d7 03       	nop

80009ad8 <__swsetup_r>:
80009ad8:	d4 21       	pushm	r4-r7,lr
80009ada:	e0 68 00 f8 	mov	r8,248
80009ade:	18 96       	mov	r6,r12
80009ae0:	16 97       	mov	r7,r11
80009ae2:	70 0c       	ld.w	r12,r8[0x0]
80009ae4:	58 0c       	cp.w	r12,0
80009ae6:	c0 60       	breq	80009af2 <__swsetup_r+0x1a>
80009ae8:	78 68       	ld.w	r8,r12[0x18]
80009aea:	58 08       	cp.w	r8,0
80009aec:	c0 31       	brne	80009af2 <__swsetup_r+0x1a>
80009aee:	e0 a0 07 b9 	rcall	8000aa60 <__sinit>
80009af2:	fe c8 c5 da 	sub	r8,pc,-14886
80009af6:	10 37       	cp.w	r7,r8
80009af8:	c0 61       	brne	80009b04 <__swsetup_r+0x2c>
80009afa:	e0 68 00 f8 	mov	r8,248
80009afe:	70 08       	ld.w	r8,r8[0x0]
80009b00:	70 07       	ld.w	r7,r8[0x0]
80009b02:	c1 28       	rjmp	80009b26 <__swsetup_r+0x4e>
80009b04:	fe c8 c5 cc 	sub	r8,pc,-14900
80009b08:	10 37       	cp.w	r7,r8
80009b0a:	c0 61       	brne	80009b16 <__swsetup_r+0x3e>
80009b0c:	e0 68 00 f8 	mov	r8,248
80009b10:	70 08       	ld.w	r8,r8[0x0]
80009b12:	70 17       	ld.w	r7,r8[0x4]
80009b14:	c0 98       	rjmp	80009b26 <__swsetup_r+0x4e>
80009b16:	fe c8 c5 be 	sub	r8,pc,-14914
80009b1a:	10 37       	cp.w	r7,r8
80009b1c:	c0 51       	brne	80009b26 <__swsetup_r+0x4e>
80009b1e:	e0 68 00 f8 	mov	r8,248
80009b22:	70 08       	ld.w	r8,r8[0x0]
80009b24:	70 27       	ld.w	r7,r8[0x8]
80009b26:	8e 68       	ld.sh	r8,r7[0xc]
80009b28:	ed b8 00 03 	bld	r8,0x3
80009b2c:	c1 e0       	breq	80009b68 <__swsetup_r+0x90>
80009b2e:	ed b8 00 04 	bld	r8,0x4
80009b32:	c3 e1       	brne	80009bae <__swsetup_r+0xd6>
80009b34:	ed b8 00 02 	bld	r8,0x2
80009b38:	c1 51       	brne	80009b62 <__swsetup_r+0x8a>
80009b3a:	6e db       	ld.w	r11,r7[0x34]
80009b3c:	58 0b       	cp.w	r11,0
80009b3e:	c0 a0       	breq	80009b52 <__swsetup_r+0x7a>
80009b40:	ee c8 ff bc 	sub	r8,r7,-68
80009b44:	10 3b       	cp.w	r11,r8
80009b46:	c0 40       	breq	80009b4e <__swsetup_r+0x76>
80009b48:	0c 9c       	mov	r12,r6
80009b4a:	e0 a0 08 25 	rcall	8000ab94 <_free_r>
80009b4e:	30 08       	mov	r8,0
80009b50:	8f d8       	st.w	r7[0x34],r8
80009b52:	8e 68       	ld.sh	r8,r7[0xc]
80009b54:	e0 18 ff db 	andl	r8,0xffdb
80009b58:	ae 68       	st.h	r7[0xc],r8
80009b5a:	30 08       	mov	r8,0
80009b5c:	8f 18       	st.w	r7[0x4],r8
80009b5e:	6e 48       	ld.w	r8,r7[0x10]
80009b60:	8f 08       	st.w	r7[0x0],r8
80009b62:	8e 68       	ld.sh	r8,r7[0xc]
80009b64:	a3 b8       	sbr	r8,0x3
80009b66:	ae 68       	st.h	r7[0xc],r8
80009b68:	6e 48       	ld.w	r8,r7[0x10]
80009b6a:	58 08       	cp.w	r8,0
80009b6c:	c0 b1       	brne	80009b82 <__swsetup_r+0xaa>
80009b6e:	8e 68       	ld.sh	r8,r7[0xc]
80009b70:	e2 18 02 80 	andl	r8,0x280,COH
80009b74:	e0 48 02 00 	cp.w	r8,512
80009b78:	c0 50       	breq	80009b82 <__swsetup_r+0xaa>
80009b7a:	0c 9c       	mov	r12,r6
80009b7c:	0e 9b       	mov	r11,r7
80009b7e:	e0 a0 0a 4b 	rcall	8000b014 <__smakebuf_r>
80009b82:	8e 69       	ld.sh	r9,r7[0xc]
80009b84:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80009b88:	c0 70       	breq	80009b96 <__swsetup_r+0xbe>
80009b8a:	30 08       	mov	r8,0
80009b8c:	8f 28       	st.w	r7[0x8],r8
80009b8e:	6e 58       	ld.w	r8,r7[0x14]
80009b90:	5c 38       	neg	r8
80009b92:	8f 68       	st.w	r7[0x18],r8
80009b94:	c0 68       	rjmp	80009ba0 <__swsetup_r+0xc8>
80009b96:	ed b9 00 01 	bld	r9,0x1
80009b9a:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80009b9e:	8f 28       	st.w	r7[0x8],r8
80009ba0:	6e 48       	ld.w	r8,r7[0x10]
80009ba2:	58 08       	cp.w	r8,0
80009ba4:	c0 61       	brne	80009bb0 <__swsetup_r+0xd8>
80009ba6:	8e 68       	ld.sh	r8,r7[0xc]
80009ba8:	ed b8 00 07 	bld	r8,0x7
80009bac:	c0 21       	brne	80009bb0 <__swsetup_r+0xd8>
80009bae:	dc 2a       	popm	r4-r7,pc,r12=-1
80009bb0:	d8 2a       	popm	r4-r7,pc,r12=0
80009bb2:	d7 03       	nop

80009bb4 <quorem>:
80009bb4:	d4 31       	pushm	r0-r7,lr
80009bb6:	20 2d       	sub	sp,8
80009bb8:	18 97       	mov	r7,r12
80009bba:	78 48       	ld.w	r8,r12[0x10]
80009bbc:	76 46       	ld.w	r6,r11[0x10]
80009bbe:	0c 38       	cp.w	r8,r6
80009bc0:	c0 34       	brge	80009bc6 <quorem+0x12>
80009bc2:	30 0c       	mov	r12,0
80009bc4:	c8 58       	rjmp	80009cce <quorem+0x11a>
80009bc6:	ec c2 ff fc 	sub	r2,r6,-4
80009bca:	f6 c3 ff ec 	sub	r3,r11,-20
80009bce:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80009bd2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80009bd6:	2f f9       	sub	r9,-1
80009bd8:	20 16       	sub	r6,1
80009bda:	f8 09 0d 08 	divu	r8,r12,r9
80009bde:	f6 02 00 22 	add	r2,r11,r2<<0x2
80009be2:	ee c4 ff ec 	sub	r4,r7,-20
80009be6:	10 95       	mov	r5,r8
80009be8:	58 08       	cp.w	r8,0
80009bea:	c4 10       	breq	80009c6c <quorem+0xb8>
80009bec:	30 09       	mov	r9,0
80009bee:	06 9a       	mov	r10,r3
80009bf0:	08 98       	mov	r8,r4
80009bf2:	12 91       	mov	r1,r9
80009bf4:	50 0b       	stdsp	sp[0x0],r11
80009bf6:	70 0e       	ld.w	lr,r8[0x0]
80009bf8:	b1 8e       	lsr	lr,0x10
80009bfa:	50 1e       	stdsp	sp[0x4],lr
80009bfc:	15 0e       	ld.w	lr,r10++
80009bfe:	fc 00 16 10 	lsr	r0,lr,0x10
80009c02:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009c06:	ea 0e 03 41 	mac	r1,r5,lr
80009c0a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80009c0e:	b1 81       	lsr	r1,0x10
80009c10:	40 1b       	lddsp	r11,sp[0x4]
80009c12:	ea 00 02 40 	mul	r0,r5,r0
80009c16:	e2 00 00 00 	add	r0,r1,r0
80009c1a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80009c1e:	02 1b       	sub	r11,r1
80009c20:	50 1b       	stdsp	sp[0x4],r11
80009c22:	70 0b       	ld.w	r11,r8[0x0]
80009c24:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80009c28:	02 09       	add	r9,r1
80009c2a:	f2 0e 01 0e 	sub	lr,r9,lr
80009c2e:	b0 1e       	st.h	r8[0x2],lr
80009c30:	fc 09 14 10 	asr	r9,lr,0x10
80009c34:	40 1e       	lddsp	lr,sp[0x4]
80009c36:	fc 09 00 09 	add	r9,lr,r9
80009c3a:	b0 09       	st.h	r8[0x0],r9
80009c3c:	e0 01 16 10 	lsr	r1,r0,0x10
80009c40:	2f c8       	sub	r8,-4
80009c42:	b1 49       	asr	r9,0x10
80009c44:	04 3a       	cp.w	r10,r2
80009c46:	fe 98 ff d8 	brls	80009bf6 <quorem+0x42>
80009c4a:	40 0b       	lddsp	r11,sp[0x0]
80009c4c:	58 0c       	cp.w	r12,0
80009c4e:	c0 f1       	brne	80009c6c <quorem+0xb8>
80009c50:	ec c8 ff fb 	sub	r8,r6,-5
80009c54:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009c58:	c0 28       	rjmp	80009c5c <quorem+0xa8>
80009c5a:	20 16       	sub	r6,1
80009c5c:	20 48       	sub	r8,4
80009c5e:	08 38       	cp.w	r8,r4
80009c60:	e0 88 00 05 	brls	80009c6a <quorem+0xb6>
80009c64:	70 09       	ld.w	r9,r8[0x0]
80009c66:	58 09       	cp.w	r9,0
80009c68:	cf 90       	breq	80009c5a <quorem+0xa6>
80009c6a:	8f 46       	st.w	r7[0x10],r6
80009c6c:	0e 9c       	mov	r12,r7
80009c6e:	e0 a0 0c fb 	rcall	8000b664 <__mcmp>
80009c72:	c2 d5       	brlt	80009ccc <quorem+0x118>
80009c74:	2f f5       	sub	r5,-1
80009c76:	08 98       	mov	r8,r4
80009c78:	30 09       	mov	r9,0
80009c7a:	07 0b       	ld.w	r11,r3++
80009c7c:	f6 0a 16 10 	lsr	r10,r11,0x10
80009c80:	70 0c       	ld.w	r12,r8[0x0]
80009c82:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009c86:	f8 0e 16 10 	lsr	lr,r12,0x10
80009c8a:	14 1e       	sub	lr,r10
80009c8c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80009c90:	16 1a       	sub	r10,r11
80009c92:	12 0a       	add	r10,r9
80009c94:	b0 1a       	st.h	r8[0x2],r10
80009c96:	b1 4a       	asr	r10,0x10
80009c98:	fc 0a 00 09 	add	r9,lr,r10
80009c9c:	b0 09       	st.h	r8[0x0],r9
80009c9e:	2f c8       	sub	r8,-4
80009ca0:	b1 49       	asr	r9,0x10
80009ca2:	04 33       	cp.w	r3,r2
80009ca4:	fe 98 ff eb 	brls	80009c7a <quorem+0xc6>
80009ca8:	ec c8 ff fb 	sub	r8,r6,-5
80009cac:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80009cb0:	58 09       	cp.w	r9,0
80009cb2:	c0 d1       	brne	80009ccc <quorem+0x118>
80009cb4:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009cb8:	c0 28       	rjmp	80009cbc <quorem+0x108>
80009cba:	20 16       	sub	r6,1
80009cbc:	20 48       	sub	r8,4
80009cbe:	08 38       	cp.w	r8,r4
80009cc0:	e0 88 00 05 	brls	80009cca <quorem+0x116>
80009cc4:	70 09       	ld.w	r9,r8[0x0]
80009cc6:	58 09       	cp.w	r9,0
80009cc8:	cf 90       	breq	80009cba <quorem+0x106>
80009cca:	8f 46       	st.w	r7[0x10],r6
80009ccc:	0a 9c       	mov	r12,r5
80009cce:	2f ed       	sub	sp,-8
80009cd0:	d8 32       	popm	r0-r7,pc
80009cd2:	d7 03       	nop

80009cd4 <_dtoa_r>:
80009cd4:	d4 31       	pushm	r0-r7,lr
80009cd6:	21 ad       	sub	sp,104
80009cd8:	fa c4 ff 74 	sub	r4,sp,-140
80009cdc:	18 97       	mov	r7,r12
80009cde:	16 95       	mov	r5,r11
80009ce0:	68 2c       	ld.w	r12,r4[0x8]
80009ce2:	50 c9       	stdsp	sp[0x30],r9
80009ce4:	68 16       	ld.w	r6,r4[0x4]
80009ce6:	68 09       	ld.w	r9,r4[0x0]
80009ce8:	50 e8       	stdsp	sp[0x38],r8
80009cea:	14 94       	mov	r4,r10
80009cec:	51 2c       	stdsp	sp[0x48],r12
80009cee:	fa e5 00 08 	st.d	sp[8],r4
80009cf2:	51 59       	stdsp	sp[0x54],r9
80009cf4:	6e 95       	ld.w	r5,r7[0x24]
80009cf6:	58 05       	cp.w	r5,0
80009cf8:	c0 91       	brne	80009d0a <_dtoa_r+0x36>
80009cfa:	31 0c       	mov	r12,16
80009cfc:	e0 a0 09 ea 	rcall	8000b0d0 <malloc>
80009d00:	99 35       	st.w	r12[0xc],r5
80009d02:	8f 9c       	st.w	r7[0x24],r12
80009d04:	99 15       	st.w	r12[0x4],r5
80009d06:	99 25       	st.w	r12[0x8],r5
80009d08:	99 05       	st.w	r12[0x0],r5
80009d0a:	6e 99       	ld.w	r9,r7[0x24]
80009d0c:	72 08       	ld.w	r8,r9[0x0]
80009d0e:	58 08       	cp.w	r8,0
80009d10:	c0 f0       	breq	80009d2e <_dtoa_r+0x5a>
80009d12:	72 1a       	ld.w	r10,r9[0x4]
80009d14:	91 1a       	st.w	r8[0x4],r10
80009d16:	30 1a       	mov	r10,1
80009d18:	72 19       	ld.w	r9,r9[0x4]
80009d1a:	f4 09 09 49 	lsl	r9,r10,r9
80009d1e:	10 9b       	mov	r11,r8
80009d20:	91 29       	st.w	r8[0x8],r9
80009d22:	0e 9c       	mov	r12,r7
80009d24:	e0 a0 0c ba 	rcall	8000b698 <_Bfree>
80009d28:	6e 98       	ld.w	r8,r7[0x24]
80009d2a:	30 09       	mov	r9,0
80009d2c:	91 09       	st.w	r8[0x0],r9
80009d2e:	40 28       	lddsp	r8,sp[0x8]
80009d30:	10 94       	mov	r4,r8
80009d32:	58 08       	cp.w	r8,0
80009d34:	c0 64       	brge	80009d40 <_dtoa_r+0x6c>
80009d36:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80009d3a:	50 28       	stdsp	sp[0x8],r8
80009d3c:	30 18       	mov	r8,1
80009d3e:	c0 28       	rjmp	80009d42 <_dtoa_r+0x6e>
80009d40:	30 08       	mov	r8,0
80009d42:	8d 08       	st.w	r6[0x0],r8
80009d44:	fc 1c 7f f0 	movh	r12,0x7ff0
80009d48:	40 26       	lddsp	r6,sp[0x8]
80009d4a:	0c 98       	mov	r8,r6
80009d4c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80009d50:	18 38       	cp.w	r8,r12
80009d52:	c2 01       	brne	80009d92 <_dtoa_r+0xbe>
80009d54:	e0 68 27 0f 	mov	r8,9999
80009d58:	41 5b       	lddsp	r11,sp[0x54]
80009d5a:	97 08       	st.w	r11[0x0],r8
80009d5c:	40 3a       	lddsp	r10,sp[0xc]
80009d5e:	58 0a       	cp.w	r10,0
80009d60:	c0 71       	brne	80009d6e <_dtoa_r+0x9a>
80009d62:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80009d66:	c0 41       	brne	80009d6e <_dtoa_r+0x9a>
80009d68:	fe cc c8 60 	sub	r12,pc,-14240
80009d6c:	c0 38       	rjmp	80009d72 <_dtoa_r+0x9e>
80009d6e:	fe cc c8 5a 	sub	r12,pc,-14246
80009d72:	41 29       	lddsp	r9,sp[0x48]
80009d74:	58 09       	cp.w	r9,0
80009d76:	e0 80 05 9a 	breq	8000a8aa <_dtoa_r+0xbd6>
80009d7a:	f8 c8 ff fd 	sub	r8,r12,-3
80009d7e:	f8 c9 ff f8 	sub	r9,r12,-8
80009d82:	11 8b       	ld.ub	r11,r8[0x0]
80009d84:	30 0a       	mov	r10,0
80009d86:	41 25       	lddsp	r5,sp[0x48]
80009d88:	f4 0b 18 00 	cp.b	r11,r10
80009d8c:	f2 08 17 10 	movne	r8,r9
80009d90:	c1 68       	rjmp	80009dbc <_dtoa_r+0xe8>
80009d92:	fa ea 00 08 	ld.d	r10,sp[8]
80009d96:	30 08       	mov	r8,0
80009d98:	fa eb 00 3c 	st.d	sp[60],r10
80009d9c:	30 09       	mov	r9,0
80009d9e:	e0 a0 14 e6 	rcall	8000c76a <__avr32_f64_cmp_eq>
80009da2:	c1 00       	breq	80009dc2 <_dtoa_r+0xee>
80009da4:	30 18       	mov	r8,1
80009da6:	41 5a       	lddsp	r10,sp[0x54]
80009da8:	95 08       	st.w	r10[0x0],r8
80009daa:	fe cc c9 c6 	sub	r12,pc,-13882
80009dae:	41 29       	lddsp	r9,sp[0x48]
80009db0:	f8 08 00 08 	add	r8,r12,r8
80009db4:	58 09       	cp.w	r9,0
80009db6:	e0 80 05 7a 	breq	8000a8aa <_dtoa_r+0xbd6>
80009dba:	12 95       	mov	r5,r9
80009dbc:	8b 08       	st.w	r5[0x0],r8
80009dbe:	e0 8f 05 76 	bral	8000a8aa <_dtoa_r+0xbd6>
80009dc2:	fa c8 ff 9c 	sub	r8,sp,-100
80009dc6:	fa c9 ff a0 	sub	r9,sp,-96
80009dca:	fa ea 00 3c 	ld.d	r10,sp[60]
80009dce:	0e 9c       	mov	r12,r7
80009dd0:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80009dd4:	e0 a0 0c b4 	rcall	8000b73c <__d2b>
80009dd8:	18 93       	mov	r3,r12
80009dda:	58 05       	cp.w	r5,0
80009ddc:	c0 d0       	breq	80009df6 <_dtoa_r+0x122>
80009dde:	fa ea 00 3c 	ld.d	r10,sp[60]
80009de2:	30 04       	mov	r4,0
80009de4:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80009de8:	ea c5 03 ff 	sub	r5,r5,1023
80009dec:	10 9b       	mov	r11,r8
80009dee:	51 74       	stdsp	sp[0x5c],r4
80009df0:	ea 1b 3f f0 	orh	r11,0x3ff0
80009df4:	c2 58       	rjmp	80009e3e <_dtoa_r+0x16a>
80009df6:	41 88       	lddsp	r8,sp[0x60]
80009df8:	41 9c       	lddsp	r12,sp[0x64]
80009dfa:	10 0c       	add	r12,r8
80009dfc:	f8 c5 fb ce 	sub	r5,r12,-1074
80009e00:	e0 45 00 20 	cp.w	r5,32
80009e04:	e0 8a 00 0e 	brle	80009e20 <_dtoa_r+0x14c>
80009e08:	f8 cc fb ee 	sub	r12,r12,-1042
80009e0c:	40 3b       	lddsp	r11,sp[0xc]
80009e0e:	ea 08 11 40 	rsub	r8,r5,64
80009e12:	f6 0c 0a 4c 	lsr	r12,r11,r12
80009e16:	ec 08 09 46 	lsl	r6,r6,r8
80009e1a:	0c 4c       	or	r12,r6
80009e1c:	c0 78       	rjmp	80009e2a <_dtoa_r+0x156>
80009e1e:	d7 03       	nop
80009e20:	ea 0c 11 20 	rsub	r12,r5,32
80009e24:	40 3a       	lddsp	r10,sp[0xc]
80009e26:	f4 0c 09 4c 	lsl	r12,r10,r12
80009e2a:	e0 a0 14 2c 	rcall	8000c682 <__avr32_u32_to_f64>
80009e2e:	fc 18 fe 10 	movh	r8,0xfe10
80009e32:	30 19       	mov	r9,1
80009e34:	ea c5 04 33 	sub	r5,r5,1075
80009e38:	f0 0b 00 0b 	add	r11,r8,r11
80009e3c:	51 79       	stdsp	sp[0x5c],r9
80009e3e:	30 08       	mov	r8,0
80009e40:	fc 19 3f f8 	movh	r9,0x3ff8
80009e44:	e0 a0 12 b4 	rcall	8000c3ac <__avr32_f64_sub>
80009e48:	e0 68 43 61 	mov	r8,17249
80009e4c:	ea 18 63 6f 	orh	r8,0x636f
80009e50:	e0 69 87 a7 	mov	r9,34727
80009e54:	ea 19 3f d2 	orh	r9,0x3fd2
80009e58:	e0 a0 11 be 	rcall	8000c1d4 <__avr32_f64_mul>
80009e5c:	e0 68 c8 b3 	mov	r8,51379
80009e60:	ea 18 8b 60 	orh	r8,0x8b60
80009e64:	e0 69 8a 28 	mov	r9,35368
80009e68:	ea 19 3f c6 	orh	r9,0x3fc6
80009e6c:	e0 a0 13 6e 	rcall	8000c548 <__avr32_f64_add>
80009e70:	0a 9c       	mov	r12,r5
80009e72:	14 90       	mov	r0,r10
80009e74:	16 91       	mov	r1,r11
80009e76:	e0 a0 14 0a 	rcall	8000c68a <__avr32_s32_to_f64>
80009e7a:	e0 68 79 fb 	mov	r8,31227
80009e7e:	ea 18 50 9f 	orh	r8,0x509f
80009e82:	e0 69 44 13 	mov	r9,17427
80009e86:	ea 19 3f d3 	orh	r9,0x3fd3
80009e8a:	e0 a0 11 a5 	rcall	8000c1d4 <__avr32_f64_mul>
80009e8e:	14 98       	mov	r8,r10
80009e90:	16 99       	mov	r9,r11
80009e92:	00 9a       	mov	r10,r0
80009e94:	02 9b       	mov	r11,r1
80009e96:	e0 a0 13 59 	rcall	8000c548 <__avr32_f64_add>
80009e9a:	14 90       	mov	r0,r10
80009e9c:	16 91       	mov	r1,r11
80009e9e:	e0 a0 13 df 	rcall	8000c65c <__avr32_f64_to_s32>
80009ea2:	30 08       	mov	r8,0
80009ea4:	18 96       	mov	r6,r12
80009ea6:	30 09       	mov	r9,0
80009ea8:	00 9a       	mov	r10,r0
80009eaa:	02 9b       	mov	r11,r1
80009eac:	e0 a0 14 a6 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
80009eb0:	c0 c0       	breq	80009ec8 <_dtoa_r+0x1f4>
80009eb2:	0c 9c       	mov	r12,r6
80009eb4:	e0 a0 13 eb 	rcall	8000c68a <__avr32_s32_to_f64>
80009eb8:	14 98       	mov	r8,r10
80009eba:	16 99       	mov	r9,r11
80009ebc:	00 9a       	mov	r10,r0
80009ebe:	02 9b       	mov	r11,r1
80009ec0:	e0 a0 14 55 	rcall	8000c76a <__avr32_f64_cmp_eq>
80009ec4:	f7 b6 00 01 	subeq	r6,1
80009ec8:	59 66       	cp.w	r6,22
80009eca:	e0 88 00 05 	brls	80009ed4 <_dtoa_r+0x200>
80009ece:	30 18       	mov	r8,1
80009ed0:	51 48       	stdsp	sp[0x50],r8
80009ed2:	c1 38       	rjmp	80009ef8 <_dtoa_r+0x224>
80009ed4:	fe c8 c9 08 	sub	r8,pc,-14072
80009ed8:	fa ea 00 3c 	ld.d	r10,sp[60]
80009edc:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80009ee0:	e0 a0 14 8c 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
80009ee4:	f9 b4 00 00 	moveq	r4,0
80009ee8:	fb f4 0a 14 	st.weq	sp[0x50],r4
80009eec:	f7 b6 01 01 	subne	r6,1
80009ef0:	f9 bc 01 00 	movne	r12,0
80009ef4:	fb fc 1a 14 	st.wne	sp[0x50],r12
80009ef8:	41 90       	lddsp	r0,sp[0x64]
80009efa:	20 10       	sub	r0,1
80009efc:	0a 10       	sub	r0,r5
80009efe:	c0 46       	brmi	80009f06 <_dtoa_r+0x232>
80009f00:	50 40       	stdsp	sp[0x10],r0
80009f02:	30 00       	mov	r0,0
80009f04:	c0 48       	rjmp	80009f0c <_dtoa_r+0x238>
80009f06:	30 0b       	mov	r11,0
80009f08:	5c 30       	neg	r0
80009f0a:	50 4b       	stdsp	sp[0x10],r11
80009f0c:	ec 02 11 00 	rsub	r2,r6,0
80009f10:	58 06       	cp.w	r6,0
80009f12:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80009f16:	f5 d6 e4 0a 	addge	r10,r10,r6
80009f1a:	fb fa 4a 04 	st.wge	sp[0x10],r10
80009f1e:	fb f6 4a 11 	st.wge	sp[0x44],r6
80009f22:	f9 b2 04 00 	movge	r2,0
80009f26:	e1 d6 e5 10 	sublt	r0,r0,r6
80009f2a:	f9 b9 05 00 	movlt	r9,0
80009f2e:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80009f32:	40 c8       	lddsp	r8,sp[0x30]
80009f34:	58 98       	cp.w	r8,9
80009f36:	e0 8b 00 20 	brhi	80009f76 <_dtoa_r+0x2a2>
80009f3a:	58 58       	cp.w	r8,5
80009f3c:	f9 b4 0a 01 	movle	r4,1
80009f40:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80009f44:	f7 b5 09 04 	subgt	r5,4
80009f48:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80009f4c:	f9 b4 09 00 	movgt	r4,0
80009f50:	40 cc       	lddsp	r12,sp[0x30]
80009f52:	58 3c       	cp.w	r12,3
80009f54:	c2 d0       	breq	80009fae <_dtoa_r+0x2da>
80009f56:	e0 89 00 05 	brgt	80009f60 <_dtoa_r+0x28c>
80009f5a:	58 2c       	cp.w	r12,2
80009f5c:	c1 01       	brne	80009f7c <_dtoa_r+0x2a8>
80009f5e:	c1 88       	rjmp	80009f8e <_dtoa_r+0x2ba>
80009f60:	40 cb       	lddsp	r11,sp[0x30]
80009f62:	58 4b       	cp.w	r11,4
80009f64:	c0 60       	breq	80009f70 <_dtoa_r+0x29c>
80009f66:	58 5b       	cp.w	r11,5
80009f68:	c0 a1       	brne	80009f7c <_dtoa_r+0x2a8>
80009f6a:	30 1a       	mov	r10,1
80009f6c:	50 da       	stdsp	sp[0x34],r10
80009f6e:	c2 28       	rjmp	80009fb2 <_dtoa_r+0x2de>
80009f70:	30 19       	mov	r9,1
80009f72:	50 d9       	stdsp	sp[0x34],r9
80009f74:	c0 f8       	rjmp	80009f92 <_dtoa_r+0x2be>
80009f76:	30 08       	mov	r8,0
80009f78:	30 14       	mov	r4,1
80009f7a:	50 c8       	stdsp	sp[0x30],r8
80009f7c:	3f f5       	mov	r5,-1
80009f7e:	30 1c       	mov	r12,1
80009f80:	30 0b       	mov	r11,0
80009f82:	50 95       	stdsp	sp[0x24],r5
80009f84:	50 dc       	stdsp	sp[0x34],r12
80009f86:	0a 91       	mov	r1,r5
80009f88:	31 28       	mov	r8,18
80009f8a:	50 eb       	stdsp	sp[0x38],r11
80009f8c:	c2 08       	rjmp	80009fcc <_dtoa_r+0x2f8>
80009f8e:	30 0a       	mov	r10,0
80009f90:	50 da       	stdsp	sp[0x34],r10
80009f92:	40 e9       	lddsp	r9,sp[0x38]
80009f94:	58 09       	cp.w	r9,0
80009f96:	e0 89 00 07 	brgt	80009fa4 <_dtoa_r+0x2d0>
80009f9a:	30 18       	mov	r8,1
80009f9c:	50 98       	stdsp	sp[0x24],r8
80009f9e:	10 91       	mov	r1,r8
80009fa0:	50 e8       	stdsp	sp[0x38],r8
80009fa2:	c1 58       	rjmp	80009fcc <_dtoa_r+0x2f8>
80009fa4:	40 e5       	lddsp	r5,sp[0x38]
80009fa6:	50 95       	stdsp	sp[0x24],r5
80009fa8:	0a 91       	mov	r1,r5
80009faa:	0a 98       	mov	r8,r5
80009fac:	c1 08       	rjmp	80009fcc <_dtoa_r+0x2f8>
80009fae:	30 0c       	mov	r12,0
80009fb0:	50 dc       	stdsp	sp[0x34],r12
80009fb2:	40 eb       	lddsp	r11,sp[0x38]
80009fb4:	ec 0b 00 0b 	add	r11,r6,r11
80009fb8:	50 9b       	stdsp	sp[0x24],r11
80009fba:	16 98       	mov	r8,r11
80009fbc:	2f f8       	sub	r8,-1
80009fbe:	58 08       	cp.w	r8,0
80009fc0:	e0 89 00 05 	brgt	80009fca <_dtoa_r+0x2f6>
80009fc4:	10 91       	mov	r1,r8
80009fc6:	30 18       	mov	r8,1
80009fc8:	c0 28       	rjmp	80009fcc <_dtoa_r+0x2f8>
80009fca:	10 91       	mov	r1,r8
80009fcc:	30 09       	mov	r9,0
80009fce:	6e 9a       	ld.w	r10,r7[0x24]
80009fd0:	95 19       	st.w	r10[0x4],r9
80009fd2:	30 49       	mov	r9,4
80009fd4:	c0 68       	rjmp	80009fe0 <_dtoa_r+0x30c>
80009fd6:	d7 03       	nop
80009fd8:	6a 1a       	ld.w	r10,r5[0x4]
80009fda:	a1 79       	lsl	r9,0x1
80009fdc:	2f fa       	sub	r10,-1
80009fde:	8b 1a       	st.w	r5[0x4],r10
80009fe0:	6e 95       	ld.w	r5,r7[0x24]
80009fe2:	f2 ca ff ec 	sub	r10,r9,-20
80009fe6:	10 3a       	cp.w	r10,r8
80009fe8:	fe 98 ff f8 	brls	80009fd8 <_dtoa_r+0x304>
80009fec:	6a 1b       	ld.w	r11,r5[0x4]
80009fee:	0e 9c       	mov	r12,r7
80009ff0:	e0 a0 0b 6e 	rcall	8000b6cc <_Balloc>
80009ff4:	58 e1       	cp.w	r1,14
80009ff6:	5f 88       	srls	r8
80009ff8:	8b 0c       	st.w	r5[0x0],r12
80009ffa:	f1 e4 00 04 	and	r4,r8,r4
80009ffe:	6e 98       	ld.w	r8,r7[0x24]
8000a000:	70 08       	ld.w	r8,r8[0x0]
8000a002:	50 88       	stdsp	sp[0x20],r8
8000a004:	e0 80 01 82 	breq	8000a308 <_dtoa_r+0x634>
8000a008:	58 06       	cp.w	r6,0
8000a00a:	e0 8a 00 43 	brle	8000a090 <_dtoa_r+0x3bc>
8000a00e:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
8000a012:	fe c8 ca 46 	sub	r8,pc,-13754
8000a016:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000a01a:	fa e5 00 18 	st.d	sp[24],r4
8000a01e:	ec 04 14 04 	asr	r4,r6,0x4
8000a022:	ed b4 00 04 	bld	r4,0x4
8000a026:	c0 30       	breq	8000a02c <_dtoa_r+0x358>
8000a028:	30 25       	mov	r5,2
8000a02a:	c1 08       	rjmp	8000a04a <_dtoa_r+0x376>
8000a02c:	fe c8 c9 98 	sub	r8,pc,-13928
8000a030:	f0 e8 00 20 	ld.d	r8,r8[32]
8000a034:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a038:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000a03c:	e0 a0 14 12 	rcall	8000c860 <__avr32_f64_div>
8000a040:	30 35       	mov	r5,3
8000a042:	14 98       	mov	r8,r10
8000a044:	16 99       	mov	r9,r11
8000a046:	fa e9 00 08 	st.d	sp[8],r8
8000a04a:	fe cc c9 b6 	sub	r12,pc,-13898
8000a04e:	50 a3       	stdsp	sp[0x28],r3
8000a050:	0c 93       	mov	r3,r6
8000a052:	18 96       	mov	r6,r12
8000a054:	c0 f8       	rjmp	8000a072 <_dtoa_r+0x39e>
8000a056:	fa ea 00 18 	ld.d	r10,sp[24]
8000a05a:	ed b4 00 00 	bld	r4,0x0
8000a05e:	c0 81       	brne	8000a06e <_dtoa_r+0x39a>
8000a060:	ec e8 00 00 	ld.d	r8,r6[0]
8000a064:	2f f5       	sub	r5,-1
8000a066:	e0 a0 10 b7 	rcall	8000c1d4 <__avr32_f64_mul>
8000a06a:	fa eb 00 18 	st.d	sp[24],r10
8000a06e:	a1 54       	asr	r4,0x1
8000a070:	2f 86       	sub	r6,-8
8000a072:	58 04       	cp.w	r4,0
8000a074:	cf 11       	brne	8000a056 <_dtoa_r+0x382>
8000a076:	fa e8 00 18 	ld.d	r8,sp[24]
8000a07a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a07e:	06 96       	mov	r6,r3
8000a080:	e0 a0 13 f0 	rcall	8000c860 <__avr32_f64_div>
8000a084:	40 a3       	lddsp	r3,sp[0x28]
8000a086:	14 98       	mov	r8,r10
8000a088:	16 99       	mov	r9,r11
8000a08a:	fa e9 00 08 	st.d	sp[8],r8
8000a08e:	c2 f8       	rjmp	8000a0ec <_dtoa_r+0x418>
8000a090:	ec 08 11 00 	rsub	r8,r6,0
8000a094:	c0 31       	brne	8000a09a <_dtoa_r+0x3c6>
8000a096:	30 25       	mov	r5,2
8000a098:	c2 a8       	rjmp	8000a0ec <_dtoa_r+0x418>
8000a09a:	fe cc ca 06 	sub	r12,pc,-13818
8000a09e:	f0 04 14 04 	asr	r4,r8,0x4
8000a0a2:	50 1c       	stdsp	sp[0x4],r12
8000a0a4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
8000a0a8:	fe c9 ca dc 	sub	r9,pc,-13604
8000a0ac:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a0b0:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000a0b4:	e0 a0 10 90 	rcall	8000c1d4 <__avr32_f64_mul>
8000a0b8:	40 1c       	lddsp	r12,sp[0x4]
8000a0ba:	50 63       	stdsp	sp[0x18],r3
8000a0bc:	30 25       	mov	r5,2
8000a0be:	0c 93       	mov	r3,r6
8000a0c0:	fa eb 00 08 	st.d	sp[8],r10
8000a0c4:	18 96       	mov	r6,r12
8000a0c6:	c0 f8       	rjmp	8000a0e4 <_dtoa_r+0x410>
8000a0c8:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0cc:	ed b4 00 00 	bld	r4,0x0
8000a0d0:	c0 81       	brne	8000a0e0 <_dtoa_r+0x40c>
8000a0d2:	ec e8 00 00 	ld.d	r8,r6[0]
8000a0d6:	2f f5       	sub	r5,-1
8000a0d8:	e0 a0 10 7e 	rcall	8000c1d4 <__avr32_f64_mul>
8000a0dc:	fa eb 00 08 	st.d	sp[8],r10
8000a0e0:	a1 54       	asr	r4,0x1
8000a0e2:	2f 86       	sub	r6,-8
8000a0e4:	58 04       	cp.w	r4,0
8000a0e6:	cf 11       	brne	8000a0c8 <_dtoa_r+0x3f4>
8000a0e8:	06 96       	mov	r6,r3
8000a0ea:	40 63       	lddsp	r3,sp[0x18]
8000a0ec:	41 4a       	lddsp	r10,sp[0x50]
8000a0ee:	58 0a       	cp.w	r10,0
8000a0f0:	c2 a0       	breq	8000a144 <_dtoa_r+0x470>
8000a0f2:	fa e8 00 08 	ld.d	r8,sp[8]
8000a0f6:	58 01       	cp.w	r1,0
8000a0f8:	5f 94       	srgt	r4
8000a0fa:	fa e9 00 18 	st.d	sp[24],r8
8000a0fe:	30 08       	mov	r8,0
8000a100:	fc 19 3f f0 	movh	r9,0x3ff0
8000a104:	fa ea 00 18 	ld.d	r10,sp[24]
8000a108:	e0 a0 13 78 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a10c:	f9 bc 00 00 	moveq	r12,0
8000a110:	f9 bc 01 01 	movne	r12,1
8000a114:	e9 ec 00 0c 	and	r12,r4,r12
8000a118:	c1 60       	breq	8000a144 <_dtoa_r+0x470>
8000a11a:	40 98       	lddsp	r8,sp[0x24]
8000a11c:	58 08       	cp.w	r8,0
8000a11e:	e0 8a 00 f1 	brle	8000a300 <_dtoa_r+0x62c>
8000a122:	30 08       	mov	r8,0
8000a124:	fc 19 40 24 	movh	r9,0x4024
8000a128:	ec c4 00 01 	sub	r4,r6,1
8000a12c:	fa ea 00 18 	ld.d	r10,sp[24]
8000a130:	2f f5       	sub	r5,-1
8000a132:	50 64       	stdsp	sp[0x18],r4
8000a134:	e0 a0 10 50 	rcall	8000c1d4 <__avr32_f64_mul>
8000a138:	40 94       	lddsp	r4,sp[0x24]
8000a13a:	14 98       	mov	r8,r10
8000a13c:	16 99       	mov	r9,r11
8000a13e:	fa e9 00 08 	st.d	sp[8],r8
8000a142:	c0 38       	rjmp	8000a148 <_dtoa_r+0x474>
8000a144:	50 66       	stdsp	sp[0x18],r6
8000a146:	02 94       	mov	r4,r1
8000a148:	0a 9c       	mov	r12,r5
8000a14a:	e0 a0 12 a0 	rcall	8000c68a <__avr32_s32_to_f64>
8000a14e:	fa e8 00 08 	ld.d	r8,sp[8]
8000a152:	e0 a0 10 41 	rcall	8000c1d4 <__avr32_f64_mul>
8000a156:	30 08       	mov	r8,0
8000a158:	fc 19 40 1c 	movh	r9,0x401c
8000a15c:	e0 a0 11 f6 	rcall	8000c548 <__avr32_f64_add>
8000a160:	14 98       	mov	r8,r10
8000a162:	16 99       	mov	r9,r11
8000a164:	fa e9 00 28 	st.d	sp[40],r8
8000a168:	fc 18 fc c0 	movh	r8,0xfcc0
8000a16c:	40 a5       	lddsp	r5,sp[0x28]
8000a16e:	10 05       	add	r5,r8
8000a170:	50 a5       	stdsp	sp[0x28],r5
8000a172:	58 04       	cp.w	r4,0
8000a174:	c2 11       	brne	8000a1b6 <_dtoa_r+0x4e2>
8000a176:	fa ea 00 08 	ld.d	r10,sp[8]
8000a17a:	30 08       	mov	r8,0
8000a17c:	fc 19 40 14 	movh	r9,0x4014
8000a180:	e0 a0 11 16 	rcall	8000c3ac <__avr32_f64_sub>
8000a184:	40 bc       	lddsp	r12,sp[0x2c]
8000a186:	fa eb 00 08 	st.d	sp[8],r10
8000a18a:	14 98       	mov	r8,r10
8000a18c:	16 99       	mov	r9,r11
8000a18e:	18 9a       	mov	r10,r12
8000a190:	0a 9b       	mov	r11,r5
8000a192:	e0 a0 13 33 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a196:	e0 81 02 54 	brne	8000a63e <_dtoa_r+0x96a>
8000a19a:	0a 98       	mov	r8,r5
8000a19c:	40 b9       	lddsp	r9,sp[0x2c]
8000a19e:	ee 18 80 00 	eorh	r8,0x8000
8000a1a2:	fa ea 00 08 	ld.d	r10,sp[8]
8000a1a6:	10 95       	mov	r5,r8
8000a1a8:	12 98       	mov	r8,r9
8000a1aa:	0a 99       	mov	r9,r5
8000a1ac:	e0 a0 13 26 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a1b0:	e0 81 02 3e 	brne	8000a62c <_dtoa_r+0x958>
8000a1b4:	ca 68       	rjmp	8000a300 <_dtoa_r+0x62c>
8000a1b6:	fe c9 cb ea 	sub	r9,pc,-13334
8000a1ba:	e8 c8 00 01 	sub	r8,r4,1
8000a1be:	40 d5       	lddsp	r5,sp[0x34]
8000a1c0:	58 05       	cp.w	r5,0
8000a1c2:	c4 f0       	breq	8000a260 <_dtoa_r+0x58c>
8000a1c4:	30 0c       	mov	r12,0
8000a1c6:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
8000a1ca:	51 3c       	stdsp	sp[0x4c],r12
8000a1cc:	30 0a       	mov	r10,0
8000a1ce:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a1d2:	e0 a0 13 47 	rcall	8000c860 <__avr32_f64_div>
8000a1d6:	fa e8 00 28 	ld.d	r8,sp[40]
8000a1da:	40 85       	lddsp	r5,sp[0x20]
8000a1dc:	e0 a0 10 e8 	rcall	8000c3ac <__avr32_f64_sub>
8000a1e0:	fa eb 00 28 	st.d	sp[40],r10
8000a1e4:	fa ea 00 08 	ld.d	r10,sp[8]
8000a1e8:	e0 a0 12 3a 	rcall	8000c65c <__avr32_f64_to_s32>
8000a1ec:	51 6c       	stdsp	sp[0x58],r12
8000a1ee:	e0 a0 12 4e 	rcall	8000c68a <__avr32_s32_to_f64>
8000a1f2:	14 98       	mov	r8,r10
8000a1f4:	16 99       	mov	r9,r11
8000a1f6:	fa ea 00 08 	ld.d	r10,sp[8]
8000a1fa:	e0 a0 10 d9 	rcall	8000c3ac <__avr32_f64_sub>
8000a1fe:	fa eb 00 08 	st.d	sp[8],r10
8000a202:	41 68       	lddsp	r8,sp[0x58]
8000a204:	2d 08       	sub	r8,-48
8000a206:	0a c8       	st.b	r5++,r8
8000a208:	41 39       	lddsp	r9,sp[0x4c]
8000a20a:	2f f9       	sub	r9,-1
8000a20c:	51 39       	stdsp	sp[0x4c],r9
8000a20e:	fa e8 00 28 	ld.d	r8,sp[40]
8000a212:	e0 a0 12 f3 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a216:	e0 81 03 39 	brne	8000a888 <_dtoa_r+0xbb4>
8000a21a:	fa e8 00 08 	ld.d	r8,sp[8]
8000a21e:	30 0a       	mov	r10,0
8000a220:	fc 1b 3f f0 	movh	r11,0x3ff0
8000a224:	e0 a0 10 c4 	rcall	8000c3ac <__avr32_f64_sub>
8000a228:	fa e8 00 28 	ld.d	r8,sp[40]
8000a22c:	e0 a0 12 e6 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a230:	fa ea 00 28 	ld.d	r10,sp[40]
8000a234:	30 08       	mov	r8,0
8000a236:	fc 19 40 24 	movh	r9,0x4024
8000a23a:	e0 81 00 da 	brne	8000a3ee <_dtoa_r+0x71a>
8000a23e:	41 3c       	lddsp	r12,sp[0x4c]
8000a240:	08 3c       	cp.w	r12,r4
8000a242:	c5 f4       	brge	8000a300 <_dtoa_r+0x62c>
8000a244:	e0 a0 0f c8 	rcall	8000c1d4 <__avr32_f64_mul>
8000a248:	30 08       	mov	r8,0
8000a24a:	fa eb 00 28 	st.d	sp[40],r10
8000a24e:	fc 19 40 24 	movh	r9,0x4024
8000a252:	fa ea 00 08 	ld.d	r10,sp[8]
8000a256:	e0 a0 0f bf 	rcall	8000c1d4 <__avr32_f64_mul>
8000a25a:	fa eb 00 08 	st.d	sp[8],r10
8000a25e:	cc 3b       	rjmp	8000a1e4 <_dtoa_r+0x510>
8000a260:	40 85       	lddsp	r5,sp[0x20]
8000a262:	08 05       	add	r5,r4
8000a264:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000a268:	51 35       	stdsp	sp[0x4c],r5
8000a26a:	fa e8 00 28 	ld.d	r8,sp[40]
8000a26e:	40 85       	lddsp	r5,sp[0x20]
8000a270:	e0 a0 0f b2 	rcall	8000c1d4 <__avr32_f64_mul>
8000a274:	fa eb 00 28 	st.d	sp[40],r10
8000a278:	fa ea 00 08 	ld.d	r10,sp[8]
8000a27c:	e0 a0 11 f0 	rcall	8000c65c <__avr32_f64_to_s32>
8000a280:	51 6c       	stdsp	sp[0x58],r12
8000a282:	e0 a0 12 04 	rcall	8000c68a <__avr32_s32_to_f64>
8000a286:	14 98       	mov	r8,r10
8000a288:	16 99       	mov	r9,r11
8000a28a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a28e:	e0 a0 10 8f 	rcall	8000c3ac <__avr32_f64_sub>
8000a292:	fa eb 00 08 	st.d	sp[8],r10
8000a296:	41 68       	lddsp	r8,sp[0x58]
8000a298:	2d 08       	sub	r8,-48
8000a29a:	0a c8       	st.b	r5++,r8
8000a29c:	41 3c       	lddsp	r12,sp[0x4c]
8000a29e:	18 35       	cp.w	r5,r12
8000a2a0:	c2 81       	brne	8000a2f0 <_dtoa_r+0x61c>
8000a2a2:	30 08       	mov	r8,0
8000a2a4:	fc 19 3f e0 	movh	r9,0x3fe0
8000a2a8:	fa ea 00 28 	ld.d	r10,sp[40]
8000a2ac:	e0 a0 11 4e 	rcall	8000c548 <__avr32_f64_add>
8000a2b0:	40 85       	lddsp	r5,sp[0x20]
8000a2b2:	fa e8 00 08 	ld.d	r8,sp[8]
8000a2b6:	08 05       	add	r5,r4
8000a2b8:	e0 a0 12 a0 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a2bc:	e0 81 00 99 	brne	8000a3ee <_dtoa_r+0x71a>
8000a2c0:	fa e8 00 28 	ld.d	r8,sp[40]
8000a2c4:	30 0a       	mov	r10,0
8000a2c6:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a2ca:	e0 a0 10 71 	rcall	8000c3ac <__avr32_f64_sub>
8000a2ce:	14 98       	mov	r8,r10
8000a2d0:	16 99       	mov	r9,r11
8000a2d2:	fa ea 00 08 	ld.d	r10,sp[8]
8000a2d6:	e0 a0 12 91 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a2da:	c1 30       	breq	8000a300 <_dtoa_r+0x62c>
8000a2dc:	33 09       	mov	r9,48
8000a2de:	0a 98       	mov	r8,r5
8000a2e0:	11 7a       	ld.ub	r10,--r8
8000a2e2:	f2 0a 18 00 	cp.b	r10,r9
8000a2e6:	e0 81 02 d1 	brne	8000a888 <_dtoa_r+0xbb4>
8000a2ea:	10 95       	mov	r5,r8
8000a2ec:	cf 9b       	rjmp	8000a2de <_dtoa_r+0x60a>
8000a2ee:	d7 03       	nop
8000a2f0:	30 08       	mov	r8,0
8000a2f2:	fc 19 40 24 	movh	r9,0x4024
8000a2f6:	e0 a0 0f 6f 	rcall	8000c1d4 <__avr32_f64_mul>
8000a2fa:	fa eb 00 08 	st.d	sp[8],r10
8000a2fe:	cb db       	rjmp	8000a278 <_dtoa_r+0x5a4>
8000a300:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a304:	fa eb 00 08 	st.d	sp[8],r10
8000a308:	58 e6       	cp.w	r6,14
8000a30a:	5f ab       	srle	r11
8000a30c:	41 8a       	lddsp	r10,sp[0x60]
8000a30e:	30 08       	mov	r8,0
8000a310:	f4 09 11 ff 	rsub	r9,r10,-1
8000a314:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000a318:	f0 09 18 00 	cp.b	r9,r8
8000a31c:	e0 80 00 82 	breq	8000a420 <_dtoa_r+0x74c>
8000a320:	40 ea       	lddsp	r10,sp[0x38]
8000a322:	58 01       	cp.w	r1,0
8000a324:	5f a9       	srle	r9
8000a326:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000a32a:	fe ca cd 5e 	sub	r10,pc,-12962
8000a32e:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000a332:	fa e5 00 10 	st.d	sp[16],r4
8000a336:	f0 09 18 00 	cp.b	r9,r8
8000a33a:	c1 40       	breq	8000a362 <_dtoa_r+0x68e>
8000a33c:	58 01       	cp.w	r1,0
8000a33e:	e0 81 01 77 	brne	8000a62c <_dtoa_r+0x958>
8000a342:	30 08       	mov	r8,0
8000a344:	fc 19 40 14 	movh	r9,0x4014
8000a348:	08 9a       	mov	r10,r4
8000a34a:	0a 9b       	mov	r11,r5
8000a34c:	e0 a0 0f 44 	rcall	8000c1d4 <__avr32_f64_mul>
8000a350:	fa e8 00 08 	ld.d	r8,sp[8]
8000a354:	e0 a0 12 1e 	rcall	8000c790 <__avr32_f64_cmp_ge>
8000a358:	e0 81 01 6a 	brne	8000a62c <_dtoa_r+0x958>
8000a35c:	02 92       	mov	r2,r1
8000a35e:	e0 8f 01 72 	bral	8000a642 <_dtoa_r+0x96e>
8000a362:	40 85       	lddsp	r5,sp[0x20]
8000a364:	30 14       	mov	r4,1
8000a366:	fa e8 00 10 	ld.d	r8,sp[16]
8000a36a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a36e:	e0 a0 12 79 	rcall	8000c860 <__avr32_f64_div>
8000a372:	e0 a0 11 75 	rcall	8000c65c <__avr32_f64_to_s32>
8000a376:	18 92       	mov	r2,r12
8000a378:	e0 a0 11 89 	rcall	8000c68a <__avr32_s32_to_f64>
8000a37c:	fa e8 00 10 	ld.d	r8,sp[16]
8000a380:	e0 a0 0f 2a 	rcall	8000c1d4 <__avr32_f64_mul>
8000a384:	14 98       	mov	r8,r10
8000a386:	16 99       	mov	r9,r11
8000a388:	fa ea 00 08 	ld.d	r10,sp[8]
8000a38c:	e0 a0 10 10 	rcall	8000c3ac <__avr32_f64_sub>
8000a390:	fa eb 00 08 	st.d	sp[8],r10
8000a394:	e4 c8 ff d0 	sub	r8,r2,-48
8000a398:	0a c8       	st.b	r5++,r8
8000a39a:	fc 19 40 24 	movh	r9,0x4024
8000a39e:	30 08       	mov	r8,0
8000a3a0:	02 34       	cp.w	r4,r1
8000a3a2:	c3 31       	brne	8000a408 <_dtoa_r+0x734>
8000a3a4:	fa e8 00 08 	ld.d	r8,sp[8]
8000a3a8:	e0 a0 10 d0 	rcall	8000c548 <__avr32_f64_add>
8000a3ac:	16 91       	mov	r1,r11
8000a3ae:	14 90       	mov	r0,r10
8000a3b0:	14 98       	mov	r8,r10
8000a3b2:	02 99       	mov	r9,r1
8000a3b4:	fa ea 00 10 	ld.d	r10,sp[16]
8000a3b8:	e0 a0 12 20 	rcall	8000c7f8 <__avr32_f64_cmp_lt>
8000a3bc:	c1 a1       	brne	8000a3f0 <_dtoa_r+0x71c>
8000a3be:	fa e8 00 10 	ld.d	r8,sp[16]
8000a3c2:	00 9a       	mov	r10,r0
8000a3c4:	02 9b       	mov	r11,r1
8000a3c6:	e0 a0 11 d2 	rcall	8000c76a <__avr32_f64_cmp_eq>
8000a3ca:	e0 80 02 5e 	breq	8000a886 <_dtoa_r+0xbb2>
8000a3ce:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000a3d2:	c0 f1       	brne	8000a3f0 <_dtoa_r+0x71c>
8000a3d4:	e0 8f 02 59 	bral	8000a886 <_dtoa_r+0xbb2>
8000a3d8:	40 8a       	lddsp	r10,sp[0x20]
8000a3da:	14 38       	cp.w	r8,r10
8000a3dc:	c0 30       	breq	8000a3e2 <_dtoa_r+0x70e>
8000a3de:	10 95       	mov	r5,r8
8000a3e0:	c0 98       	rjmp	8000a3f2 <_dtoa_r+0x71e>
8000a3e2:	33 08       	mov	r8,48
8000a3e4:	40 89       	lddsp	r9,sp[0x20]
8000a3e6:	2f f6       	sub	r6,-1
8000a3e8:	b2 88       	st.b	r9[0x0],r8
8000a3ea:	40 88       	lddsp	r8,sp[0x20]
8000a3ec:	c0 88       	rjmp	8000a3fc <_dtoa_r+0x728>
8000a3ee:	40 66       	lddsp	r6,sp[0x18]
8000a3f0:	33 99       	mov	r9,57
8000a3f2:	0a 98       	mov	r8,r5
8000a3f4:	11 7a       	ld.ub	r10,--r8
8000a3f6:	f2 0a 18 00 	cp.b	r10,r9
8000a3fa:	ce f0       	breq	8000a3d8 <_dtoa_r+0x704>
8000a3fc:	50 66       	stdsp	sp[0x18],r6
8000a3fe:	11 89       	ld.ub	r9,r8[0x0]
8000a400:	2f f9       	sub	r9,-1
8000a402:	b0 89       	st.b	r8[0x0],r9
8000a404:	e0 8f 02 42 	bral	8000a888 <_dtoa_r+0xbb4>
8000a408:	e0 a0 0e e6 	rcall	8000c1d4 <__avr32_f64_mul>
8000a40c:	2f f4       	sub	r4,-1
8000a40e:	fa eb 00 08 	st.d	sp[8],r10
8000a412:	30 08       	mov	r8,0
8000a414:	30 09       	mov	r9,0
8000a416:	e0 a0 11 aa 	rcall	8000c76a <__avr32_f64_cmp_eq>
8000a41a:	ca 60       	breq	8000a366 <_dtoa_r+0x692>
8000a41c:	e0 8f 02 35 	bral	8000a886 <_dtoa_r+0xbb2>
8000a420:	40 d8       	lddsp	r8,sp[0x34]
8000a422:	58 08       	cp.w	r8,0
8000a424:	c0 51       	brne	8000a42e <_dtoa_r+0x75a>
8000a426:	04 98       	mov	r8,r2
8000a428:	00 95       	mov	r5,r0
8000a42a:	40 d4       	lddsp	r4,sp[0x34]
8000a42c:	c3 78       	rjmp	8000a49a <_dtoa_r+0x7c6>
8000a42e:	40 c5       	lddsp	r5,sp[0x30]
8000a430:	58 15       	cp.w	r5,1
8000a432:	e0 89 00 0f 	brgt	8000a450 <_dtoa_r+0x77c>
8000a436:	41 74       	lddsp	r4,sp[0x5c]
8000a438:	58 04       	cp.w	r4,0
8000a43a:	c0 40       	breq	8000a442 <_dtoa_r+0x76e>
8000a43c:	f4 c9 fb cd 	sub	r9,r10,-1075
8000a440:	c0 48       	rjmp	8000a448 <_dtoa_r+0x774>
8000a442:	41 99       	lddsp	r9,sp[0x64]
8000a444:	f2 09 11 36 	rsub	r9,r9,54
8000a448:	04 98       	mov	r8,r2
8000a44a:	00 95       	mov	r5,r0
8000a44c:	c1 c8       	rjmp	8000a484 <_dtoa_r+0x7b0>
8000a44e:	d7 03       	nop
8000a450:	e2 c8 00 01 	sub	r8,r1,1
8000a454:	58 01       	cp.w	r1,0
8000a456:	e0 05 17 40 	movge	r5,r0
8000a45a:	e2 09 17 40 	movge	r9,r1
8000a45e:	e1 d1 e5 15 	sublt	r5,r0,r1
8000a462:	f9 b9 05 00 	movlt	r9,0
8000a466:	10 32       	cp.w	r2,r8
8000a468:	e5 d8 e4 18 	subge	r8,r2,r8
8000a46c:	f1 d2 e5 18 	sublt	r8,r8,r2
8000a470:	e5 d8 e5 02 	addlt	r2,r2,r8
8000a474:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000a478:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000a47c:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000a480:	f9 b8 05 00 	movlt	r8,0
8000a484:	40 4b       	lddsp	r11,sp[0x10]
8000a486:	12 0b       	add	r11,r9
8000a488:	50 08       	stdsp	sp[0x0],r8
8000a48a:	50 4b       	stdsp	sp[0x10],r11
8000a48c:	12 00       	add	r0,r9
8000a48e:	30 1b       	mov	r11,1
8000a490:	0e 9c       	mov	r12,r7
8000a492:	e0 a0 0a d1 	rcall	8000ba34 <__i2b>
8000a496:	40 08       	lddsp	r8,sp[0x0]
8000a498:	18 94       	mov	r4,r12
8000a49a:	40 4a       	lddsp	r10,sp[0x10]
8000a49c:	58 05       	cp.w	r5,0
8000a49e:	5f 99       	srgt	r9
8000a4a0:	58 0a       	cp.w	r10,0
8000a4a2:	5f 9a       	srgt	r10
8000a4a4:	f5 e9 00 09 	and	r9,r10,r9
8000a4a8:	c0 80       	breq	8000a4b8 <_dtoa_r+0x7e4>
8000a4aa:	40 4c       	lddsp	r12,sp[0x10]
8000a4ac:	f8 05 0d 49 	min	r9,r12,r5
8000a4b0:	12 1c       	sub	r12,r9
8000a4b2:	12 10       	sub	r0,r9
8000a4b4:	50 4c       	stdsp	sp[0x10],r12
8000a4b6:	12 15       	sub	r5,r9
8000a4b8:	58 02       	cp.w	r2,0
8000a4ba:	e0 8a 00 27 	brle	8000a508 <_dtoa_r+0x834>
8000a4be:	40 db       	lddsp	r11,sp[0x34]
8000a4c0:	58 0b       	cp.w	r11,0
8000a4c2:	c1 d0       	breq	8000a4fc <_dtoa_r+0x828>
8000a4c4:	58 08       	cp.w	r8,0
8000a4c6:	e0 8a 00 17 	brle	8000a4f4 <_dtoa_r+0x820>
8000a4ca:	10 9a       	mov	r10,r8
8000a4cc:	50 08       	stdsp	sp[0x0],r8
8000a4ce:	08 9b       	mov	r11,r4
8000a4d0:	0e 9c       	mov	r12,r7
8000a4d2:	e0 a0 0a f7 	rcall	8000bac0 <__pow5mult>
8000a4d6:	06 9a       	mov	r10,r3
8000a4d8:	18 9b       	mov	r11,r12
8000a4da:	18 94       	mov	r4,r12
8000a4dc:	0e 9c       	mov	r12,r7
8000a4de:	e0 a0 0a 2b 	rcall	8000b934 <__multiply>
8000a4e2:	18 99       	mov	r9,r12
8000a4e4:	06 9b       	mov	r11,r3
8000a4e6:	50 19       	stdsp	sp[0x4],r9
8000a4e8:	0e 9c       	mov	r12,r7
8000a4ea:	e0 a0 08 d7 	rcall	8000b698 <_Bfree>
8000a4ee:	40 19       	lddsp	r9,sp[0x4]
8000a4f0:	40 08       	lddsp	r8,sp[0x0]
8000a4f2:	12 93       	mov	r3,r9
8000a4f4:	e4 08 01 0a 	sub	r10,r2,r8
8000a4f8:	c0 80       	breq	8000a508 <_dtoa_r+0x834>
8000a4fa:	c0 28       	rjmp	8000a4fe <_dtoa_r+0x82a>
8000a4fc:	04 9a       	mov	r10,r2
8000a4fe:	06 9b       	mov	r11,r3
8000a500:	0e 9c       	mov	r12,r7
8000a502:	e0 a0 0a df 	rcall	8000bac0 <__pow5mult>
8000a506:	18 93       	mov	r3,r12
8000a508:	30 1b       	mov	r11,1
8000a50a:	0e 9c       	mov	r12,r7
8000a50c:	e0 a0 0a 94 	rcall	8000ba34 <__i2b>
8000a510:	41 1a       	lddsp	r10,sp[0x44]
8000a512:	18 92       	mov	r2,r12
8000a514:	58 0a       	cp.w	r10,0
8000a516:	e0 8a 00 07 	brle	8000a524 <_dtoa_r+0x850>
8000a51a:	18 9b       	mov	r11,r12
8000a51c:	0e 9c       	mov	r12,r7
8000a51e:	e0 a0 0a d1 	rcall	8000bac0 <__pow5mult>
8000a522:	18 92       	mov	r2,r12
8000a524:	40 c9       	lddsp	r9,sp[0x30]
8000a526:	58 19       	cp.w	r9,1
8000a528:	e0 89 00 14 	brgt	8000a550 <_dtoa_r+0x87c>
8000a52c:	40 38       	lddsp	r8,sp[0xc]
8000a52e:	58 08       	cp.w	r8,0
8000a530:	c1 01       	brne	8000a550 <_dtoa_r+0x87c>
8000a532:	40 29       	lddsp	r9,sp[0x8]
8000a534:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000a538:	c0 c1       	brne	8000a550 <_dtoa_r+0x87c>
8000a53a:	12 98       	mov	r8,r9
8000a53c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a540:	c0 80       	breq	8000a550 <_dtoa_r+0x87c>
8000a542:	40 4c       	lddsp	r12,sp[0x10]
8000a544:	30 1b       	mov	r11,1
8000a546:	2f fc       	sub	r12,-1
8000a548:	2f f0       	sub	r0,-1
8000a54a:	50 4c       	stdsp	sp[0x10],r12
8000a54c:	50 6b       	stdsp	sp[0x18],r11
8000a54e:	c0 38       	rjmp	8000a554 <_dtoa_r+0x880>
8000a550:	30 0a       	mov	r10,0
8000a552:	50 6a       	stdsp	sp[0x18],r10
8000a554:	41 19       	lddsp	r9,sp[0x44]
8000a556:	58 09       	cp.w	r9,0
8000a558:	c0 31       	brne	8000a55e <_dtoa_r+0x88a>
8000a55a:	30 1c       	mov	r12,1
8000a55c:	c0 98       	rjmp	8000a56e <_dtoa_r+0x89a>
8000a55e:	64 48       	ld.w	r8,r2[0x10]
8000a560:	2f c8       	sub	r8,-4
8000a562:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000a566:	e0 a0 08 08 	rcall	8000b576 <__hi0bits>
8000a56a:	f8 0c 11 20 	rsub	r12,r12,32
8000a56e:	40 4b       	lddsp	r11,sp[0x10]
8000a570:	f8 0b 00 08 	add	r8,r12,r11
8000a574:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000a578:	c0 c0       	breq	8000a590 <_dtoa_r+0x8bc>
8000a57a:	f0 08 11 20 	rsub	r8,r8,32
8000a57e:	58 48       	cp.w	r8,4
8000a580:	e0 8a 00 06 	brle	8000a58c <_dtoa_r+0x8b8>
8000a584:	20 48       	sub	r8,4
8000a586:	10 0b       	add	r11,r8
8000a588:	50 4b       	stdsp	sp[0x10],r11
8000a58a:	c0 78       	rjmp	8000a598 <_dtoa_r+0x8c4>
8000a58c:	58 48       	cp.w	r8,4
8000a58e:	c0 70       	breq	8000a59c <_dtoa_r+0x8c8>
8000a590:	40 4a       	lddsp	r10,sp[0x10]
8000a592:	2e 48       	sub	r8,-28
8000a594:	10 0a       	add	r10,r8
8000a596:	50 4a       	stdsp	sp[0x10],r10
8000a598:	10 00       	add	r0,r8
8000a59a:	10 05       	add	r5,r8
8000a59c:	58 00       	cp.w	r0,0
8000a59e:	e0 8a 00 08 	brle	8000a5ae <_dtoa_r+0x8da>
8000a5a2:	06 9b       	mov	r11,r3
8000a5a4:	00 9a       	mov	r10,r0
8000a5a6:	0e 9c       	mov	r12,r7
8000a5a8:	e0 a0 09 82 	rcall	8000b8ac <__lshift>
8000a5ac:	18 93       	mov	r3,r12
8000a5ae:	40 49       	lddsp	r9,sp[0x10]
8000a5b0:	58 09       	cp.w	r9,0
8000a5b2:	e0 8a 00 08 	brle	8000a5c2 <_dtoa_r+0x8ee>
8000a5b6:	04 9b       	mov	r11,r2
8000a5b8:	12 9a       	mov	r10,r9
8000a5ba:	0e 9c       	mov	r12,r7
8000a5bc:	e0 a0 09 78 	rcall	8000b8ac <__lshift>
8000a5c0:	18 92       	mov	r2,r12
8000a5c2:	41 48       	lddsp	r8,sp[0x50]
8000a5c4:	58 08       	cp.w	r8,0
8000a5c6:	c1 b0       	breq	8000a5fc <_dtoa_r+0x928>
8000a5c8:	04 9b       	mov	r11,r2
8000a5ca:	06 9c       	mov	r12,r3
8000a5cc:	e0 a0 08 4c 	rcall	8000b664 <__mcmp>
8000a5d0:	c1 64       	brge	8000a5fc <_dtoa_r+0x928>
8000a5d2:	06 9b       	mov	r11,r3
8000a5d4:	30 09       	mov	r9,0
8000a5d6:	30 aa       	mov	r10,10
8000a5d8:	0e 9c       	mov	r12,r7
8000a5da:	e0 a0 0a 35 	rcall	8000ba44 <__multadd>
8000a5de:	20 16       	sub	r6,1
8000a5e0:	18 93       	mov	r3,r12
8000a5e2:	40 dc       	lddsp	r12,sp[0x34]
8000a5e4:	58 0c       	cp.w	r12,0
8000a5e6:	c0 31       	brne	8000a5ec <_dtoa_r+0x918>
8000a5e8:	40 91       	lddsp	r1,sp[0x24]
8000a5ea:	c0 98       	rjmp	8000a5fc <_dtoa_r+0x928>
8000a5ec:	08 9b       	mov	r11,r4
8000a5ee:	40 91       	lddsp	r1,sp[0x24]
8000a5f0:	30 09       	mov	r9,0
8000a5f2:	30 aa       	mov	r10,10
8000a5f4:	0e 9c       	mov	r12,r7
8000a5f6:	e0 a0 0a 27 	rcall	8000ba44 <__multadd>
8000a5fa:	18 94       	mov	r4,r12
8000a5fc:	58 01       	cp.w	r1,0
8000a5fe:	5f a9       	srle	r9
8000a600:	40 cb       	lddsp	r11,sp[0x30]
8000a602:	58 2b       	cp.w	r11,2
8000a604:	5f 98       	srgt	r8
8000a606:	f3 e8 00 08 	and	r8,r9,r8
8000a60a:	c2 50       	breq	8000a654 <_dtoa_r+0x980>
8000a60c:	58 01       	cp.w	r1,0
8000a60e:	c1 11       	brne	8000a630 <_dtoa_r+0x95c>
8000a610:	04 9b       	mov	r11,r2
8000a612:	02 99       	mov	r9,r1
8000a614:	30 5a       	mov	r10,5
8000a616:	0e 9c       	mov	r12,r7
8000a618:	e0 a0 0a 16 	rcall	8000ba44 <__multadd>
8000a61c:	18 92       	mov	r2,r12
8000a61e:	18 9b       	mov	r11,r12
8000a620:	06 9c       	mov	r12,r3
8000a622:	e0 a0 08 21 	rcall	8000b664 <__mcmp>
8000a626:	e0 89 00 0f 	brgt	8000a644 <_dtoa_r+0x970>
8000a62a:	c0 38       	rjmp	8000a630 <_dtoa_r+0x95c>
8000a62c:	30 02       	mov	r2,0
8000a62e:	04 94       	mov	r4,r2
8000a630:	40 ea       	lddsp	r10,sp[0x38]
8000a632:	30 09       	mov	r9,0
8000a634:	5c da       	com	r10
8000a636:	40 85       	lddsp	r5,sp[0x20]
8000a638:	50 6a       	stdsp	sp[0x18],r10
8000a63a:	50 49       	stdsp	sp[0x10],r9
8000a63c:	c0 f9       	rjmp	8000a85a <_dtoa_r+0xb86>
8000a63e:	08 92       	mov	r2,r4
8000a640:	40 66       	lddsp	r6,sp[0x18]
8000a642:	04 94       	mov	r4,r2
8000a644:	2f f6       	sub	r6,-1
8000a646:	50 66       	stdsp	sp[0x18],r6
8000a648:	33 18       	mov	r8,49
8000a64a:	40 85       	lddsp	r5,sp[0x20]
8000a64c:	0a c8       	st.b	r5++,r8
8000a64e:	30 08       	mov	r8,0
8000a650:	50 48       	stdsp	sp[0x10],r8
8000a652:	c0 49       	rjmp	8000a85a <_dtoa_r+0xb86>
8000a654:	40 dc       	lddsp	r12,sp[0x34]
8000a656:	58 0c       	cp.w	r12,0
8000a658:	e0 80 00 b5 	breq	8000a7c2 <_dtoa_r+0xaee>
8000a65c:	58 05       	cp.w	r5,0
8000a65e:	e0 8a 00 08 	brle	8000a66e <_dtoa_r+0x99a>
8000a662:	08 9b       	mov	r11,r4
8000a664:	0a 9a       	mov	r10,r5
8000a666:	0e 9c       	mov	r12,r7
8000a668:	e0 a0 09 22 	rcall	8000b8ac <__lshift>
8000a66c:	18 94       	mov	r4,r12
8000a66e:	40 6b       	lddsp	r11,sp[0x18]
8000a670:	58 0b       	cp.w	r11,0
8000a672:	c0 31       	brne	8000a678 <_dtoa_r+0x9a4>
8000a674:	08 9c       	mov	r12,r4
8000a676:	c1 38       	rjmp	8000a69c <_dtoa_r+0x9c8>
8000a678:	68 1b       	ld.w	r11,r4[0x4]
8000a67a:	0e 9c       	mov	r12,r7
8000a67c:	e0 a0 08 28 	rcall	8000b6cc <_Balloc>
8000a680:	68 4a       	ld.w	r10,r4[0x10]
8000a682:	18 95       	mov	r5,r12
8000a684:	e8 cb ff f4 	sub	r11,r4,-12
8000a688:	2f ea       	sub	r10,-2
8000a68a:	2f 4c       	sub	r12,-12
8000a68c:	a3 6a       	lsl	r10,0x2
8000a68e:	fe b0 e8 43 	rcall	80007714 <memcpy>
8000a692:	0a 9b       	mov	r11,r5
8000a694:	30 1a       	mov	r10,1
8000a696:	0e 9c       	mov	r12,r7
8000a698:	e0 a0 09 0a 	rcall	8000b8ac <__lshift>
8000a69c:	50 44       	stdsp	sp[0x10],r4
8000a69e:	40 3a       	lddsp	r10,sp[0xc]
8000a6a0:	30 19       	mov	r9,1
8000a6a2:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000a6a6:	18 94       	mov	r4,r12
8000a6a8:	50 da       	stdsp	sp[0x34],r10
8000a6aa:	40 85       	lddsp	r5,sp[0x20]
8000a6ac:	50 99       	stdsp	sp[0x24],r9
8000a6ae:	50 26       	stdsp	sp[0x8],r6
8000a6b0:	50 e1       	stdsp	sp[0x38],r1
8000a6b2:	04 9b       	mov	r11,r2
8000a6b4:	06 9c       	mov	r12,r3
8000a6b6:	fe b0 fa 7f 	rcall	80009bb4 <quorem>
8000a6ba:	40 4b       	lddsp	r11,sp[0x10]
8000a6bc:	f8 c0 ff d0 	sub	r0,r12,-48
8000a6c0:	06 9c       	mov	r12,r3
8000a6c2:	e0 a0 07 d1 	rcall	8000b664 <__mcmp>
8000a6c6:	08 9a       	mov	r10,r4
8000a6c8:	50 6c       	stdsp	sp[0x18],r12
8000a6ca:	04 9b       	mov	r11,r2
8000a6cc:	0e 9c       	mov	r12,r7
8000a6ce:	e0 a0 08 87 	rcall	8000b7dc <__mdiff>
8000a6d2:	18 91       	mov	r1,r12
8000a6d4:	78 38       	ld.w	r8,r12[0xc]
8000a6d6:	58 08       	cp.w	r8,0
8000a6d8:	c0 30       	breq	8000a6de <_dtoa_r+0xa0a>
8000a6da:	30 16       	mov	r6,1
8000a6dc:	c0 68       	rjmp	8000a6e8 <_dtoa_r+0xa14>
8000a6de:	18 9b       	mov	r11,r12
8000a6e0:	06 9c       	mov	r12,r3
8000a6e2:	e0 a0 07 c1 	rcall	8000b664 <__mcmp>
8000a6e6:	18 96       	mov	r6,r12
8000a6e8:	0e 9c       	mov	r12,r7
8000a6ea:	02 9b       	mov	r11,r1
8000a6ec:	e0 a0 07 d6 	rcall	8000b698 <_Bfree>
8000a6f0:	40 cc       	lddsp	r12,sp[0x30]
8000a6f2:	ed ec 10 08 	or	r8,r6,r12
8000a6f6:	c0 d1       	brne	8000a710 <_dtoa_r+0xa3c>
8000a6f8:	40 db       	lddsp	r11,sp[0x34]
8000a6fa:	58 0b       	cp.w	r11,0
8000a6fc:	c0 a1       	brne	8000a710 <_dtoa_r+0xa3c>
8000a6fe:	40 26       	lddsp	r6,sp[0x8]
8000a700:	e0 40 00 39 	cp.w	r0,57
8000a704:	c3 00       	breq	8000a764 <_dtoa_r+0xa90>
8000a706:	40 6a       	lddsp	r10,sp[0x18]
8000a708:	58 0a       	cp.w	r10,0
8000a70a:	e0 89 00 24 	brgt	8000a752 <_dtoa_r+0xa7e>
8000a70e:	c2 f8       	rjmp	8000a76c <_dtoa_r+0xa98>
8000a710:	40 69       	lddsp	r9,sp[0x18]
8000a712:	58 09       	cp.w	r9,0
8000a714:	c0 85       	brlt	8000a724 <_dtoa_r+0xa50>
8000a716:	12 98       	mov	r8,r9
8000a718:	40 cc       	lddsp	r12,sp[0x30]
8000a71a:	18 48       	or	r8,r12
8000a71c:	c1 d1       	brne	8000a756 <_dtoa_r+0xa82>
8000a71e:	40 db       	lddsp	r11,sp[0x34]
8000a720:	58 0b       	cp.w	r11,0
8000a722:	c1 a1       	brne	8000a756 <_dtoa_r+0xa82>
8000a724:	0c 99       	mov	r9,r6
8000a726:	40 26       	lddsp	r6,sp[0x8]
8000a728:	58 09       	cp.w	r9,0
8000a72a:	e0 8a 00 21 	brle	8000a76c <_dtoa_r+0xa98>
8000a72e:	06 9b       	mov	r11,r3
8000a730:	30 1a       	mov	r10,1
8000a732:	0e 9c       	mov	r12,r7
8000a734:	e0 a0 08 bc 	rcall	8000b8ac <__lshift>
8000a738:	04 9b       	mov	r11,r2
8000a73a:	18 93       	mov	r3,r12
8000a73c:	e0 a0 07 94 	rcall	8000b664 <__mcmp>
8000a740:	e0 89 00 06 	brgt	8000a74c <_dtoa_r+0xa78>
8000a744:	c1 41       	brne	8000a76c <_dtoa_r+0xa98>
8000a746:	ed b0 00 00 	bld	r0,0x0
8000a74a:	c1 11       	brne	8000a76c <_dtoa_r+0xa98>
8000a74c:	e0 40 00 39 	cp.w	r0,57
8000a750:	c0 a0       	breq	8000a764 <_dtoa_r+0xa90>
8000a752:	2f f0       	sub	r0,-1
8000a754:	c0 c8       	rjmp	8000a76c <_dtoa_r+0xa98>
8000a756:	58 06       	cp.w	r6,0
8000a758:	e0 8a 00 0c 	brle	8000a770 <_dtoa_r+0xa9c>
8000a75c:	40 26       	lddsp	r6,sp[0x8]
8000a75e:	e0 40 00 39 	cp.w	r0,57
8000a762:	c0 41       	brne	8000a76a <_dtoa_r+0xa96>
8000a764:	33 98       	mov	r8,57
8000a766:	0a c8       	st.b	r5++,r8
8000a768:	c6 78       	rjmp	8000a836 <_dtoa_r+0xb62>
8000a76a:	2f f0       	sub	r0,-1
8000a76c:	0a c0       	st.b	r5++,r0
8000a76e:	c7 58       	rjmp	8000a858 <_dtoa_r+0xb84>
8000a770:	0a c0       	st.b	r5++,r0
8000a772:	40 9a       	lddsp	r10,sp[0x24]
8000a774:	40 e9       	lddsp	r9,sp[0x38]
8000a776:	12 3a       	cp.w	r10,r9
8000a778:	c4 30       	breq	8000a7fe <_dtoa_r+0xb2a>
8000a77a:	06 9b       	mov	r11,r3
8000a77c:	30 09       	mov	r9,0
8000a77e:	30 aa       	mov	r10,10
8000a780:	0e 9c       	mov	r12,r7
8000a782:	e0 a0 09 61 	rcall	8000ba44 <__multadd>
8000a786:	40 48       	lddsp	r8,sp[0x10]
8000a788:	18 93       	mov	r3,r12
8000a78a:	08 38       	cp.w	r8,r4
8000a78c:	c0 91       	brne	8000a79e <_dtoa_r+0xaca>
8000a78e:	10 9b       	mov	r11,r8
8000a790:	30 09       	mov	r9,0
8000a792:	30 aa       	mov	r10,10
8000a794:	0e 9c       	mov	r12,r7
8000a796:	e0 a0 09 57 	rcall	8000ba44 <__multadd>
8000a79a:	50 4c       	stdsp	sp[0x10],r12
8000a79c:	c0 e8       	rjmp	8000a7b8 <_dtoa_r+0xae4>
8000a79e:	40 4b       	lddsp	r11,sp[0x10]
8000a7a0:	30 09       	mov	r9,0
8000a7a2:	30 aa       	mov	r10,10
8000a7a4:	0e 9c       	mov	r12,r7
8000a7a6:	e0 a0 09 4f 	rcall	8000ba44 <__multadd>
8000a7aa:	08 9b       	mov	r11,r4
8000a7ac:	50 4c       	stdsp	sp[0x10],r12
8000a7ae:	30 09       	mov	r9,0
8000a7b0:	30 aa       	mov	r10,10
8000a7b2:	0e 9c       	mov	r12,r7
8000a7b4:	e0 a0 09 48 	rcall	8000ba44 <__multadd>
8000a7b8:	18 94       	mov	r4,r12
8000a7ba:	40 9c       	lddsp	r12,sp[0x24]
8000a7bc:	2f fc       	sub	r12,-1
8000a7be:	50 9c       	stdsp	sp[0x24],r12
8000a7c0:	c7 9b       	rjmp	8000a6b2 <_dtoa_r+0x9de>
8000a7c2:	30 18       	mov	r8,1
8000a7c4:	06 90       	mov	r0,r3
8000a7c6:	40 85       	lddsp	r5,sp[0x20]
8000a7c8:	08 93       	mov	r3,r4
8000a7ca:	0c 94       	mov	r4,r6
8000a7cc:	10 96       	mov	r6,r8
8000a7ce:	04 9b       	mov	r11,r2
8000a7d0:	00 9c       	mov	r12,r0
8000a7d2:	fe b0 f9 f1 	rcall	80009bb4 <quorem>
8000a7d6:	2d 0c       	sub	r12,-48
8000a7d8:	0a cc       	st.b	r5++,r12
8000a7da:	02 36       	cp.w	r6,r1
8000a7dc:	c0 a4       	brge	8000a7f0 <_dtoa_r+0xb1c>
8000a7de:	00 9b       	mov	r11,r0
8000a7e0:	30 09       	mov	r9,0
8000a7e2:	30 aa       	mov	r10,10
8000a7e4:	0e 9c       	mov	r12,r7
8000a7e6:	2f f6       	sub	r6,-1
8000a7e8:	e0 a0 09 2e 	rcall	8000ba44 <__multadd>
8000a7ec:	18 90       	mov	r0,r12
8000a7ee:	cf 0b       	rjmp	8000a7ce <_dtoa_r+0xafa>
8000a7f0:	08 96       	mov	r6,r4
8000a7f2:	30 0b       	mov	r11,0
8000a7f4:	06 94       	mov	r4,r3
8000a7f6:	50 4b       	stdsp	sp[0x10],r11
8000a7f8:	00 93       	mov	r3,r0
8000a7fa:	18 90       	mov	r0,r12
8000a7fc:	c0 28       	rjmp	8000a800 <_dtoa_r+0xb2c>
8000a7fe:	40 26       	lddsp	r6,sp[0x8]
8000a800:	06 9b       	mov	r11,r3
8000a802:	30 1a       	mov	r10,1
8000a804:	0e 9c       	mov	r12,r7
8000a806:	e0 a0 08 53 	rcall	8000b8ac <__lshift>
8000a80a:	04 9b       	mov	r11,r2
8000a80c:	18 93       	mov	r3,r12
8000a80e:	e0 a0 07 2b 	rcall	8000b664 <__mcmp>
8000a812:	e0 89 00 12 	brgt	8000a836 <_dtoa_r+0xb62>
8000a816:	c1 b1       	brne	8000a84c <_dtoa_r+0xb78>
8000a818:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000a81c:	c0 d1       	brne	8000a836 <_dtoa_r+0xb62>
8000a81e:	c1 78       	rjmp	8000a84c <_dtoa_r+0xb78>
8000a820:	40 89       	lddsp	r9,sp[0x20]
8000a822:	12 38       	cp.w	r8,r9
8000a824:	c0 30       	breq	8000a82a <_dtoa_r+0xb56>
8000a826:	10 95       	mov	r5,r8
8000a828:	c0 88       	rjmp	8000a838 <_dtoa_r+0xb64>
8000a82a:	2f f6       	sub	r6,-1
8000a82c:	50 66       	stdsp	sp[0x18],r6
8000a82e:	33 18       	mov	r8,49
8000a830:	40 8c       	lddsp	r12,sp[0x20]
8000a832:	b8 88       	st.b	r12[0x0],r8
8000a834:	c1 38       	rjmp	8000a85a <_dtoa_r+0xb86>
8000a836:	33 9a       	mov	r10,57
8000a838:	0a 98       	mov	r8,r5
8000a83a:	11 79       	ld.ub	r9,--r8
8000a83c:	f4 09 18 00 	cp.b	r9,r10
8000a840:	cf 00       	breq	8000a820 <_dtoa_r+0xb4c>
8000a842:	2f f9       	sub	r9,-1
8000a844:	b0 89       	st.b	r8[0x0],r9
8000a846:	c0 98       	rjmp	8000a858 <_dtoa_r+0xb84>
8000a848:	10 95       	mov	r5,r8
8000a84a:	c0 28       	rjmp	8000a84e <_dtoa_r+0xb7a>
8000a84c:	33 09       	mov	r9,48
8000a84e:	0a 98       	mov	r8,r5
8000a850:	11 7a       	ld.ub	r10,--r8
8000a852:	f2 0a 18 00 	cp.b	r10,r9
8000a856:	cf 90       	breq	8000a848 <_dtoa_r+0xb74>
8000a858:	50 66       	stdsp	sp[0x18],r6
8000a85a:	04 9b       	mov	r11,r2
8000a85c:	0e 9c       	mov	r12,r7
8000a85e:	e0 a0 07 1d 	rcall	8000b698 <_Bfree>
8000a862:	58 04       	cp.w	r4,0
8000a864:	c1 20       	breq	8000a888 <_dtoa_r+0xbb4>
8000a866:	40 4b       	lddsp	r11,sp[0x10]
8000a868:	08 3b       	cp.w	r11,r4
8000a86a:	5f 19       	srne	r9
8000a86c:	58 0b       	cp.w	r11,0
8000a86e:	5f 18       	srne	r8
8000a870:	f3 e8 00 08 	and	r8,r9,r8
8000a874:	c0 40       	breq	8000a87c <_dtoa_r+0xba8>
8000a876:	0e 9c       	mov	r12,r7
8000a878:	e0 a0 07 10 	rcall	8000b698 <_Bfree>
8000a87c:	08 9b       	mov	r11,r4
8000a87e:	0e 9c       	mov	r12,r7
8000a880:	e0 a0 07 0c 	rcall	8000b698 <_Bfree>
8000a884:	c0 28       	rjmp	8000a888 <_dtoa_r+0xbb4>
8000a886:	50 66       	stdsp	sp[0x18],r6
8000a888:	0e 9c       	mov	r12,r7
8000a88a:	06 9b       	mov	r11,r3
8000a88c:	e0 a0 07 06 	rcall	8000b698 <_Bfree>
8000a890:	30 08       	mov	r8,0
8000a892:	aa 88       	st.b	r5[0x0],r8
8000a894:	40 68       	lddsp	r8,sp[0x18]
8000a896:	41 5a       	lddsp	r10,sp[0x54]
8000a898:	2f f8       	sub	r8,-1
8000a89a:	41 29       	lddsp	r9,sp[0x48]
8000a89c:	95 08       	st.w	r10[0x0],r8
8000a89e:	40 8c       	lddsp	r12,sp[0x20]
8000a8a0:	58 09       	cp.w	r9,0
8000a8a2:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000a8a6:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000a8aa:	2e 6d       	sub	sp,-104
8000a8ac:	d8 32       	popm	r0-r7,pc
8000a8ae:	d7 03       	nop

8000a8b0 <_fflush_r>:
8000a8b0:	d4 21       	pushm	r4-r7,lr
8000a8b2:	16 97       	mov	r7,r11
8000a8b4:	18 96       	mov	r6,r12
8000a8b6:	76 48       	ld.w	r8,r11[0x10]
8000a8b8:	58 08       	cp.w	r8,0
8000a8ba:	c7 f0       	breq	8000a9b8 <_fflush_r+0x108>
8000a8bc:	58 0c       	cp.w	r12,0
8000a8be:	c0 50       	breq	8000a8c8 <_fflush_r+0x18>
8000a8c0:	78 68       	ld.w	r8,r12[0x18]
8000a8c2:	58 08       	cp.w	r8,0
8000a8c4:	c0 21       	brne	8000a8c8 <_fflush_r+0x18>
8000a8c6:	cc dc       	rcall	8000aa60 <__sinit>
8000a8c8:	fe c8 d3 b0 	sub	r8,pc,-11344
8000a8cc:	10 37       	cp.w	r7,r8
8000a8ce:	c0 31       	brne	8000a8d4 <_fflush_r+0x24>
8000a8d0:	6c 07       	ld.w	r7,r6[0x0]
8000a8d2:	c0 c8       	rjmp	8000a8ea <_fflush_r+0x3a>
8000a8d4:	fe c8 d3 9c 	sub	r8,pc,-11364
8000a8d8:	10 37       	cp.w	r7,r8
8000a8da:	c0 31       	brne	8000a8e0 <_fflush_r+0x30>
8000a8dc:	6c 17       	ld.w	r7,r6[0x4]
8000a8de:	c0 68       	rjmp	8000a8ea <_fflush_r+0x3a>
8000a8e0:	fe c8 d3 88 	sub	r8,pc,-11384
8000a8e4:	10 37       	cp.w	r7,r8
8000a8e6:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a8ea:	8e 6a       	ld.sh	r10,r7[0xc]
8000a8ec:	14 98       	mov	r8,r10
8000a8ee:	ed ba 00 03 	bld	r10,0x3
8000a8f2:	c4 20       	breq	8000a976 <_fflush_r+0xc6>
8000a8f4:	ab ba       	sbr	r10,0xb
8000a8f6:	ae 6a       	st.h	r7[0xc],r10
8000a8f8:	6e 18       	ld.w	r8,r7[0x4]
8000a8fa:	58 08       	cp.w	r8,0
8000a8fc:	e0 89 00 06 	brgt	8000a908 <_fflush_r+0x58>
8000a900:	6f 08       	ld.w	r8,r7[0x40]
8000a902:	58 08       	cp.w	r8,0
8000a904:	e0 8a 00 5a 	brle	8000a9b8 <_fflush_r+0x108>
8000a908:	6e b8       	ld.w	r8,r7[0x2c]
8000a90a:	58 08       	cp.w	r8,0
8000a90c:	c5 60       	breq	8000a9b8 <_fflush_r+0x108>
8000a90e:	e2 1a 10 00 	andl	r10,0x1000,COH
8000a912:	c0 30       	breq	8000a918 <_fflush_r+0x68>
8000a914:	6f 55       	ld.w	r5,r7[0x54]
8000a916:	c0 f8       	rjmp	8000a934 <_fflush_r+0x84>
8000a918:	30 19       	mov	r9,1
8000a91a:	6e 8b       	ld.w	r11,r7[0x20]
8000a91c:	0c 9c       	mov	r12,r6
8000a91e:	5d 18       	icall	r8
8000a920:	18 95       	mov	r5,r12
8000a922:	5b fc       	cp.w	r12,-1
8000a924:	c0 81       	brne	8000a934 <_fflush_r+0x84>
8000a926:	6c 38       	ld.w	r8,r6[0xc]
8000a928:	59 d8       	cp.w	r8,29
8000a92a:	c4 70       	breq	8000a9b8 <_fflush_r+0x108>
8000a92c:	8e 68       	ld.sh	r8,r7[0xc]
8000a92e:	a7 a8       	sbr	r8,0x6
8000a930:	ae 68       	st.h	r7[0xc],r8
8000a932:	d8 22       	popm	r4-r7,pc
8000a934:	8e 68       	ld.sh	r8,r7[0xc]
8000a936:	ed b8 00 02 	bld	r8,0x2
8000a93a:	c0 91       	brne	8000a94c <_fflush_r+0x9c>
8000a93c:	6e 18       	ld.w	r8,r7[0x4]
8000a93e:	10 15       	sub	r5,r8
8000a940:	6e d8       	ld.w	r8,r7[0x34]
8000a942:	58 08       	cp.w	r8,0
8000a944:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000a948:	eb d8 e1 15 	subne	r5,r5,r8
8000a94c:	6e b8       	ld.w	r8,r7[0x2c]
8000a94e:	0c 9c       	mov	r12,r6
8000a950:	30 09       	mov	r9,0
8000a952:	0a 9a       	mov	r10,r5
8000a954:	6e 8b       	ld.w	r11,r7[0x20]
8000a956:	5d 18       	icall	r8
8000a958:	8e 68       	ld.sh	r8,r7[0xc]
8000a95a:	0a 3c       	cp.w	r12,r5
8000a95c:	c2 61       	brne	8000a9a8 <_fflush_r+0xf8>
8000a95e:	ab d8       	cbr	r8,0xb
8000a960:	30 0c       	mov	r12,0
8000a962:	6e 49       	ld.w	r9,r7[0x10]
8000a964:	ae 68       	st.h	r7[0xc],r8
8000a966:	8f 1c       	st.w	r7[0x4],r12
8000a968:	8f 09       	st.w	r7[0x0],r9
8000a96a:	ed b8 00 0c 	bld	r8,0xc
8000a96e:	c2 51       	brne	8000a9b8 <_fflush_r+0x108>
8000a970:	ef 45 00 54 	st.w	r7[84],r5
8000a974:	d8 22       	popm	r4-r7,pc
8000a976:	6e 45       	ld.w	r5,r7[0x10]
8000a978:	58 05       	cp.w	r5,0
8000a97a:	c1 f0       	breq	8000a9b8 <_fflush_r+0x108>
8000a97c:	6e 04       	ld.w	r4,r7[0x0]
8000a97e:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000a982:	8f 05       	st.w	r7[0x0],r5
8000a984:	f9 b8 01 00 	movne	r8,0
8000a988:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000a98c:	0a 14       	sub	r4,r5
8000a98e:	8f 28       	st.w	r7[0x8],r8
8000a990:	c1 18       	rjmp	8000a9b2 <_fflush_r+0x102>
8000a992:	08 99       	mov	r9,r4
8000a994:	0a 9a       	mov	r10,r5
8000a996:	6e a8       	ld.w	r8,r7[0x28]
8000a998:	6e 8b       	ld.w	r11,r7[0x20]
8000a99a:	0c 9c       	mov	r12,r6
8000a99c:	5d 18       	icall	r8
8000a99e:	18 14       	sub	r4,r12
8000a9a0:	58 0c       	cp.w	r12,0
8000a9a2:	e0 89 00 07 	brgt	8000a9b0 <_fflush_r+0x100>
8000a9a6:	8e 68       	ld.sh	r8,r7[0xc]
8000a9a8:	a7 a8       	sbr	r8,0x6
8000a9aa:	3f fc       	mov	r12,-1
8000a9ac:	ae 68       	st.h	r7[0xc],r8
8000a9ae:	d8 22       	popm	r4-r7,pc
8000a9b0:	18 05       	add	r5,r12
8000a9b2:	58 04       	cp.w	r4,0
8000a9b4:	fe 99 ff ef 	brgt	8000a992 <_fflush_r+0xe2>
8000a9b8:	d8 2a       	popm	r4-r7,pc,r12=0
8000a9ba:	d7 03       	nop

8000a9bc <__sfp_lock_acquire>:
8000a9bc:	5e fc       	retal	r12

8000a9be <__sfp_lock_release>:
8000a9be:	5e fc       	retal	r12

8000a9c0 <_cleanup_r>:
8000a9c0:	d4 01       	pushm	lr
8000a9c2:	fe cb e8 6a 	sub	r11,pc,-6038
8000a9c6:	e0 a0 02 fd 	rcall	8000afc0 <_fwalk>
8000a9ca:	d8 02       	popm	pc

8000a9cc <__sfmoreglue>:
8000a9cc:	d4 21       	pushm	r4-r7,lr
8000a9ce:	16 95       	mov	r5,r11
8000a9d0:	f6 06 10 5c 	mul	r6,r11,92
8000a9d4:	ec cb ff f4 	sub	r11,r6,-12
8000a9d8:	e0 a0 03 84 	rcall	8000b0e0 <_malloc_r>
8000a9dc:	18 97       	mov	r7,r12
8000a9de:	c0 90       	breq	8000a9f0 <__sfmoreglue+0x24>
8000a9e0:	99 15       	st.w	r12[0x4],r5
8000a9e2:	30 0b       	mov	r11,0
8000a9e4:	2f 4c       	sub	r12,-12
8000a9e6:	0c 9a       	mov	r10,r6
8000a9e8:	8f 2c       	st.w	r7[0x8],r12
8000a9ea:	8f 0b       	st.w	r7[0x0],r11
8000a9ec:	e0 a0 05 bc 	rcall	8000b564 <memset>
8000a9f0:	0e 9c       	mov	r12,r7
8000a9f2:	d8 22       	popm	r4-r7,pc

8000a9f4 <__sfp>:
8000a9f4:	d4 21       	pushm	r4-r7,lr
8000a9f6:	fe c8 d4 7a 	sub	r8,pc,-11142
8000a9fa:	18 96       	mov	r6,r12
8000a9fc:	70 07       	ld.w	r7,r8[0x0]
8000a9fe:	6e 68       	ld.w	r8,r7[0x18]
8000aa00:	58 08       	cp.w	r8,0
8000aa02:	c0 31       	brne	8000aa08 <__sfp+0x14>
8000aa04:	0e 9c       	mov	r12,r7
8000aa06:	c2 dc       	rcall	8000aa60 <__sinit>
8000aa08:	ee c7 ff 28 	sub	r7,r7,-216
8000aa0c:	30 05       	mov	r5,0
8000aa0e:	6e 2c       	ld.w	r12,r7[0x8]
8000aa10:	6e 18       	ld.w	r8,r7[0x4]
8000aa12:	c0 68       	rjmp	8000aa1e <__sfp+0x2a>
8000aa14:	98 69       	ld.sh	r9,r12[0xc]
8000aa16:	ea 09 19 00 	cp.h	r9,r5
8000aa1a:	c1 10       	breq	8000aa3c <__sfp+0x48>
8000aa1c:	2a 4c       	sub	r12,-92
8000aa1e:	20 18       	sub	r8,1
8000aa20:	cf a7       	brpl	8000aa14 <__sfp+0x20>
8000aa22:	6e 08       	ld.w	r8,r7[0x0]
8000aa24:	58 08       	cp.w	r8,0
8000aa26:	c0 61       	brne	8000aa32 <__sfp+0x3e>
8000aa28:	30 4b       	mov	r11,4
8000aa2a:	0c 9c       	mov	r12,r6
8000aa2c:	cd 0f       	rcall	8000a9cc <__sfmoreglue>
8000aa2e:	8f 0c       	st.w	r7[0x0],r12
8000aa30:	c0 30       	breq	8000aa36 <__sfp+0x42>
8000aa32:	6e 07       	ld.w	r7,r7[0x0]
8000aa34:	ce db       	rjmp	8000aa0e <__sfp+0x1a>
8000aa36:	30 c8       	mov	r8,12
8000aa38:	8d 38       	st.w	r6[0xc],r8
8000aa3a:	d8 22       	popm	r4-r7,pc
8000aa3c:	30 08       	mov	r8,0
8000aa3e:	f9 48 00 4c 	st.w	r12[76],r8
8000aa42:	99 08       	st.w	r12[0x0],r8
8000aa44:	99 28       	st.w	r12[0x8],r8
8000aa46:	99 18       	st.w	r12[0x4],r8
8000aa48:	99 48       	st.w	r12[0x10],r8
8000aa4a:	99 58       	st.w	r12[0x14],r8
8000aa4c:	99 68       	st.w	r12[0x18],r8
8000aa4e:	99 d8       	st.w	r12[0x34],r8
8000aa50:	99 e8       	st.w	r12[0x38],r8
8000aa52:	f9 48 00 48 	st.w	r12[72],r8
8000aa56:	3f f8       	mov	r8,-1
8000aa58:	b8 78       	st.h	r12[0xe],r8
8000aa5a:	30 18       	mov	r8,1
8000aa5c:	b8 68       	st.h	r12[0xc],r8
8000aa5e:	d8 22       	popm	r4-r7,pc

8000aa60 <__sinit>:
8000aa60:	d4 21       	pushm	r4-r7,lr
8000aa62:	18 96       	mov	r6,r12
8000aa64:	78 67       	ld.w	r7,r12[0x18]
8000aa66:	58 07       	cp.w	r7,0
8000aa68:	c4 91       	brne	8000aafa <__sinit+0x9a>
8000aa6a:	fe c8 00 aa 	sub	r8,pc,170
8000aa6e:	30 15       	mov	r5,1
8000aa70:	99 a8       	st.w	r12[0x28],r8
8000aa72:	f9 47 00 d8 	st.w	r12[216],r7
8000aa76:	f9 47 00 dc 	st.w	r12[220],r7
8000aa7a:	f9 47 00 e0 	st.w	r12[224],r7
8000aa7e:	99 65       	st.w	r12[0x18],r5
8000aa80:	cb af       	rcall	8000a9f4 <__sfp>
8000aa82:	8d 0c       	st.w	r6[0x0],r12
8000aa84:	0c 9c       	mov	r12,r6
8000aa86:	cb 7f       	rcall	8000a9f4 <__sfp>
8000aa88:	8d 1c       	st.w	r6[0x4],r12
8000aa8a:	0c 9c       	mov	r12,r6
8000aa8c:	cb 4f       	rcall	8000a9f4 <__sfp>
8000aa8e:	6c 09       	ld.w	r9,r6[0x0]
8000aa90:	30 48       	mov	r8,4
8000aa92:	93 07       	st.w	r9[0x0],r7
8000aa94:	b2 68       	st.h	r9[0xc],r8
8000aa96:	93 17       	st.w	r9[0x4],r7
8000aa98:	93 27       	st.w	r9[0x8],r7
8000aa9a:	6c 18       	ld.w	r8,r6[0x4]
8000aa9c:	b2 77       	st.h	r9[0xe],r7
8000aa9e:	93 47       	st.w	r9[0x10],r7
8000aaa0:	93 57       	st.w	r9[0x14],r7
8000aaa2:	93 67       	st.w	r9[0x18],r7
8000aaa4:	93 89       	st.w	r9[0x20],r9
8000aaa6:	91 07       	st.w	r8[0x0],r7
8000aaa8:	91 17       	st.w	r8[0x4],r7
8000aaaa:	91 27       	st.w	r8[0x8],r7
8000aaac:	fe ce eb e4 	sub	lr,pc,-5148
8000aab0:	fe cb ec 14 	sub	r11,pc,-5100
8000aab4:	93 9e       	st.w	r9[0x24],lr
8000aab6:	93 ab       	st.w	r9[0x28],r11
8000aab8:	fe ca ec 3c 	sub	r10,pc,-5060
8000aabc:	fe c4 ec 48 	sub	r4,pc,-5048
8000aac0:	93 ba       	st.w	r9[0x2c],r10
8000aac2:	93 c4       	st.w	r9[0x30],r4
8000aac4:	30 99       	mov	r9,9
8000aac6:	b0 69       	st.h	r8[0xc],r9
8000aac8:	b0 75       	st.h	r8[0xe],r5
8000aaca:	91 c4       	st.w	r8[0x30],r4
8000aacc:	91 47       	st.w	r8[0x10],r7
8000aace:	91 57       	st.w	r8[0x14],r7
8000aad0:	91 67       	st.w	r8[0x18],r7
8000aad2:	91 88       	st.w	r8[0x20],r8
8000aad4:	91 9e       	st.w	r8[0x24],lr
8000aad6:	91 ab       	st.w	r8[0x28],r11
8000aad8:	91 ba       	st.w	r8[0x2c],r10
8000aada:	8d 2c       	st.w	r6[0x8],r12
8000aadc:	31 28       	mov	r8,18
8000aade:	99 07       	st.w	r12[0x0],r7
8000aae0:	b8 68       	st.h	r12[0xc],r8
8000aae2:	99 17       	st.w	r12[0x4],r7
8000aae4:	99 27       	st.w	r12[0x8],r7
8000aae6:	30 28       	mov	r8,2
8000aae8:	b8 78       	st.h	r12[0xe],r8
8000aaea:	99 c4       	st.w	r12[0x30],r4
8000aaec:	99 67       	st.w	r12[0x18],r7
8000aaee:	99 9e       	st.w	r12[0x24],lr
8000aaf0:	99 ab       	st.w	r12[0x28],r11
8000aaf2:	99 ba       	st.w	r12[0x2c],r10
8000aaf4:	99 47       	st.w	r12[0x10],r7
8000aaf6:	99 57       	st.w	r12[0x14],r7
8000aaf8:	99 8c       	st.w	r12[0x20],r12
8000aafa:	d8 22       	popm	r4-r7,pc

8000aafc <_malloc_trim_r>:
8000aafc:	d4 21       	pushm	r4-r7,lr
8000aafe:	16 95       	mov	r5,r11
8000ab00:	18 97       	mov	r7,r12
8000ab02:	e0 a0 05 38 	rcall	8000b572 <__malloc_lock>
8000ab06:	e0 64 00 fc 	mov	r4,252
8000ab0a:	68 28       	ld.w	r8,r4[0x8]
8000ab0c:	70 16       	ld.w	r6,r8[0x4]
8000ab0e:	e0 16 ff fc 	andl	r6,0xfffc
8000ab12:	ec c8 ff 91 	sub	r8,r6,-111
8000ab16:	f0 05 01 05 	sub	r5,r8,r5
8000ab1a:	e0 15 ff 80 	andl	r5,0xff80
8000ab1e:	ea c5 00 80 	sub	r5,r5,128
8000ab22:	e0 45 00 7f 	cp.w	r5,127
8000ab26:	e0 8a 00 25 	brle	8000ab70 <_malloc_trim_r+0x74>
8000ab2a:	30 0b       	mov	r11,0
8000ab2c:	0e 9c       	mov	r12,r7
8000ab2e:	e0 a0 09 93 	rcall	8000be54 <_sbrk_r>
8000ab32:	68 28       	ld.w	r8,r4[0x8]
8000ab34:	0c 08       	add	r8,r6
8000ab36:	10 3c       	cp.w	r12,r8
8000ab38:	c1 c1       	brne	8000ab70 <_malloc_trim_r+0x74>
8000ab3a:	ea 0b 11 00 	rsub	r11,r5,0
8000ab3e:	0e 9c       	mov	r12,r7
8000ab40:	e0 a0 09 8a 	rcall	8000be54 <_sbrk_r>
8000ab44:	5b fc       	cp.w	r12,-1
8000ab46:	c1 91       	brne	8000ab78 <_malloc_trim_r+0x7c>
8000ab48:	30 0b       	mov	r11,0
8000ab4a:	0e 9c       	mov	r12,r7
8000ab4c:	e0 a0 09 84 	rcall	8000be54 <_sbrk_r>
8000ab50:	68 28       	ld.w	r8,r4[0x8]
8000ab52:	f8 08 01 09 	sub	r9,r12,r8
8000ab56:	58 f9       	cp.w	r9,15
8000ab58:	e0 8a 00 0c 	brle	8000ab70 <_malloc_trim_r+0x74>
8000ab5c:	a1 a9       	sbr	r9,0x0
8000ab5e:	91 19       	st.w	r8[0x4],r9
8000ab60:	e0 68 05 08 	mov	r8,1288
8000ab64:	70 09       	ld.w	r9,r8[0x0]
8000ab66:	e0 68 06 38 	mov	r8,1592
8000ab6a:	f8 09 01 09 	sub	r9,r12,r9
8000ab6e:	91 09       	st.w	r8[0x0],r9
8000ab70:	0e 9c       	mov	r12,r7
8000ab72:	e0 a0 05 01 	rcall	8000b574 <__malloc_unlock>
8000ab76:	d8 2a       	popm	r4-r7,pc,r12=0
8000ab78:	68 28       	ld.w	r8,r4[0x8]
8000ab7a:	0a 16       	sub	r6,r5
8000ab7c:	a1 a6       	sbr	r6,0x0
8000ab7e:	91 16       	st.w	r8[0x4],r6
8000ab80:	e0 68 06 38 	mov	r8,1592
8000ab84:	70 09       	ld.w	r9,r8[0x0]
8000ab86:	0a 19       	sub	r9,r5
8000ab88:	0e 9c       	mov	r12,r7
8000ab8a:	91 09       	st.w	r8[0x0],r9
8000ab8c:	e0 a0 04 f4 	rcall	8000b574 <__malloc_unlock>
8000ab90:	da 2a       	popm	r4-r7,pc,r12=1
8000ab92:	d7 03       	nop

8000ab94 <_free_r>:
8000ab94:	d4 21       	pushm	r4-r7,lr
8000ab96:	16 96       	mov	r6,r11
8000ab98:	18 97       	mov	r7,r12
8000ab9a:	58 0b       	cp.w	r11,0
8000ab9c:	e0 80 00 c0 	breq	8000ad1c <_free_r+0x188>
8000aba0:	e0 a0 04 e9 	rcall	8000b572 <__malloc_lock>
8000aba4:	20 86       	sub	r6,8
8000aba6:	e0 6a 00 fc 	mov	r10,252
8000abaa:	6c 18       	ld.w	r8,r6[0x4]
8000abac:	74 2e       	ld.w	lr,r10[0x8]
8000abae:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000abb2:	a1 c8       	cbr	r8,0x0
8000abb4:	ec 08 00 09 	add	r9,r6,r8
8000abb8:	72 1b       	ld.w	r11,r9[0x4]
8000abba:	e0 1b ff fc 	andl	r11,0xfffc
8000abbe:	1c 39       	cp.w	r9,lr
8000abc0:	c1 e1       	brne	8000abfc <_free_r+0x68>
8000abc2:	f6 08 00 08 	add	r8,r11,r8
8000abc6:	58 0c       	cp.w	r12,0
8000abc8:	c0 81       	brne	8000abd8 <_free_r+0x44>
8000abca:	6c 09       	ld.w	r9,r6[0x0]
8000abcc:	12 16       	sub	r6,r9
8000abce:	12 08       	add	r8,r9
8000abd0:	6c 3b       	ld.w	r11,r6[0xc]
8000abd2:	6c 29       	ld.w	r9,r6[0x8]
8000abd4:	97 29       	st.w	r11[0x8],r9
8000abd6:	93 3b       	st.w	r9[0xc],r11
8000abd8:	10 99       	mov	r9,r8
8000abda:	95 26       	st.w	r10[0x8],r6
8000abdc:	a1 a9       	sbr	r9,0x0
8000abde:	8d 19       	st.w	r6[0x4],r9
8000abe0:	e0 69 05 04 	mov	r9,1284
8000abe4:	72 09       	ld.w	r9,r9[0x0]
8000abe6:	12 38       	cp.w	r8,r9
8000abe8:	c0 63       	brcs	8000abf4 <_free_r+0x60>
8000abea:	e0 68 06 34 	mov	r8,1588
8000abee:	0e 9c       	mov	r12,r7
8000abf0:	70 0b       	ld.w	r11,r8[0x0]
8000abf2:	c8 5f       	rcall	8000aafc <_malloc_trim_r>
8000abf4:	0e 9c       	mov	r12,r7
8000abf6:	e0 a0 04 bf 	rcall	8000b574 <__malloc_unlock>
8000abfa:	d8 22       	popm	r4-r7,pc
8000abfc:	93 1b       	st.w	r9[0x4],r11
8000abfe:	58 0c       	cp.w	r12,0
8000ac00:	c0 30       	breq	8000ac06 <_free_r+0x72>
8000ac02:	30 0c       	mov	r12,0
8000ac04:	c1 08       	rjmp	8000ac24 <_free_r+0x90>
8000ac06:	6c 0e       	ld.w	lr,r6[0x0]
8000ac08:	f4 c5 ff f8 	sub	r5,r10,-8
8000ac0c:	1c 16       	sub	r6,lr
8000ac0e:	1c 08       	add	r8,lr
8000ac10:	6c 2e       	ld.w	lr,r6[0x8]
8000ac12:	0a 3e       	cp.w	lr,r5
8000ac14:	f9 bc 00 01 	moveq	r12,1
8000ac18:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000ac1c:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000ac20:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000ac24:	f2 0b 00 0e 	add	lr,r9,r11
8000ac28:	7c 1e       	ld.w	lr,lr[0x4]
8000ac2a:	ed be 00 00 	bld	lr,0x0
8000ac2e:	c1 40       	breq	8000ac56 <_free_r+0xc2>
8000ac30:	16 08       	add	r8,r11
8000ac32:	58 0c       	cp.w	r12,0
8000ac34:	c0 d1       	brne	8000ac4e <_free_r+0xba>
8000ac36:	e0 6e 00 fc 	mov	lr,252
8000ac3a:	72 2b       	ld.w	r11,r9[0x8]
8000ac3c:	2f 8e       	sub	lr,-8
8000ac3e:	1c 3b       	cp.w	r11,lr
8000ac40:	c0 71       	brne	8000ac4e <_free_r+0xba>
8000ac42:	97 36       	st.w	r11[0xc],r6
8000ac44:	97 26       	st.w	r11[0x8],r6
8000ac46:	8d 2b       	st.w	r6[0x8],r11
8000ac48:	8d 3b       	st.w	r6[0xc],r11
8000ac4a:	30 1c       	mov	r12,1
8000ac4c:	c0 58       	rjmp	8000ac56 <_free_r+0xc2>
8000ac4e:	72 2b       	ld.w	r11,r9[0x8]
8000ac50:	72 39       	ld.w	r9,r9[0xc]
8000ac52:	93 2b       	st.w	r9[0x8],r11
8000ac54:	97 39       	st.w	r11[0xc],r9
8000ac56:	10 99       	mov	r9,r8
8000ac58:	ec 08 09 08 	st.w	r6[r8],r8
8000ac5c:	a1 a9       	sbr	r9,0x0
8000ac5e:	8d 19       	st.w	r6[0x4],r9
8000ac60:	58 0c       	cp.w	r12,0
8000ac62:	c5 a1       	brne	8000ad16 <_free_r+0x182>
8000ac64:	e0 48 01 ff 	cp.w	r8,511
8000ac68:	e0 8b 00 13 	brhi	8000ac8e <_free_r+0xfa>
8000ac6c:	a3 98       	lsr	r8,0x3
8000ac6e:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000ac72:	72 2b       	ld.w	r11,r9[0x8]
8000ac74:	8d 39       	st.w	r6[0xc],r9
8000ac76:	8d 2b       	st.w	r6[0x8],r11
8000ac78:	97 36       	st.w	r11[0xc],r6
8000ac7a:	93 26       	st.w	r9[0x8],r6
8000ac7c:	a3 48       	asr	r8,0x2
8000ac7e:	74 19       	ld.w	r9,r10[0x4]
8000ac80:	30 1b       	mov	r11,1
8000ac82:	f6 08 09 48 	lsl	r8,r11,r8
8000ac86:	f3 e8 10 08 	or	r8,r9,r8
8000ac8a:	95 18       	st.w	r10[0x4],r8
8000ac8c:	c4 58       	rjmp	8000ad16 <_free_r+0x182>
8000ac8e:	f0 0b 16 09 	lsr	r11,r8,0x9
8000ac92:	58 4b       	cp.w	r11,4
8000ac94:	e0 8b 00 06 	brhi	8000aca0 <_free_r+0x10c>
8000ac98:	f0 0b 16 06 	lsr	r11,r8,0x6
8000ac9c:	2c 8b       	sub	r11,-56
8000ac9e:	c2 08       	rjmp	8000acde <_free_r+0x14a>
8000aca0:	59 4b       	cp.w	r11,20
8000aca2:	e0 8b 00 04 	brhi	8000acaa <_free_r+0x116>
8000aca6:	2a 5b       	sub	r11,-91
8000aca8:	c1 b8       	rjmp	8000acde <_free_r+0x14a>
8000acaa:	e0 4b 00 54 	cp.w	r11,84
8000acae:	e0 8b 00 06 	brhi	8000acba <_free_r+0x126>
8000acb2:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000acb6:	29 2b       	sub	r11,-110
8000acb8:	c1 38       	rjmp	8000acde <_free_r+0x14a>
8000acba:	e0 4b 01 54 	cp.w	r11,340
8000acbe:	e0 8b 00 06 	brhi	8000acca <_free_r+0x136>
8000acc2:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000acc6:	28 9b       	sub	r11,-119
8000acc8:	c0 b8       	rjmp	8000acde <_free_r+0x14a>
8000acca:	e0 4b 05 54 	cp.w	r11,1364
8000acce:	e0 88 00 05 	brls	8000acd8 <_free_r+0x144>
8000acd2:	37 eb       	mov	r11,126
8000acd4:	c0 58       	rjmp	8000acde <_free_r+0x14a>
8000acd6:	d7 03       	nop
8000acd8:	f0 0b 16 12 	lsr	r11,r8,0x12
8000acdc:	28 4b       	sub	r11,-124
8000acde:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000ace2:	78 29       	ld.w	r9,r12[0x8]
8000ace4:	18 39       	cp.w	r9,r12
8000ace6:	c0 e1       	brne	8000ad02 <_free_r+0x16e>
8000ace8:	74 18       	ld.w	r8,r10[0x4]
8000acea:	a3 4b       	asr	r11,0x2
8000acec:	30 1c       	mov	r12,1
8000acee:	f8 0b 09 4b 	lsl	r11,r12,r11
8000acf2:	f1 eb 10 0b 	or	r11,r8,r11
8000acf6:	12 98       	mov	r8,r9
8000acf8:	95 1b       	st.w	r10[0x4],r11
8000acfa:	c0 a8       	rjmp	8000ad0e <_free_r+0x17a>
8000acfc:	72 29       	ld.w	r9,r9[0x8]
8000acfe:	18 39       	cp.w	r9,r12
8000ad00:	c0 60       	breq	8000ad0c <_free_r+0x178>
8000ad02:	72 1a       	ld.w	r10,r9[0x4]
8000ad04:	e0 1a ff fc 	andl	r10,0xfffc
8000ad08:	14 38       	cp.w	r8,r10
8000ad0a:	cf 93       	brcs	8000acfc <_free_r+0x168>
8000ad0c:	72 38       	ld.w	r8,r9[0xc]
8000ad0e:	8d 38       	st.w	r6[0xc],r8
8000ad10:	8d 29       	st.w	r6[0x8],r9
8000ad12:	93 36       	st.w	r9[0xc],r6
8000ad14:	91 26       	st.w	r8[0x8],r6
8000ad16:	0e 9c       	mov	r12,r7
8000ad18:	e0 a0 04 2e 	rcall	8000b574 <__malloc_unlock>
8000ad1c:	d8 22       	popm	r4-r7,pc
8000ad1e:	d7 03       	nop

8000ad20 <__sfvwrite_r>:
8000ad20:	d4 31       	pushm	r0-r7,lr
8000ad22:	20 3d       	sub	sp,12
8000ad24:	14 94       	mov	r4,r10
8000ad26:	18 95       	mov	r5,r12
8000ad28:	16 97       	mov	r7,r11
8000ad2a:	74 28       	ld.w	r8,r10[0x8]
8000ad2c:	58 08       	cp.w	r8,0
8000ad2e:	e0 80 01 45 	breq	8000afb8 <__sfvwrite_r+0x298>
8000ad32:	96 68       	ld.sh	r8,r11[0xc]
8000ad34:	ed b8 00 03 	bld	r8,0x3
8000ad38:	c0 41       	brne	8000ad40 <__sfvwrite_r+0x20>
8000ad3a:	76 48       	ld.w	r8,r11[0x10]
8000ad3c:	58 08       	cp.w	r8,0
8000ad3e:	c0 c1       	brne	8000ad56 <__sfvwrite_r+0x36>
8000ad40:	0e 9b       	mov	r11,r7
8000ad42:	0a 9c       	mov	r12,r5
8000ad44:	fe b0 f6 ca 	rcall	80009ad8 <__swsetup_r>
8000ad48:	c0 70       	breq	8000ad56 <__sfvwrite_r+0x36>
8000ad4a:	8e 68       	ld.sh	r8,r7[0xc]
8000ad4c:	a7 a8       	sbr	r8,0x6
8000ad4e:	ae 68       	st.h	r7[0xc],r8
8000ad50:	30 98       	mov	r8,9
8000ad52:	8b 38       	st.w	r5[0xc],r8
8000ad54:	c3 09       	rjmp	8000afb4 <__sfvwrite_r+0x294>
8000ad56:	8e 63       	ld.sh	r3,r7[0xc]
8000ad58:	68 00       	ld.w	r0,r4[0x0]
8000ad5a:	06 96       	mov	r6,r3
8000ad5c:	e2 16 00 02 	andl	r6,0x2,COH
8000ad60:	c2 10       	breq	8000ada2 <__sfvwrite_r+0x82>
8000ad62:	30 03       	mov	r3,0
8000ad64:	e0 62 04 00 	mov	r2,1024
8000ad68:	06 96       	mov	r6,r3
8000ad6a:	c0 48       	rjmp	8000ad72 <__sfvwrite_r+0x52>
8000ad6c:	60 03       	ld.w	r3,r0[0x0]
8000ad6e:	60 16       	ld.w	r6,r0[0x4]
8000ad70:	2f 80       	sub	r0,-8
8000ad72:	58 06       	cp.w	r6,0
8000ad74:	cf c0       	breq	8000ad6c <__sfvwrite_r+0x4c>
8000ad76:	e0 46 04 00 	cp.w	r6,1024
8000ad7a:	ec 09 17 80 	movls	r9,r6
8000ad7e:	e4 09 17 b0 	movhi	r9,r2
8000ad82:	06 9a       	mov	r10,r3
8000ad84:	6e a8       	ld.w	r8,r7[0x28]
8000ad86:	6e 8b       	ld.w	r11,r7[0x20]
8000ad88:	0a 9c       	mov	r12,r5
8000ad8a:	5d 18       	icall	r8
8000ad8c:	18 16       	sub	r6,r12
8000ad8e:	58 0c       	cp.w	r12,0
8000ad90:	e0 8a 01 0f 	brle	8000afae <__sfvwrite_r+0x28e>
8000ad94:	68 28       	ld.w	r8,r4[0x8]
8000ad96:	18 18       	sub	r8,r12
8000ad98:	89 28       	st.w	r4[0x8],r8
8000ad9a:	e0 80 01 0f 	breq	8000afb8 <__sfvwrite_r+0x298>
8000ad9e:	18 03       	add	r3,r12
8000ada0:	ce 9b       	rjmp	8000ad72 <__sfvwrite_r+0x52>
8000ada2:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000ada6:	c0 70       	breq	8000adb4 <__sfvwrite_r+0x94>
8000ada8:	50 06       	stdsp	sp[0x0],r6
8000adaa:	0c 93       	mov	r3,r6
8000adac:	0c 91       	mov	r1,r6
8000adae:	50 15       	stdsp	sp[0x4],r5
8000adb0:	08 92       	mov	r2,r4
8000adb2:	c9 e8       	rjmp	8000aeee <__sfvwrite_r+0x1ce>
8000adb4:	06 96       	mov	r6,r3
8000adb6:	08 91       	mov	r1,r4
8000adb8:	c0 48       	rjmp	8000adc0 <__sfvwrite_r+0xa0>
8000adba:	60 03       	ld.w	r3,r0[0x0]
8000adbc:	60 16       	ld.w	r6,r0[0x4]
8000adbe:	2f 80       	sub	r0,-8
8000adc0:	58 06       	cp.w	r6,0
8000adc2:	cf c0       	breq	8000adba <__sfvwrite_r+0x9a>
8000adc4:	8e 68       	ld.sh	r8,r7[0xc]
8000adc6:	6e 24       	ld.w	r4,r7[0x8]
8000adc8:	10 99       	mov	r9,r8
8000adca:	e2 19 02 00 	andl	r9,0x200,COH
8000adce:	c5 50       	breq	8000ae78 <__sfvwrite_r+0x158>
8000add0:	08 36       	cp.w	r6,r4
8000add2:	c4 33       	brcs	8000ae58 <__sfvwrite_r+0x138>
8000add4:	10 99       	mov	r9,r8
8000add6:	e2 19 04 80 	andl	r9,0x480,COH
8000adda:	c3 f0       	breq	8000ae58 <__sfvwrite_r+0x138>
8000addc:	6e 4b       	ld.w	r11,r7[0x10]
8000adde:	6e 09       	ld.w	r9,r7[0x0]
8000ade0:	16 19       	sub	r9,r11
8000ade2:	50 09       	stdsp	sp[0x0],r9
8000ade4:	6e 59       	ld.w	r9,r7[0x14]
8000ade6:	10 9c       	mov	r12,r8
8000ade8:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000adec:	30 28       	mov	r8,2
8000adee:	f4 08 0c 08 	divs	r8,r10,r8
8000adf2:	fa e9 00 04 	st.d	sp[4],r8
8000adf6:	10 94       	mov	r4,r8
8000adf8:	40 09       	lddsp	r9,sp[0x0]
8000adfa:	e2 1c 04 00 	andl	r12,0x400,COH
8000adfe:	2f f9       	sub	r9,-1
8000ae00:	0c 09       	add	r9,r6
8000ae02:	12 38       	cp.w	r8,r9
8000ae04:	f2 04 17 30 	movlo	r4,r9
8000ae08:	58 0c       	cp.w	r12,0
8000ae0a:	c1 00       	breq	8000ae2a <__sfvwrite_r+0x10a>
8000ae0c:	08 9b       	mov	r11,r4
8000ae0e:	0a 9c       	mov	r12,r5
8000ae10:	c6 8d       	rcall	8000b0e0 <_malloc_r>
8000ae12:	18 92       	mov	r2,r12
8000ae14:	c1 40       	breq	8000ae3c <__sfvwrite_r+0x11c>
8000ae16:	40 0a       	lddsp	r10,sp[0x0]
8000ae18:	6e 4b       	ld.w	r11,r7[0x10]
8000ae1a:	fe b0 e4 7d 	rcall	80007714 <memcpy>
8000ae1e:	8e 68       	ld.sh	r8,r7[0xc]
8000ae20:	e0 18 fb 7f 	andl	r8,0xfb7f
8000ae24:	a7 b8       	sbr	r8,0x7
8000ae26:	ae 68       	st.h	r7[0xc],r8
8000ae28:	c0 d8       	rjmp	8000ae42 <__sfvwrite_r+0x122>
8000ae2a:	08 9a       	mov	r10,r4
8000ae2c:	0a 9c       	mov	r12,r5
8000ae2e:	e0 a0 06 8f 	rcall	8000bb4c <_realloc_r>
8000ae32:	18 92       	mov	r2,r12
8000ae34:	c0 71       	brne	8000ae42 <__sfvwrite_r+0x122>
8000ae36:	6e 4b       	ld.w	r11,r7[0x10]
8000ae38:	0a 9c       	mov	r12,r5
8000ae3a:	ca de       	rcall	8000ab94 <_free_r>
8000ae3c:	30 c8       	mov	r8,12
8000ae3e:	8b 38       	st.w	r5[0xc],r8
8000ae40:	cb 78       	rjmp	8000afae <__sfvwrite_r+0x28e>
8000ae42:	40 0a       	lddsp	r10,sp[0x0]
8000ae44:	40 09       	lddsp	r9,sp[0x0]
8000ae46:	e8 0a 01 0a 	sub	r10,r4,r10
8000ae4a:	e4 09 00 08 	add	r8,r2,r9
8000ae4e:	8f 54       	st.w	r7[0x14],r4
8000ae50:	8f 2a       	st.w	r7[0x8],r10
8000ae52:	8f 08       	st.w	r7[0x0],r8
8000ae54:	8f 42       	st.w	r7[0x10],r2
8000ae56:	0c 94       	mov	r4,r6
8000ae58:	08 36       	cp.w	r6,r4
8000ae5a:	ec 04 17 30 	movlo	r4,r6
8000ae5e:	06 9b       	mov	r11,r3
8000ae60:	08 9a       	mov	r10,r4
8000ae62:	6e 0c       	ld.w	r12,r7[0x0]
8000ae64:	e0 a0 03 61 	rcall	8000b526 <memmove>
8000ae68:	6e 08       	ld.w	r8,r7[0x0]
8000ae6a:	08 08       	add	r8,r4
8000ae6c:	8f 08       	st.w	r7[0x0],r8
8000ae6e:	6e 28       	ld.w	r8,r7[0x8]
8000ae70:	08 18       	sub	r8,r4
8000ae72:	0c 94       	mov	r4,r6
8000ae74:	8f 28       	st.w	r7[0x8],r8
8000ae76:	c3 08       	rjmp	8000aed6 <__sfvwrite_r+0x1b6>
8000ae78:	08 36       	cp.w	r6,r4
8000ae7a:	5f ba       	srhi	r10
8000ae7c:	6e 0c       	ld.w	r12,r7[0x0]
8000ae7e:	6e 48       	ld.w	r8,r7[0x10]
8000ae80:	10 3c       	cp.w	r12,r8
8000ae82:	5f b8       	srhi	r8
8000ae84:	f5 e8 00 08 	and	r8,r10,r8
8000ae88:	f2 08 18 00 	cp.b	r8,r9
8000ae8c:	c0 e0       	breq	8000aea8 <__sfvwrite_r+0x188>
8000ae8e:	06 9b       	mov	r11,r3
8000ae90:	08 9a       	mov	r10,r4
8000ae92:	e0 a0 03 4a 	rcall	8000b526 <memmove>
8000ae96:	6e 08       	ld.w	r8,r7[0x0]
8000ae98:	08 08       	add	r8,r4
8000ae9a:	0e 9b       	mov	r11,r7
8000ae9c:	8f 08       	st.w	r7[0x0],r8
8000ae9e:	0a 9c       	mov	r12,r5
8000aea0:	fe b0 fd 08 	rcall	8000a8b0 <_fflush_r>
8000aea4:	c1 90       	breq	8000aed6 <__sfvwrite_r+0x1b6>
8000aea6:	c8 48       	rjmp	8000afae <__sfvwrite_r+0x28e>
8000aea8:	6e 59       	ld.w	r9,r7[0x14]
8000aeaa:	12 36       	cp.w	r6,r9
8000aeac:	c0 a3       	brcs	8000aec0 <__sfvwrite_r+0x1a0>
8000aeae:	6e a8       	ld.w	r8,r7[0x28]
8000aeb0:	06 9a       	mov	r10,r3
8000aeb2:	6e 8b       	ld.w	r11,r7[0x20]
8000aeb4:	0a 9c       	mov	r12,r5
8000aeb6:	5d 18       	icall	r8
8000aeb8:	18 94       	mov	r4,r12
8000aeba:	e0 89 00 0e 	brgt	8000aed6 <__sfvwrite_r+0x1b6>
8000aebe:	c7 88       	rjmp	8000afae <__sfvwrite_r+0x28e>
8000aec0:	0c 9a       	mov	r10,r6
8000aec2:	06 9b       	mov	r11,r3
8000aec4:	e0 a0 03 31 	rcall	8000b526 <memmove>
8000aec8:	6e 08       	ld.w	r8,r7[0x0]
8000aeca:	0c 08       	add	r8,r6
8000aecc:	0c 94       	mov	r4,r6
8000aece:	8f 08       	st.w	r7[0x0],r8
8000aed0:	6e 28       	ld.w	r8,r7[0x8]
8000aed2:	0c 18       	sub	r8,r6
8000aed4:	8f 28       	st.w	r7[0x8],r8
8000aed6:	62 28       	ld.w	r8,r1[0x8]
8000aed8:	08 18       	sub	r8,r4
8000aeda:	83 28       	st.w	r1[0x8],r8
8000aedc:	c6 e0       	breq	8000afb8 <__sfvwrite_r+0x298>
8000aede:	08 16       	sub	r6,r4
8000aee0:	08 03       	add	r3,r4
8000aee2:	c6 fb       	rjmp	8000adc0 <__sfvwrite_r+0xa0>
8000aee4:	60 03       	ld.w	r3,r0[0x0]
8000aee6:	60 11       	ld.w	r1,r0[0x4]
8000aee8:	30 08       	mov	r8,0
8000aeea:	2f 80       	sub	r0,-8
8000aeec:	50 08       	stdsp	sp[0x0],r8
8000aeee:	58 01       	cp.w	r1,0
8000aef0:	cf a0       	breq	8000aee4 <__sfvwrite_r+0x1c4>
8000aef2:	40 0a       	lddsp	r10,sp[0x0]
8000aef4:	58 0a       	cp.w	r10,0
8000aef6:	c1 51       	brne	8000af20 <__sfvwrite_r+0x200>
8000aef8:	e2 c6 ff ff 	sub	r6,r1,-1
8000aefc:	02 9a       	mov	r10,r1
8000aefe:	30 ab       	mov	r11,10
8000af00:	06 9c       	mov	r12,r3
8000af02:	e0 a0 03 07 	rcall	8000b510 <memchr>
8000af06:	f8 c8 ff ff 	sub	r8,r12,-1
8000af0a:	58 0c       	cp.w	r12,0
8000af0c:	f1 d3 e1 16 	subne	r6,r8,r3
8000af10:	f9 b9 01 01 	movne	r9,1
8000af14:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000af18:	f9 b8 00 01 	moveq	r8,1
8000af1c:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000af20:	02 36       	cp.w	r6,r1
8000af22:	ec 04 17 80 	movls	r4,r6
8000af26:	e2 04 17 b0 	movhi	r4,r1
8000af2a:	6e 59       	ld.w	r9,r7[0x14]
8000af2c:	6e 25       	ld.w	r5,r7[0x8]
8000af2e:	f2 05 00 05 	add	r5,r9,r5
8000af32:	0a 34       	cp.w	r4,r5
8000af34:	5f 9a       	srgt	r10
8000af36:	6e 0c       	ld.w	r12,r7[0x0]
8000af38:	6e 48       	ld.w	r8,r7[0x10]
8000af3a:	10 3c       	cp.w	r12,r8
8000af3c:	5f b8       	srhi	r8
8000af3e:	f5 e8 00 08 	and	r8,r10,r8
8000af42:	30 0a       	mov	r10,0
8000af44:	f4 08 18 00 	cp.b	r8,r10
8000af48:	c0 e0       	breq	8000af64 <__sfvwrite_r+0x244>
8000af4a:	06 9b       	mov	r11,r3
8000af4c:	0a 9a       	mov	r10,r5
8000af4e:	e0 a0 02 ec 	rcall	8000b526 <memmove>
8000af52:	6e 08       	ld.w	r8,r7[0x0]
8000af54:	0a 08       	add	r8,r5
8000af56:	0e 9b       	mov	r11,r7
8000af58:	8f 08       	st.w	r7[0x0],r8
8000af5a:	40 1c       	lddsp	r12,sp[0x4]
8000af5c:	fe b0 fc aa 	rcall	8000a8b0 <_fflush_r>
8000af60:	c1 80       	breq	8000af90 <__sfvwrite_r+0x270>
8000af62:	c2 68       	rjmp	8000afae <__sfvwrite_r+0x28e>
8000af64:	12 34       	cp.w	r4,r9
8000af66:	c0 a5       	brlt	8000af7a <__sfvwrite_r+0x25a>
8000af68:	6e a8       	ld.w	r8,r7[0x28]
8000af6a:	06 9a       	mov	r10,r3
8000af6c:	6e 8b       	ld.w	r11,r7[0x20]
8000af6e:	40 1c       	lddsp	r12,sp[0x4]
8000af70:	5d 18       	icall	r8
8000af72:	18 95       	mov	r5,r12
8000af74:	e0 89 00 0e 	brgt	8000af90 <__sfvwrite_r+0x270>
8000af78:	c1 b8       	rjmp	8000afae <__sfvwrite_r+0x28e>
8000af7a:	08 9a       	mov	r10,r4
8000af7c:	06 9b       	mov	r11,r3
8000af7e:	e0 a0 02 d4 	rcall	8000b526 <memmove>
8000af82:	6e 08       	ld.w	r8,r7[0x0]
8000af84:	08 08       	add	r8,r4
8000af86:	08 95       	mov	r5,r4
8000af88:	8f 08       	st.w	r7[0x0],r8
8000af8a:	6e 28       	ld.w	r8,r7[0x8]
8000af8c:	08 18       	sub	r8,r4
8000af8e:	8f 28       	st.w	r7[0x8],r8
8000af90:	0a 16       	sub	r6,r5
8000af92:	c0 71       	brne	8000afa0 <__sfvwrite_r+0x280>
8000af94:	0e 9b       	mov	r11,r7
8000af96:	40 1c       	lddsp	r12,sp[0x4]
8000af98:	fe b0 fc 8c 	rcall	8000a8b0 <_fflush_r>
8000af9c:	c0 91       	brne	8000afae <__sfvwrite_r+0x28e>
8000af9e:	50 06       	stdsp	sp[0x0],r6
8000afa0:	64 28       	ld.w	r8,r2[0x8]
8000afa2:	0a 18       	sub	r8,r5
8000afa4:	85 28       	st.w	r2[0x8],r8
8000afa6:	c0 90       	breq	8000afb8 <__sfvwrite_r+0x298>
8000afa8:	0a 11       	sub	r1,r5
8000afaa:	0a 03       	add	r3,r5
8000afac:	ca 1b       	rjmp	8000aeee <__sfvwrite_r+0x1ce>
8000afae:	8e 68       	ld.sh	r8,r7[0xc]
8000afb0:	a7 a8       	sbr	r8,0x6
8000afb2:	ae 68       	st.h	r7[0xc],r8
8000afb4:	3f fc       	mov	r12,-1
8000afb6:	c0 28       	rjmp	8000afba <__sfvwrite_r+0x29a>
8000afb8:	30 0c       	mov	r12,0
8000afba:	2f dd       	sub	sp,-12
8000afbc:	d8 32       	popm	r0-r7,pc
8000afbe:	d7 03       	nop

8000afc0 <_fwalk>:
8000afc0:	d4 31       	pushm	r0-r7,lr
8000afc2:	30 05       	mov	r5,0
8000afc4:	16 91       	mov	r1,r11
8000afc6:	f8 c7 ff 28 	sub	r7,r12,-216
8000afca:	0a 92       	mov	r2,r5
8000afcc:	fe b0 fc f8 	rcall	8000a9bc <__sfp_lock_acquire>
8000afd0:	3f f3       	mov	r3,-1
8000afd2:	c1 68       	rjmp	8000affe <_fwalk+0x3e>
8000afd4:	6e 26       	ld.w	r6,r7[0x8]
8000afd6:	6e 14       	ld.w	r4,r7[0x4]
8000afd8:	2f 46       	sub	r6,-12
8000afda:	c0 c8       	rjmp	8000aff2 <_fwalk+0x32>
8000afdc:	8c 08       	ld.sh	r8,r6[0x0]
8000afde:	e4 08 19 00 	cp.h	r8,r2
8000afe2:	c0 70       	breq	8000aff0 <_fwalk+0x30>
8000afe4:	8c 18       	ld.sh	r8,r6[0x2]
8000afe6:	e6 08 19 00 	cp.h	r8,r3
8000afea:	c0 30       	breq	8000aff0 <_fwalk+0x30>
8000afec:	5d 11       	icall	r1
8000afee:	18 45       	or	r5,r12
8000aff0:	2a 46       	sub	r6,-92
8000aff2:	20 14       	sub	r4,1
8000aff4:	ec cc 00 0c 	sub	r12,r6,12
8000aff8:	58 04       	cp.w	r4,0
8000affa:	cf 14       	brge	8000afdc <_fwalk+0x1c>
8000affc:	6e 07       	ld.w	r7,r7[0x0]
8000affe:	58 07       	cp.w	r7,0
8000b000:	ce a1       	brne	8000afd4 <_fwalk+0x14>
8000b002:	fe b0 fc de 	rcall	8000a9be <__sfp_lock_release>
8000b006:	0a 9c       	mov	r12,r5
8000b008:	d8 32       	popm	r0-r7,pc
8000b00a:	d7 03       	nop

8000b00c <_localeconv_r>:
8000b00c:	fe cc da 8c 	sub	r12,pc,-9588
8000b010:	5e fc       	retal	r12
8000b012:	d7 03       	nop

8000b014 <__smakebuf_r>:
8000b014:	d4 21       	pushm	r4-r7,lr
8000b016:	20 fd       	sub	sp,60
8000b018:	96 68       	ld.sh	r8,r11[0xc]
8000b01a:	16 97       	mov	r7,r11
8000b01c:	18 96       	mov	r6,r12
8000b01e:	e2 18 00 02 	andl	r8,0x2,COH
8000b022:	c3 c1       	brne	8000b09a <__smakebuf_r+0x86>
8000b024:	96 7b       	ld.sh	r11,r11[0xe]
8000b026:	f0 0b 19 00 	cp.h	r11,r8
8000b02a:	c0 55       	brlt	8000b034 <__smakebuf_r+0x20>
8000b02c:	1a 9a       	mov	r10,sp
8000b02e:	e0 a0 08 9d 	rcall	8000c168 <_fstat_r>
8000b032:	c0 f4       	brge	8000b050 <__smakebuf_r+0x3c>
8000b034:	8e 65       	ld.sh	r5,r7[0xc]
8000b036:	0a 98       	mov	r8,r5
8000b038:	ab b8       	sbr	r8,0xb
8000b03a:	e2 15 00 80 	andl	r5,0x80,COH
8000b03e:	ae 68       	st.h	r7[0xc],r8
8000b040:	30 04       	mov	r4,0
8000b042:	e0 68 04 00 	mov	r8,1024
8000b046:	f9 b5 01 40 	movne	r5,64
8000b04a:	f0 05 17 00 	moveq	r5,r8
8000b04e:	c1 c8       	rjmp	8000b086 <__smakebuf_r+0x72>
8000b050:	40 18       	lddsp	r8,sp[0x4]
8000b052:	e2 18 f0 00 	andl	r8,0xf000,COH
8000b056:	e0 48 20 00 	cp.w	r8,8192
8000b05a:	5f 04       	sreq	r4
8000b05c:	e0 48 80 00 	cp.w	r8,32768
8000b060:	c0 e1       	brne	8000b07c <__smakebuf_r+0x68>
8000b062:	6e b9       	ld.w	r9,r7[0x2c]
8000b064:	fe c8 f1 e8 	sub	r8,pc,-3608
8000b068:	10 39       	cp.w	r9,r8
8000b06a:	c0 91       	brne	8000b07c <__smakebuf_r+0x68>
8000b06c:	8e 68       	ld.sh	r8,r7[0xc]
8000b06e:	e0 65 04 00 	mov	r5,1024
8000b072:	ab a8       	sbr	r8,0xa
8000b074:	ef 45 00 50 	st.w	r7[80],r5
8000b078:	ae 68       	st.h	r7[0xc],r8
8000b07a:	c0 68       	rjmp	8000b086 <__smakebuf_r+0x72>
8000b07c:	8e 68       	ld.sh	r8,r7[0xc]
8000b07e:	e0 65 04 00 	mov	r5,1024
8000b082:	ab b8       	sbr	r8,0xb
8000b084:	ae 68       	st.h	r7[0xc],r8
8000b086:	0a 9b       	mov	r11,r5
8000b088:	0c 9c       	mov	r12,r6
8000b08a:	c2 bc       	rcall	8000b0e0 <_malloc_r>
8000b08c:	8e 68       	ld.sh	r8,r7[0xc]
8000b08e:	c0 d1       	brne	8000b0a8 <__smakebuf_r+0x94>
8000b090:	ed b8 00 09 	bld	r8,0x9
8000b094:	c1 b0       	breq	8000b0ca <__smakebuf_r+0xb6>
8000b096:	a1 b8       	sbr	r8,0x1
8000b098:	ae 68       	st.h	r7[0xc],r8
8000b09a:	ee c8 ff b9 	sub	r8,r7,-71
8000b09e:	8f 48       	st.w	r7[0x10],r8
8000b0a0:	8f 08       	st.w	r7[0x0],r8
8000b0a2:	30 18       	mov	r8,1
8000b0a4:	8f 58       	st.w	r7[0x14],r8
8000b0a6:	c1 28       	rjmp	8000b0ca <__smakebuf_r+0xb6>
8000b0a8:	a7 b8       	sbr	r8,0x7
8000b0aa:	8f 4c       	st.w	r7[0x10],r12
8000b0ac:	ae 68       	st.h	r7[0xc],r8
8000b0ae:	8f 55       	st.w	r7[0x14],r5
8000b0b0:	fe c8 06 f0 	sub	r8,pc,1776
8000b0b4:	8f 0c       	st.w	r7[0x0],r12
8000b0b6:	8d a8       	st.w	r6[0x28],r8
8000b0b8:	58 04       	cp.w	r4,0
8000b0ba:	c0 80       	breq	8000b0ca <__smakebuf_r+0xb6>
8000b0bc:	8e 7c       	ld.sh	r12,r7[0xe]
8000b0be:	e0 a0 07 47 	rcall	8000bf4c <isatty>
8000b0c2:	c0 40       	breq	8000b0ca <__smakebuf_r+0xb6>
8000b0c4:	8e 68       	ld.sh	r8,r7[0xc]
8000b0c6:	a1 a8       	sbr	r8,0x0
8000b0c8:	ae 68       	st.h	r7[0xc],r8
8000b0ca:	2f 1d       	sub	sp,-60
8000b0cc:	d8 22       	popm	r4-r7,pc
8000b0ce:	d7 03       	nop

8000b0d0 <malloc>:
8000b0d0:	d4 01       	pushm	lr
8000b0d2:	e0 68 00 f8 	mov	r8,248
8000b0d6:	18 9b       	mov	r11,r12
8000b0d8:	70 0c       	ld.w	r12,r8[0x0]
8000b0da:	c0 3c       	rcall	8000b0e0 <_malloc_r>
8000b0dc:	d8 02       	popm	pc
8000b0de:	d7 03       	nop

8000b0e0 <_malloc_r>:
8000b0e0:	d4 31       	pushm	r0-r7,lr
8000b0e2:	f6 c8 ff f5 	sub	r8,r11,-11
8000b0e6:	18 95       	mov	r5,r12
8000b0e8:	10 97       	mov	r7,r8
8000b0ea:	e0 17 ff f8 	andl	r7,0xfff8
8000b0ee:	59 68       	cp.w	r8,22
8000b0f0:	f9 b7 08 10 	movls	r7,16
8000b0f4:	16 37       	cp.w	r7,r11
8000b0f6:	5f 38       	srlo	r8
8000b0f8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000b0fc:	c0 50       	breq	8000b106 <_malloc_r+0x26>
8000b0fe:	30 c8       	mov	r8,12
8000b100:	99 38       	st.w	r12[0xc],r8
8000b102:	e0 8f 01 f7 	bral	8000b4f0 <_malloc_r+0x410>
8000b106:	e0 a0 02 36 	rcall	8000b572 <__malloc_lock>
8000b10a:	e0 47 01 f7 	cp.w	r7,503
8000b10e:	e0 8b 00 1d 	brhi	8000b148 <_malloc_r+0x68>
8000b112:	ee 03 16 03 	lsr	r3,r7,0x3
8000b116:	e0 68 00 fc 	mov	r8,252
8000b11a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000b11e:	70 36       	ld.w	r6,r8[0xc]
8000b120:	10 36       	cp.w	r6,r8
8000b122:	c0 61       	brne	8000b12e <_malloc_r+0x4e>
8000b124:	ec c8 ff f8 	sub	r8,r6,-8
8000b128:	70 36       	ld.w	r6,r8[0xc]
8000b12a:	10 36       	cp.w	r6,r8
8000b12c:	c0 c0       	breq	8000b144 <_malloc_r+0x64>
8000b12e:	6c 18       	ld.w	r8,r6[0x4]
8000b130:	e0 18 ff fc 	andl	r8,0xfffc
8000b134:	6c 3a       	ld.w	r10,r6[0xc]
8000b136:	ec 08 00 09 	add	r9,r6,r8
8000b13a:	0a 9c       	mov	r12,r5
8000b13c:	6c 28       	ld.w	r8,r6[0x8]
8000b13e:	95 28       	st.w	r10[0x8],r8
8000b140:	91 3a       	st.w	r8[0xc],r10
8000b142:	c4 78       	rjmp	8000b1d0 <_malloc_r+0xf0>
8000b144:	2f e3       	sub	r3,-2
8000b146:	c4 d8       	rjmp	8000b1e0 <_malloc_r+0x100>
8000b148:	ee 03 16 09 	lsr	r3,r7,0x9
8000b14c:	c0 41       	brne	8000b154 <_malloc_r+0x74>
8000b14e:	ee 03 16 03 	lsr	r3,r7,0x3
8000b152:	c2 68       	rjmp	8000b19e <_malloc_r+0xbe>
8000b154:	58 43       	cp.w	r3,4
8000b156:	e0 8b 00 06 	brhi	8000b162 <_malloc_r+0x82>
8000b15a:	ee 03 16 06 	lsr	r3,r7,0x6
8000b15e:	2c 83       	sub	r3,-56
8000b160:	c1 f8       	rjmp	8000b19e <_malloc_r+0xbe>
8000b162:	59 43       	cp.w	r3,20
8000b164:	e0 8b 00 04 	brhi	8000b16c <_malloc_r+0x8c>
8000b168:	2a 53       	sub	r3,-91
8000b16a:	c1 a8       	rjmp	8000b19e <_malloc_r+0xbe>
8000b16c:	e0 43 00 54 	cp.w	r3,84
8000b170:	e0 8b 00 06 	brhi	8000b17c <_malloc_r+0x9c>
8000b174:	ee 03 16 0c 	lsr	r3,r7,0xc
8000b178:	29 23       	sub	r3,-110
8000b17a:	c1 28       	rjmp	8000b19e <_malloc_r+0xbe>
8000b17c:	e0 43 01 54 	cp.w	r3,340
8000b180:	e0 8b 00 06 	brhi	8000b18c <_malloc_r+0xac>
8000b184:	ee 03 16 0f 	lsr	r3,r7,0xf
8000b188:	28 93       	sub	r3,-119
8000b18a:	c0 a8       	rjmp	8000b19e <_malloc_r+0xbe>
8000b18c:	e0 43 05 54 	cp.w	r3,1364
8000b190:	e0 88 00 04 	brls	8000b198 <_malloc_r+0xb8>
8000b194:	37 e3       	mov	r3,126
8000b196:	c0 48       	rjmp	8000b19e <_malloc_r+0xbe>
8000b198:	ee 03 16 12 	lsr	r3,r7,0x12
8000b19c:	28 43       	sub	r3,-124
8000b19e:	e0 6a 00 fc 	mov	r10,252
8000b1a2:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000b1a6:	74 36       	ld.w	r6,r10[0xc]
8000b1a8:	c1 98       	rjmp	8000b1da <_malloc_r+0xfa>
8000b1aa:	6c 19       	ld.w	r9,r6[0x4]
8000b1ac:	e0 19 ff fc 	andl	r9,0xfffc
8000b1b0:	f2 07 01 0b 	sub	r11,r9,r7
8000b1b4:	58 fb       	cp.w	r11,15
8000b1b6:	e0 8a 00 04 	brle	8000b1be <_malloc_r+0xde>
8000b1ba:	20 13       	sub	r3,1
8000b1bc:	c1 18       	rjmp	8000b1de <_malloc_r+0xfe>
8000b1be:	6c 38       	ld.w	r8,r6[0xc]
8000b1c0:	58 0b       	cp.w	r11,0
8000b1c2:	c0 b5       	brlt	8000b1d8 <_malloc_r+0xf8>
8000b1c4:	6c 2a       	ld.w	r10,r6[0x8]
8000b1c6:	ec 09 00 09 	add	r9,r6,r9
8000b1ca:	0a 9c       	mov	r12,r5
8000b1cc:	91 2a       	st.w	r8[0x8],r10
8000b1ce:	95 38       	st.w	r10[0xc],r8
8000b1d0:	72 18       	ld.w	r8,r9[0x4]
8000b1d2:	a1 a8       	sbr	r8,0x0
8000b1d4:	93 18       	st.w	r9[0x4],r8
8000b1d6:	cb c8       	rjmp	8000b34e <_malloc_r+0x26e>
8000b1d8:	10 96       	mov	r6,r8
8000b1da:	14 36       	cp.w	r6,r10
8000b1dc:	ce 71       	brne	8000b1aa <_malloc_r+0xca>
8000b1de:	2f f3       	sub	r3,-1
8000b1e0:	e0 6a 00 fc 	mov	r10,252
8000b1e4:	f4 cc ff f8 	sub	r12,r10,-8
8000b1e8:	78 26       	ld.w	r6,r12[0x8]
8000b1ea:	18 36       	cp.w	r6,r12
8000b1ec:	c6 c0       	breq	8000b2c4 <_malloc_r+0x1e4>
8000b1ee:	6c 19       	ld.w	r9,r6[0x4]
8000b1f0:	e0 19 ff fc 	andl	r9,0xfffc
8000b1f4:	f2 07 01 08 	sub	r8,r9,r7
8000b1f8:	58 f8       	cp.w	r8,15
8000b1fa:	e0 89 00 8f 	brgt	8000b318 <_malloc_r+0x238>
8000b1fe:	99 3c       	st.w	r12[0xc],r12
8000b200:	99 2c       	st.w	r12[0x8],r12
8000b202:	58 08       	cp.w	r8,0
8000b204:	c0 55       	brlt	8000b20e <_malloc_r+0x12e>
8000b206:	ec 09 00 09 	add	r9,r6,r9
8000b20a:	0a 9c       	mov	r12,r5
8000b20c:	ce 2b       	rjmp	8000b1d0 <_malloc_r+0xf0>
8000b20e:	e0 49 01 ff 	cp.w	r9,511
8000b212:	e0 8b 00 13 	brhi	8000b238 <_malloc_r+0x158>
8000b216:	a3 99       	lsr	r9,0x3
8000b218:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000b21c:	70 2b       	ld.w	r11,r8[0x8]
8000b21e:	8d 38       	st.w	r6[0xc],r8
8000b220:	8d 2b       	st.w	r6[0x8],r11
8000b222:	97 36       	st.w	r11[0xc],r6
8000b224:	91 26       	st.w	r8[0x8],r6
8000b226:	a3 49       	asr	r9,0x2
8000b228:	74 18       	ld.w	r8,r10[0x4]
8000b22a:	30 1b       	mov	r11,1
8000b22c:	f6 09 09 49 	lsl	r9,r11,r9
8000b230:	f1 e9 10 09 	or	r9,r8,r9
8000b234:	95 19       	st.w	r10[0x4],r9
8000b236:	c4 78       	rjmp	8000b2c4 <_malloc_r+0x1e4>
8000b238:	f2 0a 16 09 	lsr	r10,r9,0x9
8000b23c:	58 4a       	cp.w	r10,4
8000b23e:	e0 8b 00 07 	brhi	8000b24c <_malloc_r+0x16c>
8000b242:	f2 0a 16 06 	lsr	r10,r9,0x6
8000b246:	2c 8a       	sub	r10,-56
8000b248:	c2 08       	rjmp	8000b288 <_malloc_r+0x1a8>
8000b24a:	d7 03       	nop
8000b24c:	59 4a       	cp.w	r10,20
8000b24e:	e0 8b 00 04 	brhi	8000b256 <_malloc_r+0x176>
8000b252:	2a 5a       	sub	r10,-91
8000b254:	c1 a8       	rjmp	8000b288 <_malloc_r+0x1a8>
8000b256:	e0 4a 00 54 	cp.w	r10,84
8000b25a:	e0 8b 00 06 	brhi	8000b266 <_malloc_r+0x186>
8000b25e:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000b262:	29 2a       	sub	r10,-110
8000b264:	c1 28       	rjmp	8000b288 <_malloc_r+0x1a8>
8000b266:	e0 4a 01 54 	cp.w	r10,340
8000b26a:	e0 8b 00 06 	brhi	8000b276 <_malloc_r+0x196>
8000b26e:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000b272:	28 9a       	sub	r10,-119
8000b274:	c0 a8       	rjmp	8000b288 <_malloc_r+0x1a8>
8000b276:	e0 4a 05 54 	cp.w	r10,1364
8000b27a:	e0 88 00 04 	brls	8000b282 <_malloc_r+0x1a2>
8000b27e:	37 ea       	mov	r10,126
8000b280:	c0 48       	rjmp	8000b288 <_malloc_r+0x1a8>
8000b282:	f2 0a 16 12 	lsr	r10,r9,0x12
8000b286:	28 4a       	sub	r10,-124
8000b288:	e0 6b 00 fc 	mov	r11,252
8000b28c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000b290:	68 28       	ld.w	r8,r4[0x8]
8000b292:	08 38       	cp.w	r8,r4
8000b294:	c0 e1       	brne	8000b2b0 <_malloc_r+0x1d0>
8000b296:	76 19       	ld.w	r9,r11[0x4]
8000b298:	a3 4a       	asr	r10,0x2
8000b29a:	30 1e       	mov	lr,1
8000b29c:	fc 0a 09 4a 	lsl	r10,lr,r10
8000b2a0:	f3 ea 10 0a 	or	r10,r9,r10
8000b2a4:	10 99       	mov	r9,r8
8000b2a6:	97 1a       	st.w	r11[0x4],r10
8000b2a8:	c0 a8       	rjmp	8000b2bc <_malloc_r+0x1dc>
8000b2aa:	70 28       	ld.w	r8,r8[0x8]
8000b2ac:	08 38       	cp.w	r8,r4
8000b2ae:	c0 60       	breq	8000b2ba <_malloc_r+0x1da>
8000b2b0:	70 1a       	ld.w	r10,r8[0x4]
8000b2b2:	e0 1a ff fc 	andl	r10,0xfffc
8000b2b6:	14 39       	cp.w	r9,r10
8000b2b8:	cf 93       	brcs	8000b2aa <_malloc_r+0x1ca>
8000b2ba:	70 39       	ld.w	r9,r8[0xc]
8000b2bc:	8d 39       	st.w	r6[0xc],r9
8000b2be:	8d 28       	st.w	r6[0x8],r8
8000b2c0:	91 36       	st.w	r8[0xc],r6
8000b2c2:	93 26       	st.w	r9[0x8],r6
8000b2c4:	e6 08 14 02 	asr	r8,r3,0x2
8000b2c8:	30 1b       	mov	r11,1
8000b2ca:	e0 64 00 fc 	mov	r4,252
8000b2ce:	f6 08 09 4b 	lsl	r11,r11,r8
8000b2d2:	68 18       	ld.w	r8,r4[0x4]
8000b2d4:	10 3b       	cp.w	r11,r8
8000b2d6:	e0 8b 00 69 	brhi	8000b3a8 <_malloc_r+0x2c8>
8000b2da:	f7 e8 00 09 	and	r9,r11,r8
8000b2de:	c0 b1       	brne	8000b2f4 <_malloc_r+0x214>
8000b2e0:	e0 13 ff fc 	andl	r3,0xfffc
8000b2e4:	a1 7b       	lsl	r11,0x1
8000b2e6:	2f c3       	sub	r3,-4
8000b2e8:	c0 38       	rjmp	8000b2ee <_malloc_r+0x20e>
8000b2ea:	2f c3       	sub	r3,-4
8000b2ec:	a1 7b       	lsl	r11,0x1
8000b2ee:	f7 e8 00 09 	and	r9,r11,r8
8000b2f2:	cf c0       	breq	8000b2ea <_malloc_r+0x20a>
8000b2f4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000b2f8:	06 92       	mov	r2,r3
8000b2fa:	1c 91       	mov	r1,lr
8000b2fc:	62 36       	ld.w	r6,r1[0xc]
8000b2fe:	c2 d8       	rjmp	8000b358 <_malloc_r+0x278>
8000b300:	6c 1a       	ld.w	r10,r6[0x4]
8000b302:	e0 1a ff fc 	andl	r10,0xfffc
8000b306:	f4 07 01 08 	sub	r8,r10,r7
8000b30a:	58 f8       	cp.w	r8,15
8000b30c:	e0 8a 00 15 	brle	8000b336 <_malloc_r+0x256>
8000b310:	6c 3a       	ld.w	r10,r6[0xc]
8000b312:	6c 29       	ld.w	r9,r6[0x8]
8000b314:	95 29       	st.w	r10[0x8],r9
8000b316:	93 3a       	st.w	r9[0xc],r10
8000b318:	0e 99       	mov	r9,r7
8000b31a:	ec 07 00 07 	add	r7,r6,r7
8000b31e:	a1 a9       	sbr	r9,0x0
8000b320:	99 37       	st.w	r12[0xc],r7
8000b322:	99 27       	st.w	r12[0x8],r7
8000b324:	8d 19       	st.w	r6[0x4],r9
8000b326:	ee 08 09 08 	st.w	r7[r8],r8
8000b32a:	8f 2c       	st.w	r7[0x8],r12
8000b32c:	8f 3c       	st.w	r7[0xc],r12
8000b32e:	a1 a8       	sbr	r8,0x0
8000b330:	0a 9c       	mov	r12,r5
8000b332:	8f 18       	st.w	r7[0x4],r8
8000b334:	c0 d8       	rjmp	8000b34e <_malloc_r+0x26e>
8000b336:	6c 39       	ld.w	r9,r6[0xc]
8000b338:	58 08       	cp.w	r8,0
8000b33a:	c0 e5       	brlt	8000b356 <_malloc_r+0x276>
8000b33c:	ec 0a 00 0a 	add	r10,r6,r10
8000b340:	74 18       	ld.w	r8,r10[0x4]
8000b342:	a1 a8       	sbr	r8,0x0
8000b344:	0a 9c       	mov	r12,r5
8000b346:	95 18       	st.w	r10[0x4],r8
8000b348:	6c 28       	ld.w	r8,r6[0x8]
8000b34a:	93 28       	st.w	r9[0x8],r8
8000b34c:	91 39       	st.w	r8[0xc],r9
8000b34e:	c1 3d       	rcall	8000b574 <__malloc_unlock>
8000b350:	ec cc ff f8 	sub	r12,r6,-8
8000b354:	d8 32       	popm	r0-r7,pc
8000b356:	12 96       	mov	r6,r9
8000b358:	02 36       	cp.w	r6,r1
8000b35a:	cd 31       	brne	8000b300 <_malloc_r+0x220>
8000b35c:	2f f2       	sub	r2,-1
8000b35e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000b362:	c0 30       	breq	8000b368 <_malloc_r+0x288>
8000b364:	2f 81       	sub	r1,-8
8000b366:	cc bb       	rjmp	8000b2fc <_malloc_r+0x21c>
8000b368:	1c 98       	mov	r8,lr
8000b36a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000b36e:	c0 81       	brne	8000b37e <_malloc_r+0x29e>
8000b370:	68 19       	ld.w	r9,r4[0x4]
8000b372:	f6 08 11 ff 	rsub	r8,r11,-1
8000b376:	f3 e8 00 08 	and	r8,r9,r8
8000b37a:	89 18       	st.w	r4[0x4],r8
8000b37c:	c0 78       	rjmp	8000b38a <_malloc_r+0x2aa>
8000b37e:	f0 c9 00 08 	sub	r9,r8,8
8000b382:	20 13       	sub	r3,1
8000b384:	70 08       	ld.w	r8,r8[0x0]
8000b386:	12 38       	cp.w	r8,r9
8000b388:	cf 10       	breq	8000b36a <_malloc_r+0x28a>
8000b38a:	a1 7b       	lsl	r11,0x1
8000b38c:	68 18       	ld.w	r8,r4[0x4]
8000b38e:	10 3b       	cp.w	r11,r8
8000b390:	e0 8b 00 0c 	brhi	8000b3a8 <_malloc_r+0x2c8>
8000b394:	58 0b       	cp.w	r11,0
8000b396:	c0 90       	breq	8000b3a8 <_malloc_r+0x2c8>
8000b398:	04 93       	mov	r3,r2
8000b39a:	c0 38       	rjmp	8000b3a0 <_malloc_r+0x2c0>
8000b39c:	2f c3       	sub	r3,-4
8000b39e:	a1 7b       	lsl	r11,0x1
8000b3a0:	f7 e8 00 09 	and	r9,r11,r8
8000b3a4:	ca 81       	brne	8000b2f4 <_malloc_r+0x214>
8000b3a6:	cf bb       	rjmp	8000b39c <_malloc_r+0x2bc>
8000b3a8:	68 23       	ld.w	r3,r4[0x8]
8000b3aa:	66 12       	ld.w	r2,r3[0x4]
8000b3ac:	e0 12 ff fc 	andl	r2,0xfffc
8000b3b0:	0e 32       	cp.w	r2,r7
8000b3b2:	5f 39       	srlo	r9
8000b3b4:	e4 07 01 08 	sub	r8,r2,r7
8000b3b8:	58 f8       	cp.w	r8,15
8000b3ba:	5f aa       	srle	r10
8000b3bc:	f5 e9 10 09 	or	r9,r10,r9
8000b3c0:	e0 80 00 9a 	breq	8000b4f4 <_malloc_r+0x414>
8000b3c4:	e0 68 06 34 	mov	r8,1588
8000b3c8:	70 01       	ld.w	r1,r8[0x0]
8000b3ca:	e0 68 05 08 	mov	r8,1288
8000b3ce:	2f 01       	sub	r1,-16
8000b3d0:	70 08       	ld.w	r8,r8[0x0]
8000b3d2:	0e 01       	add	r1,r7
8000b3d4:	5b f8       	cp.w	r8,-1
8000b3d6:	c0 40       	breq	8000b3de <_malloc_r+0x2fe>
8000b3d8:	28 11       	sub	r1,-127
8000b3da:	e0 11 ff 80 	andl	r1,0xff80
8000b3de:	02 9b       	mov	r11,r1
8000b3e0:	0a 9c       	mov	r12,r5
8000b3e2:	e0 a0 05 39 	rcall	8000be54 <_sbrk_r>
8000b3e6:	18 96       	mov	r6,r12
8000b3e8:	5b fc       	cp.w	r12,-1
8000b3ea:	c7 50       	breq	8000b4d4 <_malloc_r+0x3f4>
8000b3ec:	e6 02 00 08 	add	r8,r3,r2
8000b3f0:	10 3c       	cp.w	r12,r8
8000b3f2:	c0 32       	brcc	8000b3f8 <_malloc_r+0x318>
8000b3f4:	08 33       	cp.w	r3,r4
8000b3f6:	c6 f1       	brne	8000b4d4 <_malloc_r+0x3f4>
8000b3f8:	e0 6a 06 38 	mov	r10,1592
8000b3fc:	74 09       	ld.w	r9,r10[0x0]
8000b3fe:	e2 09 00 09 	add	r9,r1,r9
8000b402:	95 09       	st.w	r10[0x0],r9
8000b404:	10 36       	cp.w	r6,r8
8000b406:	c0 a1       	brne	8000b41a <_malloc_r+0x33a>
8000b408:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000b40c:	c0 71       	brne	8000b41a <_malloc_r+0x33a>
8000b40e:	e2 02 00 02 	add	r2,r1,r2
8000b412:	68 28       	ld.w	r8,r4[0x8]
8000b414:	a1 a2       	sbr	r2,0x0
8000b416:	91 12       	st.w	r8[0x4],r2
8000b418:	c4 f8       	rjmp	8000b4b6 <_malloc_r+0x3d6>
8000b41a:	e0 6a 05 08 	mov	r10,1288
8000b41e:	74 0b       	ld.w	r11,r10[0x0]
8000b420:	5b fb       	cp.w	r11,-1
8000b422:	c0 31       	brne	8000b428 <_malloc_r+0x348>
8000b424:	95 06       	st.w	r10[0x0],r6
8000b426:	c0 78       	rjmp	8000b434 <_malloc_r+0x354>
8000b428:	ec 09 00 09 	add	r9,r6,r9
8000b42c:	e0 6a 06 38 	mov	r10,1592
8000b430:	10 19       	sub	r9,r8
8000b432:	95 09       	st.w	r10[0x0],r9
8000b434:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000b438:	f0 09 11 08 	rsub	r9,r8,8
8000b43c:	58 08       	cp.w	r8,0
8000b43e:	f2 08 17 10 	movne	r8,r9
8000b442:	ed d8 e1 06 	addne	r6,r6,r8
8000b446:	28 08       	sub	r8,-128
8000b448:	ec 01 00 01 	add	r1,r6,r1
8000b44c:	0a 9c       	mov	r12,r5
8000b44e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000b452:	f0 01 01 01 	sub	r1,r8,r1
8000b456:	02 9b       	mov	r11,r1
8000b458:	e0 a0 04 fe 	rcall	8000be54 <_sbrk_r>
8000b45c:	e0 68 06 38 	mov	r8,1592
8000b460:	5b fc       	cp.w	r12,-1
8000b462:	ec 0c 17 00 	moveq	r12,r6
8000b466:	f9 b1 00 00 	moveq	r1,0
8000b46a:	70 09       	ld.w	r9,r8[0x0]
8000b46c:	0c 1c       	sub	r12,r6
8000b46e:	89 26       	st.w	r4[0x8],r6
8000b470:	02 0c       	add	r12,r1
8000b472:	12 01       	add	r1,r9
8000b474:	a1 ac       	sbr	r12,0x0
8000b476:	91 01       	st.w	r8[0x0],r1
8000b478:	8d 1c       	st.w	r6[0x4],r12
8000b47a:	08 33       	cp.w	r3,r4
8000b47c:	c1 d0       	breq	8000b4b6 <_malloc_r+0x3d6>
8000b47e:	58 f2       	cp.w	r2,15
8000b480:	e0 8b 00 05 	brhi	8000b48a <_malloc_r+0x3aa>
8000b484:	30 18       	mov	r8,1
8000b486:	8d 18       	st.w	r6[0x4],r8
8000b488:	c2 68       	rjmp	8000b4d4 <_malloc_r+0x3f4>
8000b48a:	30 59       	mov	r9,5
8000b48c:	20 c2       	sub	r2,12
8000b48e:	e0 12 ff f8 	andl	r2,0xfff8
8000b492:	e6 02 00 08 	add	r8,r3,r2
8000b496:	91 29       	st.w	r8[0x8],r9
8000b498:	91 19       	st.w	r8[0x4],r9
8000b49a:	66 18       	ld.w	r8,r3[0x4]
8000b49c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b4a0:	e5 e8 10 08 	or	r8,r2,r8
8000b4a4:	87 18       	st.w	r3[0x4],r8
8000b4a6:	58 f2       	cp.w	r2,15
8000b4a8:	e0 88 00 07 	brls	8000b4b6 <_malloc_r+0x3d6>
8000b4ac:	e6 cb ff f8 	sub	r11,r3,-8
8000b4b0:	0a 9c       	mov	r12,r5
8000b4b2:	fe b0 fb 71 	rcall	8000ab94 <_free_r>
8000b4b6:	e0 69 06 30 	mov	r9,1584
8000b4ba:	72 0a       	ld.w	r10,r9[0x0]
8000b4bc:	e0 68 06 38 	mov	r8,1592
8000b4c0:	70 08       	ld.w	r8,r8[0x0]
8000b4c2:	14 38       	cp.w	r8,r10
8000b4c4:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b4c8:	e0 69 06 2c 	mov	r9,1580
8000b4cc:	72 0a       	ld.w	r10,r9[0x0]
8000b4ce:	14 38       	cp.w	r8,r10
8000b4d0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b4d4:	68 28       	ld.w	r8,r4[0x8]
8000b4d6:	70 18       	ld.w	r8,r8[0x4]
8000b4d8:	e0 18 ff fc 	andl	r8,0xfffc
8000b4dc:	0e 38       	cp.w	r8,r7
8000b4de:	5f 39       	srlo	r9
8000b4e0:	0e 18       	sub	r8,r7
8000b4e2:	58 f8       	cp.w	r8,15
8000b4e4:	5f aa       	srle	r10
8000b4e6:	f5 e9 10 09 	or	r9,r10,r9
8000b4ea:	c0 50       	breq	8000b4f4 <_malloc_r+0x414>
8000b4ec:	0a 9c       	mov	r12,r5
8000b4ee:	c4 3c       	rcall	8000b574 <__malloc_unlock>
8000b4f0:	d8 3a       	popm	r0-r7,pc,r12=0
8000b4f2:	d7 03       	nop
8000b4f4:	68 26       	ld.w	r6,r4[0x8]
8000b4f6:	a1 a8       	sbr	r8,0x0
8000b4f8:	0e 99       	mov	r9,r7
8000b4fa:	a1 a9       	sbr	r9,0x0
8000b4fc:	8d 19       	st.w	r6[0x4],r9
8000b4fe:	ec 07 00 07 	add	r7,r6,r7
8000b502:	0a 9c       	mov	r12,r5
8000b504:	89 27       	st.w	r4[0x8],r7
8000b506:	8f 18       	st.w	r7[0x4],r8
8000b508:	c3 6c       	rcall	8000b574 <__malloc_unlock>
8000b50a:	ec cc ff f8 	sub	r12,r6,-8
8000b50e:	d8 32       	popm	r0-r7,pc

8000b510 <memchr>:
8000b510:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000b514:	c0 68       	rjmp	8000b520 <memchr+0x10>
8000b516:	20 1a       	sub	r10,1
8000b518:	19 88       	ld.ub	r8,r12[0x0]
8000b51a:	16 38       	cp.w	r8,r11
8000b51c:	5e 0c       	reteq	r12
8000b51e:	2f fc       	sub	r12,-1
8000b520:	58 0a       	cp.w	r10,0
8000b522:	cf a1       	brne	8000b516 <memchr+0x6>
8000b524:	5e fa       	retal	r10

8000b526 <memmove>:
8000b526:	d4 01       	pushm	lr
8000b528:	18 3b       	cp.w	r11,r12
8000b52a:	c1 92       	brcc	8000b55c <memmove+0x36>
8000b52c:	f6 0a 00 09 	add	r9,r11,r10
8000b530:	12 3c       	cp.w	r12,r9
8000b532:	c1 52       	brcc	8000b55c <memmove+0x36>
8000b534:	f8 0a 00 0b 	add	r11,r12,r10
8000b538:	30 08       	mov	r8,0
8000b53a:	c0 68       	rjmp	8000b546 <memmove+0x20>
8000b53c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000b540:	20 1a       	sub	r10,1
8000b542:	f6 08 0b 0e 	st.b	r11[r8],lr
8000b546:	20 18       	sub	r8,1
8000b548:	58 0a       	cp.w	r10,0
8000b54a:	cf 91       	brne	8000b53c <memmove+0x16>
8000b54c:	d8 02       	popm	pc
8000b54e:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000b552:	20 1a       	sub	r10,1
8000b554:	f8 08 0b 09 	st.b	r12[r8],r9
8000b558:	2f f8       	sub	r8,-1
8000b55a:	c0 28       	rjmp	8000b55e <memmove+0x38>
8000b55c:	30 08       	mov	r8,0
8000b55e:	58 0a       	cp.w	r10,0
8000b560:	cf 71       	brne	8000b54e <memmove+0x28>
8000b562:	d8 02       	popm	pc

8000b564 <memset>:
8000b564:	18 98       	mov	r8,r12
8000b566:	c0 38       	rjmp	8000b56c <memset+0x8>
8000b568:	10 cb       	st.b	r8++,r11
8000b56a:	20 1a       	sub	r10,1
8000b56c:	58 0a       	cp.w	r10,0
8000b56e:	cf d1       	brne	8000b568 <memset+0x4>
8000b570:	5e fc       	retal	r12

8000b572 <__malloc_lock>:
8000b572:	5e fc       	retal	r12

8000b574 <__malloc_unlock>:
8000b574:	5e fc       	retal	r12

8000b576 <__hi0bits>:
8000b576:	18 98       	mov	r8,r12
8000b578:	e0 1c 00 00 	andl	r12,0x0
8000b57c:	f0 09 15 10 	lsl	r9,r8,0x10
8000b580:	58 0c       	cp.w	r12,0
8000b582:	f2 08 17 00 	moveq	r8,r9
8000b586:	f9 bc 00 10 	moveq	r12,16
8000b58a:	f9 bc 01 00 	movne	r12,0
8000b58e:	10 9a       	mov	r10,r8
8000b590:	f0 09 15 08 	lsl	r9,r8,0x8
8000b594:	e6 1a ff 00 	andh	r10,0xff00,COH
8000b598:	f7 bc 00 f8 	subeq	r12,-8
8000b59c:	f2 08 17 00 	moveq	r8,r9
8000b5a0:	10 9a       	mov	r10,r8
8000b5a2:	f0 09 15 04 	lsl	r9,r8,0x4
8000b5a6:	e6 1a f0 00 	andh	r10,0xf000,COH
8000b5aa:	f7 bc 00 fc 	subeq	r12,-4
8000b5ae:	f2 08 17 00 	moveq	r8,r9
8000b5b2:	10 9a       	mov	r10,r8
8000b5b4:	f0 09 15 02 	lsl	r9,r8,0x2
8000b5b8:	e6 1a c0 00 	andh	r10,0xc000,COH
8000b5bc:	f7 bc 00 fe 	subeq	r12,-2
8000b5c0:	f2 08 17 00 	moveq	r8,r9
8000b5c4:	58 08       	cp.w	r8,0
8000b5c6:	5e 5c       	retlt	r12
8000b5c8:	ed b8 00 1e 	bld	r8,0x1e
8000b5cc:	f9 bc 01 20 	movne	r12,32
8000b5d0:	f7 bc 00 ff 	subeq	r12,-1
8000b5d4:	5e fc       	retal	r12

8000b5d6 <__lo0bits>:
8000b5d6:	18 99       	mov	r9,r12
8000b5d8:	78 08       	ld.w	r8,r12[0x0]
8000b5da:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000b5de:	c1 50       	breq	8000b608 <__lo0bits+0x32>
8000b5e0:	ed b8 00 00 	bld	r8,0x0
8000b5e4:	c0 21       	brne	8000b5e8 <__lo0bits+0x12>
8000b5e6:	5e fd       	retal	0
8000b5e8:	10 9b       	mov	r11,r8
8000b5ea:	f0 0a 16 01 	lsr	r10,r8,0x1
8000b5ee:	e2 1b 00 02 	andl	r11,0x2,COH
8000b5f2:	a3 88       	lsr	r8,0x2
8000b5f4:	58 0b       	cp.w	r11,0
8000b5f6:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000b5fa:	f9 bc 01 01 	movne	r12,1
8000b5fe:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000b602:	f9 bc 00 02 	moveq	r12,2
8000b606:	5e fc       	retal	r12
8000b608:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000b60c:	f0 0b 16 10 	lsr	r11,r8,0x10
8000b610:	58 0a       	cp.w	r10,0
8000b612:	f6 08 17 00 	moveq	r8,r11
8000b616:	f9 bc 00 10 	moveq	r12,16
8000b61a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000b61e:	f0 0a 16 08 	lsr	r10,r8,0x8
8000b622:	58 0b       	cp.w	r11,0
8000b624:	f7 bc 00 f8 	subeq	r12,-8
8000b628:	f4 08 17 00 	moveq	r8,r10
8000b62c:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000b630:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b634:	58 0b       	cp.w	r11,0
8000b636:	f7 bc 00 fc 	subeq	r12,-4
8000b63a:	f4 08 17 00 	moveq	r8,r10
8000b63e:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000b642:	f0 0a 16 02 	lsr	r10,r8,0x2
8000b646:	58 0b       	cp.w	r11,0
8000b648:	f7 bc 00 fe 	subeq	r12,-2
8000b64c:	f4 08 17 00 	moveq	r8,r10
8000b650:	ed b8 00 00 	bld	r8,0x0
8000b654:	c0 60       	breq	8000b660 <__lo0bits+0x8a>
8000b656:	a1 98       	lsr	r8,0x1
8000b658:	c0 31       	brne	8000b65e <__lo0bits+0x88>
8000b65a:	32 0c       	mov	r12,32
8000b65c:	5e fc       	retal	r12
8000b65e:	2f fc       	sub	r12,-1
8000b660:	93 08       	st.w	r9[0x0],r8
8000b662:	5e fc       	retal	r12

8000b664 <__mcmp>:
8000b664:	d4 01       	pushm	lr
8000b666:	18 98       	mov	r8,r12
8000b668:	76 49       	ld.w	r9,r11[0x10]
8000b66a:	78 4c       	ld.w	r12,r12[0x10]
8000b66c:	12 1c       	sub	r12,r9
8000b66e:	c1 31       	brne	8000b694 <__mcmp+0x30>
8000b670:	2f b9       	sub	r9,-5
8000b672:	a3 69       	lsl	r9,0x2
8000b674:	12 0b       	add	r11,r9
8000b676:	f0 09 00 09 	add	r9,r8,r9
8000b67a:	2e c8       	sub	r8,-20
8000b67c:	13 4e       	ld.w	lr,--r9
8000b67e:	17 4a       	ld.w	r10,--r11
8000b680:	14 3e       	cp.w	lr,r10
8000b682:	c0 60       	breq	8000b68e <__mcmp+0x2a>
8000b684:	f9 bc 03 ff 	movlo	r12,-1
8000b688:	f9 bc 02 01 	movhs	r12,1
8000b68c:	d8 02       	popm	pc
8000b68e:	10 39       	cp.w	r9,r8
8000b690:	fe 9b ff f6 	brhi	8000b67c <__mcmp+0x18>
8000b694:	d8 02       	popm	pc
8000b696:	d7 03       	nop

8000b698 <_Bfree>:
8000b698:	d4 21       	pushm	r4-r7,lr
8000b69a:	18 97       	mov	r7,r12
8000b69c:	16 95       	mov	r5,r11
8000b69e:	78 96       	ld.w	r6,r12[0x24]
8000b6a0:	58 06       	cp.w	r6,0
8000b6a2:	c0 91       	brne	8000b6b4 <_Bfree+0x1c>
8000b6a4:	31 0c       	mov	r12,16
8000b6a6:	fe b0 fd 15 	rcall	8000b0d0 <malloc>
8000b6aa:	99 36       	st.w	r12[0xc],r6
8000b6ac:	8f 9c       	st.w	r7[0x24],r12
8000b6ae:	99 16       	st.w	r12[0x4],r6
8000b6b0:	99 26       	st.w	r12[0x8],r6
8000b6b2:	99 06       	st.w	r12[0x0],r6
8000b6b4:	58 05       	cp.w	r5,0
8000b6b6:	c0 90       	breq	8000b6c8 <_Bfree+0x30>
8000b6b8:	6a 19       	ld.w	r9,r5[0x4]
8000b6ba:	6e 98       	ld.w	r8,r7[0x24]
8000b6bc:	70 38       	ld.w	r8,r8[0xc]
8000b6be:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000b6c2:	8b 0a       	st.w	r5[0x0],r10
8000b6c4:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000b6c8:	d8 22       	popm	r4-r7,pc
8000b6ca:	d7 03       	nop

8000b6cc <_Balloc>:
8000b6cc:	d4 21       	pushm	r4-r7,lr
8000b6ce:	18 97       	mov	r7,r12
8000b6d0:	16 96       	mov	r6,r11
8000b6d2:	78 95       	ld.w	r5,r12[0x24]
8000b6d4:	58 05       	cp.w	r5,0
8000b6d6:	c0 91       	brne	8000b6e8 <_Balloc+0x1c>
8000b6d8:	31 0c       	mov	r12,16
8000b6da:	fe b0 fc fb 	rcall	8000b0d0 <malloc>
8000b6de:	99 35       	st.w	r12[0xc],r5
8000b6e0:	8f 9c       	st.w	r7[0x24],r12
8000b6e2:	99 15       	st.w	r12[0x4],r5
8000b6e4:	99 25       	st.w	r12[0x8],r5
8000b6e6:	99 05       	st.w	r12[0x0],r5
8000b6e8:	6e 95       	ld.w	r5,r7[0x24]
8000b6ea:	6a 38       	ld.w	r8,r5[0xc]
8000b6ec:	58 08       	cp.w	r8,0
8000b6ee:	c0 b1       	brne	8000b704 <_Balloc+0x38>
8000b6f0:	31 0a       	mov	r10,16
8000b6f2:	30 4b       	mov	r11,4
8000b6f4:	0e 9c       	mov	r12,r7
8000b6f6:	e0 a0 04 93 	rcall	8000c01c <_calloc_r>
8000b6fa:	8b 3c       	st.w	r5[0xc],r12
8000b6fc:	6e 98       	ld.w	r8,r7[0x24]
8000b6fe:	70 3c       	ld.w	r12,r8[0xc]
8000b700:	58 0c       	cp.w	r12,0
8000b702:	c1 b0       	breq	8000b738 <_Balloc+0x6c>
8000b704:	6e 98       	ld.w	r8,r7[0x24]
8000b706:	70 38       	ld.w	r8,r8[0xc]
8000b708:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000b70c:	70 0c       	ld.w	r12,r8[0x0]
8000b70e:	58 0c       	cp.w	r12,0
8000b710:	c0 40       	breq	8000b718 <_Balloc+0x4c>
8000b712:	78 09       	ld.w	r9,r12[0x0]
8000b714:	91 09       	st.w	r8[0x0],r9
8000b716:	c0 e8       	rjmp	8000b732 <_Balloc+0x66>
8000b718:	0e 9c       	mov	r12,r7
8000b71a:	30 17       	mov	r7,1
8000b71c:	0e 9b       	mov	r11,r7
8000b71e:	ee 06 09 47 	lsl	r7,r7,r6
8000b722:	ee ca ff fb 	sub	r10,r7,-5
8000b726:	a3 6a       	lsl	r10,0x2
8000b728:	e0 a0 04 7a 	rcall	8000c01c <_calloc_r>
8000b72c:	c0 60       	breq	8000b738 <_Balloc+0x6c>
8000b72e:	99 16       	st.w	r12[0x4],r6
8000b730:	99 27       	st.w	r12[0x8],r7
8000b732:	30 08       	mov	r8,0
8000b734:	99 38       	st.w	r12[0xc],r8
8000b736:	99 48       	st.w	r12[0x10],r8
8000b738:	d8 22       	popm	r4-r7,pc
8000b73a:	d7 03       	nop

8000b73c <__d2b>:
8000b73c:	d4 31       	pushm	r0-r7,lr
8000b73e:	20 2d       	sub	sp,8
8000b740:	16 93       	mov	r3,r11
8000b742:	12 96       	mov	r6,r9
8000b744:	10 95       	mov	r5,r8
8000b746:	14 92       	mov	r2,r10
8000b748:	30 1b       	mov	r11,1
8000b74a:	cc 1f       	rcall	8000b6cc <_Balloc>
8000b74c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000b750:	50 09       	stdsp	sp[0x0],r9
8000b752:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000b756:	b5 a9       	sbr	r9,0x14
8000b758:	f0 01 16 14 	lsr	r1,r8,0x14
8000b75c:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b760:	18 94       	mov	r4,r12
8000b762:	58 02       	cp.w	r2,0
8000b764:	c1 d0       	breq	8000b79e <__d2b+0x62>
8000b766:	fa cc ff f8 	sub	r12,sp,-8
8000b76a:	18 d2       	st.w	--r12,r2
8000b76c:	c3 5f       	rcall	8000b5d6 <__lo0bits>
8000b76e:	40 18       	lddsp	r8,sp[0x4]
8000b770:	c0 d0       	breq	8000b78a <__d2b+0x4e>
8000b772:	40 09       	lddsp	r9,sp[0x0]
8000b774:	f8 0a 11 20 	rsub	r10,r12,32
8000b778:	f2 0a 09 4a 	lsl	r10,r9,r10
8000b77c:	f5 e8 10 08 	or	r8,r10,r8
8000b780:	89 58       	st.w	r4[0x14],r8
8000b782:	f2 0c 0a 49 	lsr	r9,r9,r12
8000b786:	50 09       	stdsp	sp[0x0],r9
8000b788:	c0 28       	rjmp	8000b78c <__d2b+0x50>
8000b78a:	89 58       	st.w	r4[0x14],r8
8000b78c:	40 08       	lddsp	r8,sp[0x0]
8000b78e:	58 08       	cp.w	r8,0
8000b790:	f9 b3 01 02 	movne	r3,2
8000b794:	f9 b3 00 01 	moveq	r3,1
8000b798:	89 68       	st.w	r4[0x18],r8
8000b79a:	89 43       	st.w	r4[0x10],r3
8000b79c:	c0 88       	rjmp	8000b7ac <__d2b+0x70>
8000b79e:	1a 9c       	mov	r12,sp
8000b7a0:	c1 bf       	rcall	8000b5d6 <__lo0bits>
8000b7a2:	30 13       	mov	r3,1
8000b7a4:	40 08       	lddsp	r8,sp[0x0]
8000b7a6:	2e 0c       	sub	r12,-32
8000b7a8:	89 43       	st.w	r4[0x10],r3
8000b7aa:	89 58       	st.w	r4[0x14],r8
8000b7ac:	58 01       	cp.w	r1,0
8000b7ae:	c0 90       	breq	8000b7c0 <__d2b+0x84>
8000b7b0:	e2 c1 04 33 	sub	r1,r1,1075
8000b7b4:	18 01       	add	r1,r12
8000b7b6:	8d 01       	st.w	r6[0x0],r1
8000b7b8:	f8 0c 11 35 	rsub	r12,r12,53
8000b7bc:	8b 0c       	st.w	r5[0x0],r12
8000b7be:	c0 c8       	rjmp	8000b7d6 <__d2b+0x9a>
8000b7c0:	e6 c8 ff fc 	sub	r8,r3,-4
8000b7c4:	f8 cc 04 32 	sub	r12,r12,1074
8000b7c8:	a5 73       	lsl	r3,0x5
8000b7ca:	8d 0c       	st.w	r6[0x0],r12
8000b7cc:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000b7d0:	cd 3e       	rcall	8000b576 <__hi0bits>
8000b7d2:	18 13       	sub	r3,r12
8000b7d4:	8b 03       	st.w	r5[0x0],r3
8000b7d6:	08 9c       	mov	r12,r4
8000b7d8:	2f ed       	sub	sp,-8
8000b7da:	d8 32       	popm	r0-r7,pc

8000b7dc <__mdiff>:
8000b7dc:	d4 31       	pushm	r0-r7,lr
8000b7de:	74 48       	ld.w	r8,r10[0x10]
8000b7e0:	76 45       	ld.w	r5,r11[0x10]
8000b7e2:	16 97       	mov	r7,r11
8000b7e4:	14 96       	mov	r6,r10
8000b7e6:	10 15       	sub	r5,r8
8000b7e8:	c1 31       	brne	8000b80e <__mdiff+0x32>
8000b7ea:	2f b8       	sub	r8,-5
8000b7ec:	ee ce ff ec 	sub	lr,r7,-20
8000b7f0:	a3 68       	lsl	r8,0x2
8000b7f2:	f4 08 00 0b 	add	r11,r10,r8
8000b7f6:	ee 08 00 08 	add	r8,r7,r8
8000b7fa:	11 4a       	ld.w	r10,--r8
8000b7fc:	17 49       	ld.w	r9,--r11
8000b7fe:	12 3a       	cp.w	r10,r9
8000b800:	c0 30       	breq	8000b806 <__mdiff+0x2a>
8000b802:	c0 e2       	brcc	8000b81e <__mdiff+0x42>
8000b804:	c0 78       	rjmp	8000b812 <__mdiff+0x36>
8000b806:	1c 38       	cp.w	r8,lr
8000b808:	fe 9b ff f9 	brhi	8000b7fa <__mdiff+0x1e>
8000b80c:	c4 98       	rjmp	8000b89e <__mdiff+0xc2>
8000b80e:	58 05       	cp.w	r5,0
8000b810:	c0 64       	brge	8000b81c <__mdiff+0x40>
8000b812:	0e 98       	mov	r8,r7
8000b814:	30 15       	mov	r5,1
8000b816:	0c 97       	mov	r7,r6
8000b818:	10 96       	mov	r6,r8
8000b81a:	c0 28       	rjmp	8000b81e <__mdiff+0x42>
8000b81c:	30 05       	mov	r5,0
8000b81e:	6e 1b       	ld.w	r11,r7[0x4]
8000b820:	c5 6f       	rcall	8000b6cc <_Balloc>
8000b822:	6e 49       	ld.w	r9,r7[0x10]
8000b824:	6c 44       	ld.w	r4,r6[0x10]
8000b826:	99 35       	st.w	r12[0xc],r5
8000b828:	2f b4       	sub	r4,-5
8000b82a:	f2 c5 ff fb 	sub	r5,r9,-5
8000b82e:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000b832:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000b836:	2e c6       	sub	r6,-20
8000b838:	2e c7       	sub	r7,-20
8000b83a:	f8 c8 ff ec 	sub	r8,r12,-20
8000b83e:	30 0a       	mov	r10,0
8000b840:	0f 0e       	ld.w	lr,r7++
8000b842:	0d 0b       	ld.w	r11,r6++
8000b844:	fc 02 16 10 	lsr	r2,lr,0x10
8000b848:	f6 03 16 10 	lsr	r3,r11,0x10
8000b84c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000b850:	e4 03 01 03 	sub	r3,r2,r3
8000b854:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b858:	fc 0b 01 0b 	sub	r11,lr,r11
8000b85c:	f6 0a 00 0a 	add	r10,r11,r10
8000b860:	b0 1a       	st.h	r8[0x2],r10
8000b862:	b1 4a       	asr	r10,0x10
8000b864:	e6 0a 00 0a 	add	r10,r3,r10
8000b868:	b0 0a       	st.h	r8[0x0],r10
8000b86a:	2f c8       	sub	r8,-4
8000b86c:	b1 4a       	asr	r10,0x10
8000b86e:	08 36       	cp.w	r6,r4
8000b870:	ce 83       	brcs	8000b840 <__mdiff+0x64>
8000b872:	c0 d8       	rjmp	8000b88c <__mdiff+0xb0>
8000b874:	0f 0b       	ld.w	r11,r7++
8000b876:	f6 0e 16 10 	lsr	lr,r11,0x10
8000b87a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b87e:	16 0a       	add	r10,r11
8000b880:	b0 1a       	st.h	r8[0x2],r10
8000b882:	b1 4a       	asr	r10,0x10
8000b884:	1c 0a       	add	r10,lr
8000b886:	b0 0a       	st.h	r8[0x0],r10
8000b888:	2f c8       	sub	r8,-4
8000b88a:	b1 4a       	asr	r10,0x10
8000b88c:	0a 37       	cp.w	r7,r5
8000b88e:	cf 33       	brcs	8000b874 <__mdiff+0x98>
8000b890:	c0 28       	rjmp	8000b894 <__mdiff+0xb8>
8000b892:	20 19       	sub	r9,1
8000b894:	11 4a       	ld.w	r10,--r8
8000b896:	58 0a       	cp.w	r10,0
8000b898:	cf d0       	breq	8000b892 <__mdiff+0xb6>
8000b89a:	99 49       	st.w	r12[0x10],r9
8000b89c:	d8 32       	popm	r0-r7,pc
8000b89e:	30 0b       	mov	r11,0
8000b8a0:	c1 6f       	rcall	8000b6cc <_Balloc>
8000b8a2:	30 18       	mov	r8,1
8000b8a4:	99 48       	st.w	r12[0x10],r8
8000b8a6:	30 08       	mov	r8,0
8000b8a8:	99 58       	st.w	r12[0x14],r8
8000b8aa:	d8 32       	popm	r0-r7,pc

8000b8ac <__lshift>:
8000b8ac:	d4 31       	pushm	r0-r7,lr
8000b8ae:	16 97       	mov	r7,r11
8000b8b0:	76 46       	ld.w	r6,r11[0x10]
8000b8b2:	f4 02 14 05 	asr	r2,r10,0x5
8000b8b6:	2f f6       	sub	r6,-1
8000b8b8:	14 93       	mov	r3,r10
8000b8ba:	18 94       	mov	r4,r12
8000b8bc:	04 06       	add	r6,r2
8000b8be:	76 1b       	ld.w	r11,r11[0x4]
8000b8c0:	6e 28       	ld.w	r8,r7[0x8]
8000b8c2:	c0 38       	rjmp	8000b8c8 <__lshift+0x1c>
8000b8c4:	2f fb       	sub	r11,-1
8000b8c6:	a1 78       	lsl	r8,0x1
8000b8c8:	10 36       	cp.w	r6,r8
8000b8ca:	fe 99 ff fd 	brgt	8000b8c4 <__lshift+0x18>
8000b8ce:	08 9c       	mov	r12,r4
8000b8d0:	cf ee       	rcall	8000b6cc <_Balloc>
8000b8d2:	30 09       	mov	r9,0
8000b8d4:	18 95       	mov	r5,r12
8000b8d6:	f8 c8 ff ec 	sub	r8,r12,-20
8000b8da:	12 9a       	mov	r10,r9
8000b8dc:	c0 38       	rjmp	8000b8e2 <__lshift+0x36>
8000b8de:	10 aa       	st.w	r8++,r10
8000b8e0:	2f f9       	sub	r9,-1
8000b8e2:	04 39       	cp.w	r9,r2
8000b8e4:	cf d5       	brlt	8000b8de <__lshift+0x32>
8000b8e6:	6e 4b       	ld.w	r11,r7[0x10]
8000b8e8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000b8ec:	2f bb       	sub	r11,-5
8000b8ee:	ee c9 ff ec 	sub	r9,r7,-20
8000b8f2:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000b8f6:	58 03       	cp.w	r3,0
8000b8f8:	c1 30       	breq	8000b91e <__lshift+0x72>
8000b8fa:	e6 0c 11 20 	rsub	r12,r3,32
8000b8fe:	30 0a       	mov	r10,0
8000b900:	72 02       	ld.w	r2,r9[0x0]
8000b902:	e4 03 09 42 	lsl	r2,r2,r3
8000b906:	04 4a       	or	r10,r2
8000b908:	10 aa       	st.w	r8++,r10
8000b90a:	13 0a       	ld.w	r10,r9++
8000b90c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b910:	16 39       	cp.w	r9,r11
8000b912:	cf 73       	brcs	8000b900 <__lshift+0x54>
8000b914:	91 0a       	st.w	r8[0x0],r10
8000b916:	58 0a       	cp.w	r10,0
8000b918:	c0 70       	breq	8000b926 <__lshift+0x7a>
8000b91a:	2f f6       	sub	r6,-1
8000b91c:	c0 58       	rjmp	8000b926 <__lshift+0x7a>
8000b91e:	13 0a       	ld.w	r10,r9++
8000b920:	10 aa       	st.w	r8++,r10
8000b922:	16 39       	cp.w	r9,r11
8000b924:	cf d3       	brcs	8000b91e <__lshift+0x72>
8000b926:	08 9c       	mov	r12,r4
8000b928:	20 16       	sub	r6,1
8000b92a:	0e 9b       	mov	r11,r7
8000b92c:	8b 46       	st.w	r5[0x10],r6
8000b92e:	cb 5e       	rcall	8000b698 <_Bfree>
8000b930:	0a 9c       	mov	r12,r5
8000b932:	d8 32       	popm	r0-r7,pc

8000b934 <__multiply>:
8000b934:	d4 31       	pushm	r0-r7,lr
8000b936:	20 2d       	sub	sp,8
8000b938:	76 49       	ld.w	r9,r11[0x10]
8000b93a:	74 48       	ld.w	r8,r10[0x10]
8000b93c:	16 96       	mov	r6,r11
8000b93e:	14 95       	mov	r5,r10
8000b940:	10 39       	cp.w	r9,r8
8000b942:	ec 08 17 50 	movlt	r8,r6
8000b946:	ea 06 17 50 	movlt	r6,r5
8000b94a:	f0 05 17 50 	movlt	r5,r8
8000b94e:	6c 28       	ld.w	r8,r6[0x8]
8000b950:	76 43       	ld.w	r3,r11[0x10]
8000b952:	74 42       	ld.w	r2,r10[0x10]
8000b954:	76 1b       	ld.w	r11,r11[0x4]
8000b956:	e4 03 00 07 	add	r7,r2,r3
8000b95a:	10 37       	cp.w	r7,r8
8000b95c:	f7 bb 09 ff 	subgt	r11,-1
8000b960:	cb 6e       	rcall	8000b6cc <_Balloc>
8000b962:	ee c4 ff fb 	sub	r4,r7,-5
8000b966:	f8 c9 ff ec 	sub	r9,r12,-20
8000b96a:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000b96e:	30 0a       	mov	r10,0
8000b970:	12 98       	mov	r8,r9
8000b972:	c0 28       	rjmp	8000b976 <__multiply+0x42>
8000b974:	10 aa       	st.w	r8++,r10
8000b976:	08 38       	cp.w	r8,r4
8000b978:	cf e3       	brcs	8000b974 <__multiply+0x40>
8000b97a:	2f b3       	sub	r3,-5
8000b97c:	2f b2       	sub	r2,-5
8000b97e:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000b982:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000b986:	ec cb ff ec 	sub	r11,r6,-20
8000b98a:	50 12       	stdsp	sp[0x4],r2
8000b98c:	ea ca ff ec 	sub	r10,r5,-20
8000b990:	c4 48       	rjmp	8000ba18 <__multiply+0xe4>
8000b992:	94 95       	ld.uh	r5,r10[0x2]
8000b994:	58 05       	cp.w	r5,0
8000b996:	c2 00       	breq	8000b9d6 <__multiply+0xa2>
8000b998:	12 98       	mov	r8,r9
8000b99a:	16 96       	mov	r6,r11
8000b99c:	30 0e       	mov	lr,0
8000b99e:	50 09       	stdsp	sp[0x0],r9
8000b9a0:	0d 02       	ld.w	r2,r6++
8000b9a2:	e4 00 16 10 	lsr	r0,r2,0x10
8000b9a6:	70 01       	ld.w	r1,r8[0x0]
8000b9a8:	70 09       	ld.w	r9,r8[0x0]
8000b9aa:	b1 81       	lsr	r1,0x10
8000b9ac:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b9b0:	e0 05 03 41 	mac	r1,r0,r5
8000b9b4:	ab 32       	mul	r2,r5
8000b9b6:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000b9ba:	00 02       	add	r2,r0
8000b9bc:	e4 0e 00 0e 	add	lr,r2,lr
8000b9c0:	b0 1e       	st.h	r8[0x2],lr
8000b9c2:	b1 8e       	lsr	lr,0x10
8000b9c4:	1c 01       	add	r1,lr
8000b9c6:	b0 01       	st.h	r8[0x0],r1
8000b9c8:	e2 0e 16 10 	lsr	lr,r1,0x10
8000b9cc:	2f c8       	sub	r8,-4
8000b9ce:	06 36       	cp.w	r6,r3
8000b9d0:	ce 83       	brcs	8000b9a0 <__multiply+0x6c>
8000b9d2:	40 09       	lddsp	r9,sp[0x0]
8000b9d4:	91 0e       	st.w	r8[0x0],lr
8000b9d6:	94 86       	ld.uh	r6,r10[0x0]
8000b9d8:	58 06       	cp.w	r6,0
8000b9da:	c1 d0       	breq	8000ba14 <__multiply+0xe0>
8000b9dc:	72 02       	ld.w	r2,r9[0x0]
8000b9de:	12 98       	mov	r8,r9
8000b9e0:	16 9e       	mov	lr,r11
8000b9e2:	30 05       	mov	r5,0
8000b9e4:	b0 12       	st.h	r8[0x2],r2
8000b9e6:	1d 01       	ld.w	r1,lr++
8000b9e8:	90 82       	ld.uh	r2,r8[0x0]
8000b9ea:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000b9ee:	ad 30       	mul	r0,r6
8000b9f0:	e0 02 00 02 	add	r2,r0,r2
8000b9f4:	e4 05 00 05 	add	r5,r2,r5
8000b9f8:	b0 05       	st.h	r8[0x0],r5
8000b9fa:	b1 85       	lsr	r5,0x10
8000b9fc:	b1 81       	lsr	r1,0x10
8000b9fe:	2f c8       	sub	r8,-4
8000ba00:	ad 31       	mul	r1,r6
8000ba02:	90 92       	ld.uh	r2,r8[0x2]
8000ba04:	e2 02 00 02 	add	r2,r1,r2
8000ba08:	0a 02       	add	r2,r5
8000ba0a:	e4 05 16 10 	lsr	r5,r2,0x10
8000ba0e:	06 3e       	cp.w	lr,r3
8000ba10:	ce a3       	brcs	8000b9e4 <__multiply+0xb0>
8000ba12:	91 02       	st.w	r8[0x0],r2
8000ba14:	2f ca       	sub	r10,-4
8000ba16:	2f c9       	sub	r9,-4
8000ba18:	40 18       	lddsp	r8,sp[0x4]
8000ba1a:	10 3a       	cp.w	r10,r8
8000ba1c:	cb b3       	brcs	8000b992 <__multiply+0x5e>
8000ba1e:	c0 28       	rjmp	8000ba22 <__multiply+0xee>
8000ba20:	20 17       	sub	r7,1
8000ba22:	58 07       	cp.w	r7,0
8000ba24:	e0 8a 00 05 	brle	8000ba2e <__multiply+0xfa>
8000ba28:	09 48       	ld.w	r8,--r4
8000ba2a:	58 08       	cp.w	r8,0
8000ba2c:	cf a0       	breq	8000ba20 <__multiply+0xec>
8000ba2e:	99 47       	st.w	r12[0x10],r7
8000ba30:	2f ed       	sub	sp,-8
8000ba32:	d8 32       	popm	r0-r7,pc

8000ba34 <__i2b>:
8000ba34:	d4 21       	pushm	r4-r7,lr
8000ba36:	16 97       	mov	r7,r11
8000ba38:	30 1b       	mov	r11,1
8000ba3a:	c4 9e       	rcall	8000b6cc <_Balloc>
8000ba3c:	30 19       	mov	r9,1
8000ba3e:	99 57       	st.w	r12[0x14],r7
8000ba40:	99 49       	st.w	r12[0x10],r9
8000ba42:	d8 22       	popm	r4-r7,pc

8000ba44 <__multadd>:
8000ba44:	d4 31       	pushm	r0-r7,lr
8000ba46:	30 08       	mov	r8,0
8000ba48:	12 95       	mov	r5,r9
8000ba4a:	16 97       	mov	r7,r11
8000ba4c:	18 96       	mov	r6,r12
8000ba4e:	76 44       	ld.w	r4,r11[0x10]
8000ba50:	f6 c9 ff ec 	sub	r9,r11,-20
8000ba54:	72 0b       	ld.w	r11,r9[0x0]
8000ba56:	f6 0c 16 10 	lsr	r12,r11,0x10
8000ba5a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000ba5e:	f4 0c 02 4c 	mul	r12,r10,r12
8000ba62:	f4 0b 03 45 	mac	r5,r10,r11
8000ba66:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000ba6a:	b1 85       	lsr	r5,0x10
8000ba6c:	18 05       	add	r5,r12
8000ba6e:	ea 0c 15 10 	lsl	r12,r5,0x10
8000ba72:	f8 0b 00 0b 	add	r11,r12,r11
8000ba76:	12 ab       	st.w	r9++,r11
8000ba78:	2f f8       	sub	r8,-1
8000ba7a:	b1 85       	lsr	r5,0x10
8000ba7c:	08 38       	cp.w	r8,r4
8000ba7e:	ce b5       	brlt	8000ba54 <__multadd+0x10>
8000ba80:	58 05       	cp.w	r5,0
8000ba82:	c1 c0       	breq	8000baba <__multadd+0x76>
8000ba84:	6e 28       	ld.w	r8,r7[0x8]
8000ba86:	10 34       	cp.w	r4,r8
8000ba88:	c1 35       	brlt	8000baae <__multadd+0x6a>
8000ba8a:	6e 1b       	ld.w	r11,r7[0x4]
8000ba8c:	0c 9c       	mov	r12,r6
8000ba8e:	2f fb       	sub	r11,-1
8000ba90:	c1 ee       	rcall	8000b6cc <_Balloc>
8000ba92:	6e 4a       	ld.w	r10,r7[0x10]
8000ba94:	ee cb ff f4 	sub	r11,r7,-12
8000ba98:	18 93       	mov	r3,r12
8000ba9a:	2f ea       	sub	r10,-2
8000ba9c:	2f 4c       	sub	r12,-12
8000ba9e:	a3 6a       	lsl	r10,0x2
8000baa0:	fe b0 de 3a 	rcall	80007714 <memcpy>
8000baa4:	0e 9b       	mov	r11,r7
8000baa6:	0c 9c       	mov	r12,r6
8000baa8:	fe b0 fd f8 	rcall	8000b698 <_Bfree>
8000baac:	06 97       	mov	r7,r3
8000baae:	e8 c8 ff ff 	sub	r8,r4,-1
8000bab2:	2f b4       	sub	r4,-5
8000bab4:	8f 48       	st.w	r7[0x10],r8
8000bab6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000baba:	0e 9c       	mov	r12,r7
8000babc:	d8 32       	popm	r0-r7,pc
8000babe:	d7 03       	nop

8000bac0 <__pow5mult>:
8000bac0:	d4 31       	pushm	r0-r7,lr
8000bac2:	14 96       	mov	r6,r10
8000bac4:	18 97       	mov	r7,r12
8000bac6:	16 94       	mov	r4,r11
8000bac8:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000bacc:	c0 90       	breq	8000bade <__pow5mult+0x1e>
8000bace:	20 18       	sub	r8,1
8000bad0:	fe c9 e5 10 	sub	r9,pc,-6896
8000bad4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000bad8:	30 09       	mov	r9,0
8000bada:	cb 5f       	rcall	8000ba44 <__multadd>
8000badc:	18 94       	mov	r4,r12
8000bade:	a3 46       	asr	r6,0x2
8000bae0:	c3 40       	breq	8000bb48 <__pow5mult+0x88>
8000bae2:	6e 95       	ld.w	r5,r7[0x24]
8000bae4:	58 05       	cp.w	r5,0
8000bae6:	c0 91       	brne	8000baf8 <__pow5mult+0x38>
8000bae8:	31 0c       	mov	r12,16
8000baea:	fe b0 fa f3 	rcall	8000b0d0 <malloc>
8000baee:	99 35       	st.w	r12[0xc],r5
8000baf0:	8f 9c       	st.w	r7[0x24],r12
8000baf2:	99 15       	st.w	r12[0x4],r5
8000baf4:	99 25       	st.w	r12[0x8],r5
8000baf6:	99 05       	st.w	r12[0x0],r5
8000baf8:	6e 93       	ld.w	r3,r7[0x24]
8000bafa:	66 25       	ld.w	r5,r3[0x8]
8000bafc:	58 05       	cp.w	r5,0
8000bafe:	c0 c1       	brne	8000bb16 <__pow5mult+0x56>
8000bb00:	e0 6b 02 71 	mov	r11,625
8000bb04:	0e 9c       	mov	r12,r7
8000bb06:	c9 7f       	rcall	8000ba34 <__i2b>
8000bb08:	87 2c       	st.w	r3[0x8],r12
8000bb0a:	30 08       	mov	r8,0
8000bb0c:	18 95       	mov	r5,r12
8000bb0e:	99 08       	st.w	r12[0x0],r8
8000bb10:	c0 38       	rjmp	8000bb16 <__pow5mult+0x56>
8000bb12:	06 9c       	mov	r12,r3
8000bb14:	18 95       	mov	r5,r12
8000bb16:	ed b6 00 00 	bld	r6,0x0
8000bb1a:	c0 b1       	brne	8000bb30 <__pow5mult+0x70>
8000bb1c:	08 9b       	mov	r11,r4
8000bb1e:	0a 9a       	mov	r10,r5
8000bb20:	0e 9c       	mov	r12,r7
8000bb22:	c0 9f       	rcall	8000b934 <__multiply>
8000bb24:	08 9b       	mov	r11,r4
8000bb26:	18 93       	mov	r3,r12
8000bb28:	0e 9c       	mov	r12,r7
8000bb2a:	06 94       	mov	r4,r3
8000bb2c:	fe b0 fd b6 	rcall	8000b698 <_Bfree>
8000bb30:	a1 56       	asr	r6,0x1
8000bb32:	c0 b0       	breq	8000bb48 <__pow5mult+0x88>
8000bb34:	6a 03       	ld.w	r3,r5[0x0]
8000bb36:	58 03       	cp.w	r3,0
8000bb38:	ce d1       	brne	8000bb12 <__pow5mult+0x52>
8000bb3a:	0a 9a       	mov	r10,r5
8000bb3c:	0a 9b       	mov	r11,r5
8000bb3e:	0e 9c       	mov	r12,r7
8000bb40:	cf ae       	rcall	8000b934 <__multiply>
8000bb42:	8b 0c       	st.w	r5[0x0],r12
8000bb44:	99 03       	st.w	r12[0x0],r3
8000bb46:	ce 7b       	rjmp	8000bb14 <__pow5mult+0x54>
8000bb48:	08 9c       	mov	r12,r4
8000bb4a:	d8 32       	popm	r0-r7,pc

8000bb4c <_realloc_r>:
8000bb4c:	d4 31       	pushm	r0-r7,lr
8000bb4e:	20 1d       	sub	sp,4
8000bb50:	16 94       	mov	r4,r11
8000bb52:	18 92       	mov	r2,r12
8000bb54:	14 9b       	mov	r11,r10
8000bb56:	58 04       	cp.w	r4,0
8000bb58:	c0 51       	brne	8000bb62 <_realloc_r+0x16>
8000bb5a:	fe b0 fa c3 	rcall	8000b0e0 <_malloc_r>
8000bb5e:	18 95       	mov	r5,r12
8000bb60:	c5 39       	rjmp	8000be06 <_realloc_r+0x2ba>
8000bb62:	50 0a       	stdsp	sp[0x0],r10
8000bb64:	fe b0 fd 07 	rcall	8000b572 <__malloc_lock>
8000bb68:	40 0b       	lddsp	r11,sp[0x0]
8000bb6a:	f6 c8 ff f5 	sub	r8,r11,-11
8000bb6e:	e8 c1 00 08 	sub	r1,r4,8
8000bb72:	10 96       	mov	r6,r8
8000bb74:	62 1c       	ld.w	r12,r1[0x4]
8000bb76:	e0 16 ff f8 	andl	r6,0xfff8
8000bb7a:	59 68       	cp.w	r8,22
8000bb7c:	f9 b6 08 10 	movls	r6,16
8000bb80:	16 36       	cp.w	r6,r11
8000bb82:	5f 38       	srlo	r8
8000bb84:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000bb88:	c0 50       	breq	8000bb92 <_realloc_r+0x46>
8000bb8a:	30 c8       	mov	r8,12
8000bb8c:	30 05       	mov	r5,0
8000bb8e:	85 38       	st.w	r2[0xc],r8
8000bb90:	c3 b9       	rjmp	8000be06 <_realloc_r+0x2ba>
8000bb92:	18 90       	mov	r0,r12
8000bb94:	e0 10 ff fc 	andl	r0,0xfffc
8000bb98:	0c 30       	cp.w	r0,r6
8000bb9a:	e0 84 01 0b 	brge	8000bdb0 <_realloc_r+0x264>
8000bb9e:	e0 68 00 fc 	mov	r8,252
8000bba2:	e2 00 00 09 	add	r9,r1,r0
8000bba6:	70 25       	ld.w	r5,r8[0x8]
8000bba8:	0a 39       	cp.w	r9,r5
8000bbaa:	c0 90       	breq	8000bbbc <_realloc_r+0x70>
8000bbac:	72 1a       	ld.w	r10,r9[0x4]
8000bbae:	a1 ca       	cbr	r10,0x0
8000bbb0:	f2 0a 00 0a 	add	r10,r9,r10
8000bbb4:	74 1a       	ld.w	r10,r10[0x4]
8000bbb6:	ed ba 00 00 	bld	r10,0x0
8000bbba:	c2 20       	breq	8000bbfe <_realloc_r+0xb2>
8000bbbc:	72 1a       	ld.w	r10,r9[0x4]
8000bbbe:	e0 1a ff fc 	andl	r10,0xfffc
8000bbc2:	f4 00 00 03 	add	r3,r10,r0
8000bbc6:	0a 39       	cp.w	r9,r5
8000bbc8:	c1 31       	brne	8000bbee <_realloc_r+0xa2>
8000bbca:	ec c7 ff f0 	sub	r7,r6,-16
8000bbce:	0e 33       	cp.w	r3,r7
8000bbd0:	c1 95       	brlt	8000bc02 <_realloc_r+0xb6>
8000bbd2:	e2 06 00 09 	add	r9,r1,r6
8000bbd6:	0c 13       	sub	r3,r6
8000bbd8:	a1 a3       	sbr	r3,0x0
8000bbda:	93 13       	st.w	r9[0x4],r3
8000bbdc:	91 29       	st.w	r8[0x8],r9
8000bbde:	04 9c       	mov	r12,r2
8000bbe0:	62 18       	ld.w	r8,r1[0x4]
8000bbe2:	08 95       	mov	r5,r4
8000bbe4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bbe8:	10 46       	or	r6,r8
8000bbea:	83 16       	st.w	r1[0x4],r6
8000bbec:	c0 b9       	rjmp	8000be02 <_realloc_r+0x2b6>
8000bbee:	0c 33       	cp.w	r3,r6
8000bbf0:	c0 95       	brlt	8000bc02 <_realloc_r+0xb6>
8000bbf2:	72 28       	ld.w	r8,r9[0x8]
8000bbf4:	02 97       	mov	r7,r1
8000bbf6:	72 39       	ld.w	r9,r9[0xc]
8000bbf8:	93 28       	st.w	r9[0x8],r8
8000bbfa:	91 39       	st.w	r8[0xc],r9
8000bbfc:	cd c8       	rjmp	8000bdb4 <_realloc_r+0x268>
8000bbfe:	30 0a       	mov	r10,0
8000bc00:	14 99       	mov	r9,r10
8000bc02:	ed bc 00 00 	bld	r12,0x0
8000bc06:	e0 80 00 95 	breq	8000bd30 <_realloc_r+0x1e4>
8000bc0a:	62 07       	ld.w	r7,r1[0x0]
8000bc0c:	e2 07 01 07 	sub	r7,r1,r7
8000bc10:	6e 1c       	ld.w	r12,r7[0x4]
8000bc12:	e0 1c ff fc 	andl	r12,0xfffc
8000bc16:	58 09       	cp.w	r9,0
8000bc18:	c5 60       	breq	8000bcc4 <_realloc_r+0x178>
8000bc1a:	f8 00 00 03 	add	r3,r12,r0
8000bc1e:	0a 39       	cp.w	r9,r5
8000bc20:	c4 81       	brne	8000bcb0 <_realloc_r+0x164>
8000bc22:	14 03       	add	r3,r10
8000bc24:	ec c9 ff f0 	sub	r9,r6,-16
8000bc28:	12 33       	cp.w	r3,r9
8000bc2a:	c4 d5       	brlt	8000bcc4 <_realloc_r+0x178>
8000bc2c:	6e 3a       	ld.w	r10,r7[0xc]
8000bc2e:	6e 29       	ld.w	r9,r7[0x8]
8000bc30:	95 29       	st.w	r10[0x8],r9
8000bc32:	93 3a       	st.w	r9[0xc],r10
8000bc34:	ee c5 ff f8 	sub	r5,r7,-8
8000bc38:	e0 ca 00 04 	sub	r10,r0,4
8000bc3c:	e0 4a 00 24 	cp.w	r10,36
8000bc40:	e0 8b 00 25 	brhi	8000bc8a <_realloc_r+0x13e>
8000bc44:	0a 99       	mov	r9,r5
8000bc46:	59 3a       	cp.w	r10,19
8000bc48:	e0 88 00 1a 	brls	8000bc7c <_realloc_r+0x130>
8000bc4c:	09 09       	ld.w	r9,r4++
8000bc4e:	8b 09       	st.w	r5[0x0],r9
8000bc50:	09 09       	ld.w	r9,r4++
8000bc52:	8f 39       	st.w	r7[0xc],r9
8000bc54:	ee c9 ff f0 	sub	r9,r7,-16
8000bc58:	59 ba       	cp.w	r10,27
8000bc5a:	e0 88 00 11 	brls	8000bc7c <_realloc_r+0x130>
8000bc5e:	09 0b       	ld.w	r11,r4++
8000bc60:	93 0b       	st.w	r9[0x0],r11
8000bc62:	09 09       	ld.w	r9,r4++
8000bc64:	8f 59       	st.w	r7[0x14],r9
8000bc66:	ee c9 ff e8 	sub	r9,r7,-24
8000bc6a:	e0 4a 00 24 	cp.w	r10,36
8000bc6e:	c0 71       	brne	8000bc7c <_realloc_r+0x130>
8000bc70:	09 0a       	ld.w	r10,r4++
8000bc72:	93 0a       	st.w	r9[0x0],r10
8000bc74:	ee c9 ff e0 	sub	r9,r7,-32
8000bc78:	09 0a       	ld.w	r10,r4++
8000bc7a:	8f 7a       	st.w	r7[0x1c],r10
8000bc7c:	09 0a       	ld.w	r10,r4++
8000bc7e:	12 aa       	st.w	r9++,r10
8000bc80:	68 0a       	ld.w	r10,r4[0x0]
8000bc82:	93 0a       	st.w	r9[0x0],r10
8000bc84:	68 1a       	ld.w	r10,r4[0x4]
8000bc86:	93 1a       	st.w	r9[0x4],r10
8000bc88:	c0 78       	rjmp	8000bc96 <_realloc_r+0x14a>
8000bc8a:	50 08       	stdsp	sp[0x0],r8
8000bc8c:	08 9b       	mov	r11,r4
8000bc8e:	0a 9c       	mov	r12,r5
8000bc90:	fe b0 fc 4b 	rcall	8000b526 <memmove>
8000bc94:	40 08       	lddsp	r8,sp[0x0]
8000bc96:	ee 06 00 09 	add	r9,r7,r6
8000bc9a:	0c 13       	sub	r3,r6
8000bc9c:	a1 a3       	sbr	r3,0x0
8000bc9e:	93 13       	st.w	r9[0x4],r3
8000bca0:	91 29       	st.w	r8[0x8],r9
8000bca2:	04 9c       	mov	r12,r2
8000bca4:	6e 18       	ld.w	r8,r7[0x4]
8000bca6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bcaa:	10 46       	or	r6,r8
8000bcac:	8f 16       	st.w	r7[0x4],r6
8000bcae:	ca a8       	rjmp	8000be02 <_realloc_r+0x2b6>
8000bcb0:	14 03       	add	r3,r10
8000bcb2:	0c 33       	cp.w	r3,r6
8000bcb4:	c0 85       	brlt	8000bcc4 <_realloc_r+0x178>
8000bcb6:	72 28       	ld.w	r8,r9[0x8]
8000bcb8:	72 39       	ld.w	r9,r9[0xc]
8000bcba:	93 28       	st.w	r9[0x8],r8
8000bcbc:	91 39       	st.w	r8[0xc],r9
8000bcbe:	6e 28       	ld.w	r8,r7[0x8]
8000bcc0:	6e 39       	ld.w	r9,r7[0xc]
8000bcc2:	c0 78       	rjmp	8000bcd0 <_realloc_r+0x184>
8000bcc4:	f8 00 00 03 	add	r3,r12,r0
8000bcc8:	0c 33       	cp.w	r3,r6
8000bcca:	c3 35       	brlt	8000bd30 <_realloc_r+0x1e4>
8000bccc:	6e 39       	ld.w	r9,r7[0xc]
8000bcce:	6e 28       	ld.w	r8,r7[0x8]
8000bcd0:	93 28       	st.w	r9[0x8],r8
8000bcd2:	91 39       	st.w	r8[0xc],r9
8000bcd4:	e0 ca 00 04 	sub	r10,r0,4
8000bcd8:	ee cc ff f8 	sub	r12,r7,-8
8000bcdc:	e0 4a 00 24 	cp.w	r10,36
8000bce0:	e0 8b 00 24 	brhi	8000bd28 <_realloc_r+0x1dc>
8000bce4:	59 3a       	cp.w	r10,19
8000bce6:	e0 88 00 1a 	brls	8000bd1a <_realloc_r+0x1ce>
8000bcea:	09 08       	ld.w	r8,r4++
8000bcec:	99 08       	st.w	r12[0x0],r8
8000bcee:	09 08       	ld.w	r8,r4++
8000bcf0:	8f 38       	st.w	r7[0xc],r8
8000bcf2:	ee cc ff f0 	sub	r12,r7,-16
8000bcf6:	59 ba       	cp.w	r10,27
8000bcf8:	e0 88 00 11 	brls	8000bd1a <_realloc_r+0x1ce>
8000bcfc:	09 08       	ld.w	r8,r4++
8000bcfe:	99 08       	st.w	r12[0x0],r8
8000bd00:	09 08       	ld.w	r8,r4++
8000bd02:	8f 58       	st.w	r7[0x14],r8
8000bd04:	ee cc ff e8 	sub	r12,r7,-24
8000bd08:	e0 4a 00 24 	cp.w	r10,36
8000bd0c:	c0 71       	brne	8000bd1a <_realloc_r+0x1ce>
8000bd0e:	09 08       	ld.w	r8,r4++
8000bd10:	99 08       	st.w	r12[0x0],r8
8000bd12:	ee cc ff e0 	sub	r12,r7,-32
8000bd16:	09 08       	ld.w	r8,r4++
8000bd18:	8f 78       	st.w	r7[0x1c],r8
8000bd1a:	09 08       	ld.w	r8,r4++
8000bd1c:	18 a8       	st.w	r12++,r8
8000bd1e:	68 08       	ld.w	r8,r4[0x0]
8000bd20:	99 08       	st.w	r12[0x0],r8
8000bd22:	68 18       	ld.w	r8,r4[0x4]
8000bd24:	99 18       	st.w	r12[0x4],r8
8000bd26:	c4 78       	rjmp	8000bdb4 <_realloc_r+0x268>
8000bd28:	08 9b       	mov	r11,r4
8000bd2a:	fe b0 fb fe 	rcall	8000b526 <memmove>
8000bd2e:	c4 38       	rjmp	8000bdb4 <_realloc_r+0x268>
8000bd30:	04 9c       	mov	r12,r2
8000bd32:	fe b0 f9 d7 	rcall	8000b0e0 <_malloc_r>
8000bd36:	18 95       	mov	r5,r12
8000bd38:	c3 a0       	breq	8000bdac <_realloc_r+0x260>
8000bd3a:	62 18       	ld.w	r8,r1[0x4]
8000bd3c:	f8 c9 00 08 	sub	r9,r12,8
8000bd40:	a1 c8       	cbr	r8,0x0
8000bd42:	e2 08 00 08 	add	r8,r1,r8
8000bd46:	10 39       	cp.w	r9,r8
8000bd48:	c0 71       	brne	8000bd56 <_realloc_r+0x20a>
8000bd4a:	72 13       	ld.w	r3,r9[0x4]
8000bd4c:	02 97       	mov	r7,r1
8000bd4e:	e0 13 ff fc 	andl	r3,0xfffc
8000bd52:	00 03       	add	r3,r0
8000bd54:	c3 08       	rjmp	8000bdb4 <_realloc_r+0x268>
8000bd56:	e0 ca 00 04 	sub	r10,r0,4
8000bd5a:	e0 4a 00 24 	cp.w	r10,36
8000bd5e:	e0 8b 00 20 	brhi	8000bd9e <_realloc_r+0x252>
8000bd62:	08 99       	mov	r9,r4
8000bd64:	18 98       	mov	r8,r12
8000bd66:	59 3a       	cp.w	r10,19
8000bd68:	e0 88 00 14 	brls	8000bd90 <_realloc_r+0x244>
8000bd6c:	13 0b       	ld.w	r11,r9++
8000bd6e:	10 ab       	st.w	r8++,r11
8000bd70:	13 0b       	ld.w	r11,r9++
8000bd72:	10 ab       	st.w	r8++,r11
8000bd74:	59 ba       	cp.w	r10,27
8000bd76:	e0 88 00 0d 	brls	8000bd90 <_realloc_r+0x244>
8000bd7a:	13 0b       	ld.w	r11,r9++
8000bd7c:	10 ab       	st.w	r8++,r11
8000bd7e:	13 0b       	ld.w	r11,r9++
8000bd80:	10 ab       	st.w	r8++,r11
8000bd82:	e0 4a 00 24 	cp.w	r10,36
8000bd86:	c0 51       	brne	8000bd90 <_realloc_r+0x244>
8000bd88:	13 0a       	ld.w	r10,r9++
8000bd8a:	10 aa       	st.w	r8++,r10
8000bd8c:	13 0a       	ld.w	r10,r9++
8000bd8e:	10 aa       	st.w	r8++,r10
8000bd90:	13 0a       	ld.w	r10,r9++
8000bd92:	10 aa       	st.w	r8++,r10
8000bd94:	72 0a       	ld.w	r10,r9[0x0]
8000bd96:	91 0a       	st.w	r8[0x0],r10
8000bd98:	72 19       	ld.w	r9,r9[0x4]
8000bd9a:	91 19       	st.w	r8[0x4],r9
8000bd9c:	c0 48       	rjmp	8000bda4 <_realloc_r+0x258>
8000bd9e:	08 9b       	mov	r11,r4
8000bda0:	fe b0 fb c3 	rcall	8000b526 <memmove>
8000bda4:	08 9b       	mov	r11,r4
8000bda6:	04 9c       	mov	r12,r2
8000bda8:	fe b0 f6 f6 	rcall	8000ab94 <_free_r>
8000bdac:	04 9c       	mov	r12,r2
8000bdae:	c2 a8       	rjmp	8000be02 <_realloc_r+0x2b6>
8000bdb0:	00 93       	mov	r3,r0
8000bdb2:	02 97       	mov	r7,r1
8000bdb4:	e6 06 01 09 	sub	r9,r3,r6
8000bdb8:	6e 18       	ld.w	r8,r7[0x4]
8000bdba:	58 f9       	cp.w	r9,15
8000bdbc:	e0 88 00 16 	brls	8000bde8 <_realloc_r+0x29c>
8000bdc0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bdc4:	ed e8 10 08 	or	r8,r6,r8
8000bdc8:	8f 18       	st.w	r7[0x4],r8
8000bdca:	12 98       	mov	r8,r9
8000bdcc:	a1 a8       	sbr	r8,0x0
8000bdce:	ee 06 00 0b 	add	r11,r7,r6
8000bdd2:	f6 09 00 09 	add	r9,r11,r9
8000bdd6:	97 18       	st.w	r11[0x4],r8
8000bdd8:	72 18       	ld.w	r8,r9[0x4]
8000bdda:	a1 a8       	sbr	r8,0x0
8000bddc:	2f 8b       	sub	r11,-8
8000bdde:	93 18       	st.w	r9[0x4],r8
8000bde0:	04 9c       	mov	r12,r2
8000bde2:	fe b0 f6 d9 	rcall	8000ab94 <_free_r>
8000bde6:	c0 b8       	rjmp	8000bdfc <_realloc_r+0x2b0>
8000bde8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bdec:	e7 e8 10 08 	or	r8,r3,r8
8000bdf0:	8f 18       	st.w	r7[0x4],r8
8000bdf2:	ee 03 00 03 	add	r3,r7,r3
8000bdf6:	66 18       	ld.w	r8,r3[0x4]
8000bdf8:	a1 a8       	sbr	r8,0x0
8000bdfa:	87 18       	st.w	r3[0x4],r8
8000bdfc:	04 9c       	mov	r12,r2
8000bdfe:	ee c5 ff f8 	sub	r5,r7,-8
8000be02:	fe b0 fb b9 	rcall	8000b574 <__malloc_unlock>
8000be06:	0a 9c       	mov	r12,r5
8000be08:	2f fd       	sub	sp,-4
8000be0a:	d8 32       	popm	r0-r7,pc

8000be0c <__isinfd>:
8000be0c:	14 98       	mov	r8,r10
8000be0e:	fc 19 7f f0 	movh	r9,0x7ff0
8000be12:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000be16:	f0 0b 11 00 	rsub	r11,r8,0
8000be1a:	f7 e8 10 08 	or	r8,r11,r8
8000be1e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000be22:	f2 08 01 08 	sub	r8,r9,r8
8000be26:	f0 0c 11 00 	rsub	r12,r8,0
8000be2a:	f9 e8 10 08 	or	r8,r12,r8
8000be2e:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000be32:	2f fc       	sub	r12,-1
8000be34:	5e fc       	retal	r12

8000be36 <__isnand>:
8000be36:	14 98       	mov	r8,r10
8000be38:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000be3c:	f0 0c 11 00 	rsub	r12,r8,0
8000be40:	10 4c       	or	r12,r8
8000be42:	fc 18 7f f0 	movh	r8,0x7ff0
8000be46:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000be4a:	f0 0c 01 0c 	sub	r12,r8,r12
8000be4e:	bf 9c       	lsr	r12,0x1f
8000be50:	5e fc       	retal	r12
8000be52:	d7 03       	nop

8000be54 <_sbrk_r>:
8000be54:	d4 21       	pushm	r4-r7,lr
8000be56:	30 08       	mov	r8,0
8000be58:	18 97       	mov	r7,r12
8000be5a:	e0 66 07 80 	mov	r6,1920
8000be5e:	16 9c       	mov	r12,r11
8000be60:	8d 08       	st.w	r6[0x0],r8
8000be62:	ca fc       	rcall	8000bfc0 <_sbrk>
8000be64:	5b fc       	cp.w	r12,-1
8000be66:	c0 51       	brne	8000be70 <_sbrk_r+0x1c>
8000be68:	6c 08       	ld.w	r8,r6[0x0]
8000be6a:	58 08       	cp.w	r8,0
8000be6c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000be70:	d8 22       	popm	r4-r7,pc
8000be72:	d7 03       	nop

8000be74 <__sclose>:
8000be74:	d4 01       	pushm	lr
8000be76:	96 7b       	ld.sh	r11,r11[0xe]
8000be78:	cf ec       	rcall	8000c074 <_close_r>
8000be7a:	d8 02       	popm	pc

8000be7c <__sseek>:
8000be7c:	d4 21       	pushm	r4-r7,lr
8000be7e:	16 97       	mov	r7,r11
8000be80:	96 7b       	ld.sh	r11,r11[0xe]
8000be82:	c8 5d       	rcall	8000c18c <_lseek_r>
8000be84:	8e 68       	ld.sh	r8,r7[0xc]
8000be86:	10 99       	mov	r9,r8
8000be88:	ad c8       	cbr	r8,0xc
8000be8a:	ad a9       	sbr	r9,0xc
8000be8c:	5b fc       	cp.w	r12,-1
8000be8e:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000be92:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000be96:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000be9a:	d8 22       	popm	r4-r7,pc

8000be9c <__swrite>:
8000be9c:	d4 21       	pushm	r4-r7,lr
8000be9e:	96 68       	ld.sh	r8,r11[0xc]
8000bea0:	16 97       	mov	r7,r11
8000bea2:	14 95       	mov	r5,r10
8000bea4:	12 94       	mov	r4,r9
8000bea6:	e2 18 01 00 	andl	r8,0x100,COH
8000beaa:	18 96       	mov	r6,r12
8000beac:	c0 50       	breq	8000beb6 <__swrite+0x1a>
8000beae:	30 29       	mov	r9,2
8000beb0:	30 0a       	mov	r10,0
8000beb2:	96 7b       	ld.sh	r11,r11[0xe]
8000beb4:	c6 cd       	rcall	8000c18c <_lseek_r>
8000beb6:	8e 68       	ld.sh	r8,r7[0xc]
8000beb8:	ad c8       	cbr	r8,0xc
8000beba:	08 99       	mov	r9,r4
8000bebc:	0a 9a       	mov	r10,r5
8000bebe:	8e 7b       	ld.sh	r11,r7[0xe]
8000bec0:	0c 9c       	mov	r12,r6
8000bec2:	ae 68       	st.h	r7[0xc],r8
8000bec4:	c9 ac       	rcall	8000bff8 <_write_r>
8000bec6:	d8 22       	popm	r4-r7,pc

8000bec8 <__sread>:
8000bec8:	d4 21       	pushm	r4-r7,lr
8000beca:	16 97       	mov	r7,r11
8000becc:	96 7b       	ld.sh	r11,r11[0xe]
8000bece:	c7 1d       	rcall	8000c1b0 <_read_r>
8000bed0:	c0 65       	brlt	8000bedc <__sread+0x14>
8000bed2:	6f 58       	ld.w	r8,r7[0x54]
8000bed4:	18 08       	add	r8,r12
8000bed6:	ef 48 00 54 	st.w	r7[84],r8
8000beda:	d8 22       	popm	r4-r7,pc
8000bedc:	8e 68       	ld.sh	r8,r7[0xc]
8000bede:	ad c8       	cbr	r8,0xc
8000bee0:	ae 68       	st.h	r7[0xc],r8
8000bee2:	d8 22       	popm	r4-r7,pc

8000bee4 <strlen>:
8000bee4:	30 09       	mov	r9,0
8000bee6:	18 98       	mov	r8,r12
8000bee8:	c0 28       	rjmp	8000beec <strlen+0x8>
8000beea:	2f f8       	sub	r8,-1
8000beec:	11 8a       	ld.ub	r10,r8[0x0]
8000beee:	f2 0a 18 00 	cp.b	r10,r9
8000bef2:	cf c1       	brne	8000beea <strlen+0x6>
8000bef4:	f0 0c 01 0c 	sub	r12,r8,r12
8000bef8:	5e fc       	retal	r12
8000befa:	d7 03       	nop

8000befc <_close>:
8000befc:	30 28       	mov	r8,2
8000befe:	d6 73       	breakpoint
8000bf00:	3f fc       	mov	r12,-1
8000bf02:	35 8b       	mov	r11,88
8000bf04:	58 0c       	cp.w	r12,0
8000bf06:	5e 4c       	retge	r12
8000bf08:	e0 6a 07 80 	mov	r10,1920
8000bf0c:	95 0b       	st.w	r10[0x0],r11
8000bf0e:	5e fc       	retal	r12

8000bf10 <_lseek>:
8000bf10:	30 58       	mov	r8,5
8000bf12:	d6 73       	breakpoint
8000bf14:	3f fc       	mov	r12,-1
8000bf16:	35 8b       	mov	r11,88
8000bf18:	58 0c       	cp.w	r12,0
8000bf1a:	5e 4c       	retge	r12
8000bf1c:	e0 6a 07 80 	mov	r10,1920
8000bf20:	95 0b       	st.w	r10[0x0],r11
8000bf22:	5e fc       	retal	r12

8000bf24 <_read>:
8000bf24:	30 38       	mov	r8,3
8000bf26:	d6 73       	breakpoint
8000bf28:	3f fc       	mov	r12,-1
8000bf2a:	35 8b       	mov	r11,88
8000bf2c:	58 0c       	cp.w	r12,0
8000bf2e:	5e 4c       	retge	r12
8000bf30:	e0 6a 07 80 	mov	r10,1920
8000bf34:	95 0b       	st.w	r10[0x0],r11
8000bf36:	5e fc       	retal	r12

8000bf38 <_write>:
8000bf38:	30 48       	mov	r8,4
8000bf3a:	d6 73       	breakpoint
8000bf3c:	3f fc       	mov	r12,-1
8000bf3e:	35 8b       	mov	r11,88
8000bf40:	58 0c       	cp.w	r12,0
8000bf42:	5e 4c       	retge	r12
8000bf44:	e0 6a 07 80 	mov	r10,1920
8000bf48:	95 0b       	st.w	r10[0x0],r11
8000bf4a:	5e fc       	retal	r12

8000bf4c <isatty>:
8000bf4c:	30 b8       	mov	r8,11
8000bf4e:	d6 73       	breakpoint
8000bf50:	3f fc       	mov	r12,-1
8000bf52:	35 8b       	mov	r11,88
8000bf54:	58 0c       	cp.w	r12,0
8000bf56:	5e 4c       	retge	r12
8000bf58:	e0 6a 07 80 	mov	r10,1920
8000bf5c:	95 0b       	st.w	r10[0x0],r11
8000bf5e:	5e fc       	retal	r12

8000bf60 <_fstat_host>:
8000bf60:	30 98       	mov	r8,9
8000bf62:	d6 73       	breakpoint
8000bf64:	3f fc       	mov	r12,-1
8000bf66:	35 8b       	mov	r11,88
8000bf68:	58 0c       	cp.w	r12,0
8000bf6a:	5e 4c       	retge	r12
8000bf6c:	e0 6a 07 80 	mov	r10,1920
8000bf70:	95 0b       	st.w	r10[0x0],r11
8000bf72:	5e fc       	retal	r12

8000bf74 <_fstat>:
8000bf74:	d4 21       	pushm	r4-r7,lr
8000bf76:	21 0d       	sub	sp,64
8000bf78:	16 97       	mov	r7,r11
8000bf7a:	1a 9b       	mov	r11,sp
8000bf7c:	cf 2f       	rcall	8000bf60 <_fstat_host>
8000bf7e:	c0 34       	brge	8000bf84 <_fstat+0x10>
8000bf80:	3f fc       	mov	r12,-1
8000bf82:	c1 c8       	rjmp	8000bfba <_fstat+0x46>
8000bf84:	40 08       	lddsp	r8,sp[0x0]
8000bf86:	ae 08       	st.h	r7[0x0],r8
8000bf88:	40 18       	lddsp	r8,sp[0x4]
8000bf8a:	ae 18       	st.h	r7[0x2],r8
8000bf8c:	40 28       	lddsp	r8,sp[0x8]
8000bf8e:	8f 18       	st.w	r7[0x4],r8
8000bf90:	40 38       	lddsp	r8,sp[0xc]
8000bf92:	ae 48       	st.h	r7[0x8],r8
8000bf94:	40 48       	lddsp	r8,sp[0x10]
8000bf96:	ae 58       	st.h	r7[0xa],r8
8000bf98:	40 58       	lddsp	r8,sp[0x14]
8000bf9a:	ae 68       	st.h	r7[0xc],r8
8000bf9c:	40 68       	lddsp	r8,sp[0x18]
8000bf9e:	ae 78       	st.h	r7[0xe],r8
8000bfa0:	40 88       	lddsp	r8,sp[0x20]
8000bfa2:	8f 48       	st.w	r7[0x10],r8
8000bfa4:	40 a8       	lddsp	r8,sp[0x28]
8000bfa6:	8f b8       	st.w	r7[0x2c],r8
8000bfa8:	40 c8       	lddsp	r8,sp[0x30]
8000bfaa:	8f c8       	st.w	r7[0x30],r8
8000bfac:	40 d8       	lddsp	r8,sp[0x34]
8000bfae:	8f 58       	st.w	r7[0x14],r8
8000bfb0:	40 e8       	lddsp	r8,sp[0x38]
8000bfb2:	30 0c       	mov	r12,0
8000bfb4:	8f 78       	st.w	r7[0x1c],r8
8000bfb6:	40 f8       	lddsp	r8,sp[0x3c]
8000bfb8:	8f 98       	st.w	r7[0x24],r8
8000bfba:	2f 0d       	sub	sp,-64
8000bfbc:	d8 22       	popm	r4-r7,pc
8000bfbe:	d7 03       	nop

8000bfc0 <_sbrk>:
8000bfc0:	d4 01       	pushm	lr
8000bfc2:	e0 68 06 60 	mov	r8,1632
8000bfc6:	70 09       	ld.w	r9,r8[0x0]
8000bfc8:	58 09       	cp.w	r9,0
8000bfca:	c0 41       	brne	8000bfd2 <_sbrk+0x12>
8000bfcc:	e0 69 07 88 	mov	r9,1928
8000bfd0:	91 09       	st.w	r8[0x0],r9
8000bfd2:	e0 69 06 60 	mov	r9,1632
8000bfd6:	e0 6a 30 00 	mov	r10,12288
8000bfda:	72 08       	ld.w	r8,r9[0x0]
8000bfdc:	f0 0c 00 0c 	add	r12,r8,r12
8000bfe0:	14 3c       	cp.w	r12,r10
8000bfe2:	e0 8b 00 04 	brhi	8000bfea <_sbrk+0x2a>
8000bfe6:	93 0c       	st.w	r9[0x0],r12
8000bfe8:	c0 58       	rjmp	8000bff2 <_sbrk+0x32>
8000bfea:	c5 5c       	rcall	8000c094 <__errno>
8000bfec:	30 c8       	mov	r8,12
8000bfee:	99 08       	st.w	r12[0x0],r8
8000bff0:	3f f8       	mov	r8,-1
8000bff2:	10 9c       	mov	r12,r8
8000bff4:	d8 02       	popm	pc
8000bff6:	d7 03       	nop

8000bff8 <_write_r>:
8000bff8:	d4 21       	pushm	r4-r7,lr
8000bffa:	16 98       	mov	r8,r11
8000bffc:	18 97       	mov	r7,r12
8000bffe:	10 9c       	mov	r12,r8
8000c000:	30 08       	mov	r8,0
8000c002:	14 9b       	mov	r11,r10
8000c004:	e0 66 07 80 	mov	r6,1920
8000c008:	12 9a       	mov	r10,r9
8000c00a:	8d 08       	st.w	r6[0x0],r8
8000c00c:	c9 6f       	rcall	8000bf38 <_write>
8000c00e:	5b fc       	cp.w	r12,-1
8000c010:	c0 51       	brne	8000c01a <_write_r+0x22>
8000c012:	6c 08       	ld.w	r8,r6[0x0]
8000c014:	58 08       	cp.w	r8,0
8000c016:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c01a:	d8 22       	popm	r4-r7,pc

8000c01c <_calloc_r>:
8000c01c:	d4 21       	pushm	r4-r7,lr
8000c01e:	f4 0b 02 4b 	mul	r11,r10,r11
8000c022:	fe b0 f8 5f 	rcall	8000b0e0 <_malloc_r>
8000c026:	18 97       	mov	r7,r12
8000c028:	c2 30       	breq	8000c06e <_calloc_r+0x52>
8000c02a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000c02e:	e0 1a ff fc 	andl	r10,0xfffc
8000c032:	20 4a       	sub	r10,4
8000c034:	e0 4a 00 24 	cp.w	r10,36
8000c038:	e0 8b 00 18 	brhi	8000c068 <_calloc_r+0x4c>
8000c03c:	18 98       	mov	r8,r12
8000c03e:	59 3a       	cp.w	r10,19
8000c040:	e0 88 00 0f 	brls	8000c05e <_calloc_r+0x42>
8000c044:	30 09       	mov	r9,0
8000c046:	10 a9       	st.w	r8++,r9
8000c048:	10 a9       	st.w	r8++,r9
8000c04a:	59 ba       	cp.w	r10,27
8000c04c:	e0 88 00 09 	brls	8000c05e <_calloc_r+0x42>
8000c050:	10 a9       	st.w	r8++,r9
8000c052:	10 a9       	st.w	r8++,r9
8000c054:	e0 4a 00 24 	cp.w	r10,36
8000c058:	c0 31       	brne	8000c05e <_calloc_r+0x42>
8000c05a:	10 a9       	st.w	r8++,r9
8000c05c:	10 a9       	st.w	r8++,r9
8000c05e:	30 09       	mov	r9,0
8000c060:	10 a9       	st.w	r8++,r9
8000c062:	91 19       	st.w	r8[0x4],r9
8000c064:	91 09       	st.w	r8[0x0],r9
8000c066:	c0 48       	rjmp	8000c06e <_calloc_r+0x52>
8000c068:	30 0b       	mov	r11,0
8000c06a:	fe b0 fa 7d 	rcall	8000b564 <memset>
8000c06e:	0e 9c       	mov	r12,r7
8000c070:	d8 22       	popm	r4-r7,pc
8000c072:	d7 03       	nop

8000c074 <_close_r>:
8000c074:	d4 21       	pushm	r4-r7,lr
8000c076:	30 08       	mov	r8,0
8000c078:	18 97       	mov	r7,r12
8000c07a:	e0 66 07 80 	mov	r6,1920
8000c07e:	16 9c       	mov	r12,r11
8000c080:	8d 08       	st.w	r6[0x0],r8
8000c082:	c3 df       	rcall	8000befc <_close>
8000c084:	5b fc       	cp.w	r12,-1
8000c086:	c0 51       	brne	8000c090 <_close_r+0x1c>
8000c088:	6c 08       	ld.w	r8,r6[0x0]
8000c08a:	58 08       	cp.w	r8,0
8000c08c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c090:	d8 22       	popm	r4-r7,pc
8000c092:	d7 03       	nop

8000c094 <__errno>:
8000c094:	e0 68 00 f8 	mov	r8,248
8000c098:	70 0c       	ld.w	r12,r8[0x0]
8000c09a:	2f 4c       	sub	r12,-12
8000c09c:	5e fc       	retal	r12
8000c09e:	d7 03       	nop

8000c0a0 <_fclose_r>:
8000c0a0:	d4 21       	pushm	r4-r7,lr
8000c0a2:	18 96       	mov	r6,r12
8000c0a4:	16 97       	mov	r7,r11
8000c0a6:	58 0b       	cp.w	r11,0
8000c0a8:	c0 31       	brne	8000c0ae <_fclose_r+0xe>
8000c0aa:	16 95       	mov	r5,r11
8000c0ac:	c5 38       	rjmp	8000c152 <_fclose_r+0xb2>
8000c0ae:	fe b0 f4 87 	rcall	8000a9bc <__sfp_lock_acquire>
8000c0b2:	58 06       	cp.w	r6,0
8000c0b4:	c0 70       	breq	8000c0c2 <_fclose_r+0x22>
8000c0b6:	6c 68       	ld.w	r8,r6[0x18]
8000c0b8:	58 08       	cp.w	r8,0
8000c0ba:	c0 41       	brne	8000c0c2 <_fclose_r+0x22>
8000c0bc:	0c 9c       	mov	r12,r6
8000c0be:	fe b0 f4 d1 	rcall	8000aa60 <__sinit>
8000c0c2:	fe c8 eb aa 	sub	r8,pc,-5206
8000c0c6:	10 37       	cp.w	r7,r8
8000c0c8:	c0 31       	brne	8000c0ce <_fclose_r+0x2e>
8000c0ca:	6c 07       	ld.w	r7,r6[0x0]
8000c0cc:	c0 c8       	rjmp	8000c0e4 <_fclose_r+0x44>
8000c0ce:	fe c8 eb 96 	sub	r8,pc,-5226
8000c0d2:	10 37       	cp.w	r7,r8
8000c0d4:	c0 31       	brne	8000c0da <_fclose_r+0x3a>
8000c0d6:	6c 17       	ld.w	r7,r6[0x4]
8000c0d8:	c0 68       	rjmp	8000c0e4 <_fclose_r+0x44>
8000c0da:	fe c8 eb 82 	sub	r8,pc,-5246
8000c0de:	10 37       	cp.w	r7,r8
8000c0e0:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000c0e4:	8e 69       	ld.sh	r9,r7[0xc]
8000c0e6:	30 08       	mov	r8,0
8000c0e8:	f0 09 19 00 	cp.h	r9,r8
8000c0ec:	c0 51       	brne	8000c0f6 <_fclose_r+0x56>
8000c0ee:	fe b0 f4 68 	rcall	8000a9be <__sfp_lock_release>
8000c0f2:	30 05       	mov	r5,0
8000c0f4:	c2 f8       	rjmp	8000c152 <_fclose_r+0xb2>
8000c0f6:	0e 9b       	mov	r11,r7
8000c0f8:	0c 9c       	mov	r12,r6
8000c0fa:	fe b0 f3 db 	rcall	8000a8b0 <_fflush_r>
8000c0fe:	6e c8       	ld.w	r8,r7[0x30]
8000c100:	18 95       	mov	r5,r12
8000c102:	58 08       	cp.w	r8,0
8000c104:	c0 60       	breq	8000c110 <_fclose_r+0x70>
8000c106:	6e 8b       	ld.w	r11,r7[0x20]
8000c108:	0c 9c       	mov	r12,r6
8000c10a:	5d 18       	icall	r8
8000c10c:	f9 b5 05 ff 	movlt	r5,-1
8000c110:	8e 68       	ld.sh	r8,r7[0xc]
8000c112:	ed b8 00 07 	bld	r8,0x7
8000c116:	c0 51       	brne	8000c120 <_fclose_r+0x80>
8000c118:	6e 4b       	ld.w	r11,r7[0x10]
8000c11a:	0c 9c       	mov	r12,r6
8000c11c:	fe b0 f5 3c 	rcall	8000ab94 <_free_r>
8000c120:	6e db       	ld.w	r11,r7[0x34]
8000c122:	58 0b       	cp.w	r11,0
8000c124:	c0 a0       	breq	8000c138 <_fclose_r+0x98>
8000c126:	ee c8 ff bc 	sub	r8,r7,-68
8000c12a:	10 3b       	cp.w	r11,r8
8000c12c:	c0 40       	breq	8000c134 <_fclose_r+0x94>
8000c12e:	0c 9c       	mov	r12,r6
8000c130:	fe b0 f5 32 	rcall	8000ab94 <_free_r>
8000c134:	30 08       	mov	r8,0
8000c136:	8f d8       	st.w	r7[0x34],r8
8000c138:	6f 2b       	ld.w	r11,r7[0x48]
8000c13a:	58 0b       	cp.w	r11,0
8000c13c:	c0 70       	breq	8000c14a <_fclose_r+0xaa>
8000c13e:	0c 9c       	mov	r12,r6
8000c140:	fe b0 f5 2a 	rcall	8000ab94 <_free_r>
8000c144:	30 08       	mov	r8,0
8000c146:	ef 48 00 48 	st.w	r7[72],r8
8000c14a:	30 08       	mov	r8,0
8000c14c:	ae 68       	st.h	r7[0xc],r8
8000c14e:	fe b0 f4 38 	rcall	8000a9be <__sfp_lock_release>
8000c152:	0a 9c       	mov	r12,r5
8000c154:	d8 22       	popm	r4-r7,pc
8000c156:	d7 03       	nop

8000c158 <fclose>:
8000c158:	d4 01       	pushm	lr
8000c15a:	e0 68 00 f8 	mov	r8,248
8000c15e:	18 9b       	mov	r11,r12
8000c160:	70 0c       	ld.w	r12,r8[0x0]
8000c162:	c9 ff       	rcall	8000c0a0 <_fclose_r>
8000c164:	d8 02       	popm	pc
8000c166:	d7 03       	nop

8000c168 <_fstat_r>:
8000c168:	d4 21       	pushm	r4-r7,lr
8000c16a:	16 98       	mov	r8,r11
8000c16c:	18 97       	mov	r7,r12
8000c16e:	10 9c       	mov	r12,r8
8000c170:	30 08       	mov	r8,0
8000c172:	e0 66 07 80 	mov	r6,1920
8000c176:	14 9b       	mov	r11,r10
8000c178:	8d 08       	st.w	r6[0x0],r8
8000c17a:	cf de       	rcall	8000bf74 <_fstat>
8000c17c:	5b fc       	cp.w	r12,-1
8000c17e:	c0 51       	brne	8000c188 <_fstat_r+0x20>
8000c180:	6c 08       	ld.w	r8,r6[0x0]
8000c182:	58 08       	cp.w	r8,0
8000c184:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c188:	d8 22       	popm	r4-r7,pc
8000c18a:	d7 03       	nop

8000c18c <_lseek_r>:
8000c18c:	d4 21       	pushm	r4-r7,lr
8000c18e:	16 98       	mov	r8,r11
8000c190:	18 97       	mov	r7,r12
8000c192:	10 9c       	mov	r12,r8
8000c194:	30 08       	mov	r8,0
8000c196:	14 9b       	mov	r11,r10
8000c198:	e0 66 07 80 	mov	r6,1920
8000c19c:	12 9a       	mov	r10,r9
8000c19e:	8d 08       	st.w	r6[0x0],r8
8000c1a0:	cb 8e       	rcall	8000bf10 <_lseek>
8000c1a2:	5b fc       	cp.w	r12,-1
8000c1a4:	c0 51       	brne	8000c1ae <_lseek_r+0x22>
8000c1a6:	6c 08       	ld.w	r8,r6[0x0]
8000c1a8:	58 08       	cp.w	r8,0
8000c1aa:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c1ae:	d8 22       	popm	r4-r7,pc

8000c1b0 <_read_r>:
8000c1b0:	d4 21       	pushm	r4-r7,lr
8000c1b2:	16 98       	mov	r8,r11
8000c1b4:	18 97       	mov	r7,r12
8000c1b6:	10 9c       	mov	r12,r8
8000c1b8:	30 08       	mov	r8,0
8000c1ba:	14 9b       	mov	r11,r10
8000c1bc:	e0 66 07 80 	mov	r6,1920
8000c1c0:	12 9a       	mov	r10,r9
8000c1c2:	8d 08       	st.w	r6[0x0],r8
8000c1c4:	cb 0e       	rcall	8000bf24 <_read>
8000c1c6:	5b fc       	cp.w	r12,-1
8000c1c8:	c0 51       	brne	8000c1d2 <_read_r+0x22>
8000c1ca:	6c 08       	ld.w	r8,r6[0x0]
8000c1cc:	58 08       	cp.w	r8,0
8000c1ce:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000c1d2:	d8 22       	popm	r4-r7,pc

8000c1d4 <__avr32_f64_mul>:
8000c1d4:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000c1d8:	e0 80 00 dc 	breq	8000c390 <__avr32_f64_mul_op1_zero>
8000c1dc:	d4 21       	pushm	r4-r7,lr
8000c1de:	f7 e9 20 0e 	eor	lr,r11,r9
8000c1e2:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c1e6:	30 15       	mov	r5,1
8000c1e8:	c4 30       	breq	8000c26e <__avr32_f64_mul_op1_subnormal>
8000c1ea:	ab 6b       	lsl	r11,0xa
8000c1ec:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000c1f0:	ab 6a       	lsl	r10,0xa
8000c1f2:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000c1f6:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c1fa:	c5 c0       	breq	8000c2b2 <__avr32_f64_mul_op2_subnormal>
8000c1fc:	a1 78       	lsl	r8,0x1
8000c1fe:	5c f9       	rol	r9
8000c200:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000c204:	e0 47 07 ff 	cp.w	r7,2047
8000c208:	c7 70       	breq	8000c2f6 <__avr32_f64_mul_op_nan_or_inf>
8000c20a:	e0 46 07 ff 	cp.w	r6,2047
8000c20e:	c7 40       	breq	8000c2f6 <__avr32_f64_mul_op_nan_or_inf>
8000c210:	ee 06 00 0c 	add	r12,r7,r6
8000c214:	e0 2c 03 fe 	sub	r12,1022
8000c218:	f6 08 06 44 	mulu.d	r4,r11,r8
8000c21c:	f4 09 07 44 	macu.d	r4,r10,r9
8000c220:	f4 08 06 46 	mulu.d	r6,r10,r8
8000c224:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000c228:	08 07       	add	r7,r4
8000c22a:	f4 05 00 4a 	adc	r10,r10,r5
8000c22e:	5c 0b       	acr	r11
8000c230:	ed bb 00 14 	bld	r11,0x14
8000c234:	c0 50       	breq	8000c23e <__avr32_f64_mul+0x6a>
8000c236:	a1 77       	lsl	r7,0x1
8000c238:	5c fa       	rol	r10
8000c23a:	5c fb       	rol	r11
8000c23c:	20 1c       	sub	r12,1
8000c23e:	58 0c       	cp.w	r12,0
8000c240:	e0 8a 00 6f 	brle	8000c31e <__avr32_f64_mul_res_subnormal>
8000c244:	e0 4c 07 ff 	cp.w	r12,2047
8000c248:	e0 84 00 9c 	brge	8000c380 <__avr32_f64_mul_res_inf>
8000c24c:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000c250:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000c254:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000c258:	ee 17 80 00 	eorh	r7,0x8000
8000c25c:	f1 b7 04 20 	satu	r7,0x1
8000c260:	0e 0a       	add	r10,r7
8000c262:	5c 0b       	acr	r11
8000c264:	ed be 00 1f 	bld	lr,0x1f
8000c268:	ef bb 00 1f 	bst	r11,0x1f
8000c26c:	d8 22       	popm	r4-r7,pc

8000c26e <__avr32_f64_mul_op1_subnormal>:
8000c26e:	e4 1b 00 0f 	andh	r11,0xf
8000c272:	f4 0c 12 00 	clz	r12,r10
8000c276:	f6 06 12 00 	clz	r6,r11
8000c27a:	f7 bc 03 e1 	sublo	r12,-31
8000c27e:	f8 06 17 30 	movlo	r6,r12
8000c282:	f7 b6 02 01 	subhs	r6,1
8000c286:	e0 46 00 20 	cp.w	r6,32
8000c28a:	c0 d4       	brge	8000c2a4 <__avr32_f64_mul_op1_subnormal+0x36>
8000c28c:	ec 0c 11 20 	rsub	r12,r6,32
8000c290:	f6 06 09 4b 	lsl	r11,r11,r6
8000c294:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000c298:	18 4b       	or	r11,r12
8000c29a:	f4 06 09 4a 	lsl	r10,r10,r6
8000c29e:	20 b6       	sub	r6,11
8000c2a0:	0c 17       	sub	r7,r6
8000c2a2:	ca ab       	rjmp	8000c1f6 <__avr32_f64_mul+0x22>
8000c2a4:	f4 06 09 4b 	lsl	r11,r10,r6
8000c2a8:	c6 40       	breq	8000c370 <__avr32_f64_mul_res_zero>
8000c2aa:	30 0a       	mov	r10,0
8000c2ac:	20 b6       	sub	r6,11
8000c2ae:	0c 17       	sub	r7,r6
8000c2b0:	ca 3b       	rjmp	8000c1f6 <__avr32_f64_mul+0x22>

8000c2b2 <__avr32_f64_mul_op2_subnormal>:
8000c2b2:	e4 19 00 0f 	andh	r9,0xf
8000c2b6:	f0 0c 12 00 	clz	r12,r8
8000c2ba:	f2 05 12 00 	clz	r5,r9
8000c2be:	f7 bc 03 ea 	sublo	r12,-22
8000c2c2:	f8 05 17 30 	movlo	r5,r12
8000c2c6:	f7 b5 02 0a 	subhs	r5,10
8000c2ca:	e0 45 00 20 	cp.w	r5,32
8000c2ce:	c0 d4       	brge	8000c2e8 <__avr32_f64_mul_op2_subnormal+0x36>
8000c2d0:	ea 0c 11 20 	rsub	r12,r5,32
8000c2d4:	f2 05 09 49 	lsl	r9,r9,r5
8000c2d8:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000c2dc:	18 49       	or	r9,r12
8000c2de:	f0 05 09 48 	lsl	r8,r8,r5
8000c2e2:	20 25       	sub	r5,2
8000c2e4:	0a 16       	sub	r6,r5
8000c2e6:	c8 fb       	rjmp	8000c204 <__avr32_f64_mul+0x30>
8000c2e8:	f0 05 09 49 	lsl	r9,r8,r5
8000c2ec:	c4 20       	breq	8000c370 <__avr32_f64_mul_res_zero>
8000c2ee:	30 08       	mov	r8,0
8000c2f0:	20 25       	sub	r5,2
8000c2f2:	0a 16       	sub	r6,r5
8000c2f4:	c8 8b       	rjmp	8000c204 <__avr32_f64_mul+0x30>

8000c2f6 <__avr32_f64_mul_op_nan_or_inf>:
8000c2f6:	e4 19 00 0f 	andh	r9,0xf
8000c2fa:	e4 1b 00 0f 	andh	r11,0xf
8000c2fe:	14 4b       	or	r11,r10
8000c300:	10 49       	or	r9,r8
8000c302:	e0 47 07 ff 	cp.w	r7,2047
8000c306:	c0 91       	brne	8000c318 <__avr32_f64_mul_op1_not_naninf>
8000c308:	58 0b       	cp.w	r11,0
8000c30a:	c3 81       	brne	8000c37a <__avr32_f64_mul_res_nan>
8000c30c:	e0 46 07 ff 	cp.w	r6,2047
8000c310:	c3 81       	brne	8000c380 <__avr32_f64_mul_res_inf>
8000c312:	58 09       	cp.w	r9,0
8000c314:	c3 60       	breq	8000c380 <__avr32_f64_mul_res_inf>
8000c316:	c3 28       	rjmp	8000c37a <__avr32_f64_mul_res_nan>

8000c318 <__avr32_f64_mul_op1_not_naninf>:
8000c318:	58 09       	cp.w	r9,0
8000c31a:	c3 30       	breq	8000c380 <__avr32_f64_mul_res_inf>
8000c31c:	c2 f8       	rjmp	8000c37a <__avr32_f64_mul_res_nan>

8000c31e <__avr32_f64_mul_res_subnormal>:
8000c31e:	5c 3c       	neg	r12
8000c320:	2f fc       	sub	r12,-1
8000c322:	f1 bc 04 c0 	satu	r12,0x6
8000c326:	e0 4c 00 20 	cp.w	r12,32
8000c32a:	c1 14       	brge	8000c34c <__avr32_f64_mul_res_subnormal+0x2e>
8000c32c:	f8 08 11 20 	rsub	r8,r12,32
8000c330:	0e 46       	or	r6,r7
8000c332:	ee 0c 0a 47 	lsr	r7,r7,r12
8000c336:	f4 08 09 49 	lsl	r9,r10,r8
8000c33a:	12 47       	or	r7,r9
8000c33c:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c340:	f6 08 09 49 	lsl	r9,r11,r8
8000c344:	12 4a       	or	r10,r9
8000c346:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c34a:	c8 3b       	rjmp	8000c250 <__avr32_f64_mul+0x7c>
8000c34c:	f8 08 11 20 	rsub	r8,r12,32
8000c350:	f9 b9 00 00 	moveq	r9,0
8000c354:	c0 30       	breq	8000c35a <__avr32_f64_mul_res_subnormal+0x3c>
8000c356:	f6 08 09 49 	lsl	r9,r11,r8
8000c35a:	0e 46       	or	r6,r7
8000c35c:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000c360:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c364:	f3 ea 10 07 	or	r7,r9,r10
8000c368:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000c36c:	30 0b       	mov	r11,0
8000c36e:	c7 1b       	rjmp	8000c250 <__avr32_f64_mul+0x7c>

8000c370 <__avr32_f64_mul_res_zero>:
8000c370:	1c 9b       	mov	r11,lr
8000c372:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c376:	30 0a       	mov	r10,0
8000c378:	d8 22       	popm	r4-r7,pc

8000c37a <__avr32_f64_mul_res_nan>:
8000c37a:	3f fb       	mov	r11,-1
8000c37c:	3f fa       	mov	r10,-1
8000c37e:	d8 22       	popm	r4-r7,pc

8000c380 <__avr32_f64_mul_res_inf>:
8000c380:	f0 6b 00 00 	mov	r11,-1048576
8000c384:	ed be 00 1f 	bld	lr,0x1f
8000c388:	ef bb 00 1f 	bst	r11,0x1f
8000c38c:	30 0a       	mov	r10,0
8000c38e:	d8 22       	popm	r4-r7,pc

8000c390 <__avr32_f64_mul_op1_zero>:
8000c390:	f7 e9 20 0b 	eor	r11,r11,r9
8000c394:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c398:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000c39c:	e0 4c 07 ff 	cp.w	r12,2047
8000c3a0:	5e 1c       	retne	r12
8000c3a2:	3f fa       	mov	r10,-1
8000c3a4:	3f fb       	mov	r11,-1
8000c3a6:	5e fc       	retal	r12

8000c3a8 <__avr32_f64_sub_from_add>:
8000c3a8:	ee 19 80 00 	eorh	r9,0x8000

8000c3ac <__avr32_f64_sub>:
8000c3ac:	f7 e9 20 0c 	eor	r12,r11,r9
8000c3b0:	e0 86 00 ca 	brmi	8000c544 <__avr32_f64_add_from_sub>
8000c3b4:	eb cd 40 e0 	pushm	r5-r7,lr
8000c3b8:	16 9c       	mov	r12,r11
8000c3ba:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c3be:	bf db       	cbr	r11,0x1f
8000c3c0:	bf d9       	cbr	r9,0x1f
8000c3c2:	10 3a       	cp.w	r10,r8
8000c3c4:	f2 0b 13 00 	cpc	r11,r9
8000c3c8:	c0 92       	brcc	8000c3da <__avr32_f64_sub+0x2e>
8000c3ca:	16 97       	mov	r7,r11
8000c3cc:	12 9b       	mov	r11,r9
8000c3ce:	0e 99       	mov	r9,r7
8000c3d0:	14 97       	mov	r7,r10
8000c3d2:	10 9a       	mov	r10,r8
8000c3d4:	0e 98       	mov	r8,r7
8000c3d6:	ee 1c 80 00 	eorh	r12,0x8000
8000c3da:	f6 07 16 14 	lsr	r7,r11,0x14
8000c3de:	ab 7b       	lsl	r11,0xb
8000c3e0:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c3e4:	ab 7a       	lsl	r10,0xb
8000c3e6:	bf bb       	sbr	r11,0x1f
8000c3e8:	f2 06 16 14 	lsr	r6,r9,0x14
8000c3ec:	c4 40       	breq	8000c474 <__avr32_f64_sub_opL_subnormal>
8000c3ee:	ab 79       	lsl	r9,0xb
8000c3f0:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c3f4:	ab 78       	lsl	r8,0xb
8000c3f6:	bf b9       	sbr	r9,0x1f

8000c3f8 <__avr32_f64_sub_opL_subnormal_done>:
8000c3f8:	e0 47 07 ff 	cp.w	r7,2047
8000c3fc:	c4 f0       	breq	8000c49a <__avr32_f64_sub_opH_nan_or_inf>
8000c3fe:	0e 26       	rsub	r6,r7
8000c400:	c1 20       	breq	8000c424 <__avr32_f64_sub_shift_done>
8000c402:	ec 05 11 20 	rsub	r5,r6,32
8000c406:	e0 46 00 20 	cp.w	r6,32
8000c40a:	c7 c2       	brcc	8000c502 <__avr32_f64_sub_longshift>
8000c40c:	f0 05 09 4e 	lsl	lr,r8,r5
8000c410:	f2 05 09 45 	lsl	r5,r9,r5
8000c414:	f0 06 0a 48 	lsr	r8,r8,r6
8000c418:	f2 06 0a 49 	lsr	r9,r9,r6
8000c41c:	0a 48       	or	r8,r5
8000c41e:	58 0e       	cp.w	lr,0
8000c420:	5f 1e       	srne	lr
8000c422:	1c 48       	or	r8,lr

8000c424 <__avr32_f64_sub_shift_done>:
8000c424:	10 1a       	sub	r10,r8
8000c426:	f6 09 01 4b 	sbc	r11,r11,r9
8000c42a:	f6 06 12 00 	clz	r6,r11
8000c42e:	c0 e0       	breq	8000c44a <__avr32_f64_sub_longnormalize_done>
8000c430:	c7 83       	brcs	8000c520 <__avr32_f64_sub_longnormalize>
8000c432:	ec 0e 11 20 	rsub	lr,r6,32
8000c436:	f6 06 09 4b 	lsl	r11,r11,r6
8000c43a:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c43e:	1c 4b       	or	r11,lr
8000c440:	f4 06 09 4a 	lsl	r10,r10,r6
8000c444:	0c 17       	sub	r7,r6
8000c446:	e0 8a 00 39 	brle	8000c4b8 <__avr32_f64_sub_subnormal_result>

8000c44a <__avr32_f64_sub_longnormalize_done>:
8000c44a:	f4 09 15 15 	lsl	r9,r10,0x15
8000c44e:	ab 9a       	lsr	r10,0xb
8000c450:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c454:	ab 9b       	lsr	r11,0xb
8000c456:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c45a:	18 4b       	or	r11,r12

8000c45c <__avr32_f64_sub_round>:
8000c45c:	fc 17 80 00 	movh	r7,0x8000
8000c460:	ed ba 00 00 	bld	r10,0x0
8000c464:	f7 b7 01 ff 	subne	r7,-1
8000c468:	0e 39       	cp.w	r9,r7
8000c46a:	5f 29       	srhs	r9
8000c46c:	12 0a       	add	r10,r9
8000c46e:	5c 0b       	acr	r11
8000c470:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c474 <__avr32_f64_sub_opL_subnormal>:
8000c474:	ab 79       	lsl	r9,0xb
8000c476:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c47a:	ab 78       	lsl	r8,0xb
8000c47c:	f3 e8 10 0e 	or	lr,r9,r8
8000c480:	f9 b6 01 01 	movne	r6,1
8000c484:	ee 0e 11 00 	rsub	lr,r7,0
8000c488:	f9 b7 00 01 	moveq	r7,1
8000c48c:	ef bb 00 1f 	bst	r11,0x1f
8000c490:	f7 ea 10 0e 	or	lr,r11,r10
8000c494:	f9 b7 00 00 	moveq	r7,0
8000c498:	cb 0b       	rjmp	8000c3f8 <__avr32_f64_sub_opL_subnormal_done>

8000c49a <__avr32_f64_sub_opH_nan_or_inf>:
8000c49a:	bf db       	cbr	r11,0x1f
8000c49c:	f7 ea 10 0e 	or	lr,r11,r10
8000c4a0:	c0 81       	brne	8000c4b0 <__avr32_f64_sub_return_nan>
8000c4a2:	e0 46 07 ff 	cp.w	r6,2047
8000c4a6:	c0 50       	breq	8000c4b0 <__avr32_f64_sub_return_nan>
8000c4a8:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c4ac:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4b0 <__avr32_f64_sub_return_nan>:
8000c4b0:	3f fa       	mov	r10,-1
8000c4b2:	3f fb       	mov	r11,-1
8000c4b4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c4b8 <__avr32_f64_sub_subnormal_result>:
8000c4b8:	5c 37       	neg	r7
8000c4ba:	2f f7       	sub	r7,-1
8000c4bc:	f1 b7 04 c0 	satu	r7,0x6
8000c4c0:	e0 47 00 20 	cp.w	r7,32
8000c4c4:	c1 14       	brge	8000c4e6 <__avr32_f64_sub_subnormal_result+0x2e>
8000c4c6:	ee 08 11 20 	rsub	r8,r7,32
8000c4ca:	f4 08 09 49 	lsl	r9,r10,r8
8000c4ce:	5f 16       	srne	r6
8000c4d0:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c4d4:	0c 4a       	or	r10,r6
8000c4d6:	f6 08 09 49 	lsl	r9,r11,r8
8000c4da:	f5 e9 10 0a 	or	r10,r10,r9
8000c4de:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c4e2:	30 07       	mov	r7,0
8000c4e4:	cb 3b       	rjmp	8000c44a <__avr32_f64_sub_longnormalize_done>
8000c4e6:	ee 08 11 40 	rsub	r8,r7,64
8000c4ea:	f6 08 09 49 	lsl	r9,r11,r8
8000c4ee:	14 49       	or	r9,r10
8000c4f0:	5f 16       	srne	r6
8000c4f2:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c4f6:	0c 4a       	or	r10,r6
8000c4f8:	30 0b       	mov	r11,0
8000c4fa:	30 07       	mov	r7,0
8000c4fc:	ca 7b       	rjmp	8000c44a <__avr32_f64_sub_longnormalize_done>
8000c4fe:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c502 <__avr32_f64_sub_longshift>:
8000c502:	f1 b6 04 c0 	satu	r6,0x6
8000c506:	f0 0e 17 00 	moveq	lr,r8
8000c50a:	c0 40       	breq	8000c512 <__avr32_f64_sub_longshift+0x10>
8000c50c:	f2 05 09 4e 	lsl	lr,r9,r5
8000c510:	10 4e       	or	lr,r8
8000c512:	f2 06 0a 48 	lsr	r8,r9,r6
8000c516:	30 09       	mov	r9,0
8000c518:	58 0e       	cp.w	lr,0
8000c51a:	5f 1e       	srne	lr
8000c51c:	1c 48       	or	r8,lr
8000c51e:	c8 3b       	rjmp	8000c424 <__avr32_f64_sub_shift_done>

8000c520 <__avr32_f64_sub_longnormalize>:
8000c520:	f4 06 12 00 	clz	r6,r10
8000c524:	f9 b7 03 00 	movlo	r7,0
8000c528:	f9 b6 03 00 	movlo	r6,0
8000c52c:	f9 bc 03 00 	movlo	r12,0
8000c530:	f7 b6 02 e0 	subhs	r6,-32
8000c534:	f4 06 09 4b 	lsl	r11,r10,r6
8000c538:	30 0a       	mov	r10,0
8000c53a:	0c 17       	sub	r7,r6
8000c53c:	fe 9a ff be 	brle	8000c4b8 <__avr32_f64_sub_subnormal_result>
8000c540:	c8 5b       	rjmp	8000c44a <__avr32_f64_sub_longnormalize_done>
8000c542:	d7 03       	nop

8000c544 <__avr32_f64_add_from_sub>:
8000c544:	ee 19 80 00 	eorh	r9,0x8000

8000c548 <__avr32_f64_add>:
8000c548:	f7 e9 20 0c 	eor	r12,r11,r9
8000c54c:	fe 96 ff 2e 	brmi	8000c3a8 <__avr32_f64_sub_from_add>
8000c550:	eb cd 40 e0 	pushm	r5-r7,lr
8000c554:	16 9c       	mov	r12,r11
8000c556:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c55a:	bf db       	cbr	r11,0x1f
8000c55c:	bf d9       	cbr	r9,0x1f
8000c55e:	12 3b       	cp.w	r11,r9
8000c560:	c0 72       	brcc	8000c56e <__avr32_f64_add+0x26>
8000c562:	16 97       	mov	r7,r11
8000c564:	12 9b       	mov	r11,r9
8000c566:	0e 99       	mov	r9,r7
8000c568:	14 97       	mov	r7,r10
8000c56a:	10 9a       	mov	r10,r8
8000c56c:	0e 98       	mov	r8,r7
8000c56e:	30 0e       	mov	lr,0
8000c570:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c574:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000c578:	b5 ab       	sbr	r11,0x14
8000c57a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c57e:	c6 20       	breq	8000c642 <__avr32_f64_add_op2_subnormal>
8000c580:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000c584:	b5 a9       	sbr	r9,0x14
8000c586:	e0 47 07 ff 	cp.w	r7,2047
8000c58a:	c2 80       	breq	8000c5da <__avr32_f64_add_opH_nan_or_inf>
8000c58c:	0e 26       	rsub	r6,r7
8000c58e:	c1 20       	breq	8000c5b2 <__avr32_f64_add_shift_done>
8000c590:	e0 46 00 36 	cp.w	r6,54
8000c594:	c1 52       	brcc	8000c5be <__avr32_f64_add_res_of_done>
8000c596:	ec 05 11 20 	rsub	r5,r6,32
8000c59a:	e0 46 00 20 	cp.w	r6,32
8000c59e:	c3 52       	brcc	8000c608 <__avr32_f64_add_longshift>
8000c5a0:	f0 05 09 4e 	lsl	lr,r8,r5
8000c5a4:	f2 05 09 45 	lsl	r5,r9,r5
8000c5a8:	f0 06 0a 48 	lsr	r8,r8,r6
8000c5ac:	f2 06 0a 49 	lsr	r9,r9,r6
8000c5b0:	0a 48       	or	r8,r5

8000c5b2 <__avr32_f64_add_shift_done>:
8000c5b2:	10 0a       	add	r10,r8
8000c5b4:	f6 09 00 4b 	adc	r11,r11,r9
8000c5b8:	ed bb 00 15 	bld	r11,0x15
8000c5bc:	c3 40       	breq	8000c624 <__avr32_f64_add_res_of>

8000c5be <__avr32_f64_add_res_of_done>:
8000c5be:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c5c2:	18 4b       	or	r11,r12

8000c5c4 <__avr32_f64_add_round>:
8000c5c4:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000c5c8:	18 4e       	or	lr,r12
8000c5ca:	ee 1e 80 00 	eorh	lr,0x8000
8000c5ce:	f1 be 04 20 	satu	lr,0x1
8000c5d2:	1c 0a       	add	r10,lr
8000c5d4:	5c 0b       	acr	r11
8000c5d6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c5da <__avr32_f64_add_opH_nan_or_inf>:
8000c5da:	b5 cb       	cbr	r11,0x14
8000c5dc:	f7 ea 10 0e 	or	lr,r11,r10
8000c5e0:	c1 01       	brne	8000c600 <__avr32_f64_add_return_nan>
8000c5e2:	e0 46 07 ff 	cp.w	r6,2047
8000c5e6:	c0 30       	breq	8000c5ec <__avr32_f64_add_opL_nan_or_inf>
8000c5e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c5ec <__avr32_f64_add_opL_nan_or_inf>:
8000c5ec:	b5 c9       	cbr	r9,0x14
8000c5ee:	f3 e8 10 0e 	or	lr,r9,r8
8000c5f2:	c0 71       	brne	8000c600 <__avr32_f64_add_return_nan>
8000c5f4:	30 0a       	mov	r10,0
8000c5f6:	fc 1b 7f f0 	movh	r11,0x7ff0
8000c5fa:	18 4b       	or	r11,r12
8000c5fc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c600 <__avr32_f64_add_return_nan>:
8000c600:	3f fa       	mov	r10,-1
8000c602:	3f fb       	mov	r11,-1
8000c604:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c608 <__avr32_f64_add_longshift>:
8000c608:	f1 b6 04 c0 	satu	r6,0x6
8000c60c:	f0 0e 17 00 	moveq	lr,r8
8000c610:	c0 60       	breq	8000c61c <__avr32_f64_add_longshift+0x14>
8000c612:	f2 05 09 4e 	lsl	lr,r9,r5
8000c616:	58 08       	cp.w	r8,0
8000c618:	5f 18       	srne	r8
8000c61a:	10 4e       	or	lr,r8
8000c61c:	f2 06 0a 48 	lsr	r8,r9,r6
8000c620:	30 09       	mov	r9,0
8000c622:	cc 8b       	rjmp	8000c5b2 <__avr32_f64_add_shift_done>

8000c624 <__avr32_f64_add_res_of>:
8000c624:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000c628:	a1 9b       	lsr	r11,0x1
8000c62a:	5d 0a       	ror	r10
8000c62c:	5d 0e       	ror	lr
8000c62e:	2f f7       	sub	r7,-1
8000c630:	e0 47 07 ff 	cp.w	r7,2047
8000c634:	f9 ba 00 00 	moveq	r10,0
8000c638:	f9 bb 00 00 	moveq	r11,0
8000c63c:	f9 be 00 00 	moveq	lr,0
8000c640:	cb fb       	rjmp	8000c5be <__avr32_f64_add_res_of_done>

8000c642 <__avr32_f64_add_op2_subnormal>:
8000c642:	30 16       	mov	r6,1
8000c644:	58 07       	cp.w	r7,0
8000c646:	ca 01       	brne	8000c586 <__avr32_f64_add+0x3e>
8000c648:	b5 cb       	cbr	r11,0x14
8000c64a:	10 0a       	add	r10,r8
8000c64c:	f6 09 00 4b 	adc	r11,r11,r9
8000c650:	18 4b       	or	r11,r12
8000c652:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000c656:	d7 03       	nop

8000c658 <__avr32_f64_to_u32>:
8000c658:	58 0b       	cp.w	r11,0
8000c65a:	5e 6d       	retmi	0

8000c65c <__avr32_f64_to_s32>:
8000c65c:	f6 0c 15 01 	lsl	r12,r11,0x1
8000c660:	b5 9c       	lsr	r12,0x15
8000c662:	e0 2c 03 ff 	sub	r12,1023
8000c666:	5e 3d       	retlo	0
8000c668:	f8 0c 11 1f 	rsub	r12,r12,31
8000c66c:	16 99       	mov	r9,r11
8000c66e:	ab 7b       	lsl	r11,0xb
8000c670:	bf bb       	sbr	r11,0x1f
8000c672:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c676:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c67a:	a1 79       	lsl	r9,0x1
8000c67c:	5e 2b       	reths	r11
8000c67e:	5c 3b       	neg	r11
8000c680:	5e fb       	retal	r11

8000c682 <__avr32_u32_to_f64>:
8000c682:	f8 cb 00 00 	sub	r11,r12,0
8000c686:	30 0c       	mov	r12,0
8000c688:	c0 38       	rjmp	8000c68e <__avr32_s32_to_f64+0x4>

8000c68a <__avr32_s32_to_f64>:
8000c68a:	18 9b       	mov	r11,r12
8000c68c:	5c 4b       	abs	r11
8000c68e:	30 0a       	mov	r10,0
8000c690:	5e 0b       	reteq	r11
8000c692:	d4 01       	pushm	lr
8000c694:	e0 69 04 1e 	mov	r9,1054
8000c698:	f6 08 12 00 	clz	r8,r11
8000c69c:	c1 70       	breq	8000c6ca <__avr32_s32_to_f64+0x40>
8000c69e:	c0 c3       	brcs	8000c6b6 <__avr32_s32_to_f64+0x2c>
8000c6a0:	f0 0e 11 20 	rsub	lr,r8,32
8000c6a4:	f6 08 09 4b 	lsl	r11,r11,r8
8000c6a8:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c6ac:	1c 4b       	or	r11,lr
8000c6ae:	f4 08 09 4a 	lsl	r10,r10,r8
8000c6b2:	10 19       	sub	r9,r8
8000c6b4:	c0 b8       	rjmp	8000c6ca <__avr32_s32_to_f64+0x40>
8000c6b6:	f4 08 12 00 	clz	r8,r10
8000c6ba:	f9 b8 03 00 	movlo	r8,0
8000c6be:	f7 b8 02 e0 	subhs	r8,-32
8000c6c2:	f4 08 09 4b 	lsl	r11,r10,r8
8000c6c6:	30 0a       	mov	r10,0
8000c6c8:	10 19       	sub	r9,r8
8000c6ca:	58 09       	cp.w	r9,0
8000c6cc:	e0 89 00 30 	brgt	8000c72c <__avr32_s32_to_f64+0xa2>
8000c6d0:	5c 39       	neg	r9
8000c6d2:	2f f9       	sub	r9,-1
8000c6d4:	e0 49 00 36 	cp.w	r9,54
8000c6d8:	c0 43       	brcs	8000c6e0 <__avr32_s32_to_f64+0x56>
8000c6da:	30 0b       	mov	r11,0
8000c6dc:	30 0a       	mov	r10,0
8000c6de:	c2 68       	rjmp	8000c72a <__avr32_s32_to_f64+0xa0>
8000c6e0:	2f 69       	sub	r9,-10
8000c6e2:	f2 08 11 20 	rsub	r8,r9,32
8000c6e6:	e0 49 00 20 	cp.w	r9,32
8000c6ea:	c0 b2       	brcc	8000c700 <__avr32_s32_to_f64+0x76>
8000c6ec:	f4 08 09 4e 	lsl	lr,r10,r8
8000c6f0:	f6 08 09 48 	lsl	r8,r11,r8
8000c6f4:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c6f8:	f6 09 0a 4b 	lsr	r11,r11,r9
8000c6fc:	10 4b       	or	r11,r8
8000c6fe:	c0 88       	rjmp	8000c70e <__avr32_s32_to_f64+0x84>
8000c700:	f6 08 09 4e 	lsl	lr,r11,r8
8000c704:	14 4e       	or	lr,r10
8000c706:	16 9a       	mov	r10,r11
8000c708:	30 0b       	mov	r11,0
8000c70a:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c70e:	ed ba 00 00 	bld	r10,0x0
8000c712:	c0 92       	brcc	8000c724 <__avr32_s32_to_f64+0x9a>
8000c714:	1c 7e       	tst	lr,lr
8000c716:	c0 41       	brne	8000c71e <__avr32_s32_to_f64+0x94>
8000c718:	ed ba 00 01 	bld	r10,0x1
8000c71c:	c0 42       	brcc	8000c724 <__avr32_s32_to_f64+0x9a>
8000c71e:	2f fa       	sub	r10,-1
8000c720:	f7 bb 02 ff 	subhs	r11,-1
8000c724:	5c fc       	rol	r12
8000c726:	5d 0b       	ror	r11
8000c728:	5d 0a       	ror	r10
8000c72a:	d8 02       	popm	pc
8000c72c:	e0 68 03 ff 	mov	r8,1023
8000c730:	ed ba 00 0b 	bld	r10,0xb
8000c734:	f7 b8 00 ff 	subeq	r8,-1
8000c738:	10 0a       	add	r10,r8
8000c73a:	5c 0b       	acr	r11
8000c73c:	f7 b9 03 fe 	sublo	r9,-2
8000c740:	e0 49 07 ff 	cp.w	r9,2047
8000c744:	c0 55       	brlt	8000c74e <__avr32_s32_to_f64+0xc4>
8000c746:	30 0a       	mov	r10,0
8000c748:	fc 1b ff e0 	movh	r11,0xffe0
8000c74c:	c0 c8       	rjmp	8000c764 <__floatsidf_return_op1>
8000c74e:	ed bb 00 1f 	bld	r11,0x1f
8000c752:	f7 b9 01 01 	subne	r9,1
8000c756:	ab 9a       	lsr	r10,0xb
8000c758:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c75c:	a1 7b       	lsl	r11,0x1
8000c75e:	ab 9b       	lsr	r11,0xb
8000c760:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000c764 <__floatsidf_return_op1>:
8000c764:	a1 7c       	lsl	r12,0x1
8000c766:	5d 0b       	ror	r11
8000c768:	d8 02       	popm	pc

8000c76a <__avr32_f64_cmp_eq>:
8000c76a:	10 3a       	cp.w	r10,r8
8000c76c:	f2 0b 13 00 	cpc	r11,r9
8000c770:	c0 80       	breq	8000c780 <__avr32_f64_cmp_eq+0x16>
8000c772:	a1 7b       	lsl	r11,0x1
8000c774:	a1 79       	lsl	r9,0x1
8000c776:	14 4b       	or	r11,r10
8000c778:	12 4b       	or	r11,r9
8000c77a:	10 4b       	or	r11,r8
8000c77c:	5e 0f       	reteq	1
8000c77e:	5e fd       	retal	0
8000c780:	a1 7b       	lsl	r11,0x1
8000c782:	fc 1c ff e0 	movh	r12,0xffe0
8000c786:	58 0a       	cp.w	r10,0
8000c788:	f8 0b 13 00 	cpc	r11,r12
8000c78c:	5e 8f       	retls	1
8000c78e:	5e fd       	retal	0

8000c790 <__avr32_f64_cmp_ge>:
8000c790:	1a de       	st.w	--sp,lr
8000c792:	1a d7       	st.w	--sp,r7
8000c794:	a1 7b       	lsl	r11,0x1
8000c796:	5f 3c       	srlo	r12
8000c798:	a1 79       	lsl	r9,0x1
8000c79a:	5f 37       	srlo	r7
8000c79c:	5c fc       	rol	r12
8000c79e:	fc 1e ff e0 	movh	lr,0xffe0
8000c7a2:	58 0a       	cp.w	r10,0
8000c7a4:	fc 0b 13 00 	cpc	r11,lr
8000c7a8:	e0 8b 00 1d 	brhi	8000c7e2 <__avr32_f64_cmp_ge+0x52>
8000c7ac:	58 08       	cp.w	r8,0
8000c7ae:	fc 09 13 00 	cpc	r9,lr
8000c7b2:	e0 8b 00 18 	brhi	8000c7e2 <__avr32_f64_cmp_ge+0x52>
8000c7b6:	58 0b       	cp.w	r11,0
8000c7b8:	f5 ba 00 00 	subfeq	r10,0
8000c7bc:	c1 50       	breq	8000c7e6 <__avr32_f64_cmp_ge+0x56>
8000c7be:	1b 07       	ld.w	r7,sp++
8000c7c0:	1b 0e       	ld.w	lr,sp++
8000c7c2:	58 3c       	cp.w	r12,3
8000c7c4:	c0 a0       	breq	8000c7d8 <__avr32_f64_cmp_ge+0x48>
8000c7c6:	58 1c       	cp.w	r12,1
8000c7c8:	c0 33       	brcs	8000c7ce <__avr32_f64_cmp_ge+0x3e>
8000c7ca:	5e 0f       	reteq	1
8000c7cc:	5e 1d       	retne	0
8000c7ce:	10 3a       	cp.w	r10,r8
8000c7d0:	f2 0b 13 00 	cpc	r11,r9
8000c7d4:	5e 2f       	reths	1
8000c7d6:	5e 3d       	retlo	0
8000c7d8:	14 38       	cp.w	r8,r10
8000c7da:	f6 09 13 00 	cpc	r9,r11
8000c7de:	5e 2f       	reths	1
8000c7e0:	5e 3d       	retlo	0
8000c7e2:	1b 07       	ld.w	r7,sp++
8000c7e4:	d8 0a       	popm	pc,r12=0
8000c7e6:	58 17       	cp.w	r7,1
8000c7e8:	5f 0c       	sreq	r12
8000c7ea:	58 09       	cp.w	r9,0
8000c7ec:	f5 b8 00 00 	subfeq	r8,0
8000c7f0:	1b 07       	ld.w	r7,sp++
8000c7f2:	1b 0e       	ld.w	lr,sp++
8000c7f4:	5e 0f       	reteq	1
8000c7f6:	5e fc       	retal	r12

8000c7f8 <__avr32_f64_cmp_lt>:
8000c7f8:	1a de       	st.w	--sp,lr
8000c7fa:	1a d7       	st.w	--sp,r7
8000c7fc:	a1 7b       	lsl	r11,0x1
8000c7fe:	5f 3c       	srlo	r12
8000c800:	a1 79       	lsl	r9,0x1
8000c802:	5f 37       	srlo	r7
8000c804:	5c fc       	rol	r12
8000c806:	fc 1e ff e0 	movh	lr,0xffe0
8000c80a:	58 0a       	cp.w	r10,0
8000c80c:	fc 0b 13 00 	cpc	r11,lr
8000c810:	e0 8b 00 1d 	brhi	8000c84a <__avr32_f64_cmp_lt+0x52>
8000c814:	58 08       	cp.w	r8,0
8000c816:	fc 09 13 00 	cpc	r9,lr
8000c81a:	e0 8b 00 18 	brhi	8000c84a <__avr32_f64_cmp_lt+0x52>
8000c81e:	58 0b       	cp.w	r11,0
8000c820:	f5 ba 00 00 	subfeq	r10,0
8000c824:	c1 50       	breq	8000c84e <__avr32_f64_cmp_lt+0x56>
8000c826:	1b 07       	ld.w	r7,sp++
8000c828:	1b 0e       	ld.w	lr,sp++
8000c82a:	58 3c       	cp.w	r12,3
8000c82c:	c0 a0       	breq	8000c840 <__avr32_f64_cmp_lt+0x48>
8000c82e:	58 1c       	cp.w	r12,1
8000c830:	c0 33       	brcs	8000c836 <__avr32_f64_cmp_lt+0x3e>
8000c832:	5e 0d       	reteq	0
8000c834:	5e 1f       	retne	1
8000c836:	10 3a       	cp.w	r10,r8
8000c838:	f2 0b 13 00 	cpc	r11,r9
8000c83c:	5e 2d       	reths	0
8000c83e:	5e 3f       	retlo	1
8000c840:	14 38       	cp.w	r8,r10
8000c842:	f6 09 13 00 	cpc	r9,r11
8000c846:	5e 2d       	reths	0
8000c848:	5e 3f       	retlo	1
8000c84a:	1b 07       	ld.w	r7,sp++
8000c84c:	d8 0a       	popm	pc,r12=0
8000c84e:	58 17       	cp.w	r7,1
8000c850:	5f 1c       	srne	r12
8000c852:	58 09       	cp.w	r9,0
8000c854:	f5 b8 00 00 	subfeq	r8,0
8000c858:	1b 07       	ld.w	r7,sp++
8000c85a:	1b 0e       	ld.w	lr,sp++
8000c85c:	5e 0d       	reteq	0
8000c85e:	5e fc       	retal	r12

8000c860 <__avr32_f64_div>:
8000c860:	eb cd 40 ff 	pushm	r0-r7,lr
8000c864:	f7 e9 20 0e 	eor	lr,r11,r9
8000c868:	f6 07 16 14 	lsr	r7,r11,0x14
8000c86c:	a9 7b       	lsl	r11,0x9
8000c86e:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000c872:	a9 7a       	lsl	r10,0x9
8000c874:	bd bb       	sbr	r11,0x1d
8000c876:	e4 1b 3f ff 	andh	r11,0x3fff
8000c87a:	ab d7       	cbr	r7,0xb
8000c87c:	e0 80 00 cc 	breq	8000ca14 <__avr32_f64_div_round_subnormal+0x54>
8000c880:	e0 47 07 ff 	cp.w	r7,2047
8000c884:	e0 84 00 b5 	brge	8000c9ee <__avr32_f64_div_round_subnormal+0x2e>
8000c888:	f2 06 16 14 	lsr	r6,r9,0x14
8000c88c:	a9 79       	lsl	r9,0x9
8000c88e:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000c892:	a9 78       	lsl	r8,0x9
8000c894:	bd b9       	sbr	r9,0x1d
8000c896:	e4 19 3f ff 	andh	r9,0x3fff
8000c89a:	ab d6       	cbr	r6,0xb
8000c89c:	e0 80 00 e2 	breq	8000ca60 <__avr32_f64_div_round_subnormal+0xa0>
8000c8a0:	e0 46 07 ff 	cp.w	r6,2047
8000c8a4:	e0 84 00 b2 	brge	8000ca08 <__avr32_f64_div_round_subnormal+0x48>
8000c8a8:	0c 17       	sub	r7,r6
8000c8aa:	fe 37 fc 01 	sub	r7,-1023
8000c8ae:	fc 1c 80 00 	movh	r12,0x8000
8000c8b2:	f8 03 16 01 	lsr	r3,r12,0x1
8000c8b6:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000c8ba:	5c d4       	com	r4
8000c8bc:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000c8c0:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c8c4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c8c8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c8cc:	ea 03 15 02 	lsl	r3,r5,0x2
8000c8d0:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c8d4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c8d8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c8dc:	ea 03 15 02 	lsl	r3,r5,0x2
8000c8e0:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c8e4:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c8e8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c8ec:	ea 03 15 02 	lsl	r3,r5,0x2
8000c8f0:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c8f4:	e4 09 07 40 	macu.d	r0,r2,r9
8000c8f8:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c8fc:	02 04       	add	r4,r1
8000c8fe:	5c 05       	acr	r5
8000c900:	a3 65       	lsl	r5,0x2
8000c902:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c906:	a3 64       	lsl	r4,0x2
8000c908:	5c 34       	neg	r4
8000c90a:	f8 05 01 45 	sbc	r5,r12,r5
8000c90e:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c912:	e4 05 07 40 	macu.d	r0,r2,r5
8000c916:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c91a:	02 04       	add	r4,r1
8000c91c:	5c 05       	acr	r5
8000c91e:	ea 03 15 02 	lsl	r3,r5,0x2
8000c922:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c926:	e8 02 15 02 	lsl	r2,r4,0x2
8000c92a:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c92e:	e4 09 07 40 	macu.d	r0,r2,r9
8000c932:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c936:	02 04       	add	r4,r1
8000c938:	5c 05       	acr	r5
8000c93a:	a3 65       	lsl	r5,0x2
8000c93c:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c940:	a3 64       	lsl	r4,0x2
8000c942:	5c 34       	neg	r4
8000c944:	f8 05 01 45 	sbc	r5,r12,r5
8000c948:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c94c:	e4 05 07 40 	macu.d	r0,r2,r5
8000c950:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c954:	02 04       	add	r4,r1
8000c956:	5c 05       	acr	r5
8000c958:	ea 03 15 02 	lsl	r3,r5,0x2
8000c95c:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c960:	e8 02 15 02 	lsl	r2,r4,0x2
8000c964:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000c968:	e4 0b 07 40 	macu.d	r0,r2,r11
8000c96c:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000c970:	02 02       	add	r2,r1
8000c972:	5c 03       	acr	r3
8000c974:	ed b3 00 1c 	bld	r3,0x1c
8000c978:	c0 90       	breq	8000c98a <__avr32_f64_div+0x12a>
8000c97a:	a1 72       	lsl	r2,0x1
8000c97c:	5c f3       	rol	r3
8000c97e:	20 17       	sub	r7,1
8000c980:	a3 9a       	lsr	r10,0x3
8000c982:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000c986:	a3 9b       	lsr	r11,0x3
8000c988:	c0 58       	rjmp	8000c992 <__avr32_f64_div+0x132>
8000c98a:	a5 8a       	lsr	r10,0x4
8000c98c:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000c990:	a5 8b       	lsr	r11,0x4
8000c992:	58 07       	cp.w	r7,0
8000c994:	e0 8a 00 8b 	brle	8000caaa <__avr32_f64_div_res_subnormal>
8000c998:	e0 12 ff 00 	andl	r2,0xff00
8000c99c:	e8 12 00 80 	orl	r2,0x80
8000c9a0:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c9a4:	e4 09 07 40 	macu.d	r0,r2,r9
8000c9a8:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c9ac:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c9b0:	00 05       	add	r5,r0
8000c9b2:	f0 01 00 48 	adc	r8,r8,r1
8000c9b6:	5c 09       	acr	r9
8000c9b8:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c9bc:	58 04       	cp.w	r4,0
8000c9be:	5c 25       	cpc	r5

8000c9c0 <__avr32_f64_div_round_subnormal>:
8000c9c0:	f4 08 13 00 	cpc	r8,r10
8000c9c4:	f6 09 13 00 	cpc	r9,r11
8000c9c8:	5f 36       	srlo	r6
8000c9ca:	f8 06 17 00 	moveq	r6,r12
8000c9ce:	e4 0a 16 08 	lsr	r10,r2,0x8
8000c9d2:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000c9d6:	e6 0b 16 08 	lsr	r11,r3,0x8
8000c9da:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c9de:	ed be 00 1f 	bld	lr,0x1f
8000c9e2:	ef bb 00 1f 	bst	r11,0x1f
8000c9e6:	0c 0a       	add	r10,r6
8000c9e8:	5c 0b       	acr	r11
8000c9ea:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c9ee:	e4 1b 00 0f 	andh	r11,0xf
8000c9f2:	14 4b       	or	r11,r10
8000c9f4:	e0 81 00 a7 	brne	8000cb42 <__avr32_f64_div_res_subnormal+0x98>
8000c9f8:	f2 06 16 14 	lsr	r6,r9,0x14
8000c9fc:	ab d6       	cbr	r6,0xb
8000c9fe:	e0 46 07 ff 	cp.w	r6,2047
8000ca02:	e0 81 00 a4 	brne	8000cb4a <__avr32_f64_div_res_subnormal+0xa0>
8000ca06:	c9 e8       	rjmp	8000cb42 <__avr32_f64_div_res_subnormal+0x98>
8000ca08:	e4 19 00 0f 	andh	r9,0xf
8000ca0c:	10 49       	or	r9,r8
8000ca0e:	e0 81 00 9a 	brne	8000cb42 <__avr32_f64_div_res_subnormal+0x98>
8000ca12:	c9 28       	rjmp	8000cb36 <__avr32_f64_div_res_subnormal+0x8c>
8000ca14:	a3 7b       	lsl	r11,0x3
8000ca16:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000ca1a:	a3 7a       	lsl	r10,0x3
8000ca1c:	f5 eb 10 04 	or	r4,r10,r11
8000ca20:	e0 80 00 a0 	breq	8000cb60 <__avr32_f64_div_op1_zero>
8000ca24:	f6 04 12 00 	clz	r4,r11
8000ca28:	c1 70       	breq	8000ca56 <__avr32_f64_div_round_subnormal+0x96>
8000ca2a:	c0 c3       	brcs	8000ca42 <__avr32_f64_div_round_subnormal+0x82>
8000ca2c:	e8 05 11 20 	rsub	r5,r4,32
8000ca30:	f6 04 09 4b 	lsl	r11,r11,r4
8000ca34:	f4 05 0a 45 	lsr	r5,r10,r5
8000ca38:	0a 4b       	or	r11,r5
8000ca3a:	f4 04 09 4a 	lsl	r10,r10,r4
8000ca3e:	08 17       	sub	r7,r4
8000ca40:	c0 b8       	rjmp	8000ca56 <__avr32_f64_div_round_subnormal+0x96>
8000ca42:	f4 04 12 00 	clz	r4,r10
8000ca46:	f9 b4 03 00 	movlo	r4,0
8000ca4a:	f7 b4 02 e0 	subhs	r4,-32
8000ca4e:	f4 04 09 4b 	lsl	r11,r10,r4
8000ca52:	30 0a       	mov	r10,0
8000ca54:	08 17       	sub	r7,r4
8000ca56:	a3 8a       	lsr	r10,0x2
8000ca58:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000ca5c:	a3 8b       	lsr	r11,0x2
8000ca5e:	c1 1b       	rjmp	8000c880 <__avr32_f64_div+0x20>
8000ca60:	a3 79       	lsl	r9,0x3
8000ca62:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000ca66:	a3 78       	lsl	r8,0x3
8000ca68:	f3 e8 10 04 	or	r4,r9,r8
8000ca6c:	c6 f0       	breq	8000cb4a <__avr32_f64_div_res_subnormal+0xa0>
8000ca6e:	f2 04 12 00 	clz	r4,r9
8000ca72:	c1 70       	breq	8000caa0 <__avr32_f64_div_round_subnormal+0xe0>
8000ca74:	c0 c3       	brcs	8000ca8c <__avr32_f64_div_round_subnormal+0xcc>
8000ca76:	e8 05 11 20 	rsub	r5,r4,32
8000ca7a:	f2 04 09 49 	lsl	r9,r9,r4
8000ca7e:	f0 05 0a 45 	lsr	r5,r8,r5
8000ca82:	0a 49       	or	r9,r5
8000ca84:	f0 04 09 48 	lsl	r8,r8,r4
8000ca88:	08 16       	sub	r6,r4
8000ca8a:	c0 b8       	rjmp	8000caa0 <__avr32_f64_div_round_subnormal+0xe0>
8000ca8c:	f0 04 12 00 	clz	r4,r8
8000ca90:	f9 b4 03 00 	movlo	r4,0
8000ca94:	f7 b4 02 e0 	subhs	r4,-32
8000ca98:	f0 04 09 49 	lsl	r9,r8,r4
8000ca9c:	30 08       	mov	r8,0
8000ca9e:	08 16       	sub	r6,r4
8000caa0:	a3 88       	lsr	r8,0x2
8000caa2:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000caa6:	a3 89       	lsr	r9,0x2
8000caa8:	cf ca       	rjmp	8000c8a0 <__avr32_f64_div+0x40>

8000caaa <__avr32_f64_div_res_subnormal>:
8000caaa:	5c 37       	neg	r7
8000caac:	2f f7       	sub	r7,-1
8000caae:	f1 b7 04 c0 	satu	r7,0x6
8000cab2:	e0 47 00 20 	cp.w	r7,32
8000cab6:	c1 54       	brge	8000cae0 <__avr32_f64_div_res_subnormal+0x36>
8000cab8:	ee 06 11 20 	rsub	r6,r7,32
8000cabc:	e4 07 0a 42 	lsr	r2,r2,r7
8000cac0:	e6 06 09 4c 	lsl	r12,r3,r6
8000cac4:	18 42       	or	r2,r12
8000cac6:	e6 07 0a 43 	lsr	r3,r3,r7
8000caca:	f4 06 09 41 	lsl	r1,r10,r6
8000cace:	f4 07 0a 4a 	lsr	r10,r10,r7
8000cad2:	f6 06 09 4c 	lsl	r12,r11,r6
8000cad6:	18 4a       	or	r10,r12
8000cad8:	f6 07 0a 4b 	lsr	r11,r11,r7
8000cadc:	30 00       	mov	r0,0
8000cade:	c1 58       	rjmp	8000cb08 <__avr32_f64_div_res_subnormal+0x5e>
8000cae0:	ee 06 11 20 	rsub	r6,r7,32
8000cae4:	f9 b0 00 00 	moveq	r0,0
8000cae8:	f9 bc 00 00 	moveq	r12,0
8000caec:	c0 50       	breq	8000caf6 <__avr32_f64_div_res_subnormal+0x4c>
8000caee:	f4 06 09 40 	lsl	r0,r10,r6
8000caf2:	f6 06 09 4c 	lsl	r12,r11,r6
8000caf6:	e6 07 0a 42 	lsr	r2,r3,r7
8000cafa:	30 03       	mov	r3,0
8000cafc:	f4 07 0a 41 	lsr	r1,r10,r7
8000cb00:	18 41       	or	r1,r12
8000cb02:	f6 07 0a 4a 	lsr	r10,r11,r7
8000cb06:	30 0b       	mov	r11,0
8000cb08:	e0 12 ff 00 	andl	r2,0xff00
8000cb0c:	e8 12 00 80 	orl	r2,0x80
8000cb10:	e6 08 06 46 	mulu.d	r6,r3,r8
8000cb14:	e4 09 07 46 	macu.d	r6,r2,r9
8000cb18:	e4 08 06 44 	mulu.d	r4,r2,r8
8000cb1c:	e6 09 06 48 	mulu.d	r8,r3,r9
8000cb20:	0c 05       	add	r5,r6
8000cb22:	f0 07 00 48 	adc	r8,r8,r7
8000cb26:	5c 09       	acr	r9
8000cb28:	30 07       	mov	r7,0
8000cb2a:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000cb2e:	00 34       	cp.w	r4,r0
8000cb30:	e2 05 13 00 	cpc	r5,r1
8000cb34:	c4 6b       	rjmp	8000c9c0 <__avr32_f64_div_round_subnormal>
8000cb36:	1c 9b       	mov	r11,lr
8000cb38:	e6 1b 80 00 	andh	r11,0x8000,COH
8000cb3c:	30 0a       	mov	r10,0
8000cb3e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000cb42:	3f fb       	mov	r11,-1
8000cb44:	30 0a       	mov	r10,0
8000cb46:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000cb4a:	f5 eb 10 04 	or	r4,r10,r11
8000cb4e:	c0 90       	breq	8000cb60 <__avr32_f64_div_op1_zero>
8000cb50:	1c 9b       	mov	r11,lr
8000cb52:	e6 1b 80 00 	andh	r11,0x8000,COH
8000cb56:	ea 1b 7f f0 	orh	r11,0x7ff0
8000cb5a:	30 0a       	mov	r10,0
8000cb5c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000cb60 <__avr32_f64_div_op1_zero>:
8000cb60:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000cb64:	ce f0       	breq	8000cb42 <__avr32_f64_div_res_subnormal+0x98>
8000cb66:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000cb6a:	e0 44 07 ff 	cp.w	r4,2047
8000cb6e:	ce 41       	brne	8000cb36 <__avr32_f64_div_res_subnormal+0x8c>
8000cb70:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000cb74:	ce 10       	breq	8000cb36 <__avr32_f64_div_res_subnormal+0x8c>
8000cb76:	ce 6b       	rjmp	8000cb42 <__avr32_f64_div_res_subnormal+0x98>

8000cb78 <__avr32_umod64>:
8000cb78:	d4 31       	pushm	r0-r7,lr
8000cb7a:	1a 97       	mov	r7,sp
8000cb7c:	20 3d       	sub	sp,12
8000cb7e:	10 9c       	mov	r12,r8
8000cb80:	12 95       	mov	r5,r9
8000cb82:	14 9e       	mov	lr,r10
8000cb84:	16 91       	mov	r1,r11
8000cb86:	16 96       	mov	r6,r11
8000cb88:	58 09       	cp.w	r9,0
8000cb8a:	e0 81 00 81 	brne	8000cc8c <__avr32_umod64+0x114>
8000cb8e:	16 38       	cp.w	r8,r11
8000cb90:	e0 88 00 12 	brls	8000cbb4 <__avr32_umod64+0x3c>
8000cb94:	f0 08 12 00 	clz	r8,r8
8000cb98:	c4 e0       	breq	8000cc34 <__avr32_umod64+0xbc>
8000cb9a:	f6 08 09 46 	lsl	r6,r11,r8
8000cb9e:	f8 08 09 4c 	lsl	r12,r12,r8
8000cba2:	f0 0b 11 20 	rsub	r11,r8,32
8000cba6:	f4 08 09 4e 	lsl	lr,r10,r8
8000cbaa:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000cbae:	f7 e6 10 06 	or	r6,r11,r6
8000cbb2:	c4 18       	rjmp	8000cc34 <__avr32_umod64+0xbc>
8000cbb4:	58 08       	cp.w	r8,0
8000cbb6:	c0 51       	brne	8000cbc0 <__avr32_umod64+0x48>
8000cbb8:	30 19       	mov	r9,1
8000cbba:	f2 08 0d 08 	divu	r8,r9,r8
8000cbbe:	10 9c       	mov	r12,r8
8000cbc0:	f8 08 12 00 	clz	r8,r12
8000cbc4:	c0 31       	brne	8000cbca <__avr32_umod64+0x52>
8000cbc6:	18 16       	sub	r6,r12
8000cbc8:	c3 68       	rjmp	8000cc34 <__avr32_umod64+0xbc>
8000cbca:	f0 03 11 20 	rsub	r3,r8,32
8000cbce:	f4 03 0a 4b 	lsr	r11,r10,r3
8000cbd2:	f8 08 09 4c 	lsl	r12,r12,r8
8000cbd6:	ec 08 09 49 	lsl	r9,r6,r8
8000cbda:	ec 03 0a 43 	lsr	r3,r6,r3
8000cbde:	f7 e9 10 09 	or	r9,r11,r9
8000cbe2:	f8 05 16 10 	lsr	r5,r12,0x10
8000cbe6:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000cbea:	e6 05 0d 02 	divu	r2,r3,r5
8000cbee:	f2 0e 16 10 	lsr	lr,r9,0x10
8000cbf2:	ec 02 02 4b 	mul	r11,r6,r2
8000cbf6:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000cbfa:	16 3e       	cp.w	lr,r11
8000cbfc:	c0 72       	brcc	8000cc0a <__avr32_umod64+0x92>
8000cbfe:	18 0e       	add	lr,r12
8000cc00:	18 3e       	cp.w	lr,r12
8000cc02:	c0 43       	brcs	8000cc0a <__avr32_umod64+0x92>
8000cc04:	16 3e       	cp.w	lr,r11
8000cc06:	fd dc e3 0e 	addcs	lr,lr,r12
8000cc0a:	fc 0b 01 03 	sub	r3,lr,r11
8000cc0e:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000cc12:	e6 05 0d 02 	divu	r2,r3,r5
8000cc16:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000cc1a:	a5 36       	mul	r6,r2
8000cc1c:	0c 39       	cp.w	r9,r6
8000cc1e:	c0 72       	brcc	8000cc2c <__avr32_umod64+0xb4>
8000cc20:	18 09       	add	r9,r12
8000cc22:	18 39       	cp.w	r9,r12
8000cc24:	c0 43       	brcs	8000cc2c <__avr32_umod64+0xb4>
8000cc26:	0c 39       	cp.w	r9,r6
8000cc28:	f3 dc e3 09 	addcs	r9,r9,r12
8000cc2c:	f2 06 01 06 	sub	r6,r9,r6
8000cc30:	f4 08 09 4e 	lsl	lr,r10,r8
8000cc34:	f8 0a 16 10 	lsr	r10,r12,0x10
8000cc38:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000cc3c:	ec 0a 0d 02 	divu	r2,r6,r10
8000cc40:	fc 09 16 10 	lsr	r9,lr,0x10
8000cc44:	ea 02 02 4b 	mul	r11,r5,r2
8000cc48:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000cc4c:	16 39       	cp.w	r9,r11
8000cc4e:	c0 72       	brcc	8000cc5c <__avr32_umod64+0xe4>
8000cc50:	18 09       	add	r9,r12
8000cc52:	18 39       	cp.w	r9,r12
8000cc54:	c0 43       	brcs	8000cc5c <__avr32_umod64+0xe4>
8000cc56:	16 39       	cp.w	r9,r11
8000cc58:	f3 dc e3 09 	addcs	r9,r9,r12
8000cc5c:	f2 0b 01 0b 	sub	r11,r9,r11
8000cc60:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000cc64:	f6 0a 0d 0a 	divu	r10,r11,r10
8000cc68:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000cc6c:	ea 0a 02 4a 	mul	r10,r5,r10
8000cc70:	14 3e       	cp.w	lr,r10
8000cc72:	c0 72       	brcc	8000cc80 <__avr32_umod64+0x108>
8000cc74:	18 0e       	add	lr,r12
8000cc76:	18 3e       	cp.w	lr,r12
8000cc78:	c0 43       	brcs	8000cc80 <__avr32_umod64+0x108>
8000cc7a:	14 3e       	cp.w	lr,r10
8000cc7c:	fd dc e3 0e 	addcs	lr,lr,r12
8000cc80:	fc 0a 01 0a 	sub	r10,lr,r10
8000cc84:	30 0b       	mov	r11,0
8000cc86:	f4 08 0a 4a 	lsr	r10,r10,r8
8000cc8a:	c7 b8       	rjmp	8000cd80 <__avr32_umod64+0x208>
8000cc8c:	16 39       	cp.w	r9,r11
8000cc8e:	e0 8b 00 79 	brhi	8000cd80 <__avr32_umod64+0x208>
8000cc92:	f2 09 12 00 	clz	r9,r9
8000cc96:	c1 21       	brne	8000ccba <__avr32_umod64+0x142>
8000cc98:	10 3a       	cp.w	r10,r8
8000cc9a:	5f 2b       	srhs	r11
8000cc9c:	0a 31       	cp.w	r1,r5
8000cc9e:	5f ba       	srhi	r10
8000cca0:	f7 ea 10 0a 	or	r10,r11,r10
8000cca4:	f2 0a 18 00 	cp.b	r10,r9
8000cca8:	c0 60       	breq	8000ccb4 <__avr32_umod64+0x13c>
8000ccaa:	fc 08 01 0c 	sub	r12,lr,r8
8000ccae:	e2 05 01 46 	sbc	r6,r1,r5
8000ccb2:	18 9e       	mov	lr,r12
8000ccb4:	0c 9b       	mov	r11,r6
8000ccb6:	1c 9a       	mov	r10,lr
8000ccb8:	c6 48       	rjmp	8000cd80 <__avr32_umod64+0x208>
8000ccba:	ea 09 09 4c 	lsl	r12,r5,r9
8000ccbe:	f2 06 11 20 	rsub	r6,r9,32
8000ccc2:	f6 09 09 4b 	lsl	r11,r11,r9
8000ccc6:	f0 09 09 42 	lsl	r2,r8,r9
8000ccca:	ef 46 ff f4 	st.w	r7[-12],r6
8000ccce:	f0 06 0a 48 	lsr	r8,r8,r6
8000ccd2:	18 48       	or	r8,r12
8000ccd4:	e2 06 0a 4c 	lsr	r12,r1,r6
8000ccd8:	f4 09 09 43 	lsl	r3,r10,r9
8000ccdc:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000cce0:	f4 06 0a 4a 	lsr	r10,r10,r6
8000cce4:	16 4a       	or	r10,r11
8000cce6:	f0 0b 16 10 	lsr	r11,r8,0x10
8000ccea:	f8 0b 0d 04 	divu	r4,r12,r11
8000ccee:	f4 0c 16 10 	lsr	r12,r10,0x10
8000ccf2:	08 91       	mov	r1,r4
8000ccf4:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000ccf8:	e8 0e 02 46 	mul	r6,r4,lr
8000ccfc:	0c 3c       	cp.w	r12,r6
8000ccfe:	c0 a2       	brcc	8000cd12 <__avr32_umod64+0x19a>
8000cd00:	20 11       	sub	r1,1
8000cd02:	10 0c       	add	r12,r8
8000cd04:	10 3c       	cp.w	r12,r8
8000cd06:	c0 63       	brcs	8000cd12 <__avr32_umod64+0x19a>
8000cd08:	0c 3c       	cp.w	r12,r6
8000cd0a:	f7 b1 03 01 	sublo	r1,1
8000cd0e:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000cd12:	0c 1c       	sub	r12,r6
8000cd14:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000cd18:	f8 0b 0d 04 	divu	r4,r12,r11
8000cd1c:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000cd20:	08 96       	mov	r6,r4
8000cd22:	e8 0e 02 4e 	mul	lr,r4,lr
8000cd26:	1c 3b       	cp.w	r11,lr
8000cd28:	c0 a2       	brcc	8000cd3c <__avr32_umod64+0x1c4>
8000cd2a:	20 16       	sub	r6,1
8000cd2c:	10 0b       	add	r11,r8
8000cd2e:	10 3b       	cp.w	r11,r8
8000cd30:	c0 63       	brcs	8000cd3c <__avr32_umod64+0x1c4>
8000cd32:	1c 3b       	cp.w	r11,lr
8000cd34:	f7 b6 03 01 	sublo	r6,1
8000cd38:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000cd3c:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000cd40:	1c 1b       	sub	r11,lr
8000cd42:	e2 02 06 40 	mulu.d	r0,r1,r2
8000cd46:	00 9e       	mov	lr,r0
8000cd48:	02 9c       	mov	r12,r1
8000cd4a:	16 3c       	cp.w	r12,r11
8000cd4c:	e0 8b 00 08 	brhi	8000cd5c <__avr32_umod64+0x1e4>
8000cd50:	5f 06       	sreq	r6
8000cd52:	06 30       	cp.w	r0,r3
8000cd54:	5f ba       	srhi	r10
8000cd56:	ed ea 00 0a 	and	r10,r6,r10
8000cd5a:	c0 60       	breq	8000cd66 <__avr32_umod64+0x1ee>
8000cd5c:	fc 02 01 04 	sub	r4,lr,r2
8000cd60:	f8 08 01 4c 	sbc	r12,r12,r8
8000cd64:	08 9e       	mov	lr,r4
8000cd66:	e6 0e 01 0a 	sub	r10,r3,lr
8000cd6a:	f6 0c 01 4c 	sbc	r12,r11,r12
8000cd6e:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000cd72:	f8 09 0a 4b 	lsr	r11,r12,r9
8000cd76:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cd7a:	f8 01 09 4c 	lsl	r12,r12,r1
8000cd7e:	18 4a       	or	r10,r12
8000cd80:	2f dd       	sub	sp,-12
8000cd82:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ce00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ce00:	c0 08       	rjmp	8000ce00 <_evba>
	...

8000ce04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ce04:	c0 08       	rjmp	8000ce04 <_handle_TLB_Multiple_Hit>
	...

8000ce08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ce08:	c0 08       	rjmp	8000ce08 <_handle_Bus_Error_Data_Fetch>
	...

8000ce0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ce0c:	c0 08       	rjmp	8000ce0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ce10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ce10:	c0 08       	rjmp	8000ce10 <_handle_NMI>
	...

8000ce14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ce14:	c0 08       	rjmp	8000ce14 <_handle_Instruction_Address>
	...

8000ce18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ce18:	c0 08       	rjmp	8000ce18 <_handle_ITLB_Protection>
	...

8000ce1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ce1c:	c0 08       	rjmp	8000ce1c <_handle_Breakpoint>
	...

8000ce20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ce20:	c0 08       	rjmp	8000ce20 <_handle_Illegal_Opcode>
	...

8000ce24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ce24:	c0 08       	rjmp	8000ce24 <_handle_Unimplemented_Instruction>
	...

8000ce28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ce28:	c0 08       	rjmp	8000ce28 <_handle_Privilege_Violation>
	...

8000ce2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ce2c:	c0 08       	rjmp	8000ce2c <_handle_Floating_Point>
	...

8000ce30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ce30:	c0 08       	rjmp	8000ce30 <_handle_Coprocessor_Absent>
	...

8000ce34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ce34:	c0 08       	rjmp	8000ce34 <_handle_Data_Address_Read>
	...

8000ce38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ce38:	c0 08       	rjmp	8000ce38 <_handle_Data_Address_Write>
	...

8000ce3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ce3c:	c0 08       	rjmp	8000ce3c <_handle_DTLB_Protection_Read>
	...

8000ce40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ce40:	c0 08       	rjmp	8000ce40 <_handle_DTLB_Protection_Write>
	...

8000ce44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ce44:	c0 08       	rjmp	8000ce44 <_handle_DTLB_Modified>
	...

8000ce50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ce50:	c0 08       	rjmp	8000ce50 <_handle_ITLB_Miss>
	...

8000ce60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ce60:	c0 08       	rjmp	8000ce60 <_handle_DTLB_Miss_Read>
	...

8000ce70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ce70:	c0 08       	rjmp	8000ce70 <_handle_DTLB_Miss_Write>
	...

8000cf00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000cf00:	c0 08       	rjmp	8000cf00 <_handle_Supervisor_Call>
8000cf02:	d7 03       	nop

8000cf04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf04:	30 0c       	mov	r12,0
8000cf06:	fe b0 d0 0d 	rcall	80006f20 <_get_interrupt_handler>
8000cf0a:	58 0c       	cp.w	r12,0
8000cf0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf10:	d6 03       	rete

8000cf12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf12:	30 1c       	mov	r12,1
8000cf14:	fe b0 d0 06 	rcall	80006f20 <_get_interrupt_handler>
8000cf18:	58 0c       	cp.w	r12,0
8000cf1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf1e:	d6 03       	rete

8000cf20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf20:	30 2c       	mov	r12,2
8000cf22:	fe b0 cf ff 	rcall	80006f20 <_get_interrupt_handler>
8000cf26:	58 0c       	cp.w	r12,0
8000cf28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf2c:	d6 03       	rete

8000cf2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000cf2e:	30 3c       	mov	r12,3
8000cf30:	fe b0 cf f8 	rcall	80006f20 <_get_interrupt_handler>
8000cf34:	58 0c       	cp.w	r12,0
8000cf36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000cf3a:	d6 03       	rete
8000cf3c:	d7 03       	nop
8000cf3e:	d7 03       	nop
8000cf40:	d7 03       	nop
8000cf42:	d7 03       	nop
8000cf44:	d7 03       	nop
8000cf46:	d7 03       	nop
8000cf48:	d7 03       	nop
8000cf4a:	d7 03       	nop
8000cf4c:	d7 03       	nop
8000cf4e:	d7 03       	nop
8000cf50:	d7 03       	nop
8000cf52:	d7 03       	nop
8000cf54:	d7 03       	nop
8000cf56:	d7 03       	nop
8000cf58:	d7 03       	nop
8000cf5a:	d7 03       	nop
8000cf5c:	d7 03       	nop
8000cf5e:	d7 03       	nop
8000cf60:	d7 03       	nop
8000cf62:	d7 03       	nop
8000cf64:	d7 03       	nop
8000cf66:	d7 03       	nop
8000cf68:	d7 03       	nop
8000cf6a:	d7 03       	nop
8000cf6c:	d7 03       	nop
8000cf6e:	d7 03       	nop
8000cf70:	d7 03       	nop
8000cf72:	d7 03       	nop
8000cf74:	d7 03       	nop
8000cf76:	d7 03       	nop
8000cf78:	d7 03       	nop
8000cf7a:	d7 03       	nop
8000cf7c:	d7 03       	nop
8000cf7e:	d7 03       	nop
8000cf80:	d7 03       	nop
8000cf82:	d7 03       	nop
8000cf84:	d7 03       	nop
8000cf86:	d7 03       	nop
8000cf88:	d7 03       	nop
8000cf8a:	d7 03       	nop
8000cf8c:	d7 03       	nop
8000cf8e:	d7 03       	nop
8000cf90:	d7 03       	nop
8000cf92:	d7 03       	nop
8000cf94:	d7 03       	nop
8000cf96:	d7 03       	nop
8000cf98:	d7 03       	nop
8000cf9a:	d7 03       	nop
8000cf9c:	d7 03       	nop
8000cf9e:	d7 03       	nop
8000cfa0:	d7 03       	nop
8000cfa2:	d7 03       	nop
8000cfa4:	d7 03       	nop
8000cfa6:	d7 03       	nop
8000cfa8:	d7 03       	nop
8000cfaa:	d7 03       	nop
8000cfac:	d7 03       	nop
8000cfae:	d7 03       	nop
8000cfb0:	d7 03       	nop
8000cfb2:	d7 03       	nop
8000cfb4:	d7 03       	nop
8000cfb6:	d7 03       	nop
8000cfb8:	d7 03       	nop
8000cfba:	d7 03       	nop
8000cfbc:	d7 03       	nop
8000cfbe:	d7 03       	nop
8000cfc0:	d7 03       	nop
8000cfc2:	d7 03       	nop
8000cfc4:	d7 03       	nop
8000cfc6:	d7 03       	nop
8000cfc8:	d7 03       	nop
8000cfca:	d7 03       	nop
8000cfcc:	d7 03       	nop
8000cfce:	d7 03       	nop
8000cfd0:	d7 03       	nop
8000cfd2:	d7 03       	nop
8000cfd4:	d7 03       	nop
8000cfd6:	d7 03       	nop
8000cfd8:	d7 03       	nop
8000cfda:	d7 03       	nop
8000cfdc:	d7 03       	nop
8000cfde:	d7 03       	nop
8000cfe0:	d7 03       	nop
8000cfe2:	d7 03       	nop
8000cfe4:	d7 03       	nop
8000cfe6:	d7 03       	nop
8000cfe8:	d7 03       	nop
8000cfea:	d7 03       	nop
8000cfec:	d7 03       	nop
8000cfee:	d7 03       	nop
8000cff0:	d7 03       	nop
8000cff2:	d7 03       	nop
8000cff4:	d7 03       	nop
8000cff6:	d7 03       	nop
8000cff8:	d7 03       	nop
8000cffa:	d7 03       	nop
8000cffc:	d7 03       	nop
8000cffe:	d7 03       	nop
