
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    314-0123
Date:        Sat Dec 30 16:00:55 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro HC85_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "HC85_syn.tcl"
New HDL Analyst: enabled
log file: "D:\74HC85\HC85\synthesis\HC85.srr"
Running: synthesis in foreground

Running HC85_syn|synthesis

Running: compile (Compile) on HC85_syn|synthesis
# Sat Dec 30 16:01:01 2023

Running: compile_flow (Compile Process) on HC85_syn|synthesis
# Sat Dec 30 16:01:01 2023

Running: compiler (Compile Input) on HC85_syn|synthesis
# Sat Dec 30 16:01:01 2023
Copied D:\74HC85\HC85\synthesis\synwork\HC85_comp.srs to D:\74HC85\HC85\synthesis\HC85.srs

compiler completed
# Sat Dec 30 16:01:03 2023

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on HC85_syn|synthesis
# Sat Dec 30 16:01:03 2023

multi_srs_gen completed
# Sat Dec 30 16:01:03 2023

Return Code: 0
Run Time:00h:00m:00s
Copied D:\74HC85\HC85\synthesis\synwork\HC85_mult.srs to D:\74HC85\HC85\synthesis\HC85.srs
Complete: Compile Process on HC85_syn|synthesis

Running: premap (Pre-mapping) on HC85_syn|synthesis
# Sat Dec 30 16:01:03 2023

premap completed
# Sat Dec 30 16:01:03 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on HC85_syn|synthesis

Running: map (Map) on HC85_syn|synthesis
# Sat Dec 30 16:01:03 2023

Running: fpga_mapper (Map & Optimize) on HC85_syn|synthesis
# Sat Dec 30 16:01:03 2023
Copied D:\74HC85\HC85\synthesis\synwork\HC85_m.srm to D:\74HC85\HC85\synthesis\HC85.srm

fpga_mapper completed
# Sat Dec 30 16:01:04 2023

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on HC85_syn|synthesis
Complete: Logic Synthesis on HC85_syn|synthesis
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
Note: Opening local project RTL file 'D:\74HC85\HC85\synthesis\HC85.srs'
exit status=0
License checkin: synplifypro_actel
