[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/spinalhdl_learn_2.12-1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/CpuConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/CpuConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/MyCpuMain$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/MyCpuMain$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/MyCpuMain.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/MyCpuMain.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/AluOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/AluOp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/AluOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/AluOp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/Alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/Alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/Alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/Alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/components/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/components/RegFile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/OpType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/OpType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/OpType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/OpType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Load$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Load$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Load.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Load.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Store$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Store$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Store.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Store.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3IType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3IType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3IType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3IType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Branch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Branch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct3Branch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct3Branch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct7Type$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct7Type$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Funct7Type.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Funct7Type.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/ImmType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/ImmType$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/ImmType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/ImmType.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Rv32iExtractor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Rv32iExtractor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Rv32iExtractor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Rv32iExtractor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Rv32iEncoding$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Rv32iEncoding$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Rv32iEncoding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Rv32iEncoding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Decode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/isa/Decode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/isa/Decode$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/ForwardUnit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/ForwardUnit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/ForwardUnit$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/ForwardUnit$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/HazardUnit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/HazardUnit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/HazardUnit$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/HazardUnit$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/ifIdReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/ifIdReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/ifIdReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/ifIdReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/idExReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/idExReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/idExReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/idExReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/exMemReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/exMemReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/exMemReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/exMemReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/memWbReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/memWbReg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/pipeline/memWbReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/pipeline/memWbReg$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/mem[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/mem[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/mem/InstrMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/mem/InstrMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/mem/InstrMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/mem/InstrMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/mem/DataMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/mem/DataMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/mem/DataMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/mem/DataMem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/core[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/core/CpuTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/core/CpuTop.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	minicpu/core/CpuTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/shenby/workplace/learning_SpinalHDL/SpinalHDL_minicpu/target/scala-2.12/classes/minicpu/core/CpuTop$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
