 
****************************************
Report : power
        -analysis_effort low
Design : NN
Version: T-2022.03
Date   : Sat Mar  9 14:38:04 2024
****************************************


Library(s) Used:

    slow (File: /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db)


Operating Conditions: slow   Library: slow
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =   2.1725 mW   (90%)
  Net Switching Power  = 230.9833 uW   (10%)
                         ---------
Total Dynamic Power    =   2.4034 mW  (100%)

Cell Leakage Power     = 171.5444 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      1.8128            0.0000            0.0000            0.0000  (   0.00%)  i
register       3.7033e-02        6.8847e-03        2.8844e+07            1.8856  (  73.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.3226            0.2241        1.4270e+08            0.6894  (  26.77%)
--------------------------------------------------------------------------------------------------
Total              2.1725 mW         0.2310 mW     1.7154e+08 pW         2.5750 mW
1
