#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  8 15:45:39 2023
# Process ID: 9460
# Current directory: C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17140 C:\Users\15390\Desktop\DD\Mylab\lab6\MyMC14495\MyMC14495.xpr
# Log file: C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/vivado.log
# Journal file: C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
file mkdir C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v w ]
add_files -fileset sim_1 C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim/xsim.dir/MyMC14495_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  8 15:47:42 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 980.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyMC14495_tb_behav -key {Behavioral:sim_1:Functional:MyMC14495_tb} -tclbatch {MyMC14495_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MyMC14495_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyMC14495_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 980.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyMC14495_tb_behav -key {Behavioral:sim_1:Functional:MyMC14495_tb} -tclbatch {MyMC14495_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MyMC14495_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyMC14495_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 980.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'point' on this module [C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyMC14495_tb_behav -key {Behavioral:sim_1:Functional:MyMC14495_tb} -tclbatch {MyMC14495_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MyMC14495_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyMC14495_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 980.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyMC14495_tb_behav -key {Behavioral:sim_1:Functional:MyMC14495_tb} -tclbatch {MyMC14495_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MyMC14495_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyMC14495_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'MyMC14495_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MyMC14495_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/AND4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/INV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/MyMC14495.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sources_1/new/OR4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.srcs/sim_1/new/MyMC14495_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
"xelab -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7fde78d90697430abd2dac8bb3d31266 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyMC14495_tb_behav xil_defaultlib.MyMC14495_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.OR4
Compiling module xil_defaultlib.OR3
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.MyMC14495
Compiling module xil_defaultlib.MyMC14495_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyMC14495_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15390/Desktop/DD/Mylab/lab6/MyMC14495/MyMC14495.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MyMC14495_tb_behav -key {Behavioral:sim_1:Functional:MyMC14495_tb} -tclbatch {MyMC14495_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source MyMC14495_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MyMC14495_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 980.801 ; gain = 0.000
