# Single_Cycle_CPU
Single Cycle MIPS CPU using Verilog HDL.
