@N|Running in 64-bit mode
@N|Running in 64-bit mode
@N: CD720 :"C:\lscc\diamond\3.8_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\tadlau\Desktop\VHDL(Lab4)\SpecializuotasRegistras.vhdl":4:7:4:19|Top entity is set to spec_register.
@N: CD630 :"C:\Users\tadlau\Desktop\VHDL(Lab4)\SpecializuotasRegistras.vhdl":4:7:4:19|Synthesizing work.spec_register.beh2.
@N|Running in 64-bit mode

