Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 18:25:46 2022
| Host         : EECS-DIGITAL-45 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.S6DDL7/obj/routerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.247ns  (required time - arrival time)
  Source:                 processor/exec/mem_bank/pc_3_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/exec/mem_bank/write_camera_4_bypass_reg[174]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.305ns (24.637%)  route 3.992ns (75.363%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           2.025     3.506    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=359, routed)         1.634     5.237    processor/exec/mem_bank/CLK
    SLICE_X8Y69          FDSE                                         r  processor/exec/mem_bank/pc_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y69          FDSE (Prop_fdse_C_Q)         0.518     5.755 r  processor/exec/mem_bank/pc_3_reg[2]/Q
                         net (fo=3, routed)           0.970     6.725    processor/exec/mem_bank/pc_3[2]
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.124     6.849 r  processor/exec/mem_bank/FSM_onehot_state[1]_i_16/O
                         net (fo=1, routed)           0.000     6.849    processor/exec/mem_bank/FSM_onehot_state[1]_i_16_n_0
    SLICE_X8Y70          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.362 f  processor/exec/mem_bank/FSM_onehot_state_reg[1]_i_8/CO[3]
                         net (fo=2, routed)           1.133     8.494    processor/exec/mem_bank/stall3
    SLICE_X6Y68          LUT5 (Prop_lut5_I2_O)        0.150     8.644 r  processor/exec/mem_bank/FSM_onehot_state[1]_i_3/O
                         net (fo=283, routed)         1.889    10.534    processor/exec/mem_bank/E[0]
    SLICE_X9Y52          FDRE                                         r  processor/exec/mem_bank/write_camera_4_bypass_reg[174]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.920    13.331    buf_clk_100mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=359, routed)         1.525    14.948    processor/exec/mem_bank/CLK
    SLICE_X9Y52          FDRE                                         r  processor/exec/mem_bank/write_camera_4_bypass_reg[174]/C
                         clock pessimism              0.277    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X9Y52          FDRE (Setup_fdre_C_CE)      -0.409    14.780    processor/exec/mem_bank/write_camera_4_bypass_reg[174]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  4.247    




