<stg><name>runge_kutta_45_Pipeline_7</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index2702_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index2702_t"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %cv_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %cv_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_1_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="85" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %cv_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cv_V_1_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:4 %cv_V_0_055110_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_0_055110

]]></Node>
<StgValue><ssdm name="cv_V_0_055110_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:5 %cv_V_1_058109_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_1_058109

]]></Node>
<StgValue><ssdm name="cv_V_1_058109_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:6 %cv_V_2_061108_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cv_V_2_061108

]]></Node>
<StgValue><ssdm name="cv_V_2_061108_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i85 %cv_V_2_061108_read, i85 %cv_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i85 %cv_V_1_058109_read, i85 %cv_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i85 %cv_V_0_055110_read, i85 %cv_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i2 0, i2 %loop_index2702_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %load-store-loop2701

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop2701:0 %loop_index2702_t_load = load i2 %loop_index2702_t

]]></Node>
<StgValue><ssdm name="loop_index2702_t_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2701:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2701:2 %exitcond514915 = icmp_eq  i2 %loop_index2702_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond514915"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2701:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop2701:4 %empty = add i2 %loop_index2702_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2701:5 %br_ln0 = br i1 %exitcond514915, void %load-store-loop2701.split, void %for.body.i1862.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="2">
<![CDATA[
load-store-loop2701.split:0 %loop_index2702_cast = zext i2 %loop_index2702_t_load

]]></Node>
<StgValue><ssdm name="loop_index2702_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop2701.split:1 %add_ptr41_i18592926_sum = add i3 %loop_index2702_cast, i3 3

]]></Node>
<StgValue><ssdm name="add_ptr41_i18592926_sum"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop2701.split:2 %add_ptr41_i18592926_sum_cast = zext i3 %add_ptr41_i18592926_sum

]]></Node>
<StgValue><ssdm name="add_ptr41_i18592926_sum_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2701.split:3 %c_V_addr = getelementptr i85 %c_V, i64 0, i64 %add_ptr41_i18592926_sum_cast

]]></Node>
<StgValue><ssdm name="c_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="85" op_0_bw="3">
<![CDATA[
load-store-loop2701.split:4 %cv_V_1_4 = load i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="cv_V_1_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop2701.split:5 %switch_ln0 = switch i2 %loop_index2702_t_load, void %branch20, i2 0, void %load-store-loop2701.split.load-store-loop2701.split268_crit_edge, i2 1, void %load-store-loop2701.split.load-store-loop2701.split268_crit_edge6

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop2701.split268:0 %store_ln0 = store i2 %empty, i2 %loop_index2702_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2701.split268:1 %br_ln0 = br void %load-store-loop2701

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
for.body.i1862.preheader.exitStub:0 %cv_V_1_load = load i85 %cv_V_1

]]></Node>
<StgValue><ssdm name="cv_V_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
for.body.i1862.preheader.exitStub:1 %cv_V_1_1_load = load i85 %cv_V_1_1

]]></Node>
<StgValue><ssdm name="cv_V_1_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="85" op_0_bw="85" op_1_bw="0">
<![CDATA[
for.body.i1862.preheader.exitStub:2 %cv_V_1_2_load = load i85 %cv_V_1_2

]]></Node>
<StgValue><ssdm name="cv_V_1_2_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
for.body.i1862.preheader.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_2_162_out, i85 %cv_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
for.body.i1862.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_1_159_out, i85 %cv_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="85">
<![CDATA[
for.body.i1862.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cv_V_0_156_out, i85 %cv_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond514915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.body.i1862.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="85" op_0_bw="3">
<![CDATA[
load-store-loop2701.split:4 %cv_V_1_4 = load i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="cv_V_1_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2701.split.load-store-loop2701.split268_crit_edge6:0 %store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2701.split.load-store-loop2701.split268_crit_edge6:1 %br_ln0 = br void %load-store-loop2701.split268

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
load-store-loop2701.split.load-store-loop2701.split268_crit_edge:0 %store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop2701.split.load-store-loop2701.split268_crit_edge:1 %br_ln0 = br void %load-store-loop2701.split268

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="!0"/>
<literal name="loop_index2702_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="85" op_1_bw="85" op_2_bw="0">
<![CDATA[
branch20:0 %store_ln0 = store i85 %cv_V_1_4, i85 %cv_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="loop_index2702_t_load" val="!0"/>
<literal name="loop_index2702_t_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln0 = br void %load-store-loop2701.split268

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
