{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 18 14:04:15 2012 " "Info: Processing started: Thu Oct 18 14:04:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off two_led_e -c two_led_e " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_led_e -c two_led_e" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "chk " "Warning: Node \"chk\" is a latch" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 7 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw_in\[1\] " "Info: Assuming node \"sw_in\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw_in\[0\] " "Info: Assuming node \"sw_in\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux35~0 " "Info: Detected gated clock \"Mux35~0\" as buffer" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux35~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register st\[0\] register st\[3\] 106.84 MHz 9.36 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 106.84 MHz between source register \"st\[0\]\" and destination register \"st\[3\]\" (period= 9.36 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.651 ns + Longest register register " "Info: + Longest register to register delay is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns st\[0\] 1 REG LC_X8_Y6_N0 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N0; Fanout = 13; REG Node = 'st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { st[0] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.410 ns) + CELL(0.200 ns) 3.610 ns Add1~3 2 COMB LC_X14_Y9_N6 2 " "Info: 2: + IC(3.410 ns) + CELL(0.200 ns) = 3.610 ns; Loc. = LC_X14_Y9_N6; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.610 ns" { st[0] Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.513 ns) + CELL(0.200 ns) 6.323 ns st~2 3 COMB LC_X9_Y8_N5 2 " "Info: 3: + IC(2.513 ns) + CELL(0.200 ns) = 6.323 ns; Loc. = LC_X9_Y8_N5; Fanout = 2; COMB Node = 'st~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.713 ns" { Add1~3 st~2 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.591 ns) 8.651 ns st\[3\] 4 REG LC_X9_Y9_N9 14 " "Info: 4: + IC(1.737 ns) + CELL(0.591 ns) = 8.651 ns; Loc. = LC_X9_Y9_N9; Fanout = 14; REG Node = 'st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { st~2 st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.991 ns ( 11.46 % ) " "Info: Total cell delay = 0.991 ns ( 11.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.660 ns ( 88.54 % ) " "Info: Total interconnect delay = 7.660 ns ( 88.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { st[0] Add1~3 st~2 st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { st[0] {} Add1~3 {} st~2 {} st[3] {} } { 0.000ns 3.410ns 2.513ns 1.737ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns st\[3\] 2 REG LC_X9_Y9_N9 14 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N9; Fanout = 14; REG Node = 'st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns st\[0\] 2 REG LC_X8_Y6_N0 13 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y6_N0; Fanout = 13; REG Node = 'st\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in st[0] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.651 ns" { st[0] Add1~3 st~2 st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.651 ns" { st[0] {} Add1~3 {} st~2 {} st[3] {} } { 0.000ns 3.410ns 2.513ns 1.737ns } { 0.000ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "st\[3\] sw_in\[0\] clk_in 7.670 ns register " "Info: tsu for register \"st\[3\]\" (data pin = \"sw_in\[0\]\", clock pin = \"clk_in\") is 7.670 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.156 ns + Longest pin register " "Info: + Longest pin to register delay is 11.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 CLK PIN_29 34 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 34; CLK Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.462 ns) + CELL(0.740 ns) 6.334 ns process_0~3 2 COMB LC_X15_Y8_N8 17 " "Info: 2: + IC(4.462 ns) + CELL(0.740 ns) = 6.334 ns; Loc. = LC_X15_Y8_N8; Fanout = 17; COMB Node = 'process_0~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { sw_in[0] process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.914 ns) + CELL(1.908 ns) 11.156 ns st\[3\] 3 REG LC_X9_Y9_N9 14 " "Info: 3: + IC(2.914 ns) + CELL(1.908 ns) = 11.156 ns; Loc. = LC_X9_Y9_N9; Fanout = 14; REG Node = 'st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.822 ns" { process_0~3 st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.780 ns ( 33.88 % ) " "Info: Total cell delay = 3.780 ns ( 33.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.376 ns ( 66.12 % ) " "Info: Total interconnect delay = 7.376 ns ( 66.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.156 ns" { sw_in[0] process_0~3 st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.156 ns" { sw_in[0] {} sw_in[0]~combout {} process_0~3 {} st[3] {} } { 0.000ns 0.000ns 4.462ns 2.914ns } { 0.000ns 1.132ns 0.740ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns st\[3\] 2 REG LC_X9_Y9_N9 14 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N9; Fanout = 14; REG Node = 'st\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in st[3] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.156 ns" { sw_in[0] process_0~3 st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.156 ns" { sw_in[0] {} sw_in[0]~combout {} process_0~3 {} st[3] {} } { 0.000ns 0.000ns 4.462ns 2.914ns } { 0.000ns 1.132ns 0.740ns 1.908ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in scan\[7\] st\[1\] 21.461 ns register " "Info: tco from clock \"clk_in\" to destination pin \"scan\[7\]\" through register \"st\[1\]\" is 21.461 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 32 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 32; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns st\[1\] 2 REG LC_X9_Y9_N6 14 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N6; Fanout = 14; REG Node = 'st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_in st[1] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.266 ns + Longest register pin " "Info: + Longest register to pin delay is 17.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns st\[1\] 1 REG LC_X9_Y9_N6 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N6; Fanout = 14; REG Node = 'st\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { st[1] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.583 ns) + CELL(0.511 ns) 4.094 ns Mux12~3 2 COMB LC_X8_Y6_N6 6 " "Info: 2: + IC(3.583 ns) + CELL(0.511 ns) = 4.094 ns; Loc. = LC_X8_Y6_N6; Fanout = 6; COMB Node = 'Mux12~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.094 ns" { st[1] Mux12~3 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.022 ns) + CELL(0.914 ns) 8.030 ns Mux6~0 3 COMB LC_X14_Y9_N1 2 " "Info: 3: + IC(3.022 ns) + CELL(0.914 ns) = 8.030 ns; Loc. = LC_X14_Y9_N1; Fanout = 2; COMB Node = 'Mux6~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.936 ns" { Mux12~3 Mux6~0 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 8.978 ns Mux34~0 4 COMB LC_X14_Y9_N5 1 " "Info: 4: + IC(0.748 ns) + CELL(0.200 ns) = 8.978 ns; Loc. = LC_X14_Y9_N5; Fanout = 1; COMB Node = 'Mux34~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { Mux6~0 Mux34~0 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.914 ns) 10.598 ns Mux34~4 5 COMB LC_X14_Y9_N3 1 " "Info: 5: + IC(0.706 ns) + CELL(0.914 ns) = 10.598 ns; Loc. = LC_X14_Y9_N3; Fanout = 1; COMB Node = 'Mux34~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.620 ns" { Mux34~0 Mux34~4 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(2.322 ns) 17.266 ns scan\[7\] 6 PIN PIN_21 0 " "Info: 6: + IC(4.346 ns) + CELL(2.322 ns) = 17.266 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'scan\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { Mux34~4 scan[7] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.861 ns ( 28.15 % ) " "Info: Total cell delay = 4.861 ns ( 28.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.405 ns ( 71.85 % ) " "Info: Total interconnect delay = 12.405 ns ( 71.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { st[1] Mux12~3 Mux6~0 Mux34~0 Mux34~4 scan[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { st[1] {} Mux12~3 {} Mux6~0 {} Mux34~0 {} Mux34~4 {} scan[7] {} } { 0.000ns 3.583ns 3.022ns 0.748ns 0.706ns 4.346ns } { 0.000ns 0.511ns 0.914ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_in st[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_in {} clk_in~combout {} st[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.266 ns" { st[1] Mux12~3 Mux6~0 Mux34~0 Mux34~4 scan[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.266 ns" { st[1] {} Mux12~3 {} Mux6~0 {} Mux34~0 {} Mux34~4 {} scan[7] {} } { 0.000ns 3.583ns 3.022ns 0.748ns 0.706ns 4.346ns } { 0.000ns 0.511ns 0.914ns 0.200ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_in\[0\] scan\[7\] 17.862 ns Longest " "Info: Longest tpd from source pin \"sw_in\[0\]\" to destination pin \"scan\[7\]\" is 17.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 CLK PIN_29 34 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 34; CLK Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.037 ns) + CELL(0.200 ns) 4.369 ns Mux1~6 2 COMB LC_X6_Y4_N9 3 " "Info: 2: + IC(3.037 ns) + CELL(0.200 ns) = 4.369 ns; Loc. = LC_X6_Y4_N9; Fanout = 3; COMB Node = 'Mux1~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.237 ns" { sw_in[0] Mux1~6 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.255 ns) + CELL(0.511 ns) 8.135 ns Mux34~2 3 COMB LC_X11_Y5_N4 1 " "Info: 3: + IC(3.255 ns) + CELL(0.511 ns) = 8.135 ns; Loc. = LC_X11_Y5_N4; Fanout = 1; COMB Node = 'Mux34~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { Mux1~6 Mux34~2 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.548 ns) + CELL(0.511 ns) 11.194 ns Mux34~4 4 COMB LC_X14_Y9_N3 1 " "Info: 4: + IC(2.548 ns) + CELL(0.511 ns) = 11.194 ns; Loc. = LC_X14_Y9_N3; Fanout = 1; COMB Node = 'Mux34~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.059 ns" { Mux34~2 Mux34~4 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.346 ns) + CELL(2.322 ns) 17.862 ns scan\[7\] 5 PIN PIN_21 0 " "Info: 5: + IC(4.346 ns) + CELL(2.322 ns) = 17.862 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'scan\[7\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.668 ns" { Mux34~4 scan[7] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.676 ns ( 26.18 % ) " "Info: Total cell delay = 4.676 ns ( 26.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.186 ns ( 73.82 % ) " "Info: Total interconnect delay = 13.186 ns ( 73.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.862 ns" { sw_in[0] Mux1~6 Mux34~2 Mux34~4 scan[7] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.862 ns" { sw_in[0] {} sw_in[0]~combout {} Mux1~6 {} Mux34~2 {} Mux34~4 {} scan[7] {} } { 0.000ns 0.000ns 3.037ns 3.255ns 2.548ns 4.346ns } { 0.000ns 1.132ns 0.200ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "chk key sw_in\[0\] 2.803 ns register " "Info: th for register \"chk\" (data pin = \"key\", clock pin = \"sw_in\[0\]\") is 2.803 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw_in\[0\] destination 7.521 ns + Longest register " "Info: + Longest clock path from clock \"sw_in\[0\]\" to destination register is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw_in\[0\] 1 CLK PIN_29 34 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 34; CLK Node = 'sw_in\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_in[0] } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.256 ns) + CELL(0.511 ns) 4.899 ns Mux35~0 2 COMB LC_X6_Y4_N8 10 " "Info: 2: + IC(3.256 ns) + CELL(0.511 ns) = 4.899 ns; Loc. = LC_X6_Y4_N8; Fanout = 10; COMB Node = 'Mux35~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.767 ns" { sw_in[0] Mux35~0 } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.422 ns) + CELL(0.200 ns) 7.521 ns chk 3 REG LC_X9_Y8_N7 14 " "Info: 3: + IC(2.422 ns) + CELL(0.200 ns) = 7.521 ns; Loc. = LC_X9_Y8_N7; Fanout = 14; REG Node = 'chk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.622 ns" { Mux35~0 chk } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 24.50 % ) " "Info: Total cell delay = 1.843 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.678 ns ( 75.50 % ) " "Info: Total interconnect delay = 5.678 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { sw_in[0] Mux35~0 chk } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { sw_in[0] {} sw_in[0]~combout {} Mux35~0 {} chk {} } { 0.000ns 0.000ns 3.256ns 2.422ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.718 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns key 1 PIN PIN_61 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'key'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.846 ns) + CELL(0.740 ns) 4.718 ns chk 2 REG LC_X9_Y8_N7 14 " "Info: 2: + IC(2.846 ns) + CELL(0.740 ns) = 4.718 ns; Loc. = LC_X9_Y8_N7; Fanout = 14; REG Node = 'chk'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.586 ns" { key chk } "NODE_NAME" } } { "two_led_e.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/two_led_e.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 39.68 % ) " "Info: Total cell delay = 1.872 ns ( 39.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.846 ns ( 60.32 % ) " "Info: Total interconnect delay = 2.846 ns ( 60.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { key chk } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { key {} key~combout {} chk {} } { 0.000ns 0.000ns 2.846ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { sw_in[0] Mux35~0 chk } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { sw_in[0] {} sw_in[0]~combout {} Mux35~0 {} chk {} } { 0.000ns 0.000ns 3.256ns 2.422ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { key chk } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.718 ns" { key {} key~combout {} chk {} } { 0.000ns 0.000ns 2.846ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 18 14:04:15 2012 " "Info: Processing ended: Thu Oct 18 14:04:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
