<stg><name>fft_Pipeline_DFTpts</name>


<trans_list>

<trans id="189" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i6:0 %i_5 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i6:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.inc.i6:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_5, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i6:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i6:4 %br_ln134 = br i1 %tmp, void %for.inc.i6.split, void %_Z15fft_stage_firstPfS_S_S_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i6.split:1 %lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_5, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i6.split:2 %zext_ln137 = zext i8 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:3 %Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_1_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:4 %Stage0_R_1_load = load i8 %Stage0_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:5 %Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:6 %Stage0_I_1_load = load i8 %Stage0_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_1_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:27 %Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_3_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:28 %Stage0_R_3_load = load i8 %Stage0_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_3_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:29 %Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:30 %Stage0_I_3_load = load i8 %Stage0_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i6.split:51 %add_ln134 = add i11 %i_5, i11 4

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i6.split:52 %store_ln134 = store i11 %add_ln134, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:4 %Stage0_R_1_load = load i8 %Stage0_R_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_1_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:6 %Stage0_I_1_load = load i8 %Stage0_I_1_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_1_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:28 %Stage0_R_3_load = load i8 %Stage0_R_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_3_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:30 %Stage0_I_3_load = load i8 %Stage0_I_3_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="48" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="56" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:7 %mul3_i = fmul i32 %Stage0_I_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_i"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:9 %mul9_i = fmul i32 %Stage0_R_1_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:31 %mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul3_1_i"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:33 %mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0

]]></Node>
<StgValue><ssdm name="mul9_1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="64" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="72" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:11 %Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_addr"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:12 %Stage0_R_load = load i8 %Stage0_R_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_load"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:16 %Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_addr"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:17 %Stage0_I_load = load i8 %Stage0_I_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_load"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:35 %Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_R_2_addr"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:36 %Stage0_R_2_load = load i8 %Stage0_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_2_load"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:40 %Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage0_I_2_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:41 %Stage0_I_2_load = load i8 %Stage0_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_2_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="84" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:8 %temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:10 %temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:12 %Stage0_R_load = load i8 %Stage0_R_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_load"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:17 %Stage0_I_load = load i8 %Stage0_I_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_load"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:32 %temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i

]]></Node>
<StgValue><ssdm name="temp_R_1"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:34 %temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i

]]></Node>
<StgValue><ssdm name="temp_I_1"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:36 %Stage0_R_2_load = load i8 %Stage0_R_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_R_2_load"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i6.split:41 %Stage0_I_2_load = load i8 %Stage0_I_2_addr

]]></Node>
<StgValue><ssdm name="Stage0_I_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="92" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="100" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="108" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="124" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:13 %sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub13_i"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:18 %sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub18_i"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:21 %add23_i = fadd i32 %Stage0_R_load, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add23_i"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:24 %add28_i = fadd i32 %Stage0_I_load, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add28_i"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:37 %sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="sub13_1_i"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:42 %sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="sub18_1_i"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:45 %add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1

]]></Node>
<StgValue><ssdm name="add23_1_i"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i6.split:48 %add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1

]]></Node>
<StgValue><ssdm name="add28_1_i"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
_Z15fft_stage_firstPfS_S_S_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i6.split:0 %specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:14 %Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_1_addr"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:15 %store_ln140 = store i32 %sub13_i, i8 %Stage1_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:19 %Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_1_addr"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:20 %store_ln141 = store i32 %sub18_i, i8 %Stage1_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:22 %Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_addr"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:23 %store_ln142 = store i32 %add23_i, i8 %Stage1_R_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:25 %Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_addr"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:26 %store_ln143 = store i32 %add28_i, i8 %Stage1_I_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:38 %Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_3_addr"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:39 %store_ln140 = store i32 %sub13_1_i, i8 %Stage1_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:43 %Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_3_addr"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:44 %store_ln141 = store i32 %sub18_1_i, i8 %Stage1_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:46 %Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_R_2_addr"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:47 %store_ln142 = store i32 %add23_1_i, i8 %Stage1_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:49 %Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Stage1_I_2_addr"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
for.inc.i6.split:50 %store_ln143 = store i32 %add28_1_i, i8 %Stage1_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i6.split:53 %br_ln134 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
