###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       274680   # Number of WRITE/WRITEP commands
num_reads_done                 =       789570   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       570174   # Number of read row buffer hits
num_read_cmds                  =       789570   # Number of READ/READP commands
num_writes_done                =       274705   # Number of read requests issued
num_write_row_hits             =       226609   # Number of write row buffer hits
num_act_cmds                   =       268604   # Number of ACT commands
num_pre_cmds                   =       268574   # Number of PRE commands
num_ondemand_pres              =       243948   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9486420   # Cyles of rank active rank.0
rank_active_cycles.1           =      9295241   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       513580   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       704759   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1000761   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11999   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4902   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5474   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9350   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6587   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1040   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1336   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1197   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          423   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21208   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           28   # Write cmd latency (cycles)
write_latency[20-39]           =          462   # Write cmd latency (cycles)
write_latency[40-59]           =          778   # Write cmd latency (cycles)
write_latency[60-79]           =         1423   # Write cmd latency (cycles)
write_latency[80-99]           =         2860   # Write cmd latency (cycles)
write_latency[100-119]         =         4201   # Write cmd latency (cycles)
write_latency[120-139]         =         6436   # Write cmd latency (cycles)
write_latency[140-159]         =         9110   # Write cmd latency (cycles)
write_latency[160-179]         =        11253   # Write cmd latency (cycles)
write_latency[180-199]         =        13516   # Write cmd latency (cycles)
write_latency[200-]            =       224613   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       285960   # Read request latency (cycles)
read_latency[40-59]            =        88477   # Read request latency (cycles)
read_latency[60-79]            =       126732   # Read request latency (cycles)
read_latency[80-99]            =        49496   # Read request latency (cycles)
read_latency[100-119]          =        38791   # Read request latency (cycles)
read_latency[120-139]          =        34272   # Read request latency (cycles)
read_latency[140-159]          =        20617   # Read request latency (cycles)
read_latency[160-179]          =        15542   # Read request latency (cycles)
read_latency[180-199]          =        12256   # Read request latency (cycles)
read_latency[200-]             =       117426   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.3712e+09   # Write energy
read_energy                    =  3.18355e+09   # Read energy
act_energy                     =  7.34901e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.46518e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.38284e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91953e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80023e+09   # Active standby energy rank.1
average_read_latency           =      124.802   # Average read request latency (cycles)
average_interarrival           =        9.396   # Average request interarrival latency (cycles)
total_energy                   =  1.82989e+10   # Total energy (pJ)
average_power                  =      1829.89   # Average power (mW)
average_bandwidth              =      9.08181   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       290715   # Number of WRITE/WRITEP commands
num_reads_done                 =       805418   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       567872   # Number of read row buffer hits
num_read_cmds                  =       805418   # Number of READ/READP commands
num_writes_done                =       290720   # Number of read requests issued
num_write_row_hits             =       227879   # Number of write row buffer hits
num_act_cmds                   =       301721   # Number of ACT commands
num_pre_cmds                   =       301694   # Number of PRE commands
num_ondemand_pres              =       277837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9368542   # Cyles of rank active rank.0
rank_active_cycles.1           =      9361183   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       631458   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       638817   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1033571   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11241   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4909   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5441   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9120   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6726   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1021   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1309   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1227   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          402   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21177   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           32   # Write cmd latency (cycles)
write_latency[20-39]           =          524   # Write cmd latency (cycles)
write_latency[40-59]           =          763   # Write cmd latency (cycles)
write_latency[60-79]           =         1355   # Write cmd latency (cycles)
write_latency[80-99]           =         2788   # Write cmd latency (cycles)
write_latency[100-119]         =         4027   # Write cmd latency (cycles)
write_latency[120-139]         =         6545   # Write cmd latency (cycles)
write_latency[140-159]         =         9534   # Write cmd latency (cycles)
write_latency[160-179]         =        12126   # Write cmd latency (cycles)
write_latency[180-199]         =        14550   # Write cmd latency (cycles)
write_latency[200-]            =       238471   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       277119   # Read request latency (cycles)
read_latency[40-59]            =        87701   # Read request latency (cycles)
read_latency[60-79]            =       135958   # Read request latency (cycles)
read_latency[80-99]            =        51658   # Read request latency (cycles)
read_latency[100-119]          =        40879   # Read request latency (cycles)
read_latency[120-139]          =        35611   # Read request latency (cycles)
read_latency[140-159]          =        21654   # Read request latency (cycles)
read_latency[160-179]          =        16279   # Read request latency (cycles)
read_latency[180-199]          =        12665   # Read request latency (cycles)
read_latency[200-]             =       125890   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.45125e+09   # Write energy
read_energy                    =  3.24745e+09   # Read energy
act_energy                     =  8.25509e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.031e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.06632e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84597e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.84138e+09   # Active standby energy rank.1
average_read_latency           =      128.144   # Average read request latency (cycles)
average_interarrival           =      9.12284   # Average request interarrival latency (cycles)
total_energy                   =  1.85259e+10   # Total energy (pJ)
average_power                  =      1852.59   # Average power (mW)
average_bandwidth              =      9.35371   # Average bandwidth
