
*** Running vivado
    with args -log ulp_Bert_layer_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_Bert_layer_1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_Bert_layer_1_0.tcl -notrace
INFO: Dispatch client connection id - 44267
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top ulp_Bert_layer_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10252
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3808.000 ; gain = 336.668 ; free physical = 10646 ; free virtual = 162160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_1_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/synth/ulp_Bert_layer_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W.dat' is read successfully [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_mux_124_32_1_1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_mux_124_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_mux_124_32_1_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_mux_124_32_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_flow_control_loop_pipe_sequential_init' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_flow_control_loop_pipe_sequential_init' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_control_s_axi' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_control_s_axi.v:496]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_control_s_axi' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_store' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_mem' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_mem' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_store' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_load' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_mem__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_mem__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_load' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_write' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_reg_slice' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_reg_slice' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized4' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized4' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_throttle' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized5' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized3' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized3' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized5' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized6' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized4' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_srl__parameterized4' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_fifo__parameterized6' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_throttle' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_write' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_read' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi_read' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_gmem_m_axi' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_gmem_m_axi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_Bert_layer_1_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/synth/ulp_Bert_layer_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/ab02/hdl/verilog/Bert_layer_control_s_axi.v:764]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Bert_layer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module Bert_layer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module Bert_layer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Bert_layer_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Bert_layer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module Bert_layer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module Bert_layer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Bert_layer_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[511] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[510] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[509] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[508] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[507] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[506] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[505] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[504] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[503] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[502] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[501] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[500] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[499] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[498] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[497] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[496] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[495] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[494] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[493] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[492] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[491] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[490] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[489] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[488] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[487] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[486] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[485] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[484] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[483] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[482] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[481] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[480] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[479] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[478] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[477] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[476] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[475] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[474] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[473] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[472] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[471] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[470] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[469] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[468] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[467] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[466] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[465] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[464] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[463] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[462] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[461] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[460] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[459] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[458] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[457] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[456] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[455] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[454] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[453] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[452] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[451] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[450] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[449] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[448] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[447] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[446] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[445] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[444] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[443] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[442] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[441] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[440] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[439] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[438] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[437] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[436] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[435] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[434] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[433] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[432] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[431] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[430] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[429] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[428] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[427] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[426] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[425] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[424] in module Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3913.914 ; gain = 442.582 ; free physical = 10058 ; free virtual = 161579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3931.723 ; gain = 460.391 ; free physical = 10024 ; free virtual = 161545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3931.723 ; gain = 460.391 ; free physical = 10023 ; free virtual = 161544
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3931.723 ; gain = 0.000 ; free physical = 10620 ; free virtual = 162141
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/constraints/Bert_layer_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4075.098 ; gain = 21.812 ; free physical = 8059 ; free virtual = 159586
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_1_0/constraints/Bert_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4075.098 ; gain = 0.000 ; free physical = 8062 ; free virtual = 159588
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4089.941 ; gain = 14.844 ; free physical = 7910 ; free virtual = 159438
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4089.945 ; gain = 618.613 ; free physical = 5746 ; free virtual = 157273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4089.945 ; gain = 618.613 ; free physical = 5743 ; free virtual = 157271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 4089.945 ; gain = 618.613 ; free physical = 5743 ; free virtual = 157271
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Bert_layer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Bert_layer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Bert_layer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Bert_layer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_gmem_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 4089.945 ; gain = 618.613 ; free physical = 6503 ; free virtual = 158033
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_1_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_2_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_3_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_4_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_5_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_6_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_7_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_8_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_9_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_10_U'
INFO: [Synth 8-223] decloning instance 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_U' (Bert_layer_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_v460_RAM_AUTO_1R1W) to 'inst/grp_Bert_layer_Pipeline_l_S_result29_result29_l_0_l_result29_l_1_fu_186/v460_11_U'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 17    
	   2 Input    4 Bit       Adders := 11    
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	              577 Bit    Registers := 1     
	              576 Bit    Registers := 1     
	              514 Bit    Registers := 1     
	              513 Bit    Registers := 2     
	              512 Bit    Registers := 2     
	              480 Bit    Registers := 1     
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 4     
	               64 Bit    Registers := 11    
	               58 Bit    Registers := 1     
	               52 Bit    Registers := 2     
	               32 Bit    Registers := 76    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 95    
+---RAMs : 
	             127K Bit	(255 X 514 bit)          RAMs := 1     
	               8K Bit	(15 X 576 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  513 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 2     
	  73 Input   72 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 11    
	   2 Input   52 Bit        Muxes := 2     
	 769 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 62    
	   3 Input    2 Bit        Muxes := 15    
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 99    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Bert_layer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Bert_layer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_gmem_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_gmem_m_axi_read.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 4089.945 ; gain = 618.613 ; free physical = 12328 ; free virtual = 163866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      |                 | 
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 4311.125 ; gain = 839.793 ; free physical = 12263 ; free virtual = 163796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 4357.172 ; gain = 885.840 ; free physical = 10677 ; free virtual = 162210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                  | RTL Object                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/gmem_m_axi_U/store_unit | buff_wdata/U_fifo_mem/mem_reg | 15 x 576(READ_FIRST)   | W |   | 15 x 576(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      |                 | 
+-----------------------------+-------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_3' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_4' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_5' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
INFO: [Synth 8-223] decloning instance 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_6' (RAMB36E2) to 'inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 4365.180 ; gain = 893.848 ; free physical = 11118 ; free virtual = 162652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 9580 ; free virtual = 161111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 9604 ; free virtual = 161135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 10382 ; free virtual = 161913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 10354 ; free virtual = 161885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 10056 ; free virtual = 161588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 10084 ; free virtual = 161615
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[67] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__1     | mem_reg[14] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[67] | 1      | 1          | 0      | 3       | 2      | 1      | 0      | 
|dsrl__3     | mem_reg[14] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 577    | 577        | 577    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    33|
|2     |LUT1     |    23|
|3     |LUT2     |    67|
|4     |LUT3     |  2132|
|5     |LUT4     |   498|
|6     |LUT5     |   533|
|7     |LUT6     |   412|
|8     |MUXF7    |   380|
|9     |MUXF8    |    60|
|10    |RAMB36E2 |     2|
|11    |SRL16E   |   645|
|12    |SRLC32E  |   180|
|13    |FDRE     |  3616|
|14    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 4371.121 ; gain = 899.789 ; free physical = 10100 ; free virtual = 161632
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 4371.121 ; gain = 741.566 ; free physical = 10108 ; free virtual = 161634
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 4371.125 ; gain = 899.789 ; free physical = 10106 ; free virtual = 161632
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4382.090 ; gain = 0.000 ; free physical = 10081 ; free virtual = 161606
INFO: [Netlist 29-17] Analyzing 473 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4429.410 ; gain = 0.000 ; free physical = 9715 ; free virtual = 161241
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e2f244b5
INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 4429.410 ; gain = 1368.625 ; free physical = 9852 ; free virtual = 161378
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_Bert_layer_1_0, cache-ID = 4586f6533cdcdcc8
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_dcct_int8_blank_200mhz.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_1_0_synth_1/ulp_Bert_layer_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_Bert_layer_1_0_utilization_synth.rpt -pb ulp_Bert_layer_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 23:05:32 2023...
