Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 741d1a4028d24e97838b35339f681219 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mycpu_tb_behav xil_defaultlib.mycpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'IM_10_6' [E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sources_1/new/minisys.v:122]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.prgrom
Compiling module xil_defaultlib.ifetc32
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=46,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.Cpu_clk
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.Ext_16_to_32
Compiling module xil_defaultlib.idecode32
Compiling module xil_defaultlib.MUX_reg
Compiling module xil_defaultlib.Regfile
Compiling module xil_defaultlib.MUX_option
Compiling module xil_defaultlib.executs32
Compiling module xil_defaultlib.control32
Compiling module xil_defaultlib.minisys
Compiling module xil_defaultlib.mycpu_tb
WARNING: [XSIM 43-3373] "E:/study/Computer System/Multi_cycle_CPU/Multi_cycle_CPU.srcs/sim_1/new/mycpu_tb.v" Line 119. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot mycpu_tb_behav
