[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"gcd.Opcode",
    "definition":{
      "auipc":23,
      "reg":51,
      "br":99,
      "sys":115,
      "jalr":103,
      "lui":55,
      "imm":19,
      "jal":111,
      "store":35,
      "load":3
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscvCPU|RiscvCPU>io_mMask_2",
    "sources":[
      "~RiscvCPU|RiscvCPU>io_mIn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscvCPU|RiscvCPU>io_mMask_0",
    "sources":[
      "~RiscvCPU|RiscvCPU>io_mIn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscvCPU|RiscvCPU>io_mMask_1",
    "sources":[
      "~RiscvCPU|RiscvCPU>io_mIn"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RiscvCPU|RiscvCPU>io_mMask_3",
    "sources":[
      "~RiscvCPU|RiscvCPU>io_mIn"
    ]
  }
]