verilog xil_defaultlib --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_pixclk/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_refclk/hdl/verilog" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \

sv xil_defaultlib --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_pixclk/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_refclk/hdl/verilog" \
"../../../bd/design_1/ipshared/3d18/Local_Maxima_640_480/local_maxima.sv" \
"../../../bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv" \
"../../../bd/design_1/ipshared/3d18/Local_Maxima_Basys3/Local_Maxima_Basys3.srcs/sources_1/new/top.sv" \
"../../../bd/design_1/ip/design_1_local_maxima_zybo_0_0/sim/design_1_local_maxima_zybo_0_0.sv" \

verilog xil_defaultlib --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/c420/hdl" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_pixclk/hdl/verilog" --include "../../../../Local_Maxima_Zybo.gen/sources_1/bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_refclk/hdl/verilog" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_1_1/sim/design_1_blk_mem_gen_1_1.v" \
"../../../bd/design_1/ipshared/f518/counter_r_out_hdmi.v" \
"../../../bd/design_1/ipshared/f518/hdmi_encoder.v" \
"../../../bd/design_1/ipshared/f518/sr_r_out_hdmi.v" \
"../../../bd/design_1/ipshared/f518/out_hdmi.v" \
"../../../bd/design_1/ip/design_1_out_hdmi_0_0/sim/design_1_out_hdmi_0_0.v" \
"../../../bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_pixclk/sim/ila_pixclk.v" \
"../../../bd/design_1/ip/design_1_hdmi_in_0_2/src/dvi2rgb_0/src/ila_refclk/sim/ila_refclk.v" \
"../../../bd/design_1/ip/design_1_hdmi_in_0_2/sim/design_1_hdmi_in_0_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
