#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 14:51:45 2019
# Process ID: 3960
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1
# Command line: vivado -log vga_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test.vdi
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Command: link_design -top vga_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.188 ; gain = 0.000 ; free physical = 4045 ; free virtual = 6985
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:01 . Memory (MB): peak = 1606.203 ; gain = 43.016 ; free physical = 4039 ; free virtual = 6979

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa2ebbf9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2066.703 ; gain = 460.500 ; free physical = 3649 ; free virtual = 6606

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1262b5b66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1262b5b66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca8a31d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ca8a31d5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 193258717

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e79fc59c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537
Ending Logic Optimization Task | Checksum: e79fc59c

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3580 ; free virtual = 6537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e79fc59c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6536

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e79fc59c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6536

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6536
Ending Netlist Obfuscation Task | Checksum: e79fc59c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6536
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.703 ; gain = 581.516 ; free physical = 3579 ; free virtual = 6536
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.703 ; gain = 0.000 ; free physical = 3579 ; free virtual = 6536
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2176.719 ; gain = 0.000 ; free physical = 3576 ; free virtual = 6535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2176.719 ; gain = 0.000 ; free physical = 3576 ; free virtual = 6534
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
Command: report_drc -file vga_test_drc_opted.rpt -pb vga_test_drc_opted.pb -rpx vga_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6504
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b4c717b6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3546 ; free virtual = 6504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3545 ; free virtual = 6504

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'VGA/VGA_SYNC/h_count_reg[9]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	VGA/color_reg_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c5675be

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3526 ; free virtual = 6487

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 199cda4fb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3539 ; free virtual = 6502

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 199cda4fb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3539 ; free virtual = 6502
Phase 1 Placer Initialization | Checksum: 199cda4fb

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3539 ; free virtual = 6502

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15164dc17

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3539 ; free virtual = 6501

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3532 ; free virtual = 6496

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1f99aee92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3532 ; free virtual = 6497
Phase 2 Global Placement | Checksum: 2285876b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3532 ; free virtual = 6497

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2285876b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3532 ; free virtual = 6497

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1821f4ff1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3531 ; free virtual = 6496

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 134431022

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3531 ; free virtual = 6496

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 146d536b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3531 ; free virtual = 6496

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c021a92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17b7d4978

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 167eb8ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
Phase 3 Detail Placement | Checksum: 167eb8ee4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 29ab8139c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 29ab8139c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.223. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25b3699f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
Phase 4.1 Post Commit Optimization | Checksum: 25b3699f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25b3699f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25b3699f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
Phase 4.4 Final Placement Cleanup | Checksum: 1ca87c648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca87c648

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
Ending Placer Task | Checksum: 13c20d3fa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3535 ; free virtual = 6501
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3535 ; free virtual = 6501
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3533 ; free virtual = 6500
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3533 ; free virtual = 6499
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3528 ; free virtual = 6494
INFO: [runtcl-4] Executing : report_utilization -file vga_test_utilization_placed.rpt -pb vga_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2224.742 ; gain = 0.000 ; free physical = 3533 ; free virtual = 6499
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: dc340ecd ConstDB: 0 ShapeSum: 5fecc52d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 95f61e96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2294.031 ; gain = 69.289 ; free physical = 3425 ; free virtual = 6391
Post Restoration Checksum: NetGraph: a905b9c NumContArr: 8b65c2fa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 95f61e96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2318.027 ; gain = 93.285 ; free physical = 3393 ; free virtual = 6360

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 95f61e96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.027 ; gain = 107.285 ; free physical = 3377 ; free virtual = 6344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 95f61e96

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2332.027 ; gain = 107.285 ; free physical = 3377 ; free virtual = 6344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 104e0f48b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2341.035 ; gain = 116.293 ; free physical = 3370 ; free virtual = 6338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.267  | TNS=0.000  | WHS=-0.092 | THS=-0.940 |

Phase 2 Router Initialization | Checksum: 183bd115c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2341.035 ; gain = 116.293 ; free physical = 3370 ; free virtual = 6337

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 287e4793d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3370 ; free virtual = 6337

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.793  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1834bf65f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.134  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ff7f2bd4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337
Phase 4 Rip-up And Reroute | Checksum: ff7f2bd4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ff7f2bd4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff7f2bd4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337
Phase 5 Delay and Skew Optimization | Checksum: ff7f2bd4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 75e47646

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.226  | TNS=0.000  | WHS=0.194  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 819f656a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337
Phase 6 Post Hold Fix | Checksum: 819f656a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0106832 %
  Global Horizontal Routing Utilization  = 0.0150963 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 27aa3222

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3369 ; free virtual = 6337

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 27aa3222

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3368 ; free virtual = 6336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 40fa5e73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3370 ; free virtual = 6337

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.226  | TNS=0.000  | WHS=0.194  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 40fa5e73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3370 ; free virtual = 6337
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3386 ; free virtual = 6353

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.039 ; gain = 119.297 ; free physical = 3386 ; free virtual = 6353
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.039 ; gain = 0.000 ; free physical = 3386 ; free virtual = 6353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2344.039 ; gain = 0.000 ; free physical = 3384 ; free virtual = 6352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2344.039 ; gain = 0.000 ; free physical = 3383 ; free virtual = 6351
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
Command: report_drc -file vga_test_drc_routed.rpt -pb vga_test_drc_routed.pb -rpx vga_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
Command: report_methodology -file vga_test_methodology_drc_routed.rpt -pb vga_test_methodology_drc_routed.pb -rpx vga_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
Command: report_power -file vga_test_power_routed.rpt -pb vga_test_power_summary_routed.pb -rpx vga_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_test_route_status.rpt -pb vga_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_test_timing_summary_routed.rpt -pb vga_test_timing_summary_routed.pb -rpx vga_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vga_test_bus_skew_routed.rpt -pb vga_test_bus_skew_routed.pb -rpx vga_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 14:52:22 2019...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 14:52:53 2019
# Process ID: 5087
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1
# Command line: vivado -log vga_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga_test.tcl -notrace
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vga_test.vdi
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vga_test.tcl -notrace
Command: open_checkpoint vga_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1384.086 ; gain = 0.000 ; free physical = 4313 ; free virtual = 7276
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2042.875 ; gain = 2.000 ; free physical = 3581 ; free virtual = 6544
Restored from archive | CPU: 0.130000 secs | Memory: 1.096191 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2042.875 ; gain = 2.000 ; free physical = 3581 ; free virtual = 6544
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.875 ; gain = 0.000 ; free physical = 3581 ; free virtual = 6544
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2042.875 ; gain = 658.789 ; free physical = 3581 ; free virtual = 6544
Command: write_bitstream -force vga_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net VGA/VGA_SYNC/E[0] is a gated clock net sourced by a combinational pin VGA/VGA_SYNC/h_count_reg[9]_i_1/O, cell VGA/VGA_SYNC/h_count_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT VGA/VGA_SYNC/h_count_reg[9]_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
VGA/color_reg_reg[0]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:02:19 . Memory (MB): peak = 2465.031 ; gain = 422.156 ; free physical = 3556 ; free virtual = 6526
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 14:55:28 2019...
