
cv06.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023e8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a8  080024a8  080024a8  000124a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d50  08002d50  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d50  08002d50  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d50  08002d50  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d50  08002d50  00012d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d54  08002d54  00012d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08002d64  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08002d64  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005724  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014c1  00000000  00000000  00025758  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000520  00000000  00000000  00026c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000458  00000000  00000000  00027140  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000c683  00000000  00000000  00027598  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006026  00000000  00000000  00033c1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000438d5  00000000  00000000  00039c41  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0007d516  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001028  00000000  00000000  0007d594  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002490 	.word	0x08002490

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002490 	.word	0x08002490

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <OWInit>:
/******************************************************************
 * LOW LEVEL functions for 1-wire bus
 ******************************************************************/

void OWInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
    OWSetLink(1);
 80003f8:	2390      	movs	r3, #144	; 0x90
 80003fa:	05db      	lsls	r3, r3, #23
 80003fc:	2280      	movs	r2, #128	; 0x80
 80003fe:	00d2      	lsls	r2, r2, #3
 8000400:	619a      	str	r2, [r3, #24]
    OWInitHw();

    OWReset();
 8000402:	f000 f803 	bl	800040c <OWReset>
}
 8000406:	46c0      	nop			; (mov r8, r8)
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}

0800040c <OWReset>:

uint8_t OWReset(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000412:	b672      	cpsid	i
    uint8_t result;

    DELAY_G;
    __disable_irq();
    OWSetLink(0);
 8000414:	2390      	movs	r3, #144	; 0x90
 8000416:	05db      	lsls	r3, r3, #23
 8000418:	2280      	movs	r2, #128	; 0x80
 800041a:	00d2      	lsls	r2, r2, #3
 800041c:	629a      	str	r2, [r3, #40]	; 0x28
 800041e:	23ff      	movs	r3, #255	; 0xff
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	603b      	str	r3, [r7, #0]

/* Dumb delay for F030. Tuned for default clock configuration, i.e. 48MHz with 1 wait state. */
__attribute__((always_inline))
inline static void _delay_us(volatile uint32_t micros)
{
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000424:	683a      	ldr	r2, [r7, #0]
 8000426:	0013      	movs	r3, r2
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	189b      	adds	r3, r3, r2
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	189b      	adds	r3, r3, r2
 8000430:	089b      	lsrs	r3, r3, #2
 8000432:	603b      	str	r3, [r7, #0]
    while (micros--); /* Wait till done */
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	1e5a      	subs	r2, r3, #1
 8000438:	603a      	str	r2, [r7, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d1fa      	bne.n	8000434 <OWReset+0x28>
    DELAY_H;
    OWSetLink(1);
 800043e:	2390      	movs	r3, #144	; 0x90
 8000440:	05db      	lsls	r3, r3, #23
 8000442:	2280      	movs	r2, #128	; 0x80
 8000444:	00d2      	lsls	r2, r2, #3
 8000446:	619a      	str	r2, [r3, #24]
 8000448:	2346      	movs	r3, #70	; 0x46
 800044a:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 800044c:	68ba      	ldr	r2, [r7, #8]
 800044e:	0013      	movs	r3, r2
 8000450:	00db      	lsls	r3, r3, #3
 8000452:	189b      	adds	r3, r3, r2
 8000454:	005b      	lsls	r3, r3, #1
 8000456:	189b      	adds	r3, r3, r2
 8000458:	089b      	lsrs	r3, r3, #2
 800045a:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	1e5a      	subs	r2, r3, #1
 8000460:	60ba      	str	r2, [r7, #8]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d1fa      	bne.n	800045c <OWReset+0x50>
    DELAY_I;
    result = OWGetLink();
 8000466:	2390      	movs	r3, #144	; 0x90
 8000468:	05db      	lsls	r3, r3, #23
 800046a:	691a      	ldr	r2, [r3, #16]
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	00db      	lsls	r3, r3, #3
 8000470:	4013      	ands	r3, r2
 8000472:	1e5a      	subs	r2, r3, #1
 8000474:	4193      	sbcs	r3, r2
 8000476:	b2da      	uxtb	r2, r3
 8000478:	230f      	movs	r3, #15
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800047e:	b662      	cpsie	i
 8000480:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <OWReset+0xa0>)
 8000482:	607b      	str	r3, [r7, #4]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	0013      	movs	r3, r2
 8000488:	00db      	lsls	r3, r3, #3
 800048a:	189b      	adds	r3, r3, r2
 800048c:	005b      	lsls	r3, r3, #1
 800048e:	189b      	adds	r3, r3, r2
 8000490:	089b      	lsrs	r3, r3, #2
 8000492:	607b      	str	r3, [r7, #4]
    while (micros--); /* Wait till done */
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	1e5a      	subs	r2, r3, #1
 8000498:	607a      	str	r2, [r7, #4]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d1fa      	bne.n	8000494 <OWReset+0x88>
    __enable_irq();
    DELAY_J;
    return result;
 800049e:	230f      	movs	r3, #15
 80004a0:	18fb      	adds	r3, r7, r3
 80004a2:	781b      	ldrb	r3, [r3, #0]
}
 80004a4:	0018      	movs	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b004      	add	sp, #16
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	00000d0c 	.word	0x00000d0c

080004b0 <OWWriteBit>:

void OWWriteBit(uint8_t bit)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	0002      	movs	r2, r0
 80004b8:	1dfb      	adds	r3, r7, #7
 80004ba:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80004bc:	b672      	cpsid	i
    __disable_irq();
    if (bit) {
 80004be:	1dfb      	adds	r3, r7, #7
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d028      	beq.n	8000518 <OWWriteBit+0x68>
        OWSetLink(0);
 80004c6:	2390      	movs	r3, #144	; 0x90
 80004c8:	05db      	lsls	r3, r3, #23
 80004ca:	2280      	movs	r2, #128	; 0x80
 80004cc:	00d2      	lsls	r2, r2, #3
 80004ce:	629a      	str	r2, [r3, #40]	; 0x28
 80004d0:	2304      	movs	r3, #4
 80004d2:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80004d4:	68ba      	ldr	r2, [r7, #8]
 80004d6:	0013      	movs	r3, r2
 80004d8:	00db      	lsls	r3, r3, #3
 80004da:	189b      	adds	r3, r3, r2
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	189b      	adds	r3, r3, r2
 80004e0:	089b      	lsrs	r3, r3, #2
 80004e2:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	60ba      	str	r2, [r7, #8]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d1fa      	bne.n	80004e4 <OWWriteBit+0x34>
        DELAY_A;
        OWSetLink(1);
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2280      	movs	r2, #128	; 0x80
 80004f4:	00d2      	lsls	r2, r2, #3
 80004f6:	619a      	str	r2, [r3, #24]
 80004f8:	2342      	movs	r3, #66	; 0x42
 80004fa:	60fb      	str	r3, [r7, #12]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	0013      	movs	r3, r2
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	189b      	adds	r3, r3, r2
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	189b      	adds	r3, r3, r2
 8000508:	089b      	lsrs	r3, r3, #2
 800050a:	60fb      	str	r3, [r7, #12]
    while (micros--); /* Wait till done */
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	60fa      	str	r2, [r7, #12]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d1fa      	bne.n	800050c <OWWriteBit+0x5c>
 8000516:	e027      	b.n	8000568 <OWWriteBit+0xb8>
        DELAY_B;
    } else {
        OWSetLink(0);
 8000518:	2390      	movs	r3, #144	; 0x90
 800051a:	05db      	lsls	r3, r3, #23
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	00d2      	lsls	r2, r2, #3
 8000520:	629a      	str	r2, [r3, #40]	; 0x28
 8000522:	2341      	movs	r3, #65	; 0x41
 8000524:	613b      	str	r3, [r7, #16]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000526:	693a      	ldr	r2, [r7, #16]
 8000528:	0013      	movs	r3, r2
 800052a:	00db      	lsls	r3, r3, #3
 800052c:	189b      	adds	r3, r3, r2
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	189b      	adds	r3, r3, r2
 8000532:	089b      	lsrs	r3, r3, #2
 8000534:	613b      	str	r3, [r7, #16]
    while (micros--); /* Wait till done */
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	1e5a      	subs	r2, r3, #1
 800053a:	613a      	str	r2, [r7, #16]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d1fa      	bne.n	8000536 <OWWriteBit+0x86>
        DELAY_C;
        OWSetLink(1);
 8000540:	2390      	movs	r3, #144	; 0x90
 8000542:	05db      	lsls	r3, r3, #23
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	00d2      	lsls	r2, r2, #3
 8000548:	619a      	str	r2, [r3, #24]
 800054a:	2305      	movs	r3, #5
 800054c:	617b      	str	r3, [r7, #20]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 800054e:	697a      	ldr	r2, [r7, #20]
 8000550:	0013      	movs	r3, r2
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	189b      	adds	r3, r3, r2
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	189b      	adds	r3, r3, r2
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	617b      	str	r3, [r7, #20]
    while (micros--); /* Wait till done */
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	1e5a      	subs	r2, r3, #1
 8000562:	617a      	str	r2, [r7, #20]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1fa      	bne.n	800055e <OWWriteBit+0xae>
  __ASM volatile ("cpsie i" : : : "memory");
 8000568:	b662      	cpsie	i
        DELAY_D;
    }
    __enable_irq();
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	b006      	add	sp, #24
 8000570:	bd80      	pop	{r7, pc}

08000572 <OWReadBit>:

uint8_t OWReadBit(void)
{
 8000572:	b580      	push	{r7, lr}
 8000574:	b084      	sub	sp, #16
 8000576:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000578:	b672      	cpsid	i
    uint8_t result;

    __disable_irq();
    OWSetLink(0);
 800057a:	2390      	movs	r3, #144	; 0x90
 800057c:	05db      	lsls	r3, r3, #23
 800057e:	2280      	movs	r2, #128	; 0x80
 8000580:	00d2      	lsls	r2, r2, #3
 8000582:	629a      	str	r2, [r3, #40]	; 0x28
 8000584:	2304      	movs	r3, #4
 8000586:	603b      	str	r3, [r7, #0]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	0013      	movs	r3, r2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	189b      	adds	r3, r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	189b      	adds	r3, r3, r2
 8000594:	089b      	lsrs	r3, r3, #2
 8000596:	603b      	str	r3, [r7, #0]
    while (micros--); /* Wait till done */
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	1e5a      	subs	r2, r3, #1
 800059c:	603a      	str	r2, [r7, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d1fa      	bne.n	8000598 <OWReadBit+0x26>
    DELAY_A;
    OWSetLink(1);
 80005a2:	2390      	movs	r3, #144	; 0x90
 80005a4:	05db      	lsls	r3, r3, #23
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	00d2      	lsls	r2, r2, #3
 80005aa:	619a      	str	r2, [r3, #24]
 80005ac:	2309      	movs	r3, #9
 80005ae:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80005b0:	68ba      	ldr	r2, [r7, #8]
 80005b2:	0013      	movs	r3, r2
 80005b4:	00db      	lsls	r3, r3, #3
 80005b6:	189b      	adds	r3, r3, r2
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	189b      	adds	r3, r3, r2
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	1e5a      	subs	r2, r3, #1
 80005c4:	60ba      	str	r2, [r7, #8]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d1fa      	bne.n	80005c0 <OWReadBit+0x4e>
    DELAY_E;
    result = OWGetLink();
 80005ca:	2390      	movs	r3, #144	; 0x90
 80005cc:	05db      	lsls	r3, r3, #23
 80005ce:	691a      	ldr	r2, [r3, #16]
 80005d0:	2380      	movs	r3, #128	; 0x80
 80005d2:	00db      	lsls	r3, r3, #3
 80005d4:	4013      	ands	r3, r2
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	4193      	sbcs	r3, r2
 80005da:	b2da      	uxtb	r2, r3
 80005dc:	230f      	movs	r3, #15
 80005de:	18fb      	adds	r3, r7, r3
 80005e0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80005e2:	b662      	cpsie	i
 80005e4:	2337      	movs	r3, #55	; 0x37
 80005e6:	607b      	str	r3, [r7, #4]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	0013      	movs	r3, r2
 80005ec:	00db      	lsls	r3, r3, #3
 80005ee:	189b      	adds	r3, r3, r2
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	189b      	adds	r3, r3, r2
 80005f4:	089b      	lsrs	r3, r3, #2
 80005f6:	607b      	str	r3, [r7, #4]
    while (micros--); /* Wait till done */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1e5a      	subs	r2, r3, #1
 80005fc:	607a      	str	r2, [r7, #4]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1fa      	bne.n	80005f8 <OWReadBit+0x86>
    __enable_irq();
    DELAY_F;
    return result;
 8000602:	230f      	movs	r3, #15
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	781b      	ldrb	r3, [r3, #0]
}
 8000608:	0018      	movs	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	b004      	add	sp, #16
 800060e:	bd80      	pop	{r7, pc}

08000610 <OWWriteByte>:

void OWWriteByte(uint8_t data)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	0002      	movs	r2, r0
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 800061c:	230f      	movs	r3, #15
 800061e:	18fb      	adds	r3, r7, r3
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
 8000624:	e012      	b.n	800064c <OWWriteByte+0x3c>
        OWWriteBit(data & 0x01);
 8000626:	1dfb      	adds	r3, r7, #7
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2201      	movs	r2, #1
 800062c:	4013      	ands	r3, r2
 800062e:	b2db      	uxtb	r3, r3
 8000630:	0018      	movs	r0, r3
 8000632:	f7ff ff3d 	bl	80004b0 <OWWriteBit>
        data >>= 1;
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	1dfa      	adds	r2, r7, #7
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	0852      	lsrs	r2, r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; i++) {
 8000640:	210f      	movs	r1, #15
 8000642:	187b      	adds	r3, r7, r1
 8000644:	781a      	ldrb	r2, [r3, #0]
 8000646:	187b      	adds	r3, r7, r1
 8000648:	3201      	adds	r2, #1
 800064a:	701a      	strb	r2, [r3, #0]
 800064c:	230f      	movs	r3, #15
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b07      	cmp	r3, #7
 8000654:	d9e7      	bls.n	8000626 <OWWriteByte+0x16>
    }
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b004      	add	sp, #16
 800065c:	bd80      	pop	{r7, pc}

0800065e <OWReadByte>:

uint8_t OWReadByte(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
    int i, result = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]

    for (i = 0; i < 8; i++) {
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	e00d      	b.n	800068a <OWReadByte+0x2c>
        result >>= 1;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	105b      	asrs	r3, r3, #1
 8000672:	603b      	str	r3, [r7, #0]
        if (OWReadBit())
 8000674:	f7ff ff7d 	bl	8000572 <OWReadBit>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d003      	beq.n	8000684 <OWReadByte+0x26>
            result |= 0x80;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	4313      	orrs	r3, r2
 8000682:	603b      	str	r3, [r7, #0]
    for (i = 0; i < 8; i++) {
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3301      	adds	r3, #1
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b07      	cmp	r3, #7
 800068e:	ddee      	ble.n	800066e <OWReadByte+0x10>
    }
    return result;
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2db      	uxtb	r3, r3
}
 8000694:	0018      	movs	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	b002      	add	sp, #8
 800069a:	bd80      	pop	{r7, pc}

0800069c <OWSendCmd>:

void OWSendCmd(uint8_t *ROM, uint8_t cmd)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	000a      	movs	r2, r1
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    OWReset();
 80006aa:	f7ff feaf 	bl	800040c <OWReset>
    if (ROM == NULL) {
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d103      	bne.n	80006bc <OWSendCmd+0x20>
        OWWriteByte(OW_SKIP_ROM_CMD);
 80006b4:	20cc      	movs	r0, #204	; 0xcc
 80006b6:	f7ff ffab 	bl	8000610 <OWWriteByte>
 80006ba:	e01a      	b.n	80006f2 <OWSendCmd+0x56>
    } else {
        OWWriteByte(OW_MATCH_ROM_CMD);
 80006bc:	2055      	movs	r0, #85	; 0x55
 80006be:	f7ff ffa7 	bl	8000610 <OWWriteByte>
        for (i = 0; i < 8; i++)
 80006c2:	230f      	movs	r3, #15
 80006c4:	18fb      	adds	r3, r7, r3
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
 80006ca:	e00d      	b.n	80006e8 <OWSendCmd+0x4c>
            OWWriteByte(ROM[i]);
 80006cc:	240f      	movs	r4, #15
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	18d3      	adds	r3, r2, r3
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	0018      	movs	r0, r3
 80006da:	f7ff ff99 	bl	8000610 <OWWriteByte>
        for (i = 0; i < 8; i++)
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	781a      	ldrb	r2, [r3, #0]
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	3201      	adds	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	230f      	movs	r3, #15
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b07      	cmp	r3, #7
 80006f0:	d9ec      	bls.n	80006cc <OWSendCmd+0x30>
    }
    OWWriteByte(cmd);
 80006f2:	1cfb      	adds	r3, r7, #3
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	0018      	movs	r0, r3
 80006f8:	f7ff ff8a 	bl	8000610 <OWWriteByte>
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b005      	add	sp, #20
 8000702:	bd90      	pop	{r4, r7, pc}

08000704 <OWCRC>:

void OWCRC(uint8_t x, uint8_t *crc)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	1dfb      	adds	r3, r7, #7
 8000710:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 8; i; i--) {
 8000712:	230f      	movs	r3, #15
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	2208      	movs	r2, #8
 8000718:	701a      	strb	r2, [r3, #0]
 800071a:	e027      	b.n	800076c <OWCRC+0x68>
        uint8_t mix = (*crc ^ x) & 0x01;
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4053      	eors	r3, r2
 8000726:	b2da      	uxtb	r2, r3
 8000728:	200e      	movs	r0, #14
 800072a:	183b      	adds	r3, r7, r0
 800072c:	2101      	movs	r1, #1
 800072e:	400a      	ands	r2, r1
 8000730:	701a      	strb	r2, [r3, #0]
        *crc >>= 1;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	085b      	lsrs	r3, r3, #1
 8000738:	b2da      	uxtb	r2, r3
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	701a      	strb	r2, [r3, #0]
        if (mix) {
 800073e:	183b      	adds	r3, r7, r0
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d007      	beq.n	8000756 <OWCRC+0x52>
            *crc ^= 0x8C;
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2274      	movs	r2, #116	; 0x74
 800074c:	4252      	negs	r2, r2
 800074e:	4053      	eors	r3, r2
 8000750:	b2da      	uxtb	r2, r3
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	701a      	strb	r2, [r3, #0]
        }
        x >>= 1;
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	1dfa      	adds	r2, r7, #7
 800075a:	7812      	ldrb	r2, [r2, #0]
 800075c:	0852      	lsrs	r2, r2, #1
 800075e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 8; i; i--) {
 8000760:	210f      	movs	r1, #15
 8000762:	187b      	adds	r3, r7, r1
 8000764:	781a      	ldrb	r2, [r3, #0]
 8000766:	187b      	adds	r3, r7, r1
 8000768:	3a01      	subs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	230f      	movs	r3, #15
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d1d2      	bne.n	800071c <OWCRC+0x18>
    }
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b004      	add	sp, #16
 800077c:	bd80      	pop	{r7, pc}

0800077e <OWConvertAll>:

    return 1;
}

void OWConvertAll(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	af00      	add	r7, sp, #0
    OWSendCmd(NULL, OW_CONVERT_T_CMD);
 8000782:	2144      	movs	r1, #68	; 0x44
 8000784:	2000      	movs	r0, #0
 8000786:	f7ff ff89 	bl	800069c <OWSendCmd>
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <OWReadTemperature>:

uint8_t OWReadTemperature(int16_t *result)
{
 8000790:	b5b0      	push	{r4, r5, r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    uint8_t i, crc = 0, buf[8];
 8000798:	2316      	movs	r3, #22
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]

    OWSendCmd(NULL, OW_RD_SCR_CMD);
 80007a0:	21be      	movs	r1, #190	; 0xbe
 80007a2:	2000      	movs	r0, #0
 80007a4:	f7ff ff7a 	bl	800069c <OWSendCmd>
    for (i = 0; i < 8; i++) {
 80007a8:	2317      	movs	r3, #23
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	e01a      	b.n	80007e8 <OWReadTemperature+0x58>
        buf[i] = OWReadByte();
 80007b2:	2417      	movs	r4, #23
 80007b4:	0025      	movs	r5, r4
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	781c      	ldrb	r4, [r3, #0]
 80007ba:	f7ff ff50 	bl	800065e <OWReadByte>
 80007be:	0003      	movs	r3, r0
 80007c0:	001a      	movs	r2, r3
 80007c2:	210c      	movs	r1, #12
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	551a      	strb	r2, [r3, r4]
        OWCRC(buf[i], &crc);
 80007c8:	002c      	movs	r4, r5
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	187a      	adds	r2, r7, r1
 80007d0:	5cd3      	ldrb	r3, [r2, r3]
 80007d2:	2216      	movs	r2, #22
 80007d4:	18ba      	adds	r2, r7, r2
 80007d6:	0011      	movs	r1, r2
 80007d8:	0018      	movs	r0, r3
 80007da:	f7ff ff93 	bl	8000704 <OWCRC>
    for (i = 0; i < 8; i++) {
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	781a      	ldrb	r2, [r3, #0]
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	3201      	adds	r2, #1
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	2317      	movs	r3, #23
 80007ea:	18fb      	adds	r3, r7, r3
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b07      	cmp	r3, #7
 80007f0:	d9df      	bls.n	80007b2 <OWReadTemperature+0x22>
    }
    if (crc != OWReadByte()) {
 80007f2:	f7ff ff34 	bl	800065e <OWReadByte>
 80007f6:	0003      	movs	r3, r0
 80007f8:	001a      	movs	r2, r3
 80007fa:	2316      	movs	r3, #22
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	429a      	cmp	r2, r3
 8000802:	d004      	beq.n	800080e <OWReadTemperature+0x7e>
        *result = OW_ERR_BADCRC;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a15      	ldr	r2, [pc, #84]	; (800085c <OWReadTemperature+0xcc>)
 8000808:	801a      	strh	r2, [r3, #0]
        return 0;
 800080a:	2300      	movs	r3, #0
 800080c:	e021      	b.n	8000852 <OWReadTemperature+0xc2>
    }

    *result = (int8_t)((buf[1] << 4) | (buf[0] >> 4)) * 100 + (buf[0] & 0x0F) * 100 / 16;
 800080e:	210c      	movs	r1, #12
 8000810:	187b      	adds	r3, r7, r1
 8000812:	785b      	ldrb	r3, [r3, #1]
 8000814:	011b      	lsls	r3, r3, #4
 8000816:	b25a      	sxtb	r2, r3
 8000818:	187b      	adds	r3, r7, r1
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	091b      	lsrs	r3, r3, #4
 800081e:	b2db      	uxtb	r3, r3
 8000820:	b25b      	sxtb	r3, r3
 8000822:	4313      	orrs	r3, r2
 8000824:	b25b      	sxtb	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	2264      	movs	r2, #100	; 0x64
 800082a:	4353      	muls	r3, r2
 800082c:	b29a      	uxth	r2, r3
 800082e:	187b      	adds	r3, r7, r1
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	0019      	movs	r1, r3
 8000834:	230f      	movs	r3, #15
 8000836:	400b      	ands	r3, r1
 8000838:	2164      	movs	r1, #100	; 0x64
 800083a:	434b      	muls	r3, r1
 800083c:	2b00      	cmp	r3, #0
 800083e:	da00      	bge.n	8000842 <OWReadTemperature+0xb2>
 8000840:	330f      	adds	r3, #15
 8000842:	111b      	asrs	r3, r3, #4
 8000844:	b29b      	uxth	r3, r3
 8000846:	18d3      	adds	r3, r2, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	b21a      	sxth	r2, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	801a      	strh	r2, [r3, #0]

    return 1;
 8000850:	2301      	movs	r3, #1
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b006      	add	sp, #24
 8000858:	bdb0      	pop	{r4, r5, r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	ffff8000 	.word	0xffff8000

08000860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000866:	f000 fb27 	bl	8000eb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800086a:	f000 f889 	bl	8000980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086e:	f000 f927 	bl	8000ac0 <MX_GPIO_Init>
  MX_ADC_Init();
 8000872:	f000 f8cb 	bl	8000a0c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */

  sct_init();
 8000876:	f000 f9ff 	bl	8000c78 <sct_init>
  OWInit();
 800087a:	f7ff fdbb 	bl	80003f4 <OWInit>

  HAL_ADCEx_Calibration_Start(&hadc);
 800087e:	4b39      	ldr	r3, [pc, #228]	; (8000964 <main+0x104>)
 8000880:	0018      	movs	r0, r3
 8000882:	f000 fe8f 	bl	80015a4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc);
 8000886:	4b37      	ldr	r3, [pc, #220]	; (8000964 <main+0x104>)
 8000888:	0018      	movs	r0, r3
 800088a:	f000 fcb9 	bl	8001200 <HAL_ADC_Start>

	  static uint32_t delay_prevod = 0;
	  static uint32_t delay_tlacitka = 0;
	  int16_t temp_18b20;

	  if(HAL_GetTick() > delay_prevod + 750)
 800088e:	f000 fb6d 	bl	8000f6c <HAL_GetTick>
 8000892:	0002      	movs	r2, r0
 8000894:	4b34      	ldr	r3, [pc, #208]	; (8000968 <main+0x108>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4934      	ldr	r1, [pc, #208]	; (800096c <main+0x10c>)
 800089a:	468c      	mov	ip, r1
 800089c:	4463      	add	r3, ip
 800089e:	429a      	cmp	r2, r3
 80008a0:	d90a      	bls.n	80008b8 <main+0x58>
	  {
		  OWConvertAll();
 80008a2:	f7ff ff6c 	bl	800077e <OWConvertAll>
		  OWReadTemperature(&temp_18b20);
 80008a6:	1dbb      	adds	r3, r7, #6
 80008a8:	0018      	movs	r0, r3
 80008aa:	f7ff ff71 	bl	8000790 <OWReadTemperature>
		  delay_prevod = HAL_GetTick();
 80008ae:	f000 fb5d 	bl	8000f6c <HAL_GetTick>
 80008b2:	0002      	movs	r2, r0
 80008b4:	4b2c      	ldr	r3, [pc, #176]	; (8000968 <main+0x108>)
 80008b6:	601a      	str	r2, [r3, #0]
	  }
	  if(HAL_GetTick() > delay_tlacitka + 40)
 80008b8:	f000 fb58 	bl	8000f6c <HAL_GetTick>
 80008bc:	0002      	movs	r2, r0
 80008be:	4b2c      	ldr	r3, [pc, #176]	; (8000970 <main+0x110>)
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	3328      	adds	r3, #40	; 0x28
 80008c4:	429a      	cmp	r2, r3
 80008c6:	d9e2      	bls.n	800088e <main+0x2e>
	  {
		  if(HAL_GPIO_ReadPin(S1_GPIO_Port, S1_Pin) == 0)			//tacitko S1
 80008c8:	4b2a      	ldr	r3, [pc, #168]	; (8000974 <main+0x114>)
 80008ca:	2102      	movs	r1, #2
 80008cc:	0018      	movs	r0, r3
 80008ce:	f001 f92b 	bl	8001b28 <HAL_GPIO_ReadPin>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d11f      	bne.n	8000916 <main+0xb6>
		  {
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);		//LED1 off
 80008d6:	2390      	movs	r3, #144	; 0x90
 80008d8:	05db      	lsls	r3, r3, #23
 80008da:	2200      	movs	r2, #0
 80008dc:	2110      	movs	r1, #16
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 f93f 	bl	8001b62 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);		//LED2 on
 80008e4:	4b24      	ldr	r3, [pc, #144]	; (8000978 <main+0x118>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	2101      	movs	r1, #1
 80008ea:	0018      	movs	r0, r3
 80008ec:	f001 f939 	bl	8001b62 <HAL_GPIO_WritePin>
			  sct_value(temp_18b20 / 10);							//zobrazeni predem prevedene hodnoty
 80008f0:	1dbb      	adds	r3, r7, #6
 80008f2:	2200      	movs	r2, #0
 80008f4:	5e9b      	ldrsh	r3, [r3, r2]
 80008f6:	210a      	movs	r1, #10
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff fc8f 	bl	800021c <__divsi3>
 80008fe:	0003      	movs	r3, r0
 8000900:	b21b      	sxth	r3, r3
 8000902:	b29b      	uxth	r3, r3
 8000904:	0018      	movs	r0, r3
 8000906:	f000 f9d7 	bl	8000cb8 <sct_value>
			  delay_tlacitka = HAL_GetTick();
 800090a:	f000 fb2f 	bl	8000f6c <HAL_GetTick>
 800090e:	0002      	movs	r2, r0
 8000910:	4b17      	ldr	r3, [pc, #92]	; (8000970 <main+0x110>)
 8000912:	601a      	str	r2, [r3, #0]
 8000914:	e7bb      	b.n	800088e <main+0x2e>
		  }
		  else if(HAL_GPIO_ReadPin(S2_GPIO_Port, S2_Pin) == 0)		//tacitko S2
 8000916:	4b17      	ldr	r3, [pc, #92]	; (8000974 <main+0x114>)
 8000918:	2101      	movs	r1, #1
 800091a:	0018      	movs	r0, r3
 800091c:	f001 f904 	bl	8001b28 <HAL_GPIO_ReadPin>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d1b4      	bne.n	800088e <main+0x2e>
		  {
			  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);		//LED1 on
 8000924:	2390      	movs	r3, #144	; 0x90
 8000926:	05db      	lsls	r3, r3, #23
 8000928:	2201      	movs	r2, #1
 800092a:	2110      	movs	r1, #16
 800092c:	0018      	movs	r0, r3
 800092e:	f001 f918 	bl	8001b62 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 0);		//LED2 off
 8000932:	4b11      	ldr	r3, [pc, #68]	; (8000978 <main+0x118>)
 8000934:	2200      	movs	r2, #0
 8000936:	2101      	movs	r1, #1
 8000938:	0018      	movs	r0, r3
 800093a:	f001 f912 	bl	8001b62 <HAL_GPIO_WritePin>
			  sct_value(ntc_lookup[HAL_ADC_GetValue(&hadc)]);		//NTC prevod a zobrazeni
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <main+0x104>)
 8000940:	0018      	movs	r0, r3
 8000942:	f000 fcb1 	bl	80012a8 <HAL_ADC_GetValue>
 8000946:	0002      	movs	r2, r0
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <main+0x11c>)
 800094a:	0052      	lsls	r2, r2, #1
 800094c:	5ed3      	ldrsh	r3, [r2, r3]
 800094e:	b29b      	uxth	r3, r3
 8000950:	0018      	movs	r0, r3
 8000952:	f000 f9b1 	bl	8000cb8 <sct_value>
			  delay_tlacitka = HAL_GetTick();
 8000956:	f000 fb09 	bl	8000f6c <HAL_GetTick>
 800095a:	0002      	movs	r2, r0
 800095c:	4b04      	ldr	r3, [pc, #16]	; (8000970 <main+0x110>)
 800095e:	601a      	str	r2, [r3, #0]
  {
 8000960:	e795      	b.n	800088e <main+0x2e>
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	20000030 	.word	0x20000030
 8000968:	20000028 	.word	0x20000028
 800096c:	000002ee 	.word	0x000002ee
 8000970:	2000002c 	.word	0x2000002c
 8000974:	48000800 	.word	0x48000800
 8000978:	48000400 	.word	0x48000400
 800097c:	080024c8 	.word	0x080024c8

08000980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b091      	sub	sp, #68	; 0x44
 8000984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000986:	2410      	movs	r4, #16
 8000988:	193b      	adds	r3, r7, r4
 800098a:	0018      	movs	r0, r3
 800098c:	2330      	movs	r3, #48	; 0x30
 800098e:	001a      	movs	r2, r3
 8000990:	2100      	movs	r1, #0
 8000992:	f001 fd75 	bl	8002480 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000996:	003b      	movs	r3, r7
 8000998:	0018      	movs	r0, r3
 800099a:	2310      	movs	r3, #16
 800099c:	001a      	movs	r2, r3
 800099e:	2100      	movs	r1, #0
 80009a0:	f001 fd6e 	bl	8002480 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80009a4:	0021      	movs	r1, r4
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2212      	movs	r2, #18
 80009aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ac:	187b      	adds	r3, r7, r1
 80009ae:	2201      	movs	r2, #1
 80009b0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80009b2:	187b      	adds	r3, r7, r1
 80009b4:	2201      	movs	r2, #1
 80009b6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009b8:	187b      	adds	r3, r7, r1
 80009ba:	2210      	movs	r2, #16
 80009bc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80009be:	187b      	adds	r3, r7, r1
 80009c0:	2210      	movs	r2, #16
 80009c2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80009c4:	187b      	adds	r3, r7, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	0018      	movs	r0, r3
 80009ce:	f001 f8e5 	bl	8001b9c <HAL_RCC_OscConfig>
 80009d2:	1e03      	subs	r3, r0, #0
 80009d4:	d001      	beq.n	80009da <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80009d6:	f000 f915 	bl	8000c04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009da:	003b      	movs	r3, r7
 80009dc:	2207      	movs	r2, #7
 80009de:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80009e0:	003b      	movs	r3, r7
 80009e2:	2200      	movs	r2, #0
 80009e4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e6:	003b      	movs	r3, r7
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009ec:	003b      	movs	r3, r7
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80009f2:	003b      	movs	r3, r7
 80009f4:	2100      	movs	r1, #0
 80009f6:	0018      	movs	r0, r3
 80009f8:	f001 fbec 	bl	80021d4 <HAL_RCC_ClockConfig>
 80009fc:	1e03      	subs	r3, r0, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000a00:	f000 f900 	bl	8000c04 <Error_Handler>
  }
}
 8000a04:	46c0      	nop			; (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	b011      	add	sp, #68	; 0x44
 8000a0a:	bd90      	pop	{r4, r7, pc}

08000a0c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b084      	sub	sp, #16
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a12:	1d3b      	adds	r3, r7, #4
 8000a14:	0018      	movs	r0, r3
 8000a16:	230c      	movs	r3, #12
 8000a18:	001a      	movs	r2, r3
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	f001 fd30 	bl	8002480 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000a20:	4b25      	ldr	r3, [pc, #148]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a22:	4a26      	ldr	r2, [pc, #152]	; (8000abc <MX_ADC_Init+0xb0>)
 8000a24:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000a26:	4b24      	ldr	r3, [pc, #144]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_10B;
 8000a2c:	4b22      	ldr	r3, [pc, #136]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a2e:	2208      	movs	r2, #8
 8000a30:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a32:	4b21      	ldr	r3, [pc, #132]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a38:	4b1f      	ldr	r3, [pc, #124]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a3e:	4b1e      	ldr	r3, [pc, #120]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a40:	2204      	movs	r2, #4
 8000a42:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000a44:	4b1c      	ldr	r3, [pc, #112]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a4a:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000a50:	4b19      	ldr	r3, [pc, #100]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a52:	2201      	movs	r2, #1
 8000a54:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a56:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a5e:	22c2      	movs	r2, #194	; 0xc2
 8000a60:	32ff      	adds	r2, #255	; 0xff
 8000a62:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a64:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a6c:	2224      	movs	r2, #36	; 0x24
 8000a6e:	2100      	movs	r1, #0
 8000a70:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000a78:	4b0f      	ldr	r3, [pc, #60]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	f000 fa80 	bl	8000f80 <HAL_ADC_Init>
 8000a80:	1e03      	subs	r3, r0, #0
 8000a82:	d001      	beq.n	8000a88 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a84:	f000 f8be 	bl	8000c04 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2201      	movs	r2, #1
 8000a8c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	2280      	movs	r2, #128	; 0x80
 8000a92:	0152      	lsls	r2, r2, #5
 8000a94:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2207      	movs	r2, #7
 8000a9a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a9c:	1d3a      	adds	r2, r7, #4
 8000a9e:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <MX_ADC_Init+0xac>)
 8000aa0:	0011      	movs	r1, r2
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 fc0c 	bl	80012c0 <HAL_ADC_ConfigChannel>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8000aac:	f000 f8aa 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	b004      	add	sp, #16
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000030 	.word	0x20000030
 8000abc:	40012400 	.word	0x40012400

08000ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b089      	sub	sp, #36	; 0x24
 8000ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	240c      	movs	r4, #12
 8000ac8:	193b      	adds	r3, r7, r4
 8000aca:	0018      	movs	r0, r3
 8000acc:	2314      	movs	r3, #20
 8000ace:	001a      	movs	r2, r3
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	f001 fcd5 	bl	8002480 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad6:	4b47      	ldr	r3, [pc, #284]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000ad8:	695a      	ldr	r2, [r3, #20]
 8000ada:	4b46      	ldr	r3, [pc, #280]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000adc:	2180      	movs	r1, #128	; 0x80
 8000ade:	0309      	lsls	r1, r1, #12
 8000ae0:	430a      	orrs	r2, r1
 8000ae2:	615a      	str	r2, [r3, #20]
 8000ae4:	4b43      	ldr	r3, [pc, #268]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000ae6:	695a      	ldr	r2, [r3, #20]
 8000ae8:	2380      	movs	r3, #128	; 0x80
 8000aea:	031b      	lsls	r3, r3, #12
 8000aec:	4013      	ands	r3, r2
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	4b40      	ldr	r3, [pc, #256]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000af4:	695a      	ldr	r2, [r3, #20]
 8000af6:	4b3f      	ldr	r3, [pc, #252]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000af8:	2180      	movs	r1, #128	; 0x80
 8000afa:	0289      	lsls	r1, r1, #10
 8000afc:	430a      	orrs	r2, r1
 8000afe:	615a      	str	r2, [r3, #20]
 8000b00:	4b3c      	ldr	r3, [pc, #240]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000b02:	695a      	ldr	r2, [r3, #20]
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	029b      	lsls	r3, r3, #10
 8000b08:	4013      	ands	r3, r2
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	4b39      	ldr	r3, [pc, #228]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000b10:	695a      	ldr	r2, [r3, #20]
 8000b12:	4b38      	ldr	r3, [pc, #224]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000b14:	2180      	movs	r1, #128	; 0x80
 8000b16:	02c9      	lsls	r1, r1, #11
 8000b18:	430a      	orrs	r2, r1
 8000b1a:	615a      	str	r2, [r3, #20]
 8000b1c:	4b35      	ldr	r3, [pc, #212]	; (8000bf4 <MX_GPIO_Init+0x134>)
 8000b1e:	695a      	ldr	r2, [r3, #20]
 8000b20:	2380      	movs	r3, #128	; 0x80
 8000b22:	02db      	lsls	r3, r3, #11
 8000b24:	4013      	ands	r3, r2
 8000b26:	603b      	str	r3, [r7, #0]
 8000b28:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000b2a:	2390      	movs	r3, #144	; 0x90
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2110      	movs	r1, #16
 8000b32:	0018      	movs	r0, r3
 8000b34:	f001 f815 	bl	8001b62 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|SCT_NOL_Pin|SCT_CLK_Pin|SCT_SDI_Pin
 8000b38:	492f      	ldr	r1, [pc, #188]	; (8000bf8 <MX_GPIO_Init+0x138>)
 8000b3a:	4b30      	ldr	r3, [pc, #192]	; (8000bfc <MX_GPIO_Init+0x13c>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	0018      	movs	r0, r3
 8000b40:	f001 f80f 	bl	8001b62 <HAL_GPIO_WritePin>
                          |SCT_NLA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DQ_GPIO_Port, DQ_Pin, GPIO_PIN_SET);
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	00d9      	lsls	r1, r3, #3
 8000b48:	2390      	movs	r3, #144	; 0x90
 8000b4a:	05db      	lsls	r3, r3, #23
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	0018      	movs	r0, r3
 8000b50:	f001 f807 	bl	8001b62 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : S2_Pin S1_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin;
 8000b54:	193b      	adds	r3, r7, r4
 8000b56:	2203      	movs	r2, #3
 8000b58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b5a:	193b      	adds	r3, r7, r4
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b60:	193b      	adds	r3, r7, r4
 8000b62:	2201      	movs	r2, #1
 8000b64:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b66:	193b      	adds	r3, r7, r4
 8000b68:	4a25      	ldr	r2, [pc, #148]	; (8000c00 <MX_GPIO_Init+0x140>)
 8000b6a:	0019      	movs	r1, r3
 8000b6c:	0010      	movs	r0, r2
 8000b6e:	f000 fe6b 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	2210      	movs	r2, #16
 8000b76:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b78:	193b      	adds	r3, r7, r4
 8000b7a:	2201      	movs	r2, #1
 8000b7c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7e:	193b      	adds	r3, r7, r4
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	193a      	adds	r2, r7, r4
 8000b8c:	2390      	movs	r3, #144	; 0x90
 8000b8e:	05db      	lsls	r3, r3, #23
 8000b90:	0011      	movs	r1, r2
 8000b92:	0018      	movs	r0, r3
 8000b94:	f000 fe58 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin SCT_NOL_Pin SCT_CLK_Pin SCT_SDI_Pin
                           SCT_NLA_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|SCT_NOL_Pin|SCT_CLK_Pin|SCT_SDI_Pin
 8000b98:	0021      	movs	r1, r4
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	4a16      	ldr	r2, [pc, #88]	; (8000bf8 <MX_GPIO_Init+0x138>)
 8000b9e:	601a      	str	r2, [r3, #0]
                          |SCT_NLA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb2:	000c      	movs	r4, r1
 8000bb4:	187b      	adds	r3, r7, r1
 8000bb6:	4a11      	ldr	r2, [pc, #68]	; (8000bfc <MX_GPIO_Init+0x13c>)
 8000bb8:	0019      	movs	r1, r3
 8000bba:	0010      	movs	r0, r2
 8000bbc:	f000 fe44 	bl	8001848 <HAL_GPIO_Init>

  /*Configure GPIO pin : DQ_Pin */
  GPIO_InitStruct.Pin = DQ_Pin;
 8000bc0:	0021      	movs	r1, r4
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2280      	movs	r2, #128	; 0x80
 8000bc6:	00d2      	lsls	r2, r2, #3
 8000bc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000bca:	187b      	adds	r3, r7, r1
 8000bcc:	2211      	movs	r2, #17
 8000bce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd6:	187b      	adds	r3, r7, r1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DQ_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	187a      	adds	r2, r7, r1
 8000bde:	2390      	movs	r3, #144	; 0x90
 8000be0:	05db      	lsls	r3, r3, #23
 8000be2:	0011      	movs	r1, r2
 8000be4:	0018      	movs	r0, r3
 8000be6:	f000 fe2f 	bl	8001848 <HAL_GPIO_Init>

}
 8000bea:	46c0      	nop			; (mov r8, r8)
 8000bec:	46bd      	mov	sp, r7
 8000bee:	b009      	add	sp, #36	; 0x24
 8000bf0:	bd90      	pop	{r4, r7, pc}
 8000bf2:	46c0      	nop			; (mov r8, r8)
 8000bf4:	40021000 	.word	0x40021000
 8000bf8:	00000439 	.word	0x00000439
 8000bfc:	48000400 	.word	0x48000400
 8000c00:	48000800 	.word	0x48000800

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c08:	46c0      	nop			; (mov r8, r8)
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
	...

08000c10 <sct_led>:
#define sct_noe(x) do { if (x) GPIOB->BSRR = (1 << 10); else GPIOB->BRR = (1 << 10); } while (0)
#define sct_sdi(x) do { if (x) GPIOB->BSRR = (1 << 4); else GPIOB->BRR = (1 << 4); } while (0)
#define sct_clk(x) do { if (x) GPIOB->BSRR = (1 << 3); else GPIOB->BRR = (1 << 3); } while (0)

void sct_led(uint32_t value)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
	for(uint8_t j = 0; j < 32; j++)
 8000c18:	230f      	movs	r3, #15
 8000c1a:	18fb      	adds	r3, r7, r3
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	701a      	strb	r2, [r3, #0]
 8000c20:	e019      	b.n	8000c56 <sct_led+0x46>
	{
		sct_sdi(value & 1);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2201      	movs	r2, #1
 8000c26:	4013      	ands	r3, r2
 8000c28:	d003      	beq.n	8000c32 <sct_led+0x22>
 8000c2a:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <sct_led+0x64>)
 8000c2c:	2210      	movs	r2, #16
 8000c2e:	619a      	str	r2, [r3, #24]
 8000c30:	e002      	b.n	8000c38 <sct_led+0x28>
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <sct_led+0x64>)
 8000c34:	2210      	movs	r2, #16
 8000c36:	629a      	str	r2, [r3, #40]	; 0x28
		value >>=1;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	085b      	lsrs	r3, r3, #1
 8000c3c:	607b      	str	r3, [r7, #4]
		sct_clk(1);
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <sct_led+0x64>)
 8000c40:	2208      	movs	r2, #8
 8000c42:	619a      	str	r2, [r3, #24]
		sct_clk(0);
 8000c44:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <sct_led+0x64>)
 8000c46:	2208      	movs	r2, #8
 8000c48:	629a      	str	r2, [r3, #40]	; 0x28
	for(uint8_t j = 0; j < 32; j++)
 8000c4a:	210f      	movs	r1, #15
 8000c4c:	187b      	adds	r3, r7, r1
 8000c4e:	781a      	ldrb	r2, [r3, #0]
 8000c50:	187b      	adds	r3, r7, r1
 8000c52:	3201      	adds	r2, #1
 8000c54:	701a      	strb	r2, [r3, #0]
 8000c56:	230f      	movs	r3, #15
 8000c58:	18fb      	adds	r3, r7, r3
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	2b1f      	cmp	r3, #31
 8000c5e:	d9e0      	bls.n	8000c22 <sct_led+0x12>
	}
	sct_nla(1);		// povoleni latch
 8000c60:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <sct_led+0x64>)
 8000c62:	2220      	movs	r2, #32
 8000c64:	619a      	str	r2, [r3, #24]
	sct_nla(0);
 8000c66:	4b03      	ldr	r3, [pc, #12]	; (8000c74 <sct_led+0x64>)
 8000c68:	2220      	movs	r2, #32
 8000c6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b004      	add	sp, #16
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	48000400 	.word	0x48000400

08000c78 <sct_init>:

void sct_init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <sct_init+0x34>)
 8000c7e:	695a      	ldr	r2, [r3, #20]
 8000c80:	4b0a      	ldr	r3, [pc, #40]	; (8000cac <sct_init+0x34>)
 8000c82:	2180      	movs	r1, #128	; 0x80
 8000c84:	02c9      	lsls	r1, r1, #11
 8000c86:	430a      	orrs	r2, r1
 8000c88:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER3_0 | GPIO_MODER_MODER4_0 | GPIO_MODER_MODER5_0 | GPIO_MODER_MODER10_0;
 8000c8a:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <sct_init+0x38>)
 8000c8c:	681a      	ldr	r2, [r3, #0]
 8000c8e:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <sct_init+0x38>)
 8000c90:	4908      	ldr	r1, [pc, #32]	; (8000cb4 <sct_init+0x3c>)
 8000c92:	430a      	orrs	r2, r1
 8000c94:	601a      	str	r2, [r3, #0]
	sct_noe(0);
 8000c96:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <sct_init+0x38>)
 8000c98:	2280      	movs	r2, #128	; 0x80
 8000c9a:	00d2      	lsls	r2, r2, #3
 8000c9c:	629a      	str	r2, [r3, #40]	; 0x28
	sct_led(0);
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff ffb6 	bl	8000c10 <sct_led>
}
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	40021000 	.word	0x40021000
 8000cb0:	48000400 	.word	0x48000400
 8000cb4:	00100540 	.word	0x00100540

08000cb8 <sct_value>:

void sct_value(uint16_t value)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	0002      	movs	r2, r0
 8000cc0:	1dbb      	adds	r3, r7, #6
 8000cc2:	801a      	strh	r2, [r3, #0]
		0b0111000000001111 << 0,
		0b0110000000001111 << 0,
	},
	};

	uint32_t reg =0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	60fb      	str	r3, [r7, #12]

	reg |= reg_value[0][value / 100 % 10];		//stovky
 8000cc8:	1dbb      	adds	r3, r7, #6
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	2164      	movs	r1, #100	; 0x64
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f7ff fa1a 	bl	8000108 <__udivsi3>
 8000cd4:	0003      	movs	r3, r0
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	210a      	movs	r1, #10
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f7ff fa9a 	bl	8000214 <__aeabi_uidivmod>
 8000ce0:	000b      	movs	r3, r1
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	; (8000d50 <sct_value+0x98>)
 8000ce8:	0092      	lsls	r2, r2, #2
 8000cea:	58d3      	ldr	r3, [r2, r3]
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
	reg |= reg_value[1][value / 10 % 10];		//desitky
 8000cf2:	1dbb      	adds	r3, r7, #6
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	210a      	movs	r1, #10
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f7ff fa05 	bl	8000108 <__udivsi3>
 8000cfe:	0003      	movs	r3, r0
 8000d00:	b29b      	uxth	r3, r3
 8000d02:	210a      	movs	r1, #10
 8000d04:	0018      	movs	r0, r3
 8000d06:	f7ff fa85 	bl	8000214 <__aeabi_uidivmod>
 8000d0a:	000b      	movs	r3, r1
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	001a      	movs	r2, r3
 8000d10:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <sct_value+0x98>)
 8000d12:	320a      	adds	r2, #10
 8000d14:	0092      	lsls	r2, r2, #2
 8000d16:	58d3      	ldr	r3, [r2, r3]
 8000d18:	68fa      	ldr	r2, [r7, #12]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
	reg |= reg_value[2][value / 1 % 10];		//jednotky
 8000d1e:	1dbb      	adds	r3, r7, #6
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	210a      	movs	r1, #10
 8000d24:	0018      	movs	r0, r3
 8000d26:	f7ff fa75 	bl	8000214 <__aeabi_uidivmod>
 8000d2a:	000b      	movs	r3, r1
 8000d2c:	b29b      	uxth	r3, r3
 8000d2e:	001a      	movs	r2, r3
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <sct_value+0x98>)
 8000d32:	3214      	adds	r2, #20
 8000d34:	0092      	lsls	r2, r2, #2
 8000d36:	58d3      	ldr	r3, [r2, r3]
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	60fb      	str	r3, [r7, #12]

	sct_led(reg);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	0018      	movs	r0, r3
 8000d42:	f7ff ff65 	bl	8000c10 <sct_led>
}
 8000d46:	46c0      	nop			; (mov r8, r8)
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	b004      	add	sp, #16
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	46c0      	nop			; (mov r8, r8)
 8000d50:	08002cc8 	.word	0x08002cc8

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d5a:	4b0f      	ldr	r3, [pc, #60]	; (8000d98 <HAL_MspInit+0x44>)
 8000d5c:	699a      	ldr	r2, [r3, #24]
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	; (8000d98 <HAL_MspInit+0x44>)
 8000d60:	2101      	movs	r1, #1
 8000d62:	430a      	orrs	r2, r1
 8000d64:	619a      	str	r2, [r3, #24]
 8000d66:	4b0c      	ldr	r3, [pc, #48]	; (8000d98 <HAL_MspInit+0x44>)
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	4013      	ands	r3, r2
 8000d6e:	607b      	str	r3, [r7, #4]
 8000d70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b09      	ldr	r3, [pc, #36]	; (8000d98 <HAL_MspInit+0x44>)
 8000d74:	69da      	ldr	r2, [r3, #28]
 8000d76:	4b08      	ldr	r3, [pc, #32]	; (8000d98 <HAL_MspInit+0x44>)
 8000d78:	2180      	movs	r1, #128	; 0x80
 8000d7a:	0549      	lsls	r1, r1, #21
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	61da      	str	r2, [r3, #28]
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <HAL_MspInit+0x44>)
 8000d82:	69da      	ldr	r2, [r3, #28]
 8000d84:	2380      	movs	r3, #128	; 0x80
 8000d86:	055b      	lsls	r3, r3, #21
 8000d88:	4013      	ands	r3, r2
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b002      	add	sp, #8
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	40021000 	.word	0x40021000

08000d9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	; 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da4:	2314      	movs	r3, #20
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	0018      	movs	r0, r3
 8000daa:	2314      	movs	r3, #20
 8000dac:	001a      	movs	r2, r3
 8000dae:	2100      	movs	r1, #0
 8000db0:	f001 fb66 	bl	8002480 <memset>
  if(hadc->Instance==ADC1)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a19      	ldr	r2, [pc, #100]	; (8000e20 <HAL_ADC_MspInit+0x84>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d12c      	bne.n	8000e18 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dbe:	4b19      	ldr	r3, [pc, #100]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000dc0:	699a      	ldr	r2, [r3, #24]
 8000dc2:	4b18      	ldr	r3, [pc, #96]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000dc4:	2180      	movs	r1, #128	; 0x80
 8000dc6:	0089      	lsls	r1, r1, #2
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	619a      	str	r2, [r3, #24]
 8000dcc:	4b15      	ldr	r3, [pc, #84]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000dce:	699a      	ldr	r2, [r3, #24]
 8000dd0:	2380      	movs	r3, #128	; 0x80
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dda:	4b12      	ldr	r3, [pc, #72]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000ddc:	695a      	ldr	r2, [r3, #20]
 8000dde:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000de0:	2180      	movs	r1, #128	; 0x80
 8000de2:	0289      	lsls	r1, r1, #10
 8000de4:	430a      	orrs	r2, r1
 8000de6:	615a      	str	r2, [r3, #20]
 8000de8:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <HAL_ADC_MspInit+0x88>)
 8000dea:	695a      	ldr	r2, [r3, #20]
 8000dec:	2380      	movs	r3, #128	; 0x80
 8000dee:	029b      	lsls	r3, r3, #10
 8000df0:	4013      	ands	r3, r2
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000df6:	2114      	movs	r1, #20
 8000df8:	187b      	adds	r3, r7, r1
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dfe:	187b      	adds	r3, r7, r1
 8000e00:	2203      	movs	r2, #3
 8000e02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e04:	187b      	adds	r3, r7, r1
 8000e06:	2200      	movs	r2, #0
 8000e08:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0a:	187a      	adds	r2, r7, r1
 8000e0c:	2390      	movs	r3, #144	; 0x90
 8000e0e:	05db      	lsls	r3, r3, #23
 8000e10:	0011      	movs	r1, r2
 8000e12:	0018      	movs	r0, r3
 8000e14:	f000 fd18 	bl	8001848 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e18:	46c0      	nop			; (mov r8, r8)
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	b00a      	add	sp, #40	; 0x28
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40012400 	.word	0x40012400
 8000e24:	40021000 	.word	0x40021000

08000e28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000e2c:	46c0      	nop			; (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e36:	e7fe      	b.n	8000e36 <HardFault_Handler+0x4>

08000e38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e3c:	46c0      	nop			; (mov r8, r8)
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e42:	b580      	push	{r7, lr}
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e50:	f000 f87a 	bl	8000f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}

08000e64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e64:	480d      	ldr	r0, [pc, #52]	; (8000e9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e66:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e68:	480d      	ldr	r0, [pc, #52]	; (8000ea0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000e6a:	490e      	ldr	r1, [pc, #56]	; (8000ea4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e6c:	4a0e      	ldr	r2, [pc, #56]	; (8000ea8 <LoopForever+0xe>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e70:	e002      	b.n	8000e78 <LoopCopyDataInit>

08000e72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e76:	3304      	adds	r3, #4

08000e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e7c:	d3f9      	bcc.n	8000e72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7e:	4a0b      	ldr	r2, [pc, #44]	; (8000eac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e80:	4c0b      	ldr	r4, [pc, #44]	; (8000eb0 <LoopForever+0x16>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e84:	e001      	b.n	8000e8a <LoopFillZerobss>

08000e86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e88:	3204      	adds	r2, #4

08000e8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e8c:	d3fb      	bcc.n	8000e86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e8e:	f7ff ffe4 	bl	8000e5a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e92:	f001 fad1 	bl	8002438 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e96:	f7ff fce3 	bl	8000860 <main>

08000e9a <LoopForever>:

LoopForever:
    b LoopForever
 8000e9a:	e7fe      	b.n	8000e9a <LoopForever>
  ldr   r0, =_estack
 8000e9c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000ea0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ea8:	08002d58 	.word	0x08002d58
  ldr r2, =_sbss
 8000eac:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000eb0:	20000074 	.word	0x20000074

08000eb4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ebc:	4b07      	ldr	r3, [pc, #28]	; (8000edc <HAL_Init+0x24>)
 8000ebe:	681a      	ldr	r2, [r3, #0]
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_Init+0x24>)
 8000ec2:	2110      	movs	r1, #16
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f000 f809 	bl	8000ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ece:	f7ff ff41 	bl	8000d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ed2:	2300      	movs	r3, #0
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	46c0      	nop			; (mov r8, r8)
 8000edc:	40022000 	.word	0x40022000

08000ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ee8:	4b14      	ldr	r3, [pc, #80]	; (8000f3c <HAL_InitTick+0x5c>)
 8000eea:	681c      	ldr	r4, [r3, #0]
 8000eec:	4b14      	ldr	r3, [pc, #80]	; (8000f40 <HAL_InitTick+0x60>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	0019      	movs	r1, r3
 8000ef2:	23fa      	movs	r3, #250	; 0xfa
 8000ef4:	0098      	lsls	r0, r3, #2
 8000ef6:	f7ff f907 	bl	8000108 <__udivsi3>
 8000efa:	0003      	movs	r3, r0
 8000efc:	0019      	movs	r1, r3
 8000efe:	0020      	movs	r0, r4
 8000f00:	f7ff f902 	bl	8000108 <__udivsi3>
 8000f04:	0003      	movs	r3, r0
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fc91 	bl	800182e <HAL_SYSTICK_Config>
 8000f0c:	1e03      	subs	r3, r0, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e00f      	b.n	8000f34 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2b03      	cmp	r3, #3
 8000f18:	d80b      	bhi.n	8000f32 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f1a:	6879      	ldr	r1, [r7, #4]
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	425b      	negs	r3, r3
 8000f20:	2200      	movs	r2, #0
 8000f22:	0018      	movs	r0, r3
 8000f24:	f000 fc6e 	bl	8001804 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f28:	4b06      	ldr	r3, [pc, #24]	; (8000f44 <HAL_InitTick+0x64>)
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	e000      	b.n	8000f34 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
}
 8000f34:	0018      	movs	r0, r3
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b003      	add	sp, #12
 8000f3a:	bd90      	pop	{r4, r7, pc}
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	20000008 	.word	0x20000008
 8000f44:	20000004 	.word	0x20000004

08000f48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f4c:	4b05      	ldr	r3, [pc, #20]	; (8000f64 <HAL_IncTick+0x1c>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	001a      	movs	r2, r3
 8000f52:	4b05      	ldr	r3, [pc, #20]	; (8000f68 <HAL_IncTick+0x20>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	18d2      	adds	r2, r2, r3
 8000f58:	4b03      	ldr	r3, [pc, #12]	; (8000f68 <HAL_IncTick+0x20>)
 8000f5a:	601a      	str	r2, [r3, #0]
}
 8000f5c:	46c0      	nop			; (mov r8, r8)
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	46c0      	nop			; (mov r8, r8)
 8000f64:	20000008 	.word	0x20000008
 8000f68:	20000070 	.word	0x20000070

08000f6c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f70:	4b02      	ldr	r3, [pc, #8]	; (8000f7c <HAL_GetTick+0x10>)
 8000f72:	681b      	ldr	r3, [r3, #0]
}
 8000f74:	0018      	movs	r0, r3
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	20000070 	.word	0x20000070

08000f80 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f88:	230f      	movs	r3, #15
 8000f8a:	18fb      	adds	r3, r7, r3
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000f90:	2300      	movs	r3, #0
 8000f92:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e125      	b.n	80011ea <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d10a      	bne.n	8000fbc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2234      	movs	r2, #52	; 0x34
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff fef0 	bl	8000d9c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fc0:	2210      	movs	r2, #16
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d000      	beq.n	8000fc8 <HAL_ADC_Init+0x48>
 8000fc6:	e103      	b.n	80011d0 <HAL_ADC_Init+0x250>
 8000fc8:	230f      	movs	r3, #15
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d000      	beq.n	8000fd4 <HAL_ADC_Init+0x54>
 8000fd2:	e0fd      	b.n	80011d0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	689b      	ldr	r3, [r3, #8]
 8000fda:	2204      	movs	r2, #4
 8000fdc:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000fde:	d000      	beq.n	8000fe2 <HAL_ADC_Init+0x62>
 8000fe0:	e0f6      	b.n	80011d0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fe6:	4a83      	ldr	r2, [pc, #524]	; (80011f4 <HAL_ADC_Init+0x274>)
 8000fe8:	4013      	ands	r3, r2
 8000fea:	2202      	movs	r2, #2
 8000fec:	431a      	orrs	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	2203      	movs	r2, #3
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d112      	bne.n	8001026 <HAL_ADC_Init+0xa6>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2201      	movs	r2, #1
 8001008:	4013      	ands	r3, r2
 800100a:	2b01      	cmp	r3, #1
 800100c:	d009      	beq.n	8001022 <HAL_ADC_Init+0xa2>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	68da      	ldr	r2, [r3, #12]
 8001014:	2380      	movs	r3, #128	; 0x80
 8001016:	021b      	lsls	r3, r3, #8
 8001018:	401a      	ands	r2, r3
 800101a:	2380      	movs	r3, #128	; 0x80
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	429a      	cmp	r2, r3
 8001020:	d101      	bne.n	8001026 <HAL_ADC_Init+0xa6>
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <HAL_ADC_Init+0xa8>
 8001026:	2300      	movs	r3, #0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d116      	bne.n	800105a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	68db      	ldr	r3, [r3, #12]
 8001032:	2218      	movs	r2, #24
 8001034:	4393      	bics	r3, r2
 8001036:	0019      	movs	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689a      	ldr	r2, [r3, #8]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	430a      	orrs	r2, r1
 8001042:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	691b      	ldr	r3, [r3, #16]
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	0899      	lsrs	r1, r3, #2
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685a      	ldr	r2, [r3, #4]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	430a      	orrs	r2, r1
 8001058:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	68da      	ldr	r2, [r3, #12]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4964      	ldr	r1, [pc, #400]	; (80011f8 <HAL_ADC_Init+0x278>)
 8001066:	400a      	ands	r2, r1
 8001068:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	7e1b      	ldrb	r3, [r3, #24]
 800106e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	7e5b      	ldrb	r3, [r3, #25]
 8001074:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001076:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	7e9b      	ldrb	r3, [r3, #26]
 800107c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 800107e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001084:	2b01      	cmp	r3, #1
 8001086:	d002      	beq.n	800108e <HAL_ADC_Init+0x10e>
 8001088:	2380      	movs	r3, #128	; 0x80
 800108a:	015b      	lsls	r3, r3, #5
 800108c:	e000      	b.n	8001090 <HAL_ADC_Init+0x110>
 800108e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001090:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001096:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	691b      	ldr	r3, [r3, #16]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d101      	bne.n	80010a4 <HAL_ADC_Init+0x124>
 80010a0:	2304      	movs	r3, #4
 80010a2:	e000      	b.n	80010a6 <HAL_ADC_Init+0x126>
 80010a4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80010a6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2124      	movs	r1, #36	; 0x24
 80010ac:	5c5b      	ldrb	r3, [r3, r1]
 80010ae:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80010b0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80010b2:	68ba      	ldr	r2, [r7, #8]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	7edb      	ldrb	r3, [r3, #27]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d115      	bne.n	80010ec <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7e9b      	ldrb	r3, [r3, #26]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d105      	bne.n	80010d4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	2280      	movs	r2, #128	; 0x80
 80010cc:	0252      	lsls	r2, r2, #9
 80010ce:	4313      	orrs	r3, r2
 80010d0:	60bb      	str	r3, [r7, #8]
 80010d2:	e00b      	b.n	80010ec <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d8:	2220      	movs	r2, #32
 80010da:	431a      	orrs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010e4:	2201      	movs	r2, #1
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	69da      	ldr	r2, [r3, #28]
 80010f0:	23c2      	movs	r3, #194	; 0xc2
 80010f2:	33ff      	adds	r3, #255	; 0xff
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d007      	beq.n	8001108 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001100:	4313      	orrs	r3, r2
 8001102:	68ba      	ldr	r2, [r7, #8]
 8001104:	4313      	orrs	r3, r2
 8001106:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68d9      	ldr	r1, [r3, #12]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	68ba      	ldr	r2, [r7, #8]
 8001114:	430a      	orrs	r2, r1
 8001116:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800111c:	2380      	movs	r3, #128	; 0x80
 800111e:	055b      	lsls	r3, r3, #21
 8001120:	429a      	cmp	r2, r3
 8001122:	d01b      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001128:	2b01      	cmp	r3, #1
 800112a:	d017      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001130:	2b02      	cmp	r3, #2
 8001132:	d013      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001138:	2b03      	cmp	r3, #3
 800113a:	d00f      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001140:	2b04      	cmp	r3, #4
 8001142:	d00b      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001148:	2b05      	cmp	r3, #5
 800114a:	d007      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001150:	2b06      	cmp	r3, #6
 8001152:	d003      	beq.n	800115c <HAL_ADC_Init+0x1dc>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001158:	2b07      	cmp	r3, #7
 800115a:	d112      	bne.n	8001182 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	695a      	ldr	r2, [r3, #20]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2107      	movs	r1, #7
 8001168:	438a      	bics	r2, r1
 800116a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	6959      	ldr	r1, [r3, #20]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001176:	2207      	movs	r2, #7
 8001178:	401a      	ands	r2, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	430a      	orrs	r2, r1
 8001180:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68db      	ldr	r3, [r3, #12]
 8001188:	4a1c      	ldr	r2, [pc, #112]	; (80011fc <HAL_ADC_Init+0x27c>)
 800118a:	4013      	ands	r3, r2
 800118c:	68ba      	ldr	r2, [r7, #8]
 800118e:	429a      	cmp	r2, r3
 8001190:	d10b      	bne.n	80011aa <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	2200      	movs	r2, #0
 8001196:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800119c:	2203      	movs	r2, #3
 800119e:	4393      	bics	r3, r2
 80011a0:	2201      	movs	r2, #1
 80011a2:	431a      	orrs	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80011a8:	e01c      	b.n	80011e4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011ae:	2212      	movs	r2, #18
 80011b0:	4393      	bics	r3, r2
 80011b2:	2210      	movs	r2, #16
 80011b4:	431a      	orrs	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011be:	2201      	movs	r2, #1
 80011c0:	431a      	orrs	r2, r3
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80011c6:	230f      	movs	r3, #15
 80011c8:	18fb      	adds	r3, r7, r3
 80011ca:	2201      	movs	r2, #1
 80011cc:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80011ce:	e009      	b.n	80011e4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d4:	2210      	movs	r2, #16
 80011d6:	431a      	orrs	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80011dc:	230f      	movs	r3, #15
 80011de:	18fb      	adds	r3, r7, r3
 80011e0:	2201      	movs	r2, #1
 80011e2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80011e4:	230f      	movs	r3, #15
 80011e6:	18fb      	adds	r3, r7, r3
 80011e8:	781b      	ldrb	r3, [r3, #0]
}
 80011ea:	0018      	movs	r0, r3
 80011ec:	46bd      	mov	sp, r7
 80011ee:	b004      	add	sp, #16
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	46c0      	nop			; (mov r8, r8)
 80011f4:	fffffefd 	.word	0xfffffefd
 80011f8:	fffe0219 	.word	0xfffe0219
 80011fc:	833fffe7 	.word	0x833fffe7

08001200 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001208:	230f      	movs	r3, #15
 800120a:	18fb      	adds	r3, r7, r3
 800120c:	2200      	movs	r2, #0
 800120e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	2204      	movs	r2, #4
 8001218:	4013      	ands	r3, r2
 800121a:	d138      	bne.n	800128e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	2234      	movs	r2, #52	; 0x34
 8001220:	5c9b      	ldrb	r3, [r3, r2]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d101      	bne.n	800122a <HAL_ADC_Start+0x2a>
 8001226:	2302      	movs	r3, #2
 8001228:	e038      	b.n	800129c <HAL_ADC_Start+0x9c>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2234      	movs	r2, #52	; 0x34
 800122e:	2101      	movs	r1, #1
 8001230:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7e5b      	ldrb	r3, [r3, #25]
 8001236:	2b01      	cmp	r3, #1
 8001238:	d007      	beq.n	800124a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800123a:	230f      	movs	r3, #15
 800123c:	18fc      	adds	r4, r7, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	0018      	movs	r0, r3
 8001242:	f000 f933 	bl	80014ac <ADC_Enable>
 8001246:	0003      	movs	r3, r0
 8001248:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800124a:	230f      	movs	r3, #15
 800124c:	18fb      	adds	r3, r7, r3
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d120      	bne.n	8001296 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001258:	4a12      	ldr	r2, [pc, #72]	; (80012a4 <HAL_ADC_Start+0xa4>)
 800125a:	4013      	ands	r3, r2
 800125c:	2280      	movs	r2, #128	; 0x80
 800125e:	0052      	lsls	r2, r2, #1
 8001260:	431a      	orrs	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2234      	movs	r2, #52	; 0x34
 8001270:	2100      	movs	r1, #0
 8001272:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	221c      	movs	r2, #28
 800127a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	689a      	ldr	r2, [r3, #8]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2104      	movs	r1, #4
 8001288:	430a      	orrs	r2, r1
 800128a:	609a      	str	r2, [r3, #8]
 800128c:	e003      	b.n	8001296 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800128e:	230f      	movs	r3, #15
 8001290:	18fb      	adds	r3, r7, r3
 8001292:	2202      	movs	r2, #2
 8001294:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001296:	230f      	movs	r3, #15
 8001298:	18fb      	adds	r3, r7, r3
 800129a:	781b      	ldrb	r3, [r3, #0]
}
 800129c:	0018      	movs	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	b005      	add	sp, #20
 80012a2:	bd90      	pop	{r4, r7, pc}
 80012a4:	fffff0fe 	.word	0xfffff0fe

080012a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80012b6:	0018      	movs	r0, r3
 80012b8:	46bd      	mov	sp, r7
 80012ba:	b002      	add	sp, #8
 80012bc:	bd80      	pop	{r7, pc}
	...

080012c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ca:	230f      	movs	r3, #15
 80012cc:	18fb      	adds	r3, r7, r3
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012da:	2380      	movs	r3, #128	; 0x80
 80012dc:	055b      	lsls	r3, r3, #21
 80012de:	429a      	cmp	r2, r3
 80012e0:	d011      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x46>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d00d      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x46>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d009      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x46>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f6:	2b03      	cmp	r3, #3
 80012f8:	d005      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x46>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d001      	beq.n	8001306 <HAL_ADC_ConfigChannel+0x46>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	2234      	movs	r2, #52	; 0x34
 800130a:	5c9b      	ldrb	r3, [r3, r2]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d101      	bne.n	8001314 <HAL_ADC_ConfigChannel+0x54>
 8001310:	2302      	movs	r3, #2
 8001312:	e0bb      	b.n	800148c <HAL_ADC_ConfigChannel+0x1cc>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2234      	movs	r2, #52	; 0x34
 8001318:	2101      	movs	r1, #1
 800131a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	2204      	movs	r2, #4
 8001324:	4013      	ands	r3, r2
 8001326:	d000      	beq.n	800132a <HAL_ADC_ConfigChannel+0x6a>
 8001328:	e09f      	b.n	800146a <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	4a59      	ldr	r2, [pc, #356]	; (8001494 <HAL_ADC_ConfigChannel+0x1d4>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d100      	bne.n	8001336 <HAL_ADC_ConfigChannel+0x76>
 8001334:	e077      	b.n	8001426 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2201      	movs	r2, #1
 8001342:	409a      	lsls	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	430a      	orrs	r2, r1
 800134a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001350:	2380      	movs	r3, #128	; 0x80
 8001352:	055b      	lsls	r3, r3, #21
 8001354:	429a      	cmp	r2, r3
 8001356:	d037      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135c:	2b01      	cmp	r3, #1
 800135e:	d033      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001364:	2b02      	cmp	r3, #2
 8001366:	d02f      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136c:	2b03      	cmp	r3, #3
 800136e:	d02b      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001374:	2b04      	cmp	r3, #4
 8001376:	d027      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800137c:	2b05      	cmp	r3, #5
 800137e:	d023      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001384:	2b06      	cmp	r3, #6
 8001386:	d01f      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800138c:	2b07      	cmp	r3, #7
 800138e:	d01b      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	2107      	movs	r1, #7
 800139c:	400b      	ands	r3, r1
 800139e:	429a      	cmp	r2, r3
 80013a0:	d012      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	695a      	ldr	r2, [r3, #20]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2107      	movs	r1, #7
 80013ae:	438a      	bics	r2, r1
 80013b0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	6959      	ldr	r1, [r3, #20]
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2207      	movs	r2, #7
 80013be:	401a      	ands	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	430a      	orrs	r2, r1
 80013c6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2b10      	cmp	r3, #16
 80013ce:	d003      	beq.n	80013d8 <HAL_ADC_ConfigChannel+0x118>
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b11      	cmp	r3, #17
 80013d6:	d152      	bne.n	800147e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80013d8:	4b2f      	ldr	r3, [pc, #188]	; (8001498 <HAL_ADC_ConfigChannel+0x1d8>)
 80013da:	6819      	ldr	r1, [r3, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b10      	cmp	r3, #16
 80013e2:	d102      	bne.n	80013ea <HAL_ADC_ConfigChannel+0x12a>
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	041b      	lsls	r3, r3, #16
 80013e8:	e001      	b.n	80013ee <HAL_ADC_ConfigChannel+0x12e>
 80013ea:	2380      	movs	r3, #128	; 0x80
 80013ec:	03db      	lsls	r3, r3, #15
 80013ee:	4a2a      	ldr	r2, [pc, #168]	; (8001498 <HAL_ADC_ConfigChannel+0x1d8>)
 80013f0:	430b      	orrs	r3, r1
 80013f2:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	2b10      	cmp	r3, #16
 80013fa:	d140      	bne.n	800147e <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013fc:	4b27      	ldr	r3, [pc, #156]	; (800149c <HAL_ADC_ConfigChannel+0x1dc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4927      	ldr	r1, [pc, #156]	; (80014a0 <HAL_ADC_ConfigChannel+0x1e0>)
 8001402:	0018      	movs	r0, r3
 8001404:	f7fe fe80 	bl	8000108 <__udivsi3>
 8001408:	0003      	movs	r3, r0
 800140a:	001a      	movs	r2, r3
 800140c:	0013      	movs	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	189b      	adds	r3, r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001416:	e002      	b.n	800141e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	3b01      	subs	r3, #1
 800141c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d1f9      	bne.n	8001418 <HAL_ADC_ConfigChannel+0x158>
 8001424:	e02b      	b.n	800147e <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	2101      	movs	r1, #1
 8001432:	4099      	lsls	r1, r3
 8001434:	000b      	movs	r3, r1
 8001436:	43d9      	mvns	r1, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	400a      	ands	r2, r1
 800143e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b10      	cmp	r3, #16
 8001446:	d003      	beq.n	8001450 <HAL_ADC_ConfigChannel+0x190>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b11      	cmp	r3, #17
 800144e:	d116      	bne.n	800147e <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001450:	4b11      	ldr	r3, [pc, #68]	; (8001498 <HAL_ADC_ConfigChannel+0x1d8>)
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b10      	cmp	r3, #16
 800145a:	d101      	bne.n	8001460 <HAL_ADC_ConfigChannel+0x1a0>
 800145c:	4a11      	ldr	r2, [pc, #68]	; (80014a4 <HAL_ADC_ConfigChannel+0x1e4>)
 800145e:	e000      	b.n	8001462 <HAL_ADC_ConfigChannel+0x1a2>
 8001460:	4a11      	ldr	r2, [pc, #68]	; (80014a8 <HAL_ADC_ConfigChannel+0x1e8>)
 8001462:	4b0d      	ldr	r3, [pc, #52]	; (8001498 <HAL_ADC_ConfigChannel+0x1d8>)
 8001464:	400a      	ands	r2, r1
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	e009      	b.n	800147e <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800146e:	2220      	movs	r2, #32
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001476:	230f      	movs	r3, #15
 8001478:	18fb      	adds	r3, r7, r3
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2234      	movs	r2, #52	; 0x34
 8001482:	2100      	movs	r1, #0
 8001484:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001486:	230f      	movs	r3, #15
 8001488:	18fb      	adds	r3, r7, r3
 800148a:	781b      	ldrb	r3, [r3, #0]
}
 800148c:	0018      	movs	r0, r3
 800148e:	46bd      	mov	sp, r7
 8001490:	b004      	add	sp, #16
 8001492:	bd80      	pop	{r7, pc}
 8001494:	00001001 	.word	0x00001001
 8001498:	40012708 	.word	0x40012708
 800149c:	20000000 	.word	0x20000000
 80014a0:	000f4240 	.word	0x000f4240
 80014a4:	ff7fffff 	.word	0xff7fffff
 80014a8:	ffbfffff 	.word	0xffbfffff

080014ac <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014b4:	2300      	movs	r3, #0
 80014b6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2203      	movs	r2, #3
 80014c4:	4013      	ands	r3, r2
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d112      	bne.n	80014f0 <ADC_Enable+0x44>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	4013      	ands	r3, r2
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d009      	beq.n	80014ec <ADC_Enable+0x40>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	68da      	ldr	r2, [r3, #12]
 80014de:	2380      	movs	r3, #128	; 0x80
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	401a      	ands	r2, r3
 80014e4:	2380      	movs	r3, #128	; 0x80
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d101      	bne.n	80014f0 <ADC_Enable+0x44>
 80014ec:	2301      	movs	r3, #1
 80014ee:	e000      	b.n	80014f2 <ADC_Enable+0x46>
 80014f0:	2300      	movs	r3, #0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d14b      	bne.n	800158e <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	4a26      	ldr	r2, [pc, #152]	; (8001598 <ADC_Enable+0xec>)
 80014fe:	4013      	ands	r3, r2
 8001500:	d00d      	beq.n	800151e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001506:	2210      	movs	r2, #16
 8001508:	431a      	orrs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001512:	2201      	movs	r2, #1
 8001514:	431a      	orrs	r2, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e038      	b.n	8001590 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	689a      	ldr	r2, [r3, #8]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2101      	movs	r1, #1
 800152a:	430a      	orrs	r2, r1
 800152c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800152e:	4b1b      	ldr	r3, [pc, #108]	; (800159c <ADC_Enable+0xf0>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	491b      	ldr	r1, [pc, #108]	; (80015a0 <ADC_Enable+0xf4>)
 8001534:	0018      	movs	r0, r3
 8001536:	f7fe fde7 	bl	8000108 <__udivsi3>
 800153a:	0003      	movs	r3, r0
 800153c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800153e:	e002      	b.n	8001546 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	3b01      	subs	r3, #1
 8001544:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d1f9      	bne.n	8001540 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800154c:	f7ff fd0e 	bl	8000f6c <HAL_GetTick>
 8001550:	0003      	movs	r3, r0
 8001552:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001554:	e014      	b.n	8001580 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001556:	f7ff fd09 	bl	8000f6c <HAL_GetTick>
 800155a:	0002      	movs	r2, r0
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d90d      	bls.n	8001580 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001568:	2210      	movs	r2, #16
 800156a:	431a      	orrs	r2, r3
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001574:	2201      	movs	r2, #1
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e007      	b.n	8001590 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2201      	movs	r2, #1
 8001588:	4013      	ands	r3, r2
 800158a:	2b01      	cmp	r3, #1
 800158c:	d1e3      	bne.n	8001556 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}
 8001598:	80000017 	.word	0x80000017
 800159c:	20000000 	.word	0x20000000
 80015a0:	000f4240 	.word	0x000f4240

080015a4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015ac:	2317      	movs	r3, #23
 80015ae:	18fb      	adds	r3, r7, r3
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80015b4:	2300      	movs	r3, #0
 80015b6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80015b8:	2300      	movs	r3, #0
 80015ba:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2234      	movs	r2, #52	; 0x34
 80015c0:	5c9b      	ldrb	r3, [r3, r2]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d101      	bne.n	80015ca <HAL_ADCEx_Calibration_Start+0x26>
 80015c6:	2302      	movs	r3, #2
 80015c8:	e084      	b.n	80016d4 <HAL_ADCEx_Calibration_Start+0x130>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2234      	movs	r2, #52	; 0x34
 80015ce:	2101      	movs	r1, #1
 80015d0:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	2203      	movs	r2, #3
 80015da:	4013      	ands	r3, r2
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d112      	bne.n	8001606 <HAL_ADCEx_Calibration_Start+0x62>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	2201      	movs	r2, #1
 80015e8:	4013      	ands	r3, r2
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d009      	beq.n	8001602 <HAL_ADCEx_Calibration_Start+0x5e>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	2380      	movs	r3, #128	; 0x80
 80015f6:	021b      	lsls	r3, r3, #8
 80015f8:	401a      	ands	r2, r3
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	021b      	lsls	r3, r3, #8
 80015fe:	429a      	cmp	r2, r3
 8001600:	d101      	bne.n	8001606 <HAL_ADCEx_Calibration_Start+0x62>
 8001602:	2301      	movs	r3, #1
 8001604:	e000      	b.n	8001608 <HAL_ADCEx_Calibration_Start+0x64>
 8001606:	2300      	movs	r3, #0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d152      	bne.n	80016b2 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001610:	4a32      	ldr	r2, [pc, #200]	; (80016dc <HAL_ADCEx_Calibration_Start+0x138>)
 8001612:	4013      	ands	r3, r2
 8001614:	2202      	movs	r2, #2
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	2203      	movs	r2, #3
 8001624:	4013      	ands	r3, r2
 8001626:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	2103      	movs	r1, #3
 8001634:	438a      	bics	r2, r1
 8001636:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	689a      	ldr	r2, [r3, #8]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	2180      	movs	r1, #128	; 0x80
 8001644:	0609      	lsls	r1, r1, #24
 8001646:	430a      	orrs	r2, r1
 8001648:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800164a:	f7ff fc8f 	bl	8000f6c <HAL_GetTick>
 800164e:	0003      	movs	r3, r0
 8001650:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001652:	e014      	b.n	800167e <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001654:	f7ff fc8a 	bl	8000f6c <HAL_GetTick>
 8001658:	0002      	movs	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d90d      	bls.n	800167e <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001666:	2212      	movs	r2, #18
 8001668:	4393      	bics	r3, r2
 800166a:	2210      	movs	r2, #16
 800166c:	431a      	orrs	r2, r3
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	639a      	str	r2, [r3, #56]	; 0x38
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2234      	movs	r2, #52	; 0x34
 8001676:	2100      	movs	r1, #0
 8001678:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e02a      	b.n	80016d4 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	0fdb      	lsrs	r3, r3, #31
 8001686:	07da      	lsls	r2, r3, #31
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	061b      	lsls	r3, r3, #24
 800168c:	429a      	cmp	r2, r3
 800168e:	d0e1      	beq.n	8001654 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	68d9      	ldr	r1, [r3, #12]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	430a      	orrs	r2, r1
 800169e:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a4:	2203      	movs	r2, #3
 80016a6:	4393      	bics	r3, r2
 80016a8:	2201      	movs	r2, #1
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	639a      	str	r2, [r3, #56]	; 0x38
 80016b0:	e009      	b.n	80016c6 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016b6:	2220      	movs	r2, #32
 80016b8:	431a      	orrs	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80016be:	2317      	movs	r3, #23
 80016c0:	18fb      	adds	r3, r7, r3
 80016c2:	2201      	movs	r2, #1
 80016c4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2234      	movs	r2, #52	; 0x34
 80016ca:	2100      	movs	r1, #0
 80016cc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80016ce:	2317      	movs	r3, #23
 80016d0:	18fb      	adds	r3, r7, r3
 80016d2:	781b      	ldrb	r3, [r3, #0]
}
 80016d4:	0018      	movs	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b006      	add	sp, #24
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	fffffefd 	.word	0xfffffefd

080016e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e0:	b590      	push	{r4, r7, lr}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	0002      	movs	r2, r0
 80016e8:	6039      	str	r1, [r7, #0]
 80016ea:	1dfb      	adds	r3, r7, #7
 80016ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016ee:	1dfb      	adds	r3, r7, #7
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	2b7f      	cmp	r3, #127	; 0x7f
 80016f4:	d828      	bhi.n	8001748 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016f6:	4a2f      	ldr	r2, [pc, #188]	; (80017b4 <__NVIC_SetPriority+0xd4>)
 80016f8:	1dfb      	adds	r3, r7, #7
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	b25b      	sxtb	r3, r3
 80016fe:	089b      	lsrs	r3, r3, #2
 8001700:	33c0      	adds	r3, #192	; 0xc0
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	589b      	ldr	r3, [r3, r2]
 8001706:	1dfa      	adds	r2, r7, #7
 8001708:	7812      	ldrb	r2, [r2, #0]
 800170a:	0011      	movs	r1, r2
 800170c:	2203      	movs	r2, #3
 800170e:	400a      	ands	r2, r1
 8001710:	00d2      	lsls	r2, r2, #3
 8001712:	21ff      	movs	r1, #255	; 0xff
 8001714:	4091      	lsls	r1, r2
 8001716:	000a      	movs	r2, r1
 8001718:	43d2      	mvns	r2, r2
 800171a:	401a      	ands	r2, r3
 800171c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	019b      	lsls	r3, r3, #6
 8001722:	22ff      	movs	r2, #255	; 0xff
 8001724:	401a      	ands	r2, r3
 8001726:	1dfb      	adds	r3, r7, #7
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	0018      	movs	r0, r3
 800172c:	2303      	movs	r3, #3
 800172e:	4003      	ands	r3, r0
 8001730:	00db      	lsls	r3, r3, #3
 8001732:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001734:	481f      	ldr	r0, [pc, #124]	; (80017b4 <__NVIC_SetPriority+0xd4>)
 8001736:	1dfb      	adds	r3, r7, #7
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	b25b      	sxtb	r3, r3
 800173c:	089b      	lsrs	r3, r3, #2
 800173e:	430a      	orrs	r2, r1
 8001740:	33c0      	adds	r3, #192	; 0xc0
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001746:	e031      	b.n	80017ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001748:	4a1b      	ldr	r2, [pc, #108]	; (80017b8 <__NVIC_SetPriority+0xd8>)
 800174a:	1dfb      	adds	r3, r7, #7
 800174c:	781b      	ldrb	r3, [r3, #0]
 800174e:	0019      	movs	r1, r3
 8001750:	230f      	movs	r3, #15
 8001752:	400b      	ands	r3, r1
 8001754:	3b08      	subs	r3, #8
 8001756:	089b      	lsrs	r3, r3, #2
 8001758:	3306      	adds	r3, #6
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	18d3      	adds	r3, r2, r3
 800175e:	3304      	adds	r3, #4
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	1dfa      	adds	r2, r7, #7
 8001764:	7812      	ldrb	r2, [r2, #0]
 8001766:	0011      	movs	r1, r2
 8001768:	2203      	movs	r2, #3
 800176a:	400a      	ands	r2, r1
 800176c:	00d2      	lsls	r2, r2, #3
 800176e:	21ff      	movs	r1, #255	; 0xff
 8001770:	4091      	lsls	r1, r2
 8001772:	000a      	movs	r2, r1
 8001774:	43d2      	mvns	r2, r2
 8001776:	401a      	ands	r2, r3
 8001778:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	019b      	lsls	r3, r3, #6
 800177e:	22ff      	movs	r2, #255	; 0xff
 8001780:	401a      	ands	r2, r3
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	0018      	movs	r0, r3
 8001788:	2303      	movs	r3, #3
 800178a:	4003      	ands	r3, r0
 800178c:	00db      	lsls	r3, r3, #3
 800178e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001790:	4809      	ldr	r0, [pc, #36]	; (80017b8 <__NVIC_SetPriority+0xd8>)
 8001792:	1dfb      	adds	r3, r7, #7
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	001c      	movs	r4, r3
 8001798:	230f      	movs	r3, #15
 800179a:	4023      	ands	r3, r4
 800179c:	3b08      	subs	r3, #8
 800179e:	089b      	lsrs	r3, r3, #2
 80017a0:	430a      	orrs	r2, r1
 80017a2:	3306      	adds	r3, #6
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	18c3      	adds	r3, r0, r3
 80017a8:	3304      	adds	r3, #4
 80017aa:	601a      	str	r2, [r3, #0]
}
 80017ac:	46c0      	nop			; (mov r8, r8)
 80017ae:	46bd      	mov	sp, r7
 80017b0:	b003      	add	sp, #12
 80017b2:	bd90      	pop	{r4, r7, pc}
 80017b4:	e000e100 	.word	0xe000e100
 80017b8:	e000ed00 	.word	0xe000ed00

080017bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	4a0c      	ldr	r2, [pc, #48]	; (80017fc <SysTick_Config+0x40>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017ce:	2301      	movs	r3, #1
 80017d0:	e010      	b.n	80017f4 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <SysTick_Config+0x44>)
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	3a01      	subs	r2, #1
 80017d8:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017da:	2301      	movs	r3, #1
 80017dc:	425b      	negs	r3, r3
 80017de:	2103      	movs	r1, #3
 80017e0:	0018      	movs	r0, r3
 80017e2:	f7ff ff7d 	bl	80016e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <SysTick_Config+0x44>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <SysTick_Config+0x44>)
 80017ee:	2207      	movs	r2, #7
 80017f0:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b002      	add	sp, #8
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	00ffffff 	.word	0x00ffffff
 8001800:	e000e010 	.word	0xe000e010

08001804 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
 800180e:	210f      	movs	r1, #15
 8001810:	187b      	adds	r3, r7, r1
 8001812:	1c02      	adds	r2, r0, #0
 8001814:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	187b      	adds	r3, r7, r1
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	b25b      	sxtb	r3, r3
 800181e:	0011      	movs	r1, r2
 8001820:	0018      	movs	r0, r3
 8001822:	f7ff ff5d 	bl	80016e0 <__NVIC_SetPriority>
}
 8001826:	46c0      	nop			; (mov r8, r8)
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bd80      	pop	{r7, pc}

0800182e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	b082      	sub	sp, #8
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	0018      	movs	r0, r3
 800183a:	f7ff ffbf 	bl	80017bc <SysTick_Config>
 800183e:	0003      	movs	r3, r0
}
 8001840:	0018      	movs	r0, r3
 8001842:	46bd      	mov	sp, r7
 8001844:	b002      	add	sp, #8
 8001846:	bd80      	pop	{r7, pc}

08001848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001852:	2300      	movs	r3, #0
 8001854:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001856:	e14f      	b.n	8001af8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2101      	movs	r1, #1
 800185e:	697a      	ldr	r2, [r7, #20]
 8001860:	4091      	lsls	r1, r2
 8001862:	000a      	movs	r2, r1
 8001864:	4013      	ands	r3, r2
 8001866:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d100      	bne.n	8001870 <HAL_GPIO_Init+0x28>
 800186e:	e140      	b.n	8001af2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d00b      	beq.n	8001890 <HAL_GPIO_Init+0x48>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b02      	cmp	r3, #2
 800187e:	d007      	beq.n	8001890 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001884:	2b11      	cmp	r3, #17
 8001886:	d003      	beq.n	8001890 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b12      	cmp	r3, #18
 800188e:	d130      	bne.n	80018f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	409a      	lsls	r2, r3
 800189e:	0013      	movs	r3, r2
 80018a0:	43da      	mvns	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	68da      	ldr	r2, [r3, #12]
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	409a      	lsls	r2, r3
 80018b2:	0013      	movs	r3, r2
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	4313      	orrs	r3, r2
 80018b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018c6:	2201      	movs	r2, #1
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	409a      	lsls	r2, r3
 80018cc:	0013      	movs	r3, r2
 80018ce:	43da      	mvns	r2, r3
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	4013      	ands	r3, r2
 80018d4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	091b      	lsrs	r3, r3, #4
 80018dc:	2201      	movs	r2, #1
 80018de:	401a      	ands	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
 80018e4:	0013      	movs	r3, r2
 80018e6:	693a      	ldr	r2, [r7, #16]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	693a      	ldr	r2, [r7, #16]
 80018f0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	2203      	movs	r2, #3
 80018fe:	409a      	lsls	r2, r3
 8001900:	0013      	movs	r3, r2
 8001902:	43da      	mvns	r2, r3
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	4013      	ands	r3, r2
 8001908:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	409a      	lsls	r2, r3
 8001914:	0013      	movs	r3, r2
 8001916:	693a      	ldr	r2, [r7, #16]
 8001918:	4313      	orrs	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	693a      	ldr	r2, [r7, #16]
 8001920:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	2b02      	cmp	r3, #2
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_Init+0xea>
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b12      	cmp	r3, #18
 8001930:	d123      	bne.n	800197a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	08da      	lsrs	r2, r3, #3
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	3208      	adds	r2, #8
 800193a:	0092      	lsls	r2, r2, #2
 800193c:	58d3      	ldr	r3, [r2, r3]
 800193e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	2207      	movs	r2, #7
 8001944:	4013      	ands	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	220f      	movs	r2, #15
 800194a:	409a      	lsls	r2, r3
 800194c:	0013      	movs	r3, r2
 800194e:	43da      	mvns	r2, r3
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	4013      	ands	r3, r2
 8001954:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	691a      	ldr	r2, [r3, #16]
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	2107      	movs	r1, #7
 800195e:	400b      	ands	r3, r1
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	409a      	lsls	r2, r3
 8001964:	0013      	movs	r3, r2
 8001966:	693a      	ldr	r2, [r7, #16]
 8001968:	4313      	orrs	r3, r2
 800196a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	08da      	lsrs	r2, r3, #3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3208      	adds	r2, #8
 8001974:	0092      	lsls	r2, r2, #2
 8001976:	6939      	ldr	r1, [r7, #16]
 8001978:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	005b      	lsls	r3, r3, #1
 8001984:	2203      	movs	r2, #3
 8001986:	409a      	lsls	r2, r3
 8001988:	0013      	movs	r3, r2
 800198a:	43da      	mvns	r2, r3
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	4013      	ands	r3, r2
 8001990:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	2203      	movs	r2, #3
 8001998:	401a      	ands	r2, r3
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	409a      	lsls	r2, r3
 80019a0:	0013      	movs	r3, r2
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	693a      	ldr	r2, [r7, #16]
 80019ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685a      	ldr	r2, [r3, #4]
 80019b2:	2380      	movs	r3, #128	; 0x80
 80019b4:	055b      	lsls	r3, r3, #21
 80019b6:	4013      	ands	r3, r2
 80019b8:	d100      	bne.n	80019bc <HAL_GPIO_Init+0x174>
 80019ba:	e09a      	b.n	8001af2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019bc:	4b54      	ldr	r3, [pc, #336]	; (8001b10 <HAL_GPIO_Init+0x2c8>)
 80019be:	699a      	ldr	r2, [r3, #24]
 80019c0:	4b53      	ldr	r3, [pc, #332]	; (8001b10 <HAL_GPIO_Init+0x2c8>)
 80019c2:	2101      	movs	r1, #1
 80019c4:	430a      	orrs	r2, r1
 80019c6:	619a      	str	r2, [r3, #24]
 80019c8:	4b51      	ldr	r3, [pc, #324]	; (8001b10 <HAL_GPIO_Init+0x2c8>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	2201      	movs	r2, #1
 80019ce:	4013      	ands	r3, r2
 80019d0:	60bb      	str	r3, [r7, #8]
 80019d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019d4:	4a4f      	ldr	r2, [pc, #316]	; (8001b14 <HAL_GPIO_Init+0x2cc>)
 80019d6:	697b      	ldr	r3, [r7, #20]
 80019d8:	089b      	lsrs	r3, r3, #2
 80019da:	3302      	adds	r3, #2
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	589b      	ldr	r3, [r3, r2]
 80019e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	2203      	movs	r2, #3
 80019e6:	4013      	ands	r3, r2
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	220f      	movs	r2, #15
 80019ec:	409a      	lsls	r2, r3
 80019ee:	0013      	movs	r3, r2
 80019f0:	43da      	mvns	r2, r3
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	2390      	movs	r3, #144	; 0x90
 80019fc:	05db      	lsls	r3, r3, #23
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d013      	beq.n	8001a2a <HAL_GPIO_Init+0x1e2>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4a44      	ldr	r2, [pc, #272]	; (8001b18 <HAL_GPIO_Init+0x2d0>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d00d      	beq.n	8001a26 <HAL_GPIO_Init+0x1de>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a43      	ldr	r2, [pc, #268]	; (8001b1c <HAL_GPIO_Init+0x2d4>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d007      	beq.n	8001a22 <HAL_GPIO_Init+0x1da>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a42      	ldr	r2, [pc, #264]	; (8001b20 <HAL_GPIO_Init+0x2d8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d101      	bne.n	8001a1e <HAL_GPIO_Init+0x1d6>
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e006      	b.n	8001a2c <HAL_GPIO_Init+0x1e4>
 8001a1e:	2305      	movs	r3, #5
 8001a20:	e004      	b.n	8001a2c <HAL_GPIO_Init+0x1e4>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e002      	b.n	8001a2c <HAL_GPIO_Init+0x1e4>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <HAL_GPIO_Init+0x1e4>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	2103      	movs	r1, #3
 8001a30:	400a      	ands	r2, r1
 8001a32:	0092      	lsls	r2, r2, #2
 8001a34:	4093      	lsls	r3, r2
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a3c:	4935      	ldr	r1, [pc, #212]	; (8001b14 <HAL_GPIO_Init+0x2cc>)
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	089b      	lsrs	r3, r3, #2
 8001a42:	3302      	adds	r3, #2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a4a:	4b36      	ldr	r3, [pc, #216]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	43da      	mvns	r2, r3
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	4013      	ands	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	685a      	ldr	r2, [r3, #4]
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	025b      	lsls	r3, r3, #9
 8001a62:	4013      	ands	r3, r2
 8001a64:	d003      	beq.n	8001a6e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001a6e:	4b2d      	ldr	r3, [pc, #180]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001a70:	693a      	ldr	r2, [r7, #16]
 8001a72:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001a74:	4b2b      	ldr	r3, [pc, #172]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	43da      	mvns	r2, r3
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685a      	ldr	r2, [r3, #4]
 8001a88:	2380      	movs	r3, #128	; 0x80
 8001a8a:	029b      	lsls	r3, r3, #10
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001a98:	4b22      	ldr	r3, [pc, #136]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a9e:	4b21      	ldr	r3, [pc, #132]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685a      	ldr	r2, [r3, #4]
 8001ab2:	2380      	movs	r3, #128	; 0x80
 8001ab4:	035b      	lsls	r3, r3, #13
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ac2:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001ac4:	693a      	ldr	r2, [r7, #16]
 8001ac6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ac8:	4b16      	ldr	r3, [pc, #88]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	43da      	mvns	r2, r3
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	039b      	lsls	r3, r3, #14
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001aec:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <HAL_GPIO_Init+0x2dc>)
 8001aee:	693a      	ldr	r2, [r7, #16]
 8001af0:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3301      	adds	r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	40da      	lsrs	r2, r3
 8001b00:	1e13      	subs	r3, r2, #0
 8001b02:	d000      	beq.n	8001b06 <HAL_GPIO_Init+0x2be>
 8001b04:	e6a8      	b.n	8001858 <HAL_GPIO_Init+0x10>
  } 
}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	b006      	add	sp, #24
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	46c0      	nop			; (mov r8, r8)
 8001b10:	40021000 	.word	0x40021000
 8001b14:	40010000 	.word	0x40010000
 8001b18:	48000400 	.word	0x48000400
 8001b1c:	48000800 	.word	0x48000800
 8001b20:	48000c00 	.word	0x48000c00
 8001b24:	40010400 	.word	0x40010400

08001b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	000a      	movs	r2, r1
 8001b32:	1cbb      	adds	r3, r7, #2
 8001b34:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	1cba      	adds	r2, r7, #2
 8001b3c:	8812      	ldrh	r2, [r2, #0]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d004      	beq.n	8001b4c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001b42:	230f      	movs	r3, #15
 8001b44:	18fb      	adds	r3, r7, r3
 8001b46:	2201      	movs	r2, #1
 8001b48:	701a      	strb	r2, [r3, #0]
 8001b4a:	e003      	b.n	8001b54 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b4c:	230f      	movs	r3, #15
 8001b4e:	18fb      	adds	r3, r7, r3
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001b54:	230f      	movs	r3, #15
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	781b      	ldrb	r3, [r3, #0]
  }
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b004      	add	sp, #16
 8001b60:	bd80      	pop	{r7, pc}

08001b62 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b62:	b580      	push	{r7, lr}
 8001b64:	b082      	sub	sp, #8
 8001b66:	af00      	add	r7, sp, #0
 8001b68:	6078      	str	r0, [r7, #4]
 8001b6a:	0008      	movs	r0, r1
 8001b6c:	0011      	movs	r1, r2
 8001b6e:	1cbb      	adds	r3, r7, #2
 8001b70:	1c02      	adds	r2, r0, #0
 8001b72:	801a      	strh	r2, [r3, #0]
 8001b74:	1c7b      	adds	r3, r7, #1
 8001b76:	1c0a      	adds	r2, r1, #0
 8001b78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b7a:	1c7b      	adds	r3, r7, #1
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d004      	beq.n	8001b8c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b82:	1cbb      	adds	r3, r7, #2
 8001b84:	881a      	ldrh	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b8a:	e003      	b.n	8001b94 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b8c:	1cbb      	adds	r3, r7, #2
 8001b8e:	881a      	ldrh	r2, [r3, #0]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001b94:	46c0      	nop			; (mov r8, r8)
 8001b96:	46bd      	mov	sp, r7
 8001b98:	b002      	add	sp, #8
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e303      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	d100      	bne.n	8001bba <HAL_RCC_OscConfig+0x1e>
 8001bb8:	e08d      	b.n	8001cd6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001bba:	4bc4      	ldr	r3, [pc, #784]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	d00e      	beq.n	8001be4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001bc6:	4bc1      	ldr	r3, [pc, #772]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	220c      	movs	r2, #12
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b08      	cmp	r3, #8
 8001bd0:	d116      	bne.n	8001c00 <HAL_RCC_OscConfig+0x64>
 8001bd2:	4bbe      	ldr	r3, [pc, #760]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001bd4:	685a      	ldr	r2, [r3, #4]
 8001bd6:	2380      	movs	r3, #128	; 0x80
 8001bd8:	025b      	lsls	r3, r3, #9
 8001bda:	401a      	ands	r2, r3
 8001bdc:	2380      	movs	r3, #128	; 0x80
 8001bde:	025b      	lsls	r3, r3, #9
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d10d      	bne.n	8001c00 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001be4:	4bb9      	ldr	r3, [pc, #740]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2380      	movs	r3, #128	; 0x80
 8001bea:	029b      	lsls	r3, r3, #10
 8001bec:	4013      	ands	r3, r2
 8001bee:	d100      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x56>
 8001bf0:	e070      	b.n	8001cd4 <HAL_RCC_OscConfig+0x138>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d000      	beq.n	8001bfc <HAL_RCC_OscConfig+0x60>
 8001bfa:	e06b      	b.n	8001cd4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	e2da      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d107      	bne.n	8001c18 <HAL_RCC_OscConfig+0x7c>
 8001c08:	4bb0      	ldr	r3, [pc, #704]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4baf      	ldr	r3, [pc, #700]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c0e:	2180      	movs	r1, #128	; 0x80
 8001c10:	0249      	lsls	r1, r1, #9
 8001c12:	430a      	orrs	r2, r1
 8001c14:	601a      	str	r2, [r3, #0]
 8001c16:	e02f      	b.n	8001c78 <HAL_RCC_OscConfig+0xdc>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <HAL_RCC_OscConfig+0x9e>
 8001c20:	4baa      	ldr	r3, [pc, #680]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4ba9      	ldr	r3, [pc, #676]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c26:	49aa      	ldr	r1, [pc, #680]	; (8001ed0 <HAL_RCC_OscConfig+0x334>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	4ba7      	ldr	r3, [pc, #668]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	4ba6      	ldr	r3, [pc, #664]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c32:	49a8      	ldr	r1, [pc, #672]	; (8001ed4 <HAL_RCC_OscConfig+0x338>)
 8001c34:	400a      	ands	r2, r1
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	e01e      	b.n	8001c78 <HAL_RCC_OscConfig+0xdc>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2b05      	cmp	r3, #5
 8001c40:	d10e      	bne.n	8001c60 <HAL_RCC_OscConfig+0xc4>
 8001c42:	4ba2      	ldr	r3, [pc, #648]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	4ba1      	ldr	r3, [pc, #644]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c48:	2180      	movs	r1, #128	; 0x80
 8001c4a:	02c9      	lsls	r1, r1, #11
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	4b9e      	ldr	r3, [pc, #632]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	4b9d      	ldr	r3, [pc, #628]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c56:	2180      	movs	r1, #128	; 0x80
 8001c58:	0249      	lsls	r1, r1, #9
 8001c5a:	430a      	orrs	r2, r1
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	e00b      	b.n	8001c78 <HAL_RCC_OscConfig+0xdc>
 8001c60:	4b9a      	ldr	r3, [pc, #616]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	4b99      	ldr	r3, [pc, #612]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c66:	499a      	ldr	r1, [pc, #616]	; (8001ed0 <HAL_RCC_OscConfig+0x334>)
 8001c68:	400a      	ands	r2, r1
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	4b97      	ldr	r3, [pc, #604]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	4b96      	ldr	r3, [pc, #600]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c72:	4998      	ldr	r1, [pc, #608]	; (8001ed4 <HAL_RCC_OscConfig+0x338>)
 8001c74:	400a      	ands	r2, r1
 8001c76:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d014      	beq.n	8001caa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7ff f974 	bl	8000f6c <HAL_GetTick>
 8001c84:	0003      	movs	r3, r0
 8001c86:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c88:	e008      	b.n	8001c9c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c8a:	f7ff f96f 	bl	8000f6c <HAL_GetTick>
 8001c8e:	0002      	movs	r2, r0
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	1ad3      	subs	r3, r2, r3
 8001c94:	2b64      	cmp	r3, #100	; 0x64
 8001c96:	d901      	bls.n	8001c9c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	e28c      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c9c:	4b8b      	ldr	r3, [pc, #556]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	2380      	movs	r3, #128	; 0x80
 8001ca2:	029b      	lsls	r3, r3, #10
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d0f0      	beq.n	8001c8a <HAL_RCC_OscConfig+0xee>
 8001ca8:	e015      	b.n	8001cd6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001caa:	f7ff f95f 	bl	8000f6c <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cb4:	f7ff f95a 	bl	8000f6c <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	; 0x64
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e277      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cc6:	4b81      	ldr	r3, [pc, #516]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2380      	movs	r3, #128	; 0x80
 8001ccc:	029b      	lsls	r3, r3, #10
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d1f0      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x118>
 8001cd2:	e000      	b.n	8001cd6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cd4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d100      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x146>
 8001ce0:	e069      	b.n	8001db6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ce2:	4b7a      	ldr	r3, [pc, #488]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	220c      	movs	r2, #12
 8001ce8:	4013      	ands	r3, r2
 8001cea:	d00b      	beq.n	8001d04 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cec:	4b77      	ldr	r3, [pc, #476]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	220c      	movs	r2, #12
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d11c      	bne.n	8001d32 <HAL_RCC_OscConfig+0x196>
 8001cf8:	4b74      	ldr	r3, [pc, #464]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001cfa:	685a      	ldr	r2, [r3, #4]
 8001cfc:	2380      	movs	r3, #128	; 0x80
 8001cfe:	025b      	lsls	r3, r3, #9
 8001d00:	4013      	ands	r3, r2
 8001d02:	d116      	bne.n	8001d32 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d04:	4b71      	ldr	r3, [pc, #452]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2202      	movs	r2, #2
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d005      	beq.n	8001d1a <HAL_RCC_OscConfig+0x17e>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	68db      	ldr	r3, [r3, #12]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d001      	beq.n	8001d1a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e24d      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d1a:	4b6c      	ldr	r3, [pc, #432]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	22f8      	movs	r2, #248	; 0xf8
 8001d20:	4393      	bics	r3, r2
 8001d22:	0019      	movs	r1, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	691b      	ldr	r3, [r3, #16]
 8001d28:	00da      	lsls	r2, r3, #3
 8001d2a:	4b68      	ldr	r3, [pc, #416]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d30:	e041      	b.n	8001db6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d024      	beq.n	8001d84 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d3a:	4b64      	ldr	r3, [pc, #400]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	4b63      	ldr	r3, [pc, #396]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d40:	2101      	movs	r1, #1
 8001d42:	430a      	orrs	r2, r1
 8001d44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7ff f911 	bl	8000f6c <HAL_GetTick>
 8001d4a:	0003      	movs	r3, r0
 8001d4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d4e:	e008      	b.n	8001d62 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d50:	f7ff f90c 	bl	8000f6c <HAL_GetTick>
 8001d54:	0002      	movs	r2, r0
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d901      	bls.n	8001d62 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001d5e:	2303      	movs	r3, #3
 8001d60:	e229      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d62:	4b5a      	ldr	r3, [pc, #360]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	2202      	movs	r2, #2
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d0f1      	beq.n	8001d50 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d6c:	4b57      	ldr	r3, [pc, #348]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	22f8      	movs	r2, #248	; 0xf8
 8001d72:	4393      	bics	r3, r2
 8001d74:	0019      	movs	r1, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	00da      	lsls	r2, r3, #3
 8001d7c:	4b53      	ldr	r3, [pc, #332]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	e018      	b.n	8001db6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d84:	4b51      	ldr	r3, [pc, #324]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b50      	ldr	r3, [pc, #320]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d90:	f7ff f8ec 	bl	8000f6c <HAL_GetTick>
 8001d94:	0003      	movs	r3, r0
 8001d96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d98:	e008      	b.n	8001dac <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d9a:	f7ff f8e7 	bl	8000f6c <HAL_GetTick>
 8001d9e:	0002      	movs	r2, r0
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e204      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dac:	4b47      	ldr	r3, [pc, #284]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2202      	movs	r2, #2
 8001db2:	4013      	ands	r3, r2
 8001db4:	d1f1      	bne.n	8001d9a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2208      	movs	r2, #8
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	d036      	beq.n	8001e2e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	69db      	ldr	r3, [r3, #28]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d019      	beq.n	8001dfc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dc8:	4b40      	ldr	r3, [pc, #256]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001dca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001dce:	2101      	movs	r1, #1
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dd4:	f7ff f8ca 	bl	8000f6c <HAL_GetTick>
 8001dd8:	0003      	movs	r3, r0
 8001dda:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ddc:	e008      	b.n	8001df0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001dde:	f7ff f8c5 	bl	8000f6c <HAL_GetTick>
 8001de2:	0002      	movs	r2, r0
 8001de4:	69bb      	ldr	r3, [r7, #24]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d901      	bls.n	8001df0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001dec:	2303      	movs	r3, #3
 8001dee:	e1e2      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001df0:	4b36      	ldr	r3, [pc, #216]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df4:	2202      	movs	r2, #2
 8001df6:	4013      	ands	r3, r2
 8001df8:	d0f1      	beq.n	8001dde <HAL_RCC_OscConfig+0x242>
 8001dfa:	e018      	b.n	8001e2e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001dfc:	4b33      	ldr	r3, [pc, #204]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001dfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e00:	4b32      	ldr	r3, [pc, #200]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e02:	2101      	movs	r1, #1
 8001e04:	438a      	bics	r2, r1
 8001e06:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e08:	f7ff f8b0 	bl	8000f6c <HAL_GetTick>
 8001e0c:	0003      	movs	r3, r0
 8001e0e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e10:	e008      	b.n	8001e24 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001e12:	f7ff f8ab 	bl	8000f6c <HAL_GetTick>
 8001e16:	0002      	movs	r2, r0
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e1c8      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e24:	4b29      	ldr	r3, [pc, #164]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e28:	2202      	movs	r2, #2
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	d1f1      	bne.n	8001e12 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2204      	movs	r2, #4
 8001e34:	4013      	ands	r3, r2
 8001e36:	d100      	bne.n	8001e3a <HAL_RCC_OscConfig+0x29e>
 8001e38:	e0b6      	b.n	8001fa8 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e3a:	231f      	movs	r3, #31
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e42:	4b22      	ldr	r3, [pc, #136]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e44:	69da      	ldr	r2, [r3, #28]
 8001e46:	2380      	movs	r3, #128	; 0x80
 8001e48:	055b      	lsls	r3, r3, #21
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d111      	bne.n	8001e72 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e50:	69da      	ldr	r2, [r3, #28]
 8001e52:	4b1e      	ldr	r3, [pc, #120]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e54:	2180      	movs	r1, #128	; 0x80
 8001e56:	0549      	lsls	r1, r1, #21
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	61da      	str	r2, [r3, #28]
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001e5e:	69da      	ldr	r2, [r3, #28]
 8001e60:	2380      	movs	r3, #128	; 0x80
 8001e62:	055b      	lsls	r3, r3, #21
 8001e64:	4013      	ands	r3, r2
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001e6a:	231f      	movs	r3, #31
 8001e6c:	18fb      	adds	r3, r7, r3
 8001e6e:	2201      	movs	r2, #1
 8001e70:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <HAL_RCC_OscConfig+0x33c>)
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d11a      	bne.n	8001eb4 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e7e:	4b16      	ldr	r3, [pc, #88]	; (8001ed8 <HAL_RCC_OscConfig+0x33c>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	4b15      	ldr	r3, [pc, #84]	; (8001ed8 <HAL_RCC_OscConfig+0x33c>)
 8001e84:	2180      	movs	r1, #128	; 0x80
 8001e86:	0049      	lsls	r1, r1, #1
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e8c:	f7ff f86e 	bl	8000f6c <HAL_GetTick>
 8001e90:	0003      	movs	r3, r0
 8001e92:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e94:	e008      	b.n	8001ea8 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e96:	f7ff f869 	bl	8000f6c <HAL_GetTick>
 8001e9a:	0002      	movs	r2, r0
 8001e9c:	69bb      	ldr	r3, [r7, #24]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b64      	cmp	r3, #100	; 0x64
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e186      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea8:	4b0b      	ldr	r3, [pc, #44]	; (8001ed8 <HAL_RCC_OscConfig+0x33c>)
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	2380      	movs	r3, #128	; 0x80
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	d0f0      	beq.n	8001e96 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d10f      	bne.n	8001edc <HAL_RCC_OscConfig+0x340>
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001ebe:	6a1a      	ldr	r2, [r3, #32]
 8001ec0:	4b02      	ldr	r3, [pc, #8]	; (8001ecc <HAL_RCC_OscConfig+0x330>)
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	430a      	orrs	r2, r1
 8001ec6:	621a      	str	r2, [r3, #32]
 8001ec8:	e036      	b.n	8001f38 <HAL_RCC_OscConfig+0x39c>
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	fffeffff 	.word	0xfffeffff
 8001ed4:	fffbffff 	.word	0xfffbffff
 8001ed8:	40007000 	.word	0x40007000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d10c      	bne.n	8001efe <HAL_RCC_OscConfig+0x362>
 8001ee4:	4bb6      	ldr	r3, [pc, #728]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001ee6:	6a1a      	ldr	r2, [r3, #32]
 8001ee8:	4bb5      	ldr	r3, [pc, #724]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001eea:	2101      	movs	r1, #1
 8001eec:	438a      	bics	r2, r1
 8001eee:	621a      	str	r2, [r3, #32]
 8001ef0:	4bb3      	ldr	r3, [pc, #716]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001ef2:	6a1a      	ldr	r2, [r3, #32]
 8001ef4:	4bb2      	ldr	r3, [pc, #712]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001ef6:	2104      	movs	r1, #4
 8001ef8:	438a      	bics	r2, r1
 8001efa:	621a      	str	r2, [r3, #32]
 8001efc:	e01c      	b.n	8001f38 <HAL_RCC_OscConfig+0x39c>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	2b05      	cmp	r3, #5
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x384>
 8001f06:	4bae      	ldr	r3, [pc, #696]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f08:	6a1a      	ldr	r2, [r3, #32]
 8001f0a:	4bad      	ldr	r3, [pc, #692]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f0c:	2104      	movs	r1, #4
 8001f0e:	430a      	orrs	r2, r1
 8001f10:	621a      	str	r2, [r3, #32]
 8001f12:	4bab      	ldr	r3, [pc, #684]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f14:	6a1a      	ldr	r2, [r3, #32]
 8001f16:	4baa      	ldr	r3, [pc, #680]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f18:	2101      	movs	r1, #1
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	621a      	str	r2, [r3, #32]
 8001f1e:	e00b      	b.n	8001f38 <HAL_RCC_OscConfig+0x39c>
 8001f20:	4ba7      	ldr	r3, [pc, #668]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f22:	6a1a      	ldr	r2, [r3, #32]
 8001f24:	4ba6      	ldr	r3, [pc, #664]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f26:	2101      	movs	r1, #1
 8001f28:	438a      	bics	r2, r1
 8001f2a:	621a      	str	r2, [r3, #32]
 8001f2c:	4ba4      	ldr	r3, [pc, #656]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f2e:	6a1a      	ldr	r2, [r3, #32]
 8001f30:	4ba3      	ldr	r3, [pc, #652]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f32:	2104      	movs	r1, #4
 8001f34:	438a      	bics	r2, r1
 8001f36:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d014      	beq.n	8001f6a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f40:	f7ff f814 	bl	8000f6c <HAL_GetTick>
 8001f44:	0003      	movs	r3, r0
 8001f46:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f48:	e009      	b.n	8001f5e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f4a:	f7ff f80f 	bl	8000f6c <HAL_GetTick>
 8001f4e:	0002      	movs	r2, r0
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	4a9b      	ldr	r2, [pc, #620]	; (80021c4 <HAL_RCC_OscConfig+0x628>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e12b      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f5e:	4b98      	ldr	r3, [pc, #608]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f60:	6a1b      	ldr	r3, [r3, #32]
 8001f62:	2202      	movs	r2, #2
 8001f64:	4013      	ands	r3, r2
 8001f66:	d0f0      	beq.n	8001f4a <HAL_RCC_OscConfig+0x3ae>
 8001f68:	e013      	b.n	8001f92 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f6a:	f7fe ffff 	bl	8000f6c <HAL_GetTick>
 8001f6e:	0003      	movs	r3, r0
 8001f70:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f72:	e009      	b.n	8001f88 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f74:	f7fe fffa 	bl	8000f6c <HAL_GetTick>
 8001f78:	0002      	movs	r2, r0
 8001f7a:	69bb      	ldr	r3, [r7, #24]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	4a91      	ldr	r2, [pc, #580]	; (80021c4 <HAL_RCC_OscConfig+0x628>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e116      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f88:	4b8d      	ldr	r3, [pc, #564]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f8a:	6a1b      	ldr	r3, [r3, #32]
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d1f0      	bne.n	8001f74 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f92:	231f      	movs	r3, #31
 8001f94:	18fb      	adds	r3, r7, r3
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d105      	bne.n	8001fa8 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f9c:	4b88      	ldr	r3, [pc, #544]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001f9e:	69da      	ldr	r2, [r3, #28]
 8001fa0:	4b87      	ldr	r3, [pc, #540]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001fa2:	4989      	ldr	r1, [pc, #548]	; (80021c8 <HAL_RCC_OscConfig+0x62c>)
 8001fa4:	400a      	ands	r2, r1
 8001fa6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2210      	movs	r2, #16
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d063      	beq.n	800207a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d12a      	bne.n	8002010 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001fba:	4b81      	ldr	r3, [pc, #516]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001fbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fbe:	4b80      	ldr	r3, [pc, #512]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001fc0:	2104      	movs	r1, #4
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001fc6:	4b7e      	ldr	r3, [pc, #504]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001fc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fca:	4b7d      	ldr	r3, [pc, #500]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001fcc:	2101      	movs	r1, #1
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd2:	f7fe ffcb 	bl	8000f6c <HAL_GetTick>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fda:	e008      	b.n	8001fee <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001fdc:	f7fe ffc6 	bl	8000f6c <HAL_GetTick>
 8001fe0:	0002      	movs	r2, r0
 8001fe2:	69bb      	ldr	r3, [r7, #24]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e0e3      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001fee:	4b74      	ldr	r3, [pc, #464]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	d0f1      	beq.n	8001fdc <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ff8:	4b71      	ldr	r3, [pc, #452]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffc:	22f8      	movs	r2, #248	; 0xf8
 8001ffe:	4393      	bics	r3, r2
 8002000:	0019      	movs	r1, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	699b      	ldr	r3, [r3, #24]
 8002006:	00da      	lsls	r2, r3, #3
 8002008:	4b6d      	ldr	r3, [pc, #436]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800200a:	430a      	orrs	r2, r1
 800200c:	635a      	str	r2, [r3, #52]	; 0x34
 800200e:	e034      	b.n	800207a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	695b      	ldr	r3, [r3, #20]
 8002014:	3305      	adds	r3, #5
 8002016:	d111      	bne.n	800203c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002018:	4b69      	ldr	r3, [pc, #420]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800201a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800201c:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800201e:	2104      	movs	r1, #4
 8002020:	438a      	bics	r2, r1
 8002022:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002024:	4b66      	ldr	r3, [pc, #408]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002028:	22f8      	movs	r2, #248	; 0xf8
 800202a:	4393      	bics	r3, r2
 800202c:	0019      	movs	r1, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	00da      	lsls	r2, r3, #3
 8002034:	4b62      	ldr	r3, [pc, #392]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002036:	430a      	orrs	r2, r1
 8002038:	635a      	str	r2, [r3, #52]	; 0x34
 800203a:	e01e      	b.n	800207a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800203c:	4b60      	ldr	r3, [pc, #384]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800203e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002040:	4b5f      	ldr	r3, [pc, #380]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002042:	2104      	movs	r1, #4
 8002044:	430a      	orrs	r2, r1
 8002046:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002048:	4b5d      	ldr	r3, [pc, #372]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800204a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800204c:	4b5c      	ldr	r3, [pc, #368]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800204e:	2101      	movs	r1, #1
 8002050:	438a      	bics	r2, r1
 8002052:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002054:	f7fe ff8a 	bl	8000f6c <HAL_GetTick>
 8002058:	0003      	movs	r3, r0
 800205a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800205e:	f7fe ff85 	bl	8000f6c <HAL_GetTick>
 8002062:	0002      	movs	r2, r0
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e0a2      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002070:	4b53      	ldr	r3, [pc, #332]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002072:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002074:	2202      	movs	r2, #2
 8002076:	4013      	ands	r3, r2
 8002078:	d1f1      	bne.n	800205e <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6a1b      	ldr	r3, [r3, #32]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d100      	bne.n	8002084 <HAL_RCC_OscConfig+0x4e8>
 8002082:	e097      	b.n	80021b4 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002084:	4b4e      	ldr	r3, [pc, #312]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	220c      	movs	r2, #12
 800208a:	4013      	ands	r3, r2
 800208c:	2b08      	cmp	r3, #8
 800208e:	d100      	bne.n	8002092 <HAL_RCC_OscConfig+0x4f6>
 8002090:	e06b      	b.n	800216a <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a1b      	ldr	r3, [r3, #32]
 8002096:	2b02      	cmp	r3, #2
 8002098:	d14c      	bne.n	8002134 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800209a:	4b49      	ldr	r3, [pc, #292]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	4b48      	ldr	r3, [pc, #288]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020a0:	494a      	ldr	r1, [pc, #296]	; (80021cc <HAL_RCC_OscConfig+0x630>)
 80020a2:	400a      	ands	r2, r1
 80020a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a6:	f7fe ff61 	bl	8000f6c <HAL_GetTick>
 80020aa:	0003      	movs	r3, r0
 80020ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020b0:	f7fe ff5c 	bl	8000f6c <HAL_GetTick>
 80020b4:	0002      	movs	r2, r0
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e079      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020c2:	4b3f      	ldr	r3, [pc, #252]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	2380      	movs	r3, #128	; 0x80
 80020c8:	049b      	lsls	r3, r3, #18
 80020ca:	4013      	ands	r3, r2
 80020cc:	d1f0      	bne.n	80020b0 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020ce:	4b3c      	ldr	r3, [pc, #240]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020d2:	220f      	movs	r2, #15
 80020d4:	4393      	bics	r3, r2
 80020d6:	0019      	movs	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020dc:	4b38      	ldr	r3, [pc, #224]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020de:	430a      	orrs	r2, r1
 80020e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80020e2:	4b37      	ldr	r3, [pc, #220]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4a3a      	ldr	r2, [pc, #232]	; (80021d0 <HAL_RCC_OscConfig+0x634>)
 80020e8:	4013      	ands	r3, r2
 80020ea:	0019      	movs	r1, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	431a      	orrs	r2, r3
 80020f6:	4b32      	ldr	r3, [pc, #200]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020f8:	430a      	orrs	r2, r1
 80020fa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020fc:	4b30      	ldr	r3, [pc, #192]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4b2f      	ldr	r3, [pc, #188]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002102:	2180      	movs	r1, #128	; 0x80
 8002104:	0449      	lsls	r1, r1, #17
 8002106:	430a      	orrs	r2, r1
 8002108:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210a:	f7fe ff2f 	bl	8000f6c <HAL_GetTick>
 800210e:	0003      	movs	r3, r0
 8002110:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002114:	f7fe ff2a 	bl	8000f6c <HAL_GetTick>
 8002118:	0002      	movs	r2, r0
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e047      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002126:	4b26      	ldr	r3, [pc, #152]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	049b      	lsls	r3, r3, #18
 800212e:	4013      	ands	r3, r2
 8002130:	d0f0      	beq.n	8002114 <HAL_RCC_OscConfig+0x578>
 8002132:	e03f      	b.n	80021b4 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002134:	4b22      	ldr	r3, [pc, #136]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	4b21      	ldr	r3, [pc, #132]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800213a:	4924      	ldr	r1, [pc, #144]	; (80021cc <HAL_RCC_OscConfig+0x630>)
 800213c:	400a      	ands	r2, r1
 800213e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002140:	f7fe ff14 	bl	8000f6c <HAL_GetTick>
 8002144:	0003      	movs	r3, r0
 8002146:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800214a:	f7fe ff0f 	bl	8000f6c <HAL_GetTick>
 800214e:	0002      	movs	r2, r0
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e02c      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800215c:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	2380      	movs	r3, #128	; 0x80
 8002162:	049b      	lsls	r3, r3, #18
 8002164:	4013      	ands	r3, r2
 8002166:	d1f0      	bne.n	800214a <HAL_RCC_OscConfig+0x5ae>
 8002168:	e024      	b.n	80021b4 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e01f      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002176:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800217c:	4b10      	ldr	r3, [pc, #64]	; (80021c0 <HAL_RCC_OscConfig+0x624>)
 800217e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002180:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	2380      	movs	r3, #128	; 0x80
 8002186:	025b      	lsls	r3, r3, #9
 8002188:	401a      	ands	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800218e:	429a      	cmp	r2, r3
 8002190:	d10e      	bne.n	80021b0 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	220f      	movs	r2, #15
 8002196:	401a      	ands	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800219c:	429a      	cmp	r2, r3
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	23f0      	movs	r3, #240	; 0xf0
 80021a4:	039b      	lsls	r3, r3, #14
 80021a6:	401a      	ands	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d001      	beq.n	80021b4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80021b0:	2301      	movs	r3, #1
 80021b2:	e000      	b.n	80021b6 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80021b4:	2300      	movs	r3, #0
}
 80021b6:	0018      	movs	r0, r3
 80021b8:	46bd      	mov	sp, r7
 80021ba:	b008      	add	sp, #32
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	46c0      	nop			; (mov r8, r8)
 80021c0:	40021000 	.word	0x40021000
 80021c4:	00001388 	.word	0x00001388
 80021c8:	efffffff 	.word	0xefffffff
 80021cc:	feffffff 	.word	0xfeffffff
 80021d0:	ffc2ffff 	.word	0xffc2ffff

080021d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d101      	bne.n	80021e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021e4:	2301      	movs	r3, #1
 80021e6:	e0b3      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021e8:	4b5b      	ldr	r3, [pc, #364]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2201      	movs	r2, #1
 80021ee:	4013      	ands	r3, r2
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d911      	bls.n	800221a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021f6:	4b58      	ldr	r3, [pc, #352]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	2201      	movs	r2, #1
 80021fc:	4393      	bics	r3, r2
 80021fe:	0019      	movs	r1, r3
 8002200:	4b55      	ldr	r3, [pc, #340]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	430a      	orrs	r2, r1
 8002206:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002208:	4b53      	ldr	r3, [pc, #332]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	2201      	movs	r2, #1
 800220e:	4013      	ands	r3, r2
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	429a      	cmp	r2, r3
 8002214:	d001      	beq.n	800221a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e09a      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2202      	movs	r2, #2
 8002220:	4013      	ands	r3, r2
 8002222:	d015      	beq.n	8002250 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2204      	movs	r2, #4
 800222a:	4013      	ands	r3, r2
 800222c:	d006      	beq.n	800223c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800222e:	4b4b      	ldr	r3, [pc, #300]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	4b4a      	ldr	r3, [pc, #296]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 8002234:	21e0      	movs	r1, #224	; 0xe0
 8002236:	00c9      	lsls	r1, r1, #3
 8002238:	430a      	orrs	r2, r1
 800223a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800223c:	4b47      	ldr	r3, [pc, #284]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	22f0      	movs	r2, #240	; 0xf0
 8002242:	4393      	bics	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689a      	ldr	r2, [r3, #8]
 800224a:	4b44      	ldr	r3, [pc, #272]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800224c:	430a      	orrs	r2, r1
 800224e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2201      	movs	r2, #1
 8002256:	4013      	ands	r3, r2
 8002258:	d040      	beq.n	80022dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d107      	bne.n	8002272 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002262:	4b3e      	ldr	r3, [pc, #248]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	2380      	movs	r3, #128	; 0x80
 8002268:	029b      	lsls	r3, r3, #10
 800226a:	4013      	ands	r3, r2
 800226c:	d114      	bne.n	8002298 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e06e      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b02      	cmp	r3, #2
 8002278:	d107      	bne.n	800228a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800227a:	4b38      	ldr	r3, [pc, #224]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	049b      	lsls	r3, r3, #18
 8002282:	4013      	ands	r3, r2
 8002284:	d108      	bne.n	8002298 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	e062      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800228a:	4b34      	ldr	r3, [pc, #208]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2202      	movs	r2, #2
 8002290:	4013      	ands	r3, r2
 8002292:	d101      	bne.n	8002298 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e05b      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002298:	4b30      	ldr	r3, [pc, #192]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2203      	movs	r2, #3
 800229e:	4393      	bics	r3, r2
 80022a0:	0019      	movs	r1, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685a      	ldr	r2, [r3, #4]
 80022a6:	4b2d      	ldr	r3, [pc, #180]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 80022a8:	430a      	orrs	r2, r1
 80022aa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022ac:	f7fe fe5e 	bl	8000f6c <HAL_GetTick>
 80022b0:	0003      	movs	r3, r0
 80022b2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b4:	e009      	b.n	80022ca <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022b6:	f7fe fe59 	bl	8000f6c <HAL_GetTick>
 80022ba:	0002      	movs	r2, r0
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	4a27      	ldr	r2, [pc, #156]	; (8002360 <HAL_RCC_ClockConfig+0x18c>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d901      	bls.n	80022ca <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80022c6:	2303      	movs	r3, #3
 80022c8:	e042      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ca:	4b24      	ldr	r3, [pc, #144]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	220c      	movs	r2, #12
 80022d0:	401a      	ands	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	429a      	cmp	r2, r3
 80022da:	d1ec      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022dc:	4b1e      	ldr	r3, [pc, #120]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2201      	movs	r2, #1
 80022e2:	4013      	ands	r3, r2
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d211      	bcs.n	800230e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ea:	4b1b      	ldr	r3, [pc, #108]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2201      	movs	r2, #1
 80022f0:	4393      	bics	r3, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4b18      	ldr	r3, [pc, #96]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	430a      	orrs	r2, r1
 80022fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022fc:	4b16      	ldr	r3, [pc, #88]	; (8002358 <HAL_RCC_ClockConfig+0x184>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2201      	movs	r2, #1
 8002302:	4013      	ands	r3, r2
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e020      	b.n	8002350 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2204      	movs	r2, #4
 8002314:	4013      	ands	r3, r2
 8002316:	d009      	beq.n	800232c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002318:	4b10      	ldr	r3, [pc, #64]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a11      	ldr	r2, [pc, #68]	; (8002364 <HAL_RCC_ClockConfig+0x190>)
 800231e:	4013      	ands	r3, r2
 8002320:	0019      	movs	r1, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	4b0d      	ldr	r3, [pc, #52]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 8002328:	430a      	orrs	r2, r1
 800232a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800232c:	f000 f820 	bl	8002370 <HAL_RCC_GetSysClockFreq>
 8002330:	0001      	movs	r1, r0
 8002332:	4b0a      	ldr	r3, [pc, #40]	; (800235c <HAL_RCC_ClockConfig+0x188>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	091b      	lsrs	r3, r3, #4
 8002338:	220f      	movs	r2, #15
 800233a:	4013      	ands	r3, r2
 800233c:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <HAL_RCC_ClockConfig+0x194>)
 800233e:	5cd3      	ldrb	r3, [r2, r3]
 8002340:	000a      	movs	r2, r1
 8002342:	40da      	lsrs	r2, r3
 8002344:	4b09      	ldr	r3, [pc, #36]	; (800236c <HAL_RCC_ClockConfig+0x198>)
 8002346:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002348:	2000      	movs	r0, #0
 800234a:	f7fe fdc9 	bl	8000ee0 <HAL_InitTick>
  
  return HAL_OK;
 800234e:	2300      	movs	r3, #0
}
 8002350:	0018      	movs	r0, r3
 8002352:	46bd      	mov	sp, r7
 8002354:	b004      	add	sp, #16
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40022000 	.word	0x40022000
 800235c:	40021000 	.word	0x40021000
 8002360:	00001388 	.word	0x00001388
 8002364:	fffff8ff 	.word	0xfffff8ff
 8002368:	08002d40 	.word	0x08002d40
 800236c:	20000000 	.word	0x20000000

08002370 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002370:	b590      	push	{r4, r7, lr}
 8002372:	b08f      	sub	sp, #60	; 0x3c
 8002374:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002376:	2314      	movs	r3, #20
 8002378:	18fb      	adds	r3, r7, r3
 800237a:	4a2b      	ldr	r2, [pc, #172]	; (8002428 <HAL_RCC_GetSysClockFreq+0xb8>)
 800237c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800237e:	c313      	stmia	r3!, {r0, r1, r4}
 8002380:	6812      	ldr	r2, [r2, #0]
 8002382:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002384:	1d3b      	adds	r3, r7, #4
 8002386:	4a29      	ldr	r2, [pc, #164]	; (800242c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002388:	ca13      	ldmia	r2!, {r0, r1, r4}
 800238a:	c313      	stmia	r3!, {r0, r1, r4}
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002390:	2300      	movs	r3, #0
 8002392:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002394:	2300      	movs	r3, #0
 8002396:	62bb      	str	r3, [r7, #40]	; 0x28
 8002398:	2300      	movs	r3, #0
 800239a:	637b      	str	r3, [r7, #52]	; 0x34
 800239c:	2300      	movs	r3, #0
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80023a4:	4b22      	ldr	r3, [pc, #136]	; (8002430 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023ac:	220c      	movs	r2, #12
 80023ae:	4013      	ands	r3, r2
 80023b0:	2b04      	cmp	r3, #4
 80023b2:	d002      	beq.n	80023ba <HAL_RCC_GetSysClockFreq+0x4a>
 80023b4:	2b08      	cmp	r3, #8
 80023b6:	d003      	beq.n	80023c0 <HAL_RCC_GetSysClockFreq+0x50>
 80023b8:	e02d      	b.n	8002416 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80023be:	e02d      	b.n	800241c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80023c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023c2:	0c9b      	lsrs	r3, r3, #18
 80023c4:	220f      	movs	r2, #15
 80023c6:	4013      	ands	r3, r2
 80023c8:	2214      	movs	r2, #20
 80023ca:	18ba      	adds	r2, r7, r2
 80023cc:	5cd3      	ldrb	r3, [r2, r3]
 80023ce:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80023d0:	4b17      	ldr	r3, [pc, #92]	; (8002430 <HAL_RCC_GetSysClockFreq+0xc0>)
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	220f      	movs	r2, #15
 80023d6:	4013      	ands	r3, r2
 80023d8:	1d3a      	adds	r2, r7, #4
 80023da:	5cd3      	ldrb	r3, [r2, r3]
 80023dc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80023de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023e0:	2380      	movs	r3, #128	; 0x80
 80023e2:	025b      	lsls	r3, r3, #9
 80023e4:	4013      	ands	r3, r2
 80023e6:	d009      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80023e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ea:	4812      	ldr	r0, [pc, #72]	; (8002434 <HAL_RCC_GetSysClockFreq+0xc4>)
 80023ec:	f7fd fe8c 	bl	8000108 <__udivsi3>
 80023f0:	0003      	movs	r3, r0
 80023f2:	001a      	movs	r2, r3
 80023f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f6:	4353      	muls	r3, r2
 80023f8:	637b      	str	r3, [r7, #52]	; 0x34
 80023fa:	e009      	b.n	8002410 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80023fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80023fe:	000a      	movs	r2, r1
 8002400:	0152      	lsls	r2, r2, #5
 8002402:	1a52      	subs	r2, r2, r1
 8002404:	0193      	lsls	r3, r2, #6
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	185b      	adds	r3, r3, r1
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002410:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002412:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002414:	e002      	b.n	800241c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002416:	4b07      	ldr	r3, [pc, #28]	; (8002434 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002418:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800241a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800241c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800241e:	0018      	movs	r0, r3
 8002420:	46bd      	mov	sp, r7
 8002422:	b00f      	add	sp, #60	; 0x3c
 8002424:	bd90      	pop	{r4, r7, pc}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	080024a8 	.word	0x080024a8
 800242c:	080024b8 	.word	0x080024b8
 8002430:	40021000 	.word	0x40021000
 8002434:	007a1200 	.word	0x007a1200

08002438 <__libc_init_array>:
 8002438:	b570      	push	{r4, r5, r6, lr}
 800243a:	2600      	movs	r6, #0
 800243c:	4d0c      	ldr	r5, [pc, #48]	; (8002470 <__libc_init_array+0x38>)
 800243e:	4c0d      	ldr	r4, [pc, #52]	; (8002474 <__libc_init_array+0x3c>)
 8002440:	1b64      	subs	r4, r4, r5
 8002442:	10a4      	asrs	r4, r4, #2
 8002444:	42a6      	cmp	r6, r4
 8002446:	d109      	bne.n	800245c <__libc_init_array+0x24>
 8002448:	2600      	movs	r6, #0
 800244a:	f000 f821 	bl	8002490 <_init>
 800244e:	4d0a      	ldr	r5, [pc, #40]	; (8002478 <__libc_init_array+0x40>)
 8002450:	4c0a      	ldr	r4, [pc, #40]	; (800247c <__libc_init_array+0x44>)
 8002452:	1b64      	subs	r4, r4, r5
 8002454:	10a4      	asrs	r4, r4, #2
 8002456:	42a6      	cmp	r6, r4
 8002458:	d105      	bne.n	8002466 <__libc_init_array+0x2e>
 800245a:	bd70      	pop	{r4, r5, r6, pc}
 800245c:	00b3      	lsls	r3, r6, #2
 800245e:	58eb      	ldr	r3, [r5, r3]
 8002460:	4798      	blx	r3
 8002462:	3601      	adds	r6, #1
 8002464:	e7ee      	b.n	8002444 <__libc_init_array+0xc>
 8002466:	00b3      	lsls	r3, r6, #2
 8002468:	58eb      	ldr	r3, [r5, r3]
 800246a:	4798      	blx	r3
 800246c:	3601      	adds	r6, #1
 800246e:	e7f2      	b.n	8002456 <__libc_init_array+0x1e>
 8002470:	08002d50 	.word	0x08002d50
 8002474:	08002d50 	.word	0x08002d50
 8002478:	08002d50 	.word	0x08002d50
 800247c:	08002d54 	.word	0x08002d54

08002480 <memset>:
 8002480:	0003      	movs	r3, r0
 8002482:	1812      	adds	r2, r2, r0
 8002484:	4293      	cmp	r3, r2
 8002486:	d100      	bne.n	800248a <memset+0xa>
 8002488:	4770      	bx	lr
 800248a:	7019      	strb	r1, [r3, #0]
 800248c:	3301      	adds	r3, #1
 800248e:	e7f9      	b.n	8002484 <memset+0x4>

08002490 <_init>:
 8002490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002496:	bc08      	pop	{r3}
 8002498:	469e      	mov	lr, r3
 800249a:	4770      	bx	lr

0800249c <_fini>:
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024a2:	bc08      	pop	{r3}
 80024a4:	469e      	mov	lr, r3
 80024a6:	4770      	bx	lr
