
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000008d8  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000060  000008d8  000008d8  0000092c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000010  00000938  00000938  0000098c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000084  00000948  00000948  0000099c  2**2
                  ALLOC
  4 .debug_abbrev 000003b4  00000000  00000000  0000099c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000094a  00000000  00000000  00000d50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   0000078d  00000000  00000000  0000169a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001b0  00000000  00000000  00001e28  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000441  00000000  00000000  00001fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000001ca  00000000  00000000  00002419  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubtypes 000000b9  00000000  00000000  000025e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000060  00000000  00000000  0000269c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00000250  00000000  00000000  000026fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .comment      00000011  00000000  00000000  0000294c  2**0
                  CONTENTS, READONLY
 14 .debug_ranges 000000e0  00000000  00000000  0000295d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 e2 	calli 454 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 09 50 	ori gp,gp,0x950
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 09 48 	ori r1,r1,0x948
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 09 cc 	ori r3,r3,0x9cc

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:


#define DEBUG 

int main()
{
 208:	37 9c ff b4 	addi sp,sp,-76
 20c:	5b 8b 00 44 	sw (sp+68),r11
 210:	5b 8c 00 40 	sw (sp+64),r12
 214:	5b 8d 00 3c 	sw (sp+60),r13
 218:	5b 8e 00 38 	sw (sp+56),r14
 21c:	5b 8f 00 34 	sw (sp+52),r15
 220:	5b 90 00 30 	sw (sp+48),r16
 224:	5b 91 00 2c 	sw (sp+44),r17
 228:	5b 92 00 28 	sw (sp+40),r18
 22c:	5b 93 00 24 	sw (sp+36),r19
 230:	5b 94 00 20 	sw (sp+32),r20
 234:	5b 95 00 1c 	sw (sp+28),r21
 238:	5b 96 00 18 	sw (sp+24),r22
 23c:	5b 97 00 14 	sw (sp+20),r23
 240:	5b 98 00 10 	sw (sp+16),r24
 244:	5b 99 00 0c 	sw (sp+12),r25
 248:	5b 9b 00 08 	sw (sp+8),fp
 24c:	5b 9d 00 04 	sw (sp+4),ra
 250:	78 02 00 00 	mvhi r2,0x0
	#ifdef DEBUG
		uart_putstr("modo debug\n");	
 254:	78 01 00 00 	mvhi r1,0x0
 258:	38 21 08 d8 	ori r1,r1,0x8d8
 25c:	5b 82 00 48 	sw (sp+72),r2
 260:	78 02 00 00 	mvhi r2,0x0
 264:	5b 82 00 4c 	sw (sp+76),r2
 268:	f8 00 00 ea 	calli 610 <uart_putstr>
     	#endif
	config_dmx();
 26c:	f8 00 01 2e 	calli 724 <config_dmx>
 270:	2b 81 00 48 	lw r1,(sp+72)
 274:	2b 82 00 4c 	lw r2,(sp+76)
 278:	78 16 00 00 	mvhi r22,0x0
 27c:	78 15 00 00 	mvhi r21,0x0
 280:	78 14 00 00 	mvhi r20,0x0
 284:	38 21 09 10 	ori r1,r1,0x910
 288:	38 42 09 24 	ori r2,r2,0x924
	uint8_t tmp_var=0;
	uint8_t tmp_num=0;
	uint8_t channel=0;
	uint8_t v_ch1=0;
	uint8_t v_ch2=0;
	uint8_t v_ch3=0;
 28c:	34 12 00 00 	mvi r18,0
	config_dmx();
	uint8_t tmp_var=0;
	uint8_t tmp_num=0;
	uint8_t channel=0;
	uint8_t v_ch1=0;
	uint8_t v_ch2=0;
 290:	34 11 00 00 	mvi r17,0
     	#endif
	config_dmx();
	uint8_t tmp_var=0;
	uint8_t tmp_num=0;
	uint8_t channel=0;
	uint8_t v_ch1=0;
 294:	34 10 00 00 	mvi r16,0
		uart_putstr("modo debug\n");	
     	#endif
	config_dmx();
	uint8_t tmp_var=0;
	uint8_t tmp_num=0;
	uint8_t channel=0;
 298:	34 19 00 00 	mvi r25,0
{
	#ifdef DEBUG
		uart_putstr("modo debug\n");	
     	#endif
	config_dmx();
	uint8_t tmp_var=0;
 29c:	34 0b 00 00 	mvi r11,0
 2a0:	3a d6 08 e4 	ori r22,r22,0x8e4
 2a4:	3a b5 08 ec 	ori r21,r21,0x8ec
 2a8:	3a 94 08 fc 	ori r20,r20,0x8fc
 2ac:	5b 81 00 48 	sw (sp+72),r1
 2b0:	5b 82 00 4c 	sw (sp+76),r2
	
//	config_pt();
	
	for(;;)
	{
		while(tmp_var!='<')
 2b4:	34 13 00 3c 	mvi r19,60
		tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\ndebug variable ");
			uart_putchar(tmp_var);	
	     #endif	
		if (tmp_var == 'c')
 2b8:	34 17 00 63 	mvi r23,99
		{	if (tmp_num <= 3)
				channel = tmp_num;				
		}
		else if (tmp_var == 'w') 
 2bc:	34 18 00 77 	mvi r24,119

	   		if (channel==1) 
				v_ch1 = w_c;
			else if (channel==2) 
				v_ch2 = w_c;
			else if (channel==3) 
 2c0:	34 1b 00 03 	mvi fp,3
	
//	config_pt();
	
	for(;;)
	{
		while(tmp_var!='<')
 2c4:	5d 73 00 1d 	bne r11,r19,338 <main+0x130>
			tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\nok <\n");
 2c8:	ba c0 08 00 	mv r1,r22
 2cc:	f8 00 00 d1 	calli 610 <uart_putstr>
	     #endif	
         
		tmp_num=uart_getchar();
 2d0:	f8 00 00 be 	calli 5c8 <uart_getchar>
 2d4:	b8 20 78 00 	mv r15,r1
		#ifdef DEBUG
			uart_putstr("\ndebug numero: ");	
 2d8:	ba a0 08 00 	mv r1,r21
 2dc:	f8 00 00 cd 	calli 610 <uart_putstr>
			uart_putchar(tmp_num);
 2e0:	b9 e0 08 00 	mv r1,r15
 2e4:	f8 00 00 c2 	calli 5ec <uart_putchar>

	     #endif	
		tmp_var=uart_getchar();
 2e8:	f8 00 00 b8 	calli 5c8 <uart_getchar>
 2ec:	b8 20 58 00 	mv r11,r1
		#ifdef DEBUG
			uart_putstr("\ndebug variable ");
 2f0:	ba 80 08 00 	mv r1,r20
 2f4:	f8 00 00 c7 	calli 610 <uart_putstr>
			uart_putchar(tmp_var);	
 2f8:	b9 60 08 00 	mv r1,r11
	     #endif	
         
		tmp_num=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\ndebug numero: ");	
			uart_putchar(tmp_num);
 2fc:	b9 e0 60 00 	mv r12,r15

	     #endif	
		tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\ndebug variable ");
			uart_putchar(tmp_var);	
 300:	f8 00 00 bb 	calli 5ec <uart_putchar>
	     #endif	
		if (tmp_var == 'c')
 304:	45 77 00 10 	be r11,r23,344 <main+0x13c>
		{	if (tmp_num <= 3)
				channel = tmp_num;				
		}
		else if (tmp_var == 'w') 
 308:	45 78 00 15 	be r11,r24,35c <main+0x154>
 30c:	ba 00 60 00 	mv r12,r16
 310:	ba 20 70 00 	mv r14,r17
 314:	ba 40 68 00 	mv r13,r18
			uart_putchar(v_ch1);
			uart_putchar(v_ch2);
			uart_putchar(v_ch3);	
	     #endif		
		}
		dmx_init_send();  //      llamar funcion codificador dmx         
 318:	f8 00 01 65 	calli 8ac <dmx_init_send>
		
		dmx_channel_send(v_ch1);
 31c:	b9 80 08 00 	mv r1,r12
 320:	f8 00 01 2d 	calli 7d4 <dmx_channel_send>
		
		dmx_channel_send(v_ch2);
 324:	b9 c0 08 00 	mv r1,r14
 328:	f8 00 01 2b 	calli 7d4 <dmx_channel_send>
		
		dmx_channel_send(v_ch3);
 32c:	b9 a0 08 00 	mv r1,r13
 330:	f8 00 01 29 	calli 7d4 <dmx_channel_send>
	
//	config_pt();
	
	for(;;)
	{
		while(tmp_var!='<')
 334:	45 73 ff e5 	be r11,r19,2c8 <main+0xc0>
			tmp_var=uart_getchar();
 338:	f8 00 00 a4 	calli 5c8 <uart_getchar>
 33c:	b8 20 58 00 	mv r11,r1
 340:	e3 ff ff e1 	bi 2c4 <main+0xbc>
		#ifdef DEBUG
			uart_putstr("\ndebug variable ");
			uart_putchar(tmp_var);	
	     #endif	
		if (tmp_var == 'c')
		{	if (tmp_num <= 3)
 344:	ba 00 60 00 	mv r12,r16
 348:	ba 20 70 00 	mv r14,r17
 34c:	ba 40 68 00 	mv r13,r18
 350:	55 fb ff f2 	bgu r15,fp,318 <main+0x110>
 354:	b9 e0 c8 00 	mv r25,r15
 358:	e3 ff ff f0 	bi 318 <main+0x110>
		}
		else if (tmp_var == 'w') 
		{
			w_c = tmp_num;
		#ifdef DEBUG
			uart_putstr("\ndebug asignacion\n");
 35c:	2b 81 00 48 	lw r1,(sp+72)
 360:	f8 00 00 ac 	calli 610 <uart_putstr>
			uart_putchar(w_c);	
 364:	b9 e0 08 00 	mv r1,r15
 368:	f8 00 00 a1 	calli 5ec <uart_putchar>
	     #endif	

	   		if (channel==1) 
 36c:	34 01 00 01 	mvi r1,1
 370:	47 21 00 10 	be r25,r1,3b0 <main+0x1a8>
				v_ch1 = w_c;
			else if (channel==2) 
 374:	34 02 00 02 	mvi r2,2
 378:	47 22 00 12 	be r25,r2,3c0 <main+0x1b8>
				v_ch2 = w_c;
			else if (channel==3) 
 37c:	ba 00 60 00 	mv r12,r16
 380:	ba 20 70 00 	mv r14,r17
 384:	ba 40 68 00 	mv r13,r18
 388:	47 3b 00 13 	be r25,fp,3d4 <main+0x1cc>
				v_ch3 = w_c;
		#ifdef DEBUG
			uart_putstr("\ndebug case\n");
 38c:	2b 81 00 4c 	lw r1,(sp+76)
 390:	f8 00 00 a0 	calli 610 <uart_putstr>
			uart_putchar(v_ch1);
 394:	b9 80 08 00 	mv r1,r12
 398:	f8 00 00 95 	calli 5ec <uart_putchar>
			uart_putchar(v_ch2);
 39c:	b9 c0 08 00 	mv r1,r14
 3a0:	f8 00 00 93 	calli 5ec <uart_putchar>
			uart_putchar(v_ch3);	
 3a4:	b9 a0 08 00 	mv r1,r13
 3a8:	f8 00 00 91 	calli 5ec <uart_putchar>
 3ac:	e3 ff ff db 	bi 318 <main+0x110>
		#ifdef DEBUG
			uart_putstr("\ndebug asignacion\n");
			uart_putchar(w_c);	
	     #endif	

	   		if (channel==1) 
 3b0:	ba 20 70 00 	mv r14,r17
 3b4:	ba 40 68 00 	mv r13,r18
			tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\nok <\n");
	     #endif	
         
		tmp_num=uart_getchar();
 3b8:	b9 e0 80 00 	mv r16,r15
 3bc:	e3 ff ff f4 	bi 38c <main+0x184>
			uart_putchar(w_c);	
	     #endif	

	   		if (channel==1) 
				v_ch1 = w_c;
			else if (channel==2) 
 3c0:	b9 e0 70 00 	mv r14,r15
 3c4:	ba 40 68 00 	mv r13,r18
 3c8:	ba 00 60 00 	mv r12,r16
			tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\nok <\n");
	     #endif	
         
		tmp_num=uart_getchar();
 3cc:	b9 e0 88 00 	mv r17,r15
 3d0:	e3 ff ff ef 	bi 38c <main+0x184>

	   		if (channel==1) 
				v_ch1 = w_c;
			else if (channel==2) 
				v_ch2 = w_c;
			else if (channel==3) 
 3d4:	b9 e0 68 00 	mv r13,r15
			tmp_var=uart_getchar();
		#ifdef DEBUG
			uart_putstr("\nok <\n");
	     #endif	
         
		tmp_num=uart_getchar();
 3d8:	b9 e0 90 00 	mv r18,r15
 3dc:	e3 ff ff ec 	bi 38c <main+0x184>

000003e0 <isr_null>:
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
}
 3e0:	c3 a0 00 00 	ret

000003e4 <tic_isr>:

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 3e4:	78 01 00 00 	mvhi r1,0x0
 3e8:	38 21 09 c8 	ori r1,r1,0x9c8
 3ec:	28 23 00 00 	lw r3,(r1+0)
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 3f0:	78 02 00 00 	mvhi r2,0x0
 3f4:	38 42 09 3c 	ori r2,r2,0x93c
 3f8:	28 42 00 00 	lw r2,(r2+0)

uint32_t tic_msec;

void tic_isr()
{
	tic_msec++;
 3fc:	34 63 00 01 	addi r3,r3,1
 400:	58 23 00 00 	sw (r1+0),r3
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 404:	34 01 00 0e 	mvi r1,14
 408:	58 41 00 00 	sw (r2+0),r1
}
 40c:	c3 a0 00 00 	ret

00000410 <prueba>:

void prueba()
{
//	   uart0->rxtx=30;
//	   timer0->tcr0 = 0xAA;
	   gpio0->dir=0x0F; 
 410:	78 01 00 00 	mvhi r1,0x0
 414:	38 21 09 40 	ori r1,r1,0x940
 418:	28 21 00 00 	lw r1,(r1+0)
 41c:	34 02 00 0f 	mvi r2,15
 420:	58 22 00 08 	sw (r1+8),r2
}
 424:	c3 a0 00 00 	ret

00000428 <prueba1>:
void prueba1()
{
           gpio0->write = 0xff;
 428:	78 01 00 00 	mvhi r1,0x0
 42c:	38 21 09 40 	ori r1,r1,0x940
 430:	28 21 00 00 	lw r1,(r1+0)
 434:	34 02 00 ff 	mvi r2,255
 438:	58 22 00 04 	sw (r1+4),r2
}
 43c:	c3 a0 00 00 	ret

00000440 <prueba2>:
void prueba2()
{
           gpio0->write = 0x00;
 440:	78 01 00 00 	mvhi r1,0x0
 444:	38 21 09 40 	ori r1,r1,0x940
 448:	28 21 00 00 	lw r1,(r1+0)
 44c:	58 20 00 04 	sw (r1+4),r0
}
 450:	c3 a0 00 00 	ret

00000454 <irq_handler>:
void isr_null()
{
}

void irq_handler(uint32_t pending)
{
 454:	37 9c ff f0 	addi sp,sp,-16
 458:	5b 8b 00 10 	sw (sp+16),r11
 45c:	5b 8c 00 0c 	sw (sp+12),r12
 460:	5b 8d 00 08 	sw (sp+8),r13
 464:	5b 9d 00 04 	sw (sp+4),ra
 468:	78 0b 00 00 	mvhi r11,0x0
 46c:	39 6b 09 48 	ori r11,r11,0x948
 470:	b8 20 60 00 	mv r12,r1
 */
void isr_null()
{
}

void irq_handler(uint32_t pending)
 474:	35 6d 00 80 	addi r13,r11,128
 478:	e0 00 00 04 	bi 488 <irq_handler+0x34>
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 47c:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 480:	45 6d 00 08 	be r11,r13,4a0 <irq_handler+0x4c>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
 484:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
		if (pending & 0x01) (*isr_table[i])();
 488:	21 81 00 01 	andi r1,r12,0x1
 48c:	44 20 ff fc 	be r1,r0,47c <irq_handler+0x28>
 490:	29 61 00 00 	lw r1,(r11+0)
 494:	35 6b 00 04 	addi r11,r11,4
 498:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
	int i;

	for(i=0; i<32; i++) {
 49c:	5d 6d ff fa 	bne r11,r13,484 <irq_handler+0x30>
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}
 4a0:	2b 9d 00 04 	lw ra,(sp+4)
 4a4:	2b 8b 00 10 	lw r11,(sp+16)
 4a8:	2b 8c 00 0c 	lw r12,(sp+12)
 4ac:	2b 8d 00 08 	lw r13,(sp+8)
 4b0:	37 9c 00 10 	addi sp,sp,16
 4b4:	c3 a0 00 00 	ret

000004b8 <isr_init>:

void isr_init()
{
 4b8:	78 01 00 00 	mvhi r1,0x0
 4bc:	78 02 00 00 	mvhi r2,0x0
 4c0:	38 21 09 48 	ori r1,r1,0x948
 4c4:	38 42 03 e0 	ori r2,r2,0x3e0
		if (pending & 0x01) (*isr_table[i])();
		pending >>= 1;
	}
}

void isr_init()
 4c8:	34 23 00 80 	addi r3,r1,128
{
	int i;
	for(i=0; i<32; i++)
		isr_table[i] = &isr_null;
 4cc:	58 22 00 00 	sw (r1+0),r2
 4d0:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
	int i;
	for(i=0; i<32; i++)
 4d4:	5c 23 ff fe 	bne r1,r3,4cc <isr_init+0x14>
		isr_table[i] = &isr_null;
}
 4d8:	c3 a0 00 00 	ret

000004dc <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 4dc:	78 03 00 00 	mvhi r3,0x0
 4e0:	3c 21 00 02 	sli r1,r1,2
 4e4:	38 63 09 48 	ori r3,r3,0x948
 4e8:	b4 61 18 00 	add r3,r3,r1
 4ec:	58 62 00 00 	sw (r3+0),r2
}
 4f0:	c3 a0 00 00 	ret

000004f4 <isr_unregister>:

void isr_unregister(int irq)
{
	isr_table[irq] = &isr_null;
 4f4:	78 03 00 00 	mvhi r3,0x0
 4f8:	3c 21 00 02 	sli r1,r1,2
 4fc:	38 63 09 48 	ori r3,r3,0x948
 500:	78 02 00 00 	mvhi r2,0x0
 504:	b4 61 18 00 	add r3,r3,r1
 508:	38 42 03 e0 	ori r2,r2,0x3e0
 50c:	58 62 00 00 	sw (r3+0),r2
}
 510:	c3 a0 00 00 	ret

00000514 <msleep>:
void msleep(uint32_t msec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000)*msec;
 514:	78 04 00 00 	mvhi r4,0x0
 518:	38 84 09 34 	ori r4,r4,0x934
 51c:	28 83 00 00 	lw r3,(r4+0)
 520:	78 02 00 00 	mvhi r2,0x0
 524:	38 42 09 3c 	ori r2,r2,0x93c
 528:	28 42 00 00 	lw r2,(r2+0)
 52c:	88 23 08 00 	mul r1,r1,r3
 530:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 534:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 538:	34 01 00 08 	mvi r1,8
 53c:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 540:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 544:	20 21 00 01 	andi r1,r1,0x1
 548:	44 20 ff fe 	be r1,r0,540 <msleep+0x2c>
}
 54c:	c3 a0 00 00 	ret

00000550 <nsleep>:
void nsleep(uint32_t nsec)
{
	uint32_t tcr;

	// Use timer0.1
	timer0->compare1 = (FCPU/1000000)*nsec;
 550:	78 02 00 00 	mvhi r2,0x0
 554:	38 42 09 3c 	ori r2,r2,0x93c
 558:	28 42 00 00 	lw r2,(r2+0)
 55c:	08 21 00 64 	muli r1,r1,100
 560:	58 41 00 10 	sw (r2+16),r1
	timer0->counter1 = 0;
 564:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 568:	34 01 00 08 	mvi r1,8
 56c:	58 41 00 0c 	sw (r2+12),r1

	do {
		//halt();
 		tcr = timer0->tcr1;
 570:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 574:	20 21 00 01 	andi r1,r1,0x1
 578:	44 20 ff fe 	be r1,r0,570 <nsleep+0x20>
}
 57c:	c3 a0 00 00 	ret

00000580 <tic_init>:
void tic_init()
{
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 580:	78 01 00 00 	mvhi r1,0x0
 584:	38 21 09 3c 	ori r1,r1,0x93c
 588:	28 23 00 00 	lw r3,(r1+0)
 58c:	34 02 27 10 	mvi r2,10000
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 590:	78 01 00 00 	mvhi r1,0x0

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
 594:	58 62 00 04 	sw (r3+4),r2
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 598:	38 21 09 c8 	ori r1,r1,0x9c8

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
 59c:	58 60 00 08 	sw (r3+8),r0
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
}

void tic_init()
{
	tic_msec = 0;
 5a0:	58 20 00 00 	sw (r1+0),r0
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 5a4:	78 02 00 00 	mvhi r2,0x0
 5a8:	78 01 00 00 	mvhi r1,0x0
	tic_msec = 0;

	// Setup timer0.0
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 5ac:	34 04 00 0e 	mvi r4,14
 5b0:	58 64 00 00 	sw (r3+0),r4
		isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
	isr_table[irq] = isr;
 5b4:	38 21 09 48 	ori r1,r1,0x948
 5b8:	38 42 03 e4 	ori r2,r2,0x3e4
 5bc:	58 22 00 04 	sw (r1+4),r2
	timer0->compare0 = (FCPU/10000);
	timer0->counter0 = 0;
	timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

	isr_register(1, &tic_isr);
}
 5c0:	c3 a0 00 00 	ret

000005c4 <uart_init>:
	//uart0->lcr = 0x03;  // Line Control Register:    8N1
	//uart0->mcr = 0x00;  // Modem Control Register

	// Setup Divisor register (Fclk / Baud)
	//uart0->div = (FCPU/(57600*16));
}
 5c4:	c3 a0 00 00 	ret

000005c8 <uart_getchar>:

char uart_getchar()
{   
 5c8:	78 01 00 00 	mvhi r1,0x0
 5cc:	38 21 09 38 	ori r1,r1,0x938
 5d0:	28 22 00 00 	lw r2,(r1+0)
	while (! (uart0->ucr & UART_DR)) ;
 5d4:	28 41 00 00 	lw r1,(r2+0)
 5d8:	20 21 00 01 	andi r1,r1,0x1
 5dc:	44 20 ff fe 	be r1,r0,5d4 <uart_getchar+0xc>
	return uart0->rxtx;
 5e0:	28 41 00 04 	lw r1,(r2+4)
}
 5e4:	20 21 00 ff 	andi r1,r1,0xff
 5e8:	c3 a0 00 00 	ret

000005ec <uart_putchar>:

void uart_putchar(char c)
{
 5ec:	78 02 00 00 	mvhi r2,0x0
 5f0:	38 42 09 38 	ori r2,r2,0x938
 5f4:	28 43 00 00 	lw r3,(r2+0)
 5f8:	20 21 00 ff 	andi r1,r1,0xff
	while (uart0->ucr & UART_BUSY) ;
 5fc:	28 62 00 00 	lw r2,(r3+0)
 600:	20 42 00 10 	andi r2,r2,0x10
 604:	5c 40 ff fe 	bne r2,r0,5fc <uart_putchar+0x10>
	uart0->rxtx = c;
 608:	58 61 00 04 	sw (r3+4),r1
}
 60c:	c3 a0 00 00 	ret

00000610 <uart_putstr>:

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 610:	40 24 00 00 	lbu r4,(r1+0)
 614:	44 80 00 0b 	be r4,r0,640 <uart_putstr+0x30>
 618:	78 02 00 00 	mvhi r2,0x0
 61c:	38 42 09 38 	ori r2,r2,0x938
 620:	28 43 00 00 	lw r3,(r2+0)
	return uart0->rxtx;
}

void uart_putchar(char c)
{
	while (uart0->ucr & UART_BUSY) ;
 624:	28 62 00 00 	lw r2,(r3+0)
 628:	20 42 00 10 	andi r2,r2,0x10
 62c:	5c 40 ff fe 	bne r2,r0,624 <uart_putstr+0x14>
	uart0->rxtx = c;
 630:	58 64 00 04 	sw (r3+4),r4
void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
		uart_putchar(*c);
		c++;
 634:	34 21 00 01 	addi r1,r1,1
}

void uart_putstr(char *str)
{
	char *c = str;
	while(*c) {
 638:	40 24 00 00 	lbu r4,(r1+0)
 63c:	5c 82 ff fa 	bne r4,r2,624 <uart_putstr+0x14>
 640:	c3 a0 00 00 	ret

00000644 <sleept1>:


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 644:	78 01 00 00 	mvhi r1,0x0
 648:	38 21 09 3c 	ori r1,r1,0x93c
 64c:	28 22 00 00 	lw r2,(r1+0)
	timer0->tcr1 = TIMER_EN;
 650:	34 01 00 08 	mvi r1,8


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 654:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 658:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 65c:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 660:	20 21 00 01 	andi r1,r1,0x1
 664:	44 20 ff fe 	be r1,r0,65c <sleept1+0x18>
}
 668:	c3 a0 00 00 	ret

0000066c <set_pin>:


void set_pin(uint8_t pin_act)
{
 66c:	20 21 00 ff 	andi r1,r1,0xff
     if (pin_act)
 670:	5c 20 00 09 	bne r1,r0,694 <set_pin+0x28>
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 674:	78 01 00 00 	mvhi r1,0x0
 678:	38 21 09 40 	ori r1,r1,0x940
 67c:	28 21 00 00 	lw r1,(r1+0)
 680:	34 02 ff fe 	mvi r2,-2
 684:	28 23 00 00 	lw r3,(r1+0)
 688:	a0 62 10 00 	and r2,r3,r2
 68c:	58 22 00 04 	sw (r1+4),r2
 690:	c3 a0 00 00 	ret


void set_pin(uint8_t pin_act)
{
     if (pin_act)
		gpio0->write = gpio0->read | DMX_PIN;
 694:	78 01 00 00 	mvhi r1,0x0
 698:	38 21 09 40 	ori r1,r1,0x940
 69c:	28 21 00 00 	lw r1,(r1+0)
 6a0:	28 22 00 00 	lw r2,(r1+0)
 6a4:	38 42 00 01 	ori r2,r2,0x1
 6a8:	58 22 00 04 	sw (r1+4),r2
 6ac:	c3 a0 00 00 	ret

000006b0 <pin_inv>:
}
void pin_inv(uint32_t num)
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
 6b0:	78 02 00 00 	mvhi r2,0x0
 6b4:	38 42 09 40 	ori r2,r2,0x940
 6b8:	28 42 00 00 	lw r2,(r2+0)
 6bc:	28 43 00 00 	lw r3,(r2+0)
 6c0:	20 63 00 01 	andi r3,r3,0x1
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 6c4:	5c 60 00 12 	bne r3,r0,70c <pin_inv+0x5c>
		gpio0->write = gpio0->read | DMX_PIN;
 6c8:	28 43 00 00 	lw r3,(r2+0)
 6cc:	38 63 00 01 	ori r3,r3,0x1
 6d0:	58 43 00 04 	sw (r2+4),r3
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act);
	for(i=0;i<num;i++)
 6d4:	44 20 00 13 	be r1,r0,720 <pin_inv+0x70>
void set_pin(uint8_t pin_act)
{
     if (pin_act)
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 6d8:	78 02 00 00 	mvhi r2,0x0
 6dc:	38 42 09 3c 	ori r2,r2,0x93c
 6e0:	28 43 00 00 	lw r3,(r2+0)
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act);
	for(i=0;i<num;i++)
 6e4:	34 04 00 00 	mvi r4,0

void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 6e8:	34 05 00 08 	mvi r5,8


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 6ec:	58 60 00 14 	sw (r3+20),r0
	timer0->tcr1 = TIMER_EN;
 6f0:	58 65 00 0c 	sw (r3+12),r5
	do {
 		tcr = timer0->tcr1;
 6f4:	28 62 00 0c 	lw r2,(r3+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 6f8:	20 42 00 01 	andi r2,r2,0x1
 6fc:	44 40 ff fe 	be r2,r0,6f4 <pin_inv+0x44>
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act);
	for(i=0;i<num;i++)
 700:	34 84 00 01 	addi r4,r4,1
 704:	54 24 ff fa 	bgu r1,r4,6ec <pin_inv+0x3c>
 708:	c3 a0 00 00 	ret
void set_pin(uint8_t pin_act)
{
     if (pin_act)
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 70c:	28 44 00 00 	lw r4,(r2+0)
 710:	34 03 ff fe 	mvi r3,-2
 714:	a0 83 18 00 	and r3,r4,r3
 718:	58 43 00 04 	sw (r2+4),r3
{
	uint32_t i;
	uint32_t pin_act;
	pin_act = (~gpio0->read) & DMX_PIN;
     set_pin(pin_act);
	for(i=0;i<num;i++)
 71c:	5c 20 ff ef 	bne r1,r0,6d8 <pin_inv+0x28>
 720:	c3 a0 00 00 	ret

00000724 <config_dmx>:


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 724:	78 01 00 00 	mvhi r1,0x0
 728:	38 21 09 40 	ori r1,r1,0x940
 72c:	28 21 00 00 	lw r1,(r1+0)
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 730:	78 02 00 00 	mvhi r2,0x0
 734:	38 42 09 3c 	ori r2,r2,0x93c


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 738:	28 23 00 08 	lw r3,(r1+8)
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 73c:	28 42 00 00 	lw r2,(r2+0)


void config_dmx()
{
//configurar pin DMX_PIN como pin de salida 
	gpio0->dir |= DMX_PIN;
 740:	38 63 00 01 	ori r3,r3,0x1
 744:	58 23 00 08 	sw (r1+8),r3
    //   gpio0->dir = gpio0->dir  | DMX_PIN;
    // config Use timer 1
	timer0->compare1 = (FCPU/1000000)*(TBIT)-80; // for usecond
 748:	34 03 01 40 	mvi r3,320
 74c:	58 43 00 10 	sw (r2+16),r3
	gpio0->write = gpio0->read | DMX_PIN;
 750:	28 22 00 00 	lw r2,(r1+0)
 754:	38 42 00 01 	ori r2,r2,0x1
 758:	58 22 00 04 	sw (r1+4),r2
 
}
 75c:	c3 a0 00 00 	ret

00000760 <config_pt>:
 }

void config_pt()
{
	uint32_t pin_act;
	gpio0->write = gpio0->read | DMX_PIN;
 760:	78 01 00 00 	mvhi r1,0x0
 764:	38 21 09 40 	ori r1,r1,0x940
 768:	28 23 00 00 	lw r3,(r1+0)
 76c:	78 01 00 00 	mvhi r1,0x0
 770:	38 21 09 3c 	ori r1,r1,0x93c
 774:	28 64 00 00 	lw r4,(r3+0)
 778:	28 22 00 00 	lw r2,(r1+0)
void set_pin(uint8_t pin_act)
{
     if (pin_act)
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 77c:	34 05 ff fe 	mvi r5,-2
 }

void config_pt()
{
	uint32_t pin_act;
	gpio0->write = gpio0->read | DMX_PIN;
 780:	38 81 00 01 	ori r1,r4,0x1
 784:	58 61 00 04 	sw (r3+4),r1

for(;;)
{    
     pin_act = (~gpio0->read) & DMX_PIN;
 788:	28 61 00 00 	lw r1,(r3+0)

void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 78c:	34 04 00 08 	mvi r4,8
	uint32_t pin_act;
	gpio0->write = gpio0->read | DMX_PIN;

for(;;)
{    
     pin_act = (~gpio0->read) & DMX_PIN;
 790:	20 21 00 01 	andi r1,r1,0x1
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 794:	5c 20 00 0c 	bne r1,r0,7c4 <config_pt+0x64>
		gpio0->write = gpio0->read | DMX_PIN;
 798:	28 61 00 00 	lw r1,(r3+0)
 79c:	38 21 00 01 	ori r1,r1,0x1
 7a0:	58 61 00 04 	sw (r3+4),r1


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 7a4:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 7a8:	58 44 00 0c 	sw (r2+12),r4
	do {
 		tcr = timer0->tcr1;
 7ac:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 7b0:	20 21 00 01 	andi r1,r1,0x1
 7b4:	44 20 ff fe 	be r1,r0,7ac <config_pt+0x4c>
	uint32_t pin_act;
	gpio0->write = gpio0->read | DMX_PIN;

for(;;)
{    
     pin_act = (~gpio0->read) & DMX_PIN;
 7b8:	28 61 00 00 	lw r1,(r3+0)
 7bc:	20 21 00 01 	andi r1,r1,0x1
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 7c0:	44 20 ff f6 	be r1,r0,798 <config_pt+0x38>
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 7c4:	28 61 00 00 	lw r1,(r3+0)
 7c8:	a0 25 08 00 	and r1,r1,r5
 7cc:	58 61 00 04 	sw (r3+4),r1
 7d0:	e3 ff ff f5 	bi 7a4 <config_pt+0x44>

000007d4 <dmx_channel_send>:
     sleept1();
}
}

void dmx_channel_send(uint8_t value)
{
 7d4:	37 9c ff f8 	addi sp,sp,-8
 7d8:	5b 8b 00 08 	sw (sp+8),r11
 7dc:	5b 9d 00 04 	sw (sp+4),ra
 7e0:	20 2b 00 ff 	andi r11,r1,0xff
	uint8_t bit, i;
       pin_inv(1); // bita start
 7e4:	34 01 00 01 	mvi r1,1
 7e8:	fb ff ff b2 	calli 6b0 <pin_inv>
 7ec:	78 02 00 00 	mvhi r2,0x0
 7f0:	78 01 00 00 	mvhi r1,0x0
 7f4:	38 42 09 3c 	ori r2,r2,0x93c
 7f8:	38 21 09 40 	ori r1,r1,0x940
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 7fc:	21 63 00 01 	andi r3,r11,0x1
}

void dmx_channel_send(uint8_t value)
{
	uint8_t bit, i;
       pin_inv(1); // bita start
 800:	28 42 00 00 	lw r2,(r2+0)
 804:	28 21 00 00 	lw r1,(r1+0)
 808:	34 04 00 08 	mvi r4,8
void set_pin(uint8_t pin_act)
{
     if (pin_act)
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 80c:	34 06 ff fe 	mvi r6,-2

void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
	timer0->tcr1 = TIMER_EN;
 810:	34 05 00 08 	mvi r5,8
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 814:	44 60 00 0f 	be r3,r0,850 <dmx_channel_send+0x7c>
		gpio0->write = gpio0->read | DMX_PIN;
 818:	28 23 00 00 	lw r3,(r1+0)
 81c:	38 63 00 01 	ori r3,r3,0x1
 820:	58 23 00 04 	sw (r1+4),r3


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 824:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 828:	58 45 00 0c 	sw (r2+12),r5
	do {
 		tcr = timer0->tcr1;
 82c:	28 43 00 0c 	lw r3,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 830:	20 63 00 01 	andi r3,r3,0x1
 834:	44 60 ff fe 	be r3,r0,82c <dmx_channel_send+0x58>
 838:	34 84 ff ff 	addi r4,r4,-1
 83c:	20 84 00 ff 	andi r4,r4,0xff
void dmx_channel_send(uint8_t value)
{
	uint8_t bit, i;
       pin_inv(1); // bita start
 	//nsleep(4000);
	for(i=0;i<8;i++)
 840:	44 80 00 08 	be r4,r0,860 <dmx_channel_send+0x8c>
	{
		bit=value & 0x01;
 		set_pin(bit);	
		value=value>>1;
 844:	01 6b 00 01 	srui r11,r11,1
}


void set_pin(uint8_t pin_act)
{
     if (pin_act)
 848:	21 63 00 01 	andi r3,r11,0x1
 84c:	5c 60 ff f3 	bne r3,r0,818 <dmx_channel_send+0x44>
		gpio0->write = gpio0->read | DMX_PIN;
	else
		gpio0->write = gpio0->read & (~DMX_PIN);
 850:	28 23 00 00 	lw r3,(r1+0)
 854:	a0 66 18 00 	and r3,r3,r6
 858:	58 23 00 04 	sw (r1+4),r3
 85c:	e3 ff ff f2 	bi 824 <dmx_channel_send+0x50>
		bit=value & 0x01;
 		set_pin(bit);	
		value=value>>1;
		sleept1();
        }
	gpio0->write = gpio0->read | DMX_PIN;
 860:	28 23 00 00 	lw r3,(r1+0)
 864:	38 63 00 01 	ori r3,r3,0x1
 868:	58 23 00 04 	sw (r1+4),r3


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 86c:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 870:	34 01 00 08 	mvi r1,8
 874:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 878:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 87c:	20 21 00 01 	andi r1,r1,0x1
 880:	44 20 ff fe 	be r1,r0,878 <dmx_channel_send+0xa4>


void sleept1()
{
	uint32_t tcr;
	timer0->counter1 = 0;
 884:	58 40 00 14 	sw (r2+20),r0
	timer0->tcr1 = TIMER_EN;
 888:	34 01 00 08 	mvi r1,8
 88c:	58 41 00 0c 	sw (r2+12),r1
	do {
 		tcr = timer0->tcr1;
 890:	28 41 00 0c 	lw r1,(r2+12)
 	} while ( ! (tcr & TIMER_TRIG) );
 894:	20 21 00 01 	andi r1,r1,0x1
 898:	44 20 ff fe 	be r1,r0,890 <dmx_channel_send+0xbc>
        }
	gpio0->write = gpio0->read | DMX_PIN;
	sleept1();
	sleept1();
	
	}
 89c:	2b 9d 00 04 	lw ra,(sp+4)
 8a0:	2b 8b 00 08 	lw r11,(sp+8)
 8a4:	37 9c 00 08 	addi sp,sp,8
 8a8:	c3 a0 00 00 	ret

000008ac <dmx_init_send>:
	gpio0->write = gpio0->read | DMX_PIN;
 
}

void dmx_init_send()
{
 8ac:	37 9c ff fc 	addi sp,sp,-4
 8b0:	5b 9d 00 04 	sw (sp+4),ra
	pin_inv(22);
 8b4:	34 01 00 16 	mvi r1,22
 8b8:	fb ff ff 7e 	calli 6b0 <pin_inv>
	pin_inv(2);
 8bc:	34 01 00 02 	mvi r1,2
 8c0:	fb ff ff 7c 	calli 6b0 <pin_inv>
	dmx_channel_send(0);
 8c4:	34 01 00 00 	mvi r1,0
 8c8:	fb ff ff c3 	calli 7d4 <dmx_channel_send>
     	
 }
 8cc:	2b 9d 00 04 	lw ra,(sp+4)
 8d0:	37 9c 00 04 	addi sp,sp,4
 8d4:	c3 a0 00 00 	ret
