Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May  8 11:43:17 2018
| Host         : DESKTOP-UMTIVUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.501        0.000                      0                 3625        0.021        0.000                      0                 3625        4.020        0.000                       0                  1614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.501        0.000                      0                 3625        0.021        0.000                      0                 3625        4.020        0.000                       0                  1614  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.633ns (46.281%)  route 3.056ns (53.719%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.708     8.633    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.477    12.656    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.631    12.134    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.633ns (46.281%)  route 3.056ns (53.719%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.708     8.633    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.477    12.656    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.631    12.134    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.633ns (46.281%)  route 3.056ns (53.719%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.708     8.633    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.477    12.656    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.631    12.134    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.501ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 2.633ns (46.281%)  route 3.056ns (53.719%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.708     8.633    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.477    12.656    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[7]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X48Y96         FDRE (Setup_fdre_C_R)       -0.631    12.134    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.134    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  3.501    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.633ns (46.684%)  route 3.007ns (53.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.659     8.584    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[10]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.633ns (46.684%)  route 3.007ns (53.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.659     8.584    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[11]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.633ns (46.684%)  route 3.007ns (53.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.659     8.584    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[8]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[8]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.551ns  (required time - arrival time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.633ns (46.684%)  route 3.007ns (53.316%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.650     2.944    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y95         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/Q
                         net (fo=5, routed)           0.643     4.043    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.623 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     4.623    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_8_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.737 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.737    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry_i_9_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4/O[1]
                         net (fo=4, routed)           0.823     5.894    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_4_n_6
    SLICE_X49Y99         LUT2 (Prop_lut2_I0_O)        0.303     6.197 r  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.197    design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0_i_2_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.688 f  design_1_i/MD03ADRIVER_0/U0/U1/count1_carry__0/CO[1]
                         net (fo=2, routed)           0.882     7.570    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/CO[0]
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.355     7.925 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/count[0]_i_1/O
                         net (fo=12, routed)          0.659     8.584    design_1_i/MD03ADRIVER_0/U0/U1/clear
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/count_reg[9]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X48Y97         FDRE (Setup_fdre_C_R)       -0.631    12.135    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[9]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  3.551    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.143ns (36.028%)  route 3.805ns (63.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.739     6.104    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.152     6.256 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.437     6.693    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y97         LUT4 (Prop_lut4_I0_O)        0.325     7.018 f  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.936     7.953    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.285 r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.693     8.979    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 2.143ns (36.028%)  route 3.805ns (63.972%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.739     6.104    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.152     6.256 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=6, routed)           0.437     6.693    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X37Y97         LUT4 (Prop_lut4_I0_O)        0.325     7.018 f  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=12, routed)          0.936     7.953    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X38Y92         LUT4 (Prop_lut4_I3_O)        0.332     8.285 r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           0.693     8.979    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X34Y89         FDRE                                         r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        1.478    12.657    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X34Y89         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/PololuStepperA_0/U0/PololuStepperA_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                  3.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.389%)  route 0.255ns (66.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/Q
                         net (fo=3, routed)           0.255     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][7]
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y102        FDRE (Hold_fdre_C_D)         0.013     1.275    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PololuStepperA_0/U0/U1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.636     0.972    design_1_i/PololuStepperA_0/U0/U1/s00_axi_aclk
    SLICE_X107Y99        FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/Q
                         net (fo=2, routed)           0.117     1.230    design_1_i/PololuStepperA_0/U0/U1/count[9]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.427 r  design_1_i/PololuStepperA_0/U0/U1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.428    design_1_i/PololuStepperA_0/U0/U1/count0_carry__1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.482 r  design_1_i/PololuStepperA_0/U0/U1/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.482    design_1_i/PololuStepperA_0/U0/U1/data0[13]
    SLICE_X107Y100       FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.992     1.358    design_1_i/PololuStepperA_0/U0/U1/s00_axi_aclk
    SLICE_X107Y100       FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[13]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     1.428    design_1_i/PololuStepperA_0/U0/U1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.918%)  route 0.318ns (63.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=5, routed)           0.318     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[6]
    SLICE_X29Y103        LUT4 (Prop_lut4_I0_O)        0.045     1.416 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][6]
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X29Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X29Y103        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PololuStepperA_0/U0/U1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.636     0.972    design_1_i/PololuStepperA_0/U0/U1/s00_axi_aclk
    SLICE_X107Y99        FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/PololuStepperA_0/U0/U1/count_reg[9]/Q
                         net (fo=2, routed)           0.117     1.230    design_1_i/PololuStepperA_0/U0/U1/count[9]
    SLICE_X107Y99        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.427 r  design_1_i/PololuStepperA_0/U0/U1/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.428    design_1_i/PololuStepperA_0/U0/U1/count0_carry__1_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.493 r  design_1_i/PololuStepperA_0/U0/U1/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.493    design_1_i/PololuStepperA_0/U0/U1/data0[15]
    SLICE_X107Y100       FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.992     1.358    design_1_i/PololuStepperA_0/U0/U1/s00_axi_aclk
    SLICE_X107Y100       FDRE                                         r  design_1_i/PololuStepperA_0/U0/U1/count_reg[15]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X107Y100       FDRE (Hold_fdre_C_D)         0.105     1.428    design_1_i/PololuStepperA_0/U0/U1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.217%)  route 0.170ns (44.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.639     0.975    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=1, routed)           0.170     1.309    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[17]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.354 r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X36Y98         FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.825     1.191    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.636%)  route 0.174ns (45.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.639     0.975    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.174     1.313    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[16]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.358 r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     1.358    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X36Y98         FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.825     1.191    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_i/PWM_Measure_0/U0/PWM_Measure_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.555     0.891    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.139     1.171    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X42Y90         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.823     1.189    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y90         SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X42Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.087    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.143     1.178    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.120     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.770%)  route 0.349ns (71.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.557     0.893    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y98         FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.349     1.383    design_1_i/MD03ADRIVER_0/U0/U1/Q[1]
    SLICE_X50Y107        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1614, routed)        0.905     1.271    design_1_i/MD03ADRIVER_0/U0/U1/s00_axi_aclk
    SLICE_X50Y107        FDRE                                         r  design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg/C
                         clock pessimism             -0.035     1.236    
    SLICE_X50Y107        FDRE (Hold_fdre_C_D)         0.059     1.295    design_1_i/MD03ADRIVER_0/U0/U1/dir_int_reg
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y94    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y95    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y96    design_1_i/MD03ADRIVER_0/U0/MD03ADRIVER_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y97    design_1_i/MD03ADRIVER_0/U0/U1/count_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



