Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 16:56:16 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Reflector/post_place_timing_summary.rpt
| Design       : Reflector
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 717 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 195 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.923        0.000                      0                  355        0.114        0.000                      0                  355        4.230        0.000                       0                   549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.923        0.000                      0                  355        0.114        0.000                      0                  355        4.230        0.000                       0                   549  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 pipeReg37/o_uz2_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uz_reflector_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 1.835ns (59.655%)  route 1.241ns (40.345%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=548, unset)          0.704     0.704    pipeReg37/clock
    SLICE_X32Y69         FDSE                                         r  pipeReg37/o_uz2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDSE (Prop_fdse_C_Q)         0.393     1.097 f  pipeReg37/o_uz2_reg[0]/Q
                         net (fo=2, estimated)        0.372     1.469    pipeReg37/o_uz2_reg_n_0_[0]
    SLICE_X32Y62         LUT1 (Prop_lut1_I0_O)        0.097     1.566 r  pipeReg37/uz_reflector[4]_i_4/O
                         net (fo=1, estimated)        0.394     1.960    pipeReg37/uz_reflector[4]_i_4_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.432     2.392 r  pipeReg37/uz_reflector_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.392    pipeReg37/uz_reflector_reg[4]_i_2_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.481 r  pipeReg37/uz_reflector_reg[8]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.481    pipeReg37/uz_reflector_reg[8]_i_2_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.570 r  pipeReg37/uz_reflector_reg[12]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.570    pipeReg37/uz_reflector_reg[12]_i_2_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.659 r  pipeReg37/uz_reflector_reg[16]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.659    pipeReg37/uz_reflector_reg[16]_i_2_n_0
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.748 r  pipeReg37/uz_reflector_reg[20]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.748    pipeReg37/uz_reflector_reg[20]_i_2_n_0
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.837 r  pipeReg37/uz_reflector_reg[24]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     2.837    pipeReg37/uz_reflector_reg[24]_i_2_n_0
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.071 r  pipeReg37/uz_reflector_reg[28]_i_2/O[3]
                         net (fo=1, estimated)        0.475     3.546    pipeReg37/new_uz0[28]
    SLICE_X32Y68         LUT5 (Prop_lut5_I2_O)        0.234     3.780 r  pipeReg37/uz_reflector[28]_i_1/O
                         net (fo=1, routed)           0.000     3.780    new_uz[28]
    SLICE_X32Y68         FDSE                                         r  uz_reflector_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=548, unset)          0.669    10.669    clock
    SLICE_X32Y68         FDSE                                         r  uz_reflector_reg[28]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X32Y68         FDSE (Setup_fdse_C_D)        0.070    10.703    uz_reflector_reg[28]
  -------------------------------------------------------------------
                         required time                         10.703    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  6.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pipeReg4/o_sa2_2_reg[57]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipeReg5/o_uz2_2_reg[57]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.141ns (66.090%)  route 0.072ns (33.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=548, unset)          0.411     0.411    pipeReg4/clock
    SLICE_X61Y79         FDSE                                         r  pipeReg4/o_sa2_2_reg[57]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDSE (Prop_fdse_C_Q)         0.141     0.552 r  pipeReg4/o_sa2_2_reg[57]_inv/Q
                         net (fo=1, estimated)        0.072     0.624    pipeReg5/D[54]
    SLICE_X61Y79         FDSE                                         r  pipeReg5/o_uz2_2_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=548, unset)          0.432     0.432    pipeReg5/clock
    SLICE_X61Y79         FDSE                                         r  pipeReg5/o_uz2_2_reg[57]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y79         FDSE (Hold_fdse_C_D)         0.078     0.510    pipeReg5/o_uz2_2_reg[57]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y62  dead_reflector_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X34Y69  pipeReg35/o_uz2_reg[0]_srl20____pipeReg35_o_uz2_reg_s/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230      SLICE_X34Y69  pipeReg35/o_uz2_reg[0]_srl20____pipeReg35_o_uz2_reg_s/CLK



