design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/home/uri/p/tinytapeout-03p5-gds/openlane/tt_mux,tt_mux,23_06_01_20_50,flow completed,0h2m20s0ms,0h1m16s0ms,32703.243643698268,0.074121088,16351.621821849134,17.83,699.26,1212,0,0,0,0,0,0,0,25,0,-1,-1,145731,13511,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,113820836.0,0.0,62.77,31.45,38.2,1.7,-1,2096,3787,2069,3760,0,0,0,616,0,0,5,0,10,4,1,0,16,137,5,32,936,0,968,58836.42880000001,-1,-1,-1,-1,-1,-1,-1,-1,-1,5.09,20.0,50.0,20,3,1,50,10.880,337.985,0.3,0.55,sky130_fd_sc_hd,10,AREA 0
