INFO: [VRFC 10-2263] Analyzing Verilog file "D:/University/VHDL/decoder/decoder.sim/sim_1/synth/timing/xsim/tb_decoder_4_16_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4_16
INFO: [VRFC 10-311] analyzing module glbl
