#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 14 22:45:27 2023
# Process ID: 17016
# Current directory: F:/Xpart-RV64
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10940 F:\Xpart-RV64\lab5.xpr
# Log file: F:/Xpart-RV64/vivado.log
# Journal file: F:/Xpart-RV64\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xpart-RV64/lab5.xpr
update_compile_order -fileset sources_1
generate_target all [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Ram/Ram.xci]
export_ip_user_files -of_objects [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Ram/Ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Ram/Ram.xci] -directory F:/Xpart-RV64/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/Xpart-RV64/lab5.ip_user_files -ipstatic_source_dir F:/Xpart-RV64/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Xpart-RV64/lab5.cache/compile_simlib/modelsim} {questa=F:/Xpart-RV64/lab5.cache/compile_simlib/questa} {riviera=F:/Xpart-RV64/lab5.cache/compile_simlib/riviera} {activehdl=F:/Xpart-RV64/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset Ram
set_property top Ram [get_fileset Ram]
move_files -fileset [get_fileset Ram] [get_files -of_objects [get_fileset sources_1] F:/Xpart-RV64/lab5.srcs/sources_1/ip/Ram/Ram.xci]
generate_target all [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Rom_1/Rom.xci]
export_ip_user_files -of_objects [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Rom_1/Rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/Xpart-RV64/lab5.srcs/sources_1/ip/Rom_1/Rom.xci] -directory F:/Xpart-RV64/lab5.ip_user_files/sim_scripts -ip_user_files_dir F:/Xpart-RV64/lab5.ip_user_files -ipstatic_source_dir F:/Xpart-RV64/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Xpart-RV64/lab5.cache/compile_simlib/modelsim} {questa=F:/Xpart-RV64/lab5.cache/compile_simlib/questa} {riviera=F:/Xpart-RV64/lab5.cache/compile_simlib/riviera} {activehdl=F:/Xpart-RV64/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run Ram_synth_1
wait_on_run Ram_synth_1

reset_run Ram_synth_1
