# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831206

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 12504 
				add                 sp, sp, t1
i0000000000:	li                  x25, 10   
i0000000001:	and                 a4, a4, a5
				la                  sp, begin_signature
				li                  t1, 12984 
				add                 sp, sp, t1
i0000000002:	ld                  a5, 72(sp)          
i0000000003:	and                 a0, a0, a3
i0000000004:	slliw               s2, a4, 20
i0000000005:	srli                a5, a5, 11
i0000000006:	fence                         
i0000000007:	addi                sp, sp, 176
i0000000008:	addi                s1, sp, 164
i0000000009:	srlw                a0, s1, s1
i000000000a:	mul                 s7, s0, a1
i000000000b:	addi                s1, sp, 204
i000000000c:	addi                a0, sp, 164
i000000000d:	srl                 a4, t2, s8
i000000000e:	fsrmi               x0, 5     
i000000000f:	ld                  s0, 32(sp)          
				la                  sp, begin_signature
				li                  t1, 7680  
				add                 sp, sp, t1
i0000000010:	sd                  a5, 96(sp)          
i0000000011:	addi                sp, sp, -176
i0000000012:	remw                s5, a0, s1
i0000000013:	subw                a5, a5, a5
i0000000014:	lwu                 s1, 1388(sp)        
				la                  sp, begin_signature
				li                  t1, 3016  
				add                 sp, sp, t1
i0000000015:	sw                  a4, 8(sp)           
i0000000016:	or                  a1, a1, a2
i0000000017:	sd                  t1, 40(sp)          
i0000000018:	sb                  t1, 745(sp)         
i0000000019:	srli                a3, a3, 7 
i000000001a:	addi                a4, sp, 360
i000000001b:	divw                a5, a4, s1
i000000001c:	sra                 s4, a4, s1
i000000001d:	ld                  a4, 1944(sp)        
i000000001e:	lh                  a4, -1804(sp)       
i000000001f:	remw                s10, s1, s1
i0000000020:	srliw               s11, s10, 26
i0000000021:	addi                a4, sp, 4 
i0000000022:	ld                  s5, 216(sp)         
				la                  sp, begin_signature
				li                  t1, 10328 
				add                 sp, sp, t1
i0000000023:	lh                  s1, -1566(sp)       
i0000000024:	mul                 s5, s1, a5
i0000000025:	divuw               a0, t0, s5
i0000000026:	addw                a2, a2, a5
i0000000027:	mulw                a5, a4, a4
i0000000028:	fence                         
i0000000029:	sh                  a6, -356(sp)        
				li                  x28, 12   
				addi                x25, x25, 1
				srliw               a4, a5, 21
				addi                sp, sp, 256
				and                 a7, a5, s1
				sw                  tp, 28(sp)          
				fence.i                       
				lh                  s7, -116(sp)        
				divuw               s5, s1, a4
	
b000000002a:
				beq                 x25, x28, 1f        
				jal                 x1, i0000000025     
				1: li x25, 10                           
	
				sraw                s1, tp, s3
				add                 a5, zero, a4
				addiw               s4, s1, -990
				divuw               s1, a4, s1
				sub                 s0, s0, s0
				fence.i                       
				srai                a4, a4, 7 
i000000002a:	or                  a4, a4, a0
i000000002b:	sd                  s7, 64(sp)          
i000000002c:	add                 a4, zero, s7
i000000002d:	xor                 a5, a5, a0
i000000002e:	fence                         
i000000002f:	xori                a4, s1, -1631
				la                  sp, begin_signature
				li                  t1, 6784  
				add                 sp, sp, t1
i0000000030:	sd                  a4, 192(sp)         
i0000000031:	srai                a0, a0, 13
i0000000032:	lwu                 t1, 944(sp)         
i0000000033:	addi                a5, sp, 368
i0000000034:	srai                a5, a4, 34
i0000000035:	slliw               a5, a4, 25
i0000000036:	sub                 a3, a3, a5
i0000000037:	lw                  a5, 40(sp)          
i0000000038:	slti                s1, a4, -1222
i0000000039:	auipc               s1, 327023
i000000003a:	fence.i                       
i000000003b:	div                 a2, a5, a5
i000000003c:	addi                sp, sp, 160
i000000003d:	mulhu               s11, s3, a0
i000000003e:	lbu                 tp, -1752(sp)       
i000000003f:	lw                  s0, 60(sp)          
i0000000040:	sd                  a5, 0(sp)           
i0000000041:	mulhsu              gp, a5, s1
i0000000042:	lbu                 a4, -237(sp)        
i0000000043:	addi                sp, sp, -352
i0000000044:	remuw               a4, a5, s1
i0000000045:	remw                a5, a4, a4
i0000000046:	addw                a0, a5, s1
i0000000047:	remw                a5, s2, s5
i0000000048:	ld                  a1, 144(sp)         
i0000000049:	lui                 a5, 29    
i000000004a:	srl                 s10, a4, a4
i000000004b:	srai                a3, a3, 5 
i000000004c:	lb                  s1, 551(sp)         
i000000004d:	lh                  a4, -1348(sp)       
				la                  sp, begin_signature
				li                  t1, 3448  
				add                 sp, sp, t1
i000000004e:	lw                  s1, 92(sp)          
i000000004f:	sw                  a5, 12(sp)          
i0000000050:	add                 a5, zero, s1
i0000000051:	srli                s1, s1, 8 
				fence.i                       
				addi                sp, sp, -320
				sd                  a4, -896(sp)        
				sd                  s11, 176(sp)        
				fence.i                       
				mulh                a5, zero, s6
				sub                 s0, s0, s0
	
b0000000052:
				jal                 x1, i0000000068     
	
				sllw                a5, a4, s1
				addi                s1, sp, 276
				lwu                 t3, -1056(sp)       
				div                 a5, a5, a5
				addiw               zero, s1, -1771
				fence.i                       
				subw                a5, zero, s5
i0000000052:	div                 s1, a4, a4
i0000000053:	addw                s1, t2, s7
i0000000054:	sd                  s10, 1480(sp)       
i0000000055:	lw                  t1, 120(sp)         
i0000000056:	fence.i                       
i0000000057:	divuw               s0, a5, s1
i0000000058:	sh                  t3, 982(sp)         
i0000000059:	lw                  a4, -1616(sp)       
				la                  sp, begin_signature
				li                  t1, 7440  
				add                 sp, sp, t1
i000000005a:	sd                  s1, -1584(sp)       
				la                  sp, begin_signature
				li                  t1, 10952 
				add                 sp, sp, t1
i000000005b:	sd                  a0, 128(sp)         
i000000005c:	ld                  a4, 256(sp)         
i000000005d:	addi                a1, sp, 476
i000000005e:	sltiu               s8, gp, 1530
i000000005f:	addw                a4, s7, s3
				la                  sp, begin_signature
				li                  t1, 10744 
				add                 sp, sp, t1
i0000000060:	ld                  t4, 1368(sp)        
i0000000061:	addi                a2, sp, 408
i0000000062:	fence.i                       
i0000000063:	mulw                s1, s1, a4
i0000000064:	fence                         
i0000000065:	srli                s0, s0, 1 
i0000000066:	subw                s1, s1, a1
				la                  sp, begin_signature
				li                  t1, 8152  
				add                 sp, sp, t1
i0000000067:	lh                  s7, 1960(sp)        
i0000000068:	srai                s1, s1, 4 
i0000000069:	lw                  a5, 1540(sp)        
i000000006a:	lw                  s0, 60(sp)          
i000000006b:	addw                a2, a2, s1
i000000006c:	srliw               tp, t0, 10
i000000006d:	sd                  a5, 728(sp)         
i000000006e:	addi                sp, sp, -32
i000000006f:	div                 gp, a2, s6
i0000000070:	lwu                 a4, 1484(sp)        
				la                  sp, begin_signature
				li                  t1, 6192  
				add                 sp, sp, t1
i0000000071:	lh                  s8, -804(sp)        
i0000000072:	sb                  t0, -1004(sp)       
i0000000073:	lui                 a2, 13    
i0000000074:	addi                sp, sp, 64
i0000000075:	srai                a0, a0, 25
i0000000076:	sltu                tp, a3, s3
i0000000077:	xori                a7, s0, 1502
i0000000078:	srai                a0, a0, 3 
i0000000079:	remw                a4, s1, s1
				sd                  s5, 176(sp)         
				addi                sp, sp, -240
				ld                  s1, -48(sp)         
				subw                s0, a4, s1
				sw                  a4, 68(sp)          
				sw                  a4, 52(sp)          
				lbu                 t3, 1194(sp)        
	
b000000007a:
				la                  x27, i000000008d    
				jalr                x10, x27, 0         
	
				sltiu               a4, t4, -932
				srli                s10, a7, 51
				addw                s0, s0, s0
				div                 a5, t6, t6
				slliw               s7, gp, 20
				divuw               s1, a5, s1
				mul                 a4, s4, s2
i000000007a:	fence                         
i000000007b:	and                 s11, gp, s3
i000000007c:	srli                a4, a4, 11
				la                  sp, begin_signature
				li                  t1, 10096 
				add                 sp, sp, t1
i000000007d:	lwu                 s1, 600(sp)         
i000000007e:	sd                  a5, 160(sp)         
i000000007f:	sllw                t0, s5, a7
i0000000080:	ld                  a5, 16(sp)          
i0000000081:	addi                a4, zero, -22
i0000000082:	remuw               a5, s5, t6
i0000000083:	divw                s1, s1, a5
i0000000084:	divw                s8, a4, a4
				la                  sp, begin_signature
				li                  t1, 12088 
				add                 sp, sp, t1
i0000000085:	sw                  a1, 36(sp)          
i0000000086:	div                 s1, a5, s1
i0000000087:	sraiw               s1, t4, 0 
i0000000088:	fence.i                       
i0000000089:	or                  a5, s1, a5
i000000008a:	mulhsu              t1, a5, s1
i000000008b:	addiw               a1, a1, 1 
i000000008c:	srli                a5, a5, 16
i000000008d:	divuw               a2, a5, a4
i000000008e:	fence                         
i000000008f:	addi                sp, sp, -336
i0000000090:	fence.i                       
i0000000091:	fence                         
				la                  sp, begin_signature
				li                  t1, 13936 
				add                 sp, sp, t1
i0000000092:	lhu                 s3, 784(sp)         
i0000000093:	mulhu               s4, a4, s1
i0000000094:	sw                  t3, 52(sp)          
i0000000095:	divw                t4, s1, s1
i0000000096:	srai                a4, a4, 10
				la                  sp, begin_signature
				li                  t1, 5272  
				add                 sp, sp, t1
i0000000097:	lhu                 s6, 1526(sp)        
i0000000098:	sltu                s1, a5, s1
i0000000099:	addw                a5, a5, a1
i000000009a:	remuw               a5, s0, t3
i000000009b:	sltu                s3, a5, s1
i000000009c:	ld                  a4, 72(sp)          
i000000009d:	lbu                 a6, 1709(sp)        
i000000009e:	fence.i                       
i000000009f:	srai                a1, a1, 10
i00000000a0:	addi                sp, sp, -224
i00000000a1:	subw                a3, a3, a5
				li                  x29, 9    
				la                  sp, begin_signature
				li                  t1, 6896  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 6552  
				add                 sp, sp, t1
				addw                s1, s1, s0
				addi                sp, sp, -512
				divu                a5, a4, a5
				xor                 s11, a4, a4
				sraw                s1, s1, s1
				auipc               s6, 237611
				auipc               s1, 395495
	
b00000000a2:
				pre_branch_macro                        
				bge                 x29, x25, i000000009d
				post_branch_macro                       
	
				sraiw               a4, t6, 5 
				sh                  s11, 950(sp)        
				addi                s0, sp, 148
				lwu                 s8, 720(sp)         
				divw                s0, s1, a4
				mulw                a5, a5, a4
				sw                  a5, 52(sp)          
				li                  x25, 10   
i00000000a2:	subw                s3, s2, s0
i00000000a3:	srli                a3, a3, 8 
i00000000a4:	sw                  s7, 56(sp)          
i00000000a5:	mulhu               a4, zero, a7
				la                  sp, begin_signature
				li                  t1, 2288  
				add                 sp, sp, t1
i00000000a6:	ld                  a4, 64(sp)          
i00000000a7:	srliw               tp, a4, 19
i00000000a8:	srli                s1, s1, 3 
i00000000a9:	remw                s5, s2, s6
i00000000aa:	auipc               a5, 27923 
i00000000ab:	sd                  s1, 184(sp)         
i00000000ac:	srai                a4, s1, 2 
i00000000ad:	mulhsu              s0, s1, s1
i00000000ae:	sw                  tp, 1872(sp)        
i00000000af:	mulhu               s11, s1, s1
i00000000b0:	add                 gp, zero, a4
i00000000b1:	lb                  s1, 299(sp)         
i00000000b2:	ld                  s5, -616(sp)        
i00000000b3:	remu                s1, s1, a4
i00000000b4:	srl                 tp, s1, a4
i00000000b5:	lb                  a6, -391(sp)        
i00000000b6:	sltu                a0, s1, s1
i00000000b7:	addi                sp, sp, 0 
i00000000b8:	sd                  a5, -2000(sp)       
i00000000b9:	srli                a4, a4, 5 
i00000000ba:	ori                 t2, s1, 760
i00000000bb:	sltiu               s1, a4, -1568
i00000000bc:	sraiw               s1, a5, 25
i00000000bd:	addi                sp, sp, -160
i00000000be:	remw                s11, gp, a0
i00000000bf:	mulhu               a6, s1, a4
i00000000c0:	srai                a2, a2, 15
i00000000c1:	sub                 t0, a5, a4
i00000000c2:	div                 s11, t6, a1
i00000000c3:	lwu                 t1, -848(sp)        
				la                  sp, begin_signature
				li                  t1, 7888  
				add                 sp, sp, t1
i00000000c4:	sw                  a4, 44(sp)          
i00000000c5:	div                 s1, a5, s1
i00000000c6:	srai                a3, a3, 4 
i00000000c7:	mulhu               a5, t1, a7
i00000000c8:	divu                s4, a5, a5
i00000000c9:	rem                 a5, s1, s1
				ld                  s0, 224(sp)         
				lw                  a4, 396(sp)         
				mul                 s1, a5, a4
				divuw               tp, t6, tp
				remw                s5, t2, t6
				mul                 t4, a5, s1
				addi                s0, sp, 260
	
b00000000ca:
				jal                 x1, i00000000d5     
	
				sw                  zero, 116(sp)       
				srai                s0, s0, 14
				and                 a5, a5, s0
				sraiw               tp, s3, 22
				andi                s0, s0, -5
				andi                s0, s0, -13
				addi                a4, sp, 200
i00000000ca:	srai                s0, s0, 13
i00000000cb:	ld                  t1, -64(sp)         
i00000000cc:	lui                 a4, 253167
i00000000cd:	fence.i                       
i00000000ce:	sw                  a4, 104(sp)         
i00000000cf:	ld                  s8, 1664(sp)        
i00000000d0:	sd                  a5, 1056(sp)        
i00000000d1:	srai                s0, s0, 3 
i00000000d2:	fence                         
i00000000d3:	remw                a4, a5, a5
i00000000d4:	fence                         
i00000000d5:	sd                  a4, 64(sp)          
i00000000d6:	sw                  gp, 64(sp)          
i00000000d7:	lwu                 s3, 32(sp)          
i00000000d8:	srai                a5, a5, 9 
i00000000d9:	divuw               s4, a0, s8
i00000000da:	addi                sp, sp, 96
i00000000db:	fence                         
i00000000dc:	srai                a3, a3, 1 
i00000000dd:	slt                 a4, a4, s1
i00000000de:	ld                  a3, -1800(sp)       
i00000000df:	mul                 a4, s8, t4
i00000000e0:	srai                a3, a3, 9 
				la                  sp, begin_signature
				li                  t1, 2920  
				add                 sp, sp, t1
i00000000e1:	sb                  a5, -1742(sp)       
i00000000e2:	srlw                a5, s1, a4
i00000000e3:	fence.i                       
i00000000e4:	and                 s1, s11, s4
i00000000e5:	addi                sp, sp, -368
i00000000e6:	add                 t6, t6, gp
i00000000e7:	ld                  a1, 56(sp)          
i00000000e8:	divuw               s1, s11, a0
i00000000e9:	addi                s1, sp, 116
i00000000ea:	mul                 a1, s1, a5
i00000000eb:	srli                a4, a4, 2 
i00000000ec:	lw                  a5, 56(sp)          
i00000000ed:	sw                  a5, 40(sp)          
i00000000ee:	fence                         
i00000000ef:	divu                s2, s1, s1
i00000000f0:	sllw                s1, a4, a4
i00000000f1:	or                  a3, a3, a2
				li                  x29, 9    
				la                  sp, begin_signature
				li                  t1, 7112  
				add                 sp, sp, t1
				sw                  a4, 24(sp)          
				fence.i                       
				mul                 s7, t3, t6
				addi                sp, sp, -192
				addi                s1, zero, -3
				sd                  s1, 96(sp)          
				sw                  s1, 4(sp)           
	
b00000000f2:
				pre_branch_macro                        
				blt                 x25, x29, i00000000d6
				post_branch_macro                       
	
				sd                  a6, -344(sp)        
				srli                a4, a4, 1 
				sw                  s1, 32(sp)          
				srai                s1, s1, 1 
				ld                  s3, 192(sp)         
				srli                s0, s0, 3 
				addiw               s0, s0, -28
				li                  x25, 10   
i00000000f2:	mulhsu              a4, gp, t6
i00000000f3:	lh                  a4, -1446(sp)       
i00000000f4:	addi                sp, sp, -48
i00000000f5:	sraw                a4, a1, t2
i00000000f6:	srli                s1, s1, 2 
i00000000f7:	lw                  a1, 4(sp)           
i00000000f8:	sw                  s1, 48(sp)          
i00000000f9:	slli                a3, a3, 9 
i00000000fa:	remuw               s1, s1, a5
i00000000fb:	lwu                 s1, 1944(sp)        
i00000000fc:	lw                  a4, 72(sp)          
i00000000fd:	fence.i                       
i00000000fe:	addi                a0, sp, 492
i00000000ff:	sraiw               a5, s10, 20
i0000000100:	sraiw               t4, a5, 9 
i0000000101:	divw                a4, a4, a5
i0000000102:	slliw               a3, a7, 10
i0000000103:	sd                  t1, 136(sp)         
i0000000104:	sub                 t6, a5, s1
i0000000105:	xor                 a7, s7, a1
i0000000106:	sra                 a3, a5, a4
i0000000107:	add                 t0, a1, s3
i0000000108:	sh                  a6, -1220(sp)       
i0000000109:	andi                s0, s0, -10
i000000010a:	addi                sp, sp, 0 
i000000010b:	sd                  t1, 96(sp)          
i000000010c:	mulw                a5, t4, a3
i000000010d:	lw                  a5, 60(sp)          
i000000010e:	sub                 a4, a4, a0
i000000010f:	srli                a0, a0, 19
i0000000110:	addi                s1, sp, 180
i0000000111:	sw                  s8, 972(sp)         
i0000000112:	sd                  a1, 392(sp)         
i0000000113:	sw                  s1, 52(sp)          
i0000000114:	addw                a5, a5, s1
i0000000115:	srli                s1, a4, 31
i0000000116:	lui                 a7, 25    
i0000000117:	ld                  s6, 1776(sp)        
i0000000118:	sd                  a0, 112(sp)         
i0000000119:	lw                  a4, -1508(sp)       
				li                  x28, 12   
				addi                x25, x25, 1
				fence                         
				subw                s0, s0, s1
				remuw               s6, t6, s11
				mulh                s1, s1, a5
				andi                s6, s6, -1918
				addi                sp, sp, 0 
				remw                a6, s1, a5
	
b000000011a:
				beq                 x25, x28, 1f        
				jal                 x1, i0000000110     
				1: li x25, 10                           
	
				div                 a7, a5, a5
				sraw                s10, tp, t6
				srli                s0, s0, 9 
				ld                  s0, 120(sp)         
				lbu                 s5, 694(sp)         
				srai                s0, s0, 12
				sw                  s1, 76(sp)          
i000000011a:	srli                a5, a5, 11
i000000011b:	sb                  a4, -1293(sp)       
i000000011c:	lb                  a4, -1628(sp)       
i000000011d:	fence                         
i000000011e:	divuw               a5, t4, s10
				la                  sp, begin_signature
				li                  t1, 2552  
				add                 sp, sp, t1
i000000011f:	sb                  a5, 1647(sp)        
i0000000120:	sub                 s1, s1, a0
i0000000121:	add                 s7, zero, a4
				la                  sp, begin_signature
				li                  t1, 6528  
				add                 sp, sp, t1
i0000000122:	sd                  s0, 80(sp)          
i0000000123:	mulh                a4, s1, a5
i0000000124:	lw                  s7, 44(sp)          
i0000000125:	sra                 a4, t5, t4
i0000000126:	remuw               s1, a5, a4
i0000000127:	ld                  a5, 72(sp)          
i0000000128:	remuw               gp, a4, s1
i0000000129:	lb                  t3, 1886(sp)        
i000000012a:	lw                  a5, 112(sp)         
i000000012b:	ld                  a5, 80(sp)          
i000000012c:	slliw               zero, t0, 11
i000000012d:	lw                  a5, 116(sp)         
i000000012e:	fence                         
i000000012f:	ld                  a5, 32(sp)          
i0000000130:	fence.i                       
i0000000131:	ld                  a3, 80(sp)          
				la                  sp, begin_signature
				li                  t1, 11120 
				add                 sp, sp, t1
i0000000132:	ld                  a4, 768(sp)         
i0000000133:	sw                  s1, 60(sp)          
i0000000134:	lw                  a4, 72(sp)          
i0000000135:	fence.i                       
i0000000136:	addw                a4, a4, s1
i0000000137:	divw                s0, t0, s7
i0000000138:	sb                  t0, -821(sp)        
i0000000139:	addi                a5, sp, 352
i000000013a:	sw                  s11, 0(sp)          
i000000013b:	ld                  a5, 64(sp)          
i000000013c:	srli                a4, a4, 11
i000000013d:	divu                s1, a5, a4
i000000013e:	divw                s4, t1, zero
i000000013f:	lw                  a5, 12(sp)          
i0000000140:	divu                s1, a4, a5
