{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443768111626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443768111628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  2 08:41:51 2015 " "Processing started: Fri Oct  2 08:41:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443768111628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443768111628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_FSM -c lab3_FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_FSM -c lab3_FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443768111628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1443768112054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_sig-Arch_counter_sig " "Found design unit 1: counter_sig-Arch_counter_sig" {  } { { "counter_sig.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124614 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_sig " "Found entity 1: counter_sig" {  } { { "counter_sig.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_sig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_sig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_counter_sig-tb_counter_sig " "Found design unit 1: test_counter_sig-tb_counter_sig" {  } { { "tb_counter_sig.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_sig.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124617 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_counter_sig " "Found entity 1: test_counter_sig" {  } { { "tb_counter_sig.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_sig.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sig2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sig2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_sig2-Arch_counter_sig2 " "Found design unit 1: counter_sig2-Arch_counter_sig2" {  } { { "counter_sig2.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124620 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_sig2 " "Found entity 1: counter_sig2" {  } { { "counter_sig2.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_sig2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_sig2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_counter_sig2-tb_counter_sig2 " "Found design unit 1: test_counter_sig2-tb_counter_sig2" {  } { { "tb_counter_sig2.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_sig2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124623 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_counter_sig2 " "Found entity 1: test_counter_sig2" {  } { { "tb_counter_sig2.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_sig2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_var-Arch_counter_var " "Found design unit 1: counter_var-Arch_counter_var" {  } { { "counter_var.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_var.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124625 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_var " "Found entity 1: counter_var" {  } { { "counter_var.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_var.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter_var.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_counter_var.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_counter_var-tb_counter_var " "Found design unit 1: test_counter_var-tb_counter_var" {  } { { "tb_counter_var.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_var.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124628 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_counter_var " "Found entity 1: test_counter_var" {  } { { "tb_counter_var.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_counter_var.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Arch_divider " "Found design unit 1: divider-Arch_divider" {  } { { "divider.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124629 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_divider-tb_divider " "Found design unit 1: test_divider-tb_divider" {  } { { "tb_divider.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_divider.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124632 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_divider " "Found entity 1: test_divider" {  } { { "tb_divider.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_controller-bhv_clk_controller " "Found design unit 1: clk_controller-bhv_clk_controller" {  } { { "clk_controller.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/clk_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124634 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_controller " "Found entity 1: clk_controller" {  } { { "clk_controller.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/clk_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_alarm-bhv_alarm " "Found design unit 1: top_alarm-bhv_alarm" {  } { { "top_alarm.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124635 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_alarm " "Found entity 1: top_alarm" {  } { { "top_alarm.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sig_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sig_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_sig_10-Arch_counter_sig_10 " "Found design unit 1: counter_sig_10-Arch_counter_sig_10" {  } { { "counter_sig_10.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig_10.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124638 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_sig_10 " "Found entity 1: counter_sig_10" {  } { { "counter_sig_10.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/counter_sig_10.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_alarm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_alarm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_top_alarm-tb_top_alarm " "Found design unit 1: test_top_alarm-tb_top_alarm" {  } { { "tb_top_alarm.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_top_alarm.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124641 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_top_alarm " "Found entity 1: test_top_alarm" {  } { { "tb_top_alarm.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/tb_top_alarm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2_7seg-bhv " "Found design unit 1: bcd2_7seg-bhv" {  } { { "bcd2_7seg.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/bcd2_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124643 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2_7seg " "Found entity 1: bcd2_7seg" {  } { { "bcd2_7seg.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/bcd2_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443768124643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443768124643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_alarm " "Elaborating entity \"top_alarm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443768124728 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2_out1 top_alarm.vhd(59) " "Verilog HDL or VHDL warning at top_alarm.vhd(59): object \"count2_out1\" assigned a value but never read" {  } { { "top_alarm.vhd" "" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443768124738 "|top_alarm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:CLK1 " "Elaborating entity \"divider\" for hierarchy \"divider:CLK1\"" {  } { { "top_alarm.vhd" "CLK1" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768124743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_sig counter_sig:COUNT1 " "Elaborating entity \"counter_sig\" for hierarchy \"counter_sig:COUNT1\"" {  } { { "top_alarm.vhd" "COUNT1" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768124787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_sig_10 counter_sig_10:COUNT2 " "Elaborating entity \"counter_sig_10\" for hierarchy \"counter_sig_10:COUNT2\"" {  } { { "top_alarm.vhd" "COUNT2" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768124794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2_7seg bcd2_7seg:W1 " "Elaborating entity \"bcd2_7seg\" for hierarchy \"bcd2_7seg:W1\"" {  } { { "top_alarm.vhd" "W1" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443768124799 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125353 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 10 " "Ignored assignment(s) for \"LEDR\[10\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 11 " "Ignored assignment(s) for \"LEDR\[11\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 12 " "Ignored assignment(s) for \"LEDR\[12\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 13 " "Ignored assignment(s) for \"LEDR\[13\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 14 " "Ignored assignment(s) for \"LEDR\[14\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 15 " "Ignored assignment(s) for \"LEDR\[15\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 16 " "Ignored assignment(s) for \"LEDR\[16\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 17 " "Ignored assignment(s) for \"LEDR\[17\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125354 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 0 " "Ignored assignment(s) for \"LEDR\[0\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 1 " "Ignored assignment(s) for \"LEDR\[1\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 2 " "Ignored assignment(s) for \"LEDR\[2\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 3 " "Ignored assignment(s) for \"LEDR\[3\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 4 " "Ignored assignment(s) for \"LEDR\[4\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 5 " "Ignored assignment(s) for \"LEDR\[5\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 6 " "Ignored assignment(s) for \"LEDR\[6\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 7 " "Ignored assignment(s) for \"LEDR\[7\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 8 " "Ignored assignment(s) for \"LEDR\[8\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 9 " "Ignored assignment(s) for \"LEDR\[9\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 10 " "Ignored assignment(s) for \"LEDR\[10\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125358 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 11 " "Ignored assignment(s) for \"LEDR\[11\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 12 " "Ignored assignment(s) for \"LEDR\[12\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 13 " "Ignored assignment(s) for \"LEDR\[13\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 14 " "Ignored assignment(s) for \"LEDR\[14\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 15 " "Ignored assignment(s) for \"LEDR\[15\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 16 " "Ignored assignment(s) for \"LEDR\[16\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "LEDR 17 " "Ignored assignment(s) for \"LEDR\[17\]\" because \"LEDR\" is not a bus or array" {  } { { "top_alarm.vhd" "LEDR" { Text "/home/parallels/workspace/digital_vhdl/il2217-digital-design-using-hdl/lab3_dp/top_alarm.vhd" 9 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1443768125359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1443768125557 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab3_FSM " "Ignored assignments for entity \"lab3_FSM\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab3_FSM -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity lab3_FSM -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1443768125992 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab3_FSM -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab3_FSM -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1443768125992 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity lab3_FSM -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity lab3_FSM -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1443768125992 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1443768125992 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443768126224 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443768126224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443768126479 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443768126479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443768126479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443768126479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443768126494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  2 08:42:06 2015 " "Processing ended: Fri Oct  2 08:42:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443768126494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443768126494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443768126494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443768126494 ""}
