
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# set your TOPLEVEL here
set TOPLEVEL "top_pipe"
top_pipe
# change your timing constraint here
set TEST_CYCLE 3.8
3.8
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
top_pipe
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
# define a lib path here
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
# Read Design File (add your files here)
set HDL_DIR "../source"
../source
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/top_pipe.v $HDL_DIR/top.v $HDL_DIR/CPU_define.v $HDL_DIR/alu.v $HDL_DIR/controller.v $HDL_DIR/PC.v $HDL_DIR/regfile.v $HDL_DIR/IF_stage.v $HDL_DIR/IF_ID.v $HDL_DIR/ID_stage.v $HDL_DIR/ID_EXE.v $HDL_DIR/EXE_stage.v $HDL_DIR/EX_MEM.v $HDL_DIR/MEM_WB_stage.v $HDL_DIR/WB_stage.v"
Running PRESTO HDLC
Compiling source file ../source/top_pipe.v
Compiling source file ../source/top.v
Warning:  ../source/top.v:214: the undeclared symbol 'WB_RegWrite' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../source/top.v:215: the undeclared symbol 'WB_VRegWrite' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../source/top.v:252: the undeclared symbol 'ID_VRegWrite' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../source/top.v:321: the undeclared symbol 'EXE_VRegWrite' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../source/top.v:431: the undeclared symbol 'MEM_VRegWrite' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../source/top.v:494: the undeclared symbol 'WB_MemtoReg' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file ../source/CPU_define.v
Compiling source file ../source/alu.v
Compiling source file ../source/controller.v
Compiling source file ../source/PC.v
Compiling source file ../source/regfile.v
Compiling source file ../source/IF_stage.v
Compiling source file ../source/IF_ID.v
Compiling source file ../source/ID_stage.v
Compiling source file ../source/ID_EXE.v
Compiling source file ../source/EXE_stage.v
Compiling source file ../source/EX_MEM.v
Compiling source file ../source/MEM_WB_stage.v
Compiling source file ../source/WB_stage.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
# elaborate your design
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'saed32io_wb_ss0p95v125c_2p25v'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine top_pipe line 74 in file
		'../source/top_pipe.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rst_n_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    boot_up_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'top_pipe'.
Information: Building the design 'top'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IF_stage'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'IF_ID'. (HDL-193)

Inferred memory devices in process
	in routine IF_ID line 13 in file
		'../source/IF_ID.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ID_instn_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|      ID_PC_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ID_stage'. (HDL-193)

Inferred memory devices in process
	in routine ID_stage line 185 in file
		'../source/ID_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ID_stage line 195 in file
		'../source/ID_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   instn_LW_SW_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Information: Building the design 'ID_EXE'. (HDL-193)

Inferred memory devices in process
	in routine ID_EXE line 95 in file
		'../source/ID_EXE.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_o_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|  EXE_VRegWrite_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     EXE_PC_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
|   EXE_rt_addr_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   EXE_rd_addr_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    EXE_shamt_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    EXE_funct_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|    EXE_immd_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   EXE_RegDst_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  EXE_RegWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  EXE_MemtoReg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    EXE_write_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|   EXE_branch_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    EXE_ALUOp_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
|   EXE_ALUSrc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'EXE_stage'. (HDL-193)
Warning:  ../source/EXE_stage.v:119: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Information: Building the design 'EX_MEM'. (HDL-193)

Inferred memory devices in process
	in routine EX_MEM line 49 in file
		'../source/EX_MEM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| alu_result_v7_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   VRegWrite_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   RegWrite_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  alu_result_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|    MemRead_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      PC_o_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | Y  | N  | N  |
|  write_addr_o_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|  write_data_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     zero_o_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   MemtoReg_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    branch_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| alu_result_v0_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v1_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v2_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v3_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v4_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v5_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v6_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'MEM_WB_stage'. (HDL-193)

Inferred memory devices in process
	in routine MEM_WB_stage line 34 in file
		'../source/MEM_WB_stage.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| alu_result_v7_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   VRegWrite_o_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   RegWrite_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|  alu_result_o_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|  write_addr_o_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   MemtoReg_o_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| alu_result_v0_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v1_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v2_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v3_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v4_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v5_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
| alu_result_v6_o_reg | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'WB_stage'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PC'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'../source/PC.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine PC line 28 in file
		'../source/PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    PC_state_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PC line 50 in file
		'../source/PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PC_out_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Information: Building the design 'regfile'. (HDL-193)

Statistics for case statements in always block at line 148 in file
	'../source/regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           196            |     no/auto      |
===============================================

Statistics for case statements in always block at line 260 in file
	'../source/regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           262            |     no/auto      |
===============================================

Statistics for case statements in always block at line 297 in file
	'../source/regfile.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           299            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine regfile line 148 in file
		'../source/regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       gpr_reg       | Flip-flop | 1024  |  Y  | N  | N  | N  | Y  | N  | N  |
|   read_data1_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|   read_data2_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regfile line 260 in file
		'../source/regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| read_data_v1_3_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_4_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_5_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_6_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_7_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_0_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_1_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v1_2_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine regfile line 297 in file
		'../source/regfile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| read_data_v2_3_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_4_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_5_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_6_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_7_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_0_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_1_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| read_data_v2_2_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   regfile/191    |   32   |   32    |      5       |
|   regfile/193    |   32   |   32    |      5       |
|   regfile/192    |   32   |   32    |      5       |
|   regfile/254    |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 59 in file
	'../source/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            60            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 97 in file
	'../source/controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)
Warning:  ../source/alu.v:138: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:139: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:140: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:141: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:142: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:143: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:144: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:145: signed to unsigned assignment occurs. (VER-318)
Warning:  ../source/alu.v:213: signed to unsigned conversion occurs. (VER-318)
Warning:  ../source/alu.v:217: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 149 in file
	'../source/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           150            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 246 in file
	'../source/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           247            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
# Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
1
# link the design
current_design $TOPLEVEL
Current design is 'top_pipe'.
{top_pipe}
link

  Linking design 'top_pipe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (14 designs)              /home/m107/m107061552/ICLAB/ICLAB-FINAL-vector-processor/syn/top_pipe.db, etc
  saed32hvt_ss0p95v125c (library) /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library saed32hvt_ss0p95v125c ss0p95v125c
Using operating conditions 'ss0p95v125c' found in library 'saed32hvt_ss0p95v125c'.
1
# Setting wireload model
set auto_wire_load_selection area_reselect
area_reselect
set_wire_load_mode enclosed
1
set_wire_load_selection_group predcaps
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE [get_ports clk]
1
###  set clock constrain
set_ideal_network [get_ports clk]
1
set_dont_touch_network [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay 1 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $TEST_CYCLE*0.5] -clock clk [all_outputs]
1
set_fix_hold [get_clocks clk]
1
# Setting DRC Constraint
# Defensive setting: smallest fanout_load 0.041 and WLM max fanout # 20 => 0.041*20 = 0.82
# max_transition and max_capacitance are given in the cell library
set_max_fanout 0.82 $TOPLEVEL
1
# Area Constraint
set_max_area 0
1
1
source -echo -verbose 2_compile.tcl 
# this cell's verilog will cause ncverilog to hang 
set_dont_use [format "%s%s" saed32hvt_ss0p95v125c {/SDFFNASRX1*}]
1
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -gate_clock -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================


Information: There are 87 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'top_pipe'

  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Loaded alib file './alib-52/saed32io_wb_ss0p95v125c_2p25v.db.alib' (placeholder)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'regfile'
 Implement Synthetic for 'regfile'.
Information: Added key list 'DesignWare' to design 'regfile'. (DDB-72)
  Processing 'alu'
Information: Added key list 'DesignWare' to design 'alu'. (DDB-72)
 Implement Synthetic for 'alu'.
  Processing 'EX_MEM'
  Processing 'controller'
  Processing 'PC'
 Implement Synthetic for 'PC'.
Information: Added key list 'DesignWare' to design 'PC'. (DDB-72)
  Processing 'ID_stage'
 Implement Synthetic for 'ID_stage'.
Information: Added key list 'DesignWare' to design 'ID_stage'. (DDB-72)
  Processing 'ID_EXE'
  Processing 'top_pipe'
  Processing 'IF_stage'
  Processing 'SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_regfile_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_IF_ID_mydesign_0'
  Processing 'MEM_WB_stage'
  Processing 'EXE_stage'
 Implement Synthetic for 'EXE_stage'.
Information: Added key list 'DesignWare' to design 'EXE_stage'. (DDB-72)
  Processing 'top'
  Processing 'IF_ID'
  Processing 'WB_stage'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design top, since there are no registers. (PWR-806)
Information: Skipping clock gating on design IF_stage, since there are no registers. (PWR-806)
Information: Skipping clock gating on design EXE_stage, since there are no registers. (PWR-806)
Information: Skipping clock gating on design WB_stage, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_IF_ID_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design controller, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ID_stage_DW01_dec_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ID_stage_DW01_dec_J4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design EXE_stage_DP_OP_10J5_124_1299_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design EXE_stage_DW01_add_J5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design regfile_DP_OP_96J1_124_636_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_RSOP_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_cmp_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW_mult_uns_J2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DW01_sub_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_137J2_124_8574_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_140J2_128_6433_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_143J2_131_4392_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_146J2_134_2351_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_149J2_137_310_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_152J2_140_5957_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_155J2_143_3916_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_158J2_146_4630_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_DP_OP_161J2_149_9801_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ID_stage_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_181, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_182, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_183, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_184, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_185, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_mydesign_186, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_IF_ID_mydesign_1, since there are no registers. (PWR-806)
Information: Performing clock-gating on design EX_MEM. (PWR-730)
Information: Performing clock-gating on design MEM_WB_stage. (PWR-730)
Information: Performing clock-gating on design ID_EXE. (PWR-730)
Information: Performing clock-gating on design IF_ID. (PWR-730)
Information: Performing clock-gating on design PC. (PWR-730)
Information: Performing clock-gating on design top_pipe. (PWR-730)
Information: Performing clock-gating on design ID_stage. (PWR-730)
Information: Performing clock-gating on design regfile. (PWR-730)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'alu_DP_OP_137_154_6280_3'

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:51   81729.9      0.00       0.0    3436.1                           1431060736.0000      0.00  
    0:01:51   81729.9      0.00       0.0    3436.1                           1431060736.0000      0.00  
    0:01:51   81729.9      0.00       0.0    3436.1                           1431060736.0000      0.00  
    0:01:51   81729.9      0.00       0.0    3436.1                           1431060736.0000      0.00  

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%

  Beginning WLM Backend Optimization
  --------------------------------------
    0:02:16   81305.0      0.00       0.0    3418.9                           1399602944.0000      0.00  
    0:02:17   81259.0      0.00       0.0    3417.5                           1397998464.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:21   80763.4      0.00       0.0    3309.9                           1319683968.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:02:40   85453.9      0.21       1.8    1304.8 top0/EXE_stage/alu/net86571 1408966272.0000      0.00  
    0:02:42   86370.1      0.18       1.1    1041.9 top0/ID_stage/regfile/net75019 1417823744.0000      0.00  
    0:02:44   87103.5      0.18       1.4     842.7 top0/EXE_stage/alu/net103774 1426177152.0000      0.00  
    0:02:47   87525.4      0.16       1.6     740.1 top0/ID_stage/regfile/net98379 1428407040.0000      0.00  
    0:02:50   88064.7      0.14       1.8     682.4 top0/EXE_stage/alu/net92784 1436237824.0000      0.00  
    0:02:52   88377.1      0.11       1.7     637.1 top0/ID_stage/cnt[12]     1439623168.0000      0.00  
    0:02:54   89205.3      0.11       1.7     508.2 top0/EXE_stage/alu/net98712 1448067328.0000      0.00  
    0:02:56   89615.0      0.11       1.7     473.5 top0/EXE_stage/alu/net99334 1449370112.0000      0.00  
    0:02:59   89956.0      0.11       1.7     457.3 top0/EXE_stage/alu/net86329 1451298688.0000      0.00  
    0:03:00   90539.1      0.11       1.2     442.8 top0/ID_stage/rd_addr[3]  1457632768.0000      0.00  
    0:03:02   90608.9      0.11       1.2     439.6 top0/EXE_stage/alu/net101346 1457842176.0000      0.00  
    0:03:04   90542.9      0.11       1.2     437.6 top0/EXE_stage/alu/net108743 1453481216.0000      0.00  
    0:03:07   90506.3      0.11       1.2     435.0 top0/EXE_stage/alu/net110076 1450557952.0000      0.00  
    0:03:09   90502.5      0.11       1.2     435.0 top0/EXE_stage/alu/net112471 1449719808.0000      0.00  
    0:03:11   90349.0      0.11       1.2     429.2 top0/ID_stage/net113154   1445320320.0000      0.00  
    0:03:12   90325.3      0.11       1.2     428.5 top0/EXE_stage/alu/net88745 1445035008.0000      0.00  
    0:03:13   90321.3      0.11       1.2     428.5 top0/ID_stage/regfile/net76478 1444354304.0000      0.00  
    0:03:15   91918.5      0.11       1.2     388.0 top0/EXE_stage/alu/net91017 1449319552.0000      0.00  
    0:03:18   92543.0      0.11       1.1     371.3 top0/EXE_stage/alu/net81631 1450917632.0000      0.00  
    0:03:20   92544.8      0.11       1.1     370.9 top0/EXE_stage/alu/net104490 1450942976.0000      0.00  
    0:03:25   92535.9      0.11       1.1     370.7 top0/EXE_stage/alu/net112047 1450287232.0000      0.00  
    0:03:28   92553.4      0.11       1.1     370.2 top0/EXE_stage/alu/net84247 1449967360.0000      0.00  
    0:03:31   92582.9      0.11       1.1     369.5 top0/EXE_stage/alu/net103250 1450072576.0000      0.00  
    0:03:34   92586.9      0.11       1.1     369.5 top0/EXE_stage/alu/net88707 1450171136.0000      0.00  
    0:03:38   92588.2      0.01       0.0     369.0 top0/EX_MEM/alu_result_v5_o_reg[31]/D 1450871168.0000      0.00  
    0:03:42   92587.5      0.03       0.2     366.8 top0/EXE_stage/alu/ALUSrc 1450460160.0000      0.00  
    0:03:45   92764.1      0.04       0.2     356.0 top0/EXE_stage/alu/net101316 1454956928.0000      0.00  
    0:03:48   92751.6      0.04       0.2     355.8 top0/EXE_stage/alu/net109899 1453177344.0000      0.00  
    0:03:51   92747.8      0.04       0.2     355.8 top0/EXE_stage/alu/net108515 1452648832.0000      0.00  
    0:03:54   92750.9      0.04       0.2     354.9 top0/EXE_stage/alu/net88708 1451604480.0000      0.00  
    0:03:57   92833.0      0.13       0.6     349.5 top0/ID_stage/regfile/read_addr2[1] 1453217024.0000      0.00  
    0:04:03   92837.0      0.01       0.0     348.3 top0/EX_MEM/alu_result_v0_o_reg[31]/D 1452969984.0000      0.00  
    0:04:05   92826.9      0.00       0.0     348.0 top0/EXE_stage/alu/net107603 1452344064.0000      0.00  
    0:04:09   92824.1      0.00       0.0     348.0 top0/EXE_stage/alu/net111366 1451840256.0000      0.00  
    0:04:11   92809.3      0.00       0.0     348.0 top0/EXE_stage/alu/net88702 1450864768.0000      0.00  
    0:04:13   92808.1      0.00       0.0     348.0 top0/EXE_stage/alu/net93136 1450617472.0000      0.00  
    0:04:15   92805.8      0.00       0.0     348.0                           1450196608.0000      0.00  
    0:04:15   92805.8      0.00       0.0     348.0                           1450196608.0000      0.00  

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%, saed32cell_svt 0.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:04:15   92805.8      0.00       0.0     348.0                           1450196608.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:05:02   87507.9      0.01       0.1     347.4 top0/EX_MEM/alu_result_v0_o_reg[31]/D 1349554816.0000      0.00  
    0:05:05   87506.4      0.01       0.0     347.4                           1349586432.0000      0.00  
    0:05:06   87580.1      0.00       0.0     360.0                           1352054656.0000      0.00  
    0:05:06   87580.1      0.00       0.0     360.0                           1352054656.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:10   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:05:12   87499.5      0.00       0.0     360.0                           1341023616.0000      0.00  
    0:05:16   87385.9      0.11       0.8     359.3                           1334508672.0000      0.00  
    0:05:20   87389.7      0.01       0.0     372.8                           1336613888.0000      0.00  
    0:05:22   87385.4      0.01       0.0     372.9                           1336572416.0000      0.00  
    0:05:24   87357.7      0.01       0.0     372.9                           1336131328.0000      0.00  
    0:05:25   87356.2      0.01       0.0     372.9                           1336126720.0000      0.00  
    0:05:25   87356.2      0.01       0.0     372.9                           1336126720.0000      0.00  
    0:05:29   87371.1      0.01       0.0     372.9                           1337150720.0000      0.00  
    0:05:35   87338.1      0.01       0.0     372.9                           1336792576.0000      0.00  
    0:05:38   87304.8      0.00       0.0     372.8                           1336416512.0000      0.00  
    0:05:47   87498.0      0.00       0.0     362.1 top0/EXE_stage/alu/net109893 1344647808.0000      0.00  
    0:05:49   87477.4      0.00       0.0     352.0 top0/EXE_stage/alu/net120957 1341355520.0000      0.00  
    0:05:53   87459.6      0.00       0.0     352.0 top0/EXE_stage/alu/net93160 1338685440.0000      0.00  
    0:06:08   87459.3      0.00       0.0     352.0 top0/EX_MEM/alu_result_v0_o_reg[30]/D 1338622080.0000      0.00  
    0:06:17   87458.1      0.00       0.0     352.0 top0/EXE_stage/alu/net106846 1338310272.0000      0.00  
    0:06:20   87462.9      0.00       0.0     351.6 top0/EXE_stage/alu/read_data_v1_1[30] 1338354944.0000      0.00  
    0:06:23   87476.6      0.07       0.5     349.2 top0/EXE_stage/alu/net108442 1338364288.0000      0.00  
    0:06:27   87477.4      0.07       0.5     349.2 top0/EXE_stage/alu/net117757 1338452352.0000      0.00  
    0:06:31   87478.1      0.07       0.5     349.2 top0/EXE_stage/alu/net118342 1338585472.0000      0.00  
    0:06:36   87492.4      0.01       0.1     348.9 top0/EX_MEM/alu_result_v0_o_reg[30]/D 1339763712.0000      0.00  
    0:06:41   87496.2      0.01       0.0     348.5 top0/EXE_stage/alu/net101018 1339745408.0000      0.00  
    0:06:46   87495.4      0.01       0.1     348.5 top0/EXE_stage/alu/net120721 1339600128.0000      0.00  
    0:06:49   87495.9      0.01       0.1     348.5 top0/EXE_stage/alu/net85584 1339572992.0000      0.00  
    0:06:50   87494.4      0.01       0.1     348.5                           1339501568.0000      0.00  
    0:06:51   87593.3      0.00       0.0     370.7                           1341594496.0000      0.00  
    0:06:51   87593.3      0.00       0.0     370.7                           1341594496.0000      0.00  
    0:06:51   87593.3      0.00       0.0     370.7                           1341594496.0000      0.00  
    0:06:55   87566.3      0.00       0.0     372.4                           1338778624.0000      0.00  
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'top_pipe' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'top0/ID_stage/regfile/n1088': 1088 load(s), 1 driver(s)
     Net 'top0/ID_stage/regfile/clk_gate_read_data_v2_2_reg_1/net12004': 1192 load(s), 1 driver(s)
  Loading target library 'saed32io_wb_ss0p95v125c_2p25v'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'instn[25]' from design 'controller'
Removing port 'instn[24]' from design 'controller'
Removing port 'instn[23]' from design 'controller'
Removing port 'instn[22]' from design 'controller'
Removing port 'instn[21]' from design 'controller'
Removing port 'instn[20]' from design 'controller'
Removing port 'instn[19]' from design 'controller'
Removing port 'instn[18]' from design 'controller'
Removing port 'instn[17]' from design 'controller'
Removing port 'instn[16]' from design 'controller'
Removing port 'instn[15]' from design 'controller'
Removing port 'instn[14]' from design 'controller'
Removing port 'instn[13]' from design 'controller'
Removing port 'instn[12]' from design 'controller'
Removing port 'instn[11]' from design 'controller'
Removing port 'instn[10]' from design 'controller'
Removing port 'instn[9]' from design 'controller'
Removing port 'instn[8]' from design 'controller'
Removing port 'instn[7]' from design 'controller'
Removing port 'instn[6]' from design 'controller'
Removing port 'instn[5]' from design 'controller'
Removing port 'instn[4]' from design 'controller'
Removing port 'instn[3]' from design 'controller'
Removing port 'instn[2]' from design 'controller'
Removing port 'instn[1]' from design 'controller'
Removing port 'instn[0]' from design 'controller'
1
1
source -echo -verbose 3_report.tcl 
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/top_pipe_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/m107/m107061552/ICLAB/ICLAB-FINAL-vector-processor/syn/netlist/top_pipe_syn.v'.
1
write_sdf -version 1.0  -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/m107/m107061552/ICLAB/ICLAB-FINAL-vector-processor/syn/netlist/top_pipe_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'top_pipe' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/top_pipe_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Thank you...
