0.6
2018.3
Dec  6 2018
23:39:36
/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/Lab 8.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/clock_divider.v,1680098212,verilog,,/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/clock_divider_tb.v,,clock_divider,,,,,,,,
/home/ugrads/a/abhi.bhattacharyya/ecen248/Lab 8/clock_divider_tb.v,1680097908,verilog,,,,clock_divider_tb,,,,,,,,
