module ringcounter(input clk,rst, output reg [3:0]y);

always@(posedge clk)
begin

if (rst==1)
y[3:0]<=4'b1000;
else if (rst==0)
y[0]<=y[1];
y[1]<=y[2];
y[2]<=y[3];
y[3]<=y[0];

end 
endmodule
