ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.isr_bouton,"ax",%progbits
  21              		.align	2
  22              		.global	isr_bouton
  23              		.thumb
  24              		.thumb_func
  25              		.type	isr_bouton, %function
  26              	isr_bouton:
  27              	.LFB656:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** *
   4:main_cm4.c    **** * Version: 1.2
   5:main_cm4.c    **** *
   6:main_cm4.c    **** * Description: This file main application code for the CE223727 EmWin Graphics
   7:main_cm4.c    **** *				library EInk Display 
   8:main_cm4.c    **** 
   9:main_cm4.c    **** ********************************************************************************
  10:main_cm4.c    **** *************MODIFIED by Christophe Cloutier-Tremblay.**************************
  11:main_cm4.c    **** ********************************************************************************
  12:main_cm4.c    **** * 
  13:main_cm4.c    **** *
  14:main_cm4.c    **** * Hardware Dependency: CY8CKIT-028-EPD E-Ink Display Shield
  15:main_cm4.c    **** *					   CY8CKIT-062-BLE PSoC6 BLE Pioneer Kit
  16:main_cm4.c    **** *
  17:main_cm4.c    **** ******************************************************************************* 
  18:main_cm4.c    **** * Copyright (2019), Cypress Semiconductor Corporation. All rights reserved. 
  19:main_cm4.c    **** ******************************************************************************* 
  20:main_cm4.c    **** * This software, including source code, documentation and related materials 
  21:main_cm4.c    **** * (“Software”), is owned by Cypress Semiconductor Corporation or one of its 
  22:main_cm4.c    **** * subsidiaries (“Cypress”) and is protected by and subject to worldwide patent 
  23:main_cm4.c    **** * protection (United States and foreign), United States copyright laws and 
  24:main_cm4.c    **** * international treaty provisions. Therefore, you may use this Software only 
  25:main_cm4.c    **** * as provided in the license agreement accompanying the software package from 
  26:main_cm4.c    **** * which you obtained this Software (“EULA”). 
  27:main_cm4.c    **** * 
  28:main_cm4.c    **** * If no EULA applies, Cypress hereby grants you a personal, non-exclusive, 
  29:main_cm4.c    **** * non-transferable license to copy, modify, and compile the Software source 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 2


  30:main_cm4.c    **** * code solely for use in connection with Cypress’s integrated circuit products. 
  31:main_cm4.c    **** * Any reproduction, modification, translation, compilation, or representation 
  32:main_cm4.c    **** * of this Software except as specified above is prohibited without the express 
  33:main_cm4.c    **** * written permission of Cypress. 
  34:main_cm4.c    **** * 
  35:main_cm4.c    **** * Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND, 
  36:main_cm4.c    **** * EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT, IMPLIED 
  37:main_cm4.c    **** * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress 
  38:main_cm4.c    **** * reserves the right to make changes to the Software without notice. Cypress 
  39:main_cm4.c    **** * does not assume any liability arising out of the application or use of the 
  40:main_cm4.c    **** * Software or any product or circuit described in the Software. Cypress does 
  41:main_cm4.c    **** * not authorize its products for use in any products where a malfunction or 
  42:main_cm4.c    **** * failure of the Cypress product may reasonably be expected to result in 
  43:main_cm4.c    **** * significant property damage, injury or death (“High Risk Product”). By 
  44:main_cm4.c    **** * including Cypress’s product in a High Risk Product, the manufacturer of such 
  45:main_cm4.c    **** * system or application assumes all risk of such use and in doing so agrees to 
  46:main_cm4.c    **** * indemnify Cypress against all liability.
  47:main_cm4.c    **** ********************************************************************************/
  48:main_cm4.c    **** 
  49:main_cm4.c    **** #include "project.h"
  50:main_cm4.c    **** 
  51:main_cm4.c    **** #include "touch_task.h"
  52:main_cm4.c    **** #include "global_variables.h"
  53:main_cm4.c    **** #include "LED_task.h"
  54:main_cm4.c    **** #include "bmi160.h"
  55:main_cm4.c    **** #include "bmi160_defs.h"
  56:main_cm4.c    **** #include "i2cm_support.h"
  57:main_cm4.c    **** #include "master.h"
  58:main_cm4.c    **** #include "MAX30102_functions.h"
  59:main_cm4.c    **** #include <arm_math.h>
  60:main_cm4.c    **** #include <core_cm4.h>
  61:main_cm4.c    **** #include <string.h>
  62:main_cm4.c    **** #include "motion_task.h"
  63:main_cm4.c    **** 
  64:main_cm4.c    **** 
  65:main_cm4.c    **** 
  66:main_cm4.c    **** //*******************************************************************************/
  67:main_cm4.c    **** void isr_bouton(void)
  68:main_cm4.c    **** {  
  29              		.loc 1 68 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.LBB14:
  36              	.LBB15:
  37              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 3


  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 4


  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 5


 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 6


 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 7


 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 8


 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 9


 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 10


 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 11


 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 12


 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 13


 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 14


 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 15


 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 16


 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 17


 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 18


 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 19


 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 20


 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 21


1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 22


1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 23


1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 24


1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 25


1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 26


1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 27


1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 28


1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 29


1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 30


1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  38              		.loc 2 1603 0
  39 0000 0C4B     		ldr	r3, .L3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 31


  40 0002 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
  41              		.loc 2 1605 0
  42 0004 1022     		movs	r2, #16
  43 0006 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
  44              		.loc 2 1608 0
  45 0008 5B69     		ldr	r3, [r3, #20]
  46              	.LVL1:
  47              	.LBE15:
  48              	.LBE14:
  69:main_cm4.c    ****    
  70:main_cm4.c    ****  /* Clears the triggered pin interrupt */
  71:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(P0_4_PORT, P0_4_NUM);
  72:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
  49              		.loc 1 72 0
  50 000a 0B4B     		ldr	r3, .L3+4
  51 000c B3F90030 		ldrsh	r3, [r3]
  52              	.LVL2:
  53              	.LBB16:
  54              	.LBB17:
  55              		.file 3 ".\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/core_cm4.h ****  *
  18:.\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 32


  33:.\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:.\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 33


  90:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 132:.\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CMSIS\Core\Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 34


 147:.\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 35


 204:.\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:.\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 36


 261:.\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CMSIS\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 37


 318:.\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:.\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CMSIS\Core\Include/core_cm4.h ****   {
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 38


 375:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 39


 432:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:.\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 40


 489:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:.\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 41


 546:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:.\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 42


 603:.\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:.\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 43


 660:.\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:.\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 44


 717:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CMSIS\Core\Include/core_cm4.h ****  */
 759:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 45


 774:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 46


 831:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CMSIS\Core\Include/core_cm4.h **** 
 873:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 47


 888:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 48


 945:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CMSIS\Core\Include/core_cm4.h **** 
 987:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 49


1002:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:.\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CMSIS\Core\Include/core_cm4.h **** /**
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 50


1059:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 51


1116:.\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 52


1173:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CMSIS\Core\Include/core_cm4.h ****   @{
1215:.\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 53


1230:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 54


1287:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:.\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 55


1344:.\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:.\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 56


1401:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CMSIS\Core\Include/core_cm4.h **** 
1443:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 57


1458:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 58


1515:.\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 59


1572:.\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CMSIS\Core\Include/core_cm4.h **** #else
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 60


1629:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1671:.\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 61


1686:.\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1688:.\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:.\CMSIS\Core\Include/core_cm4.h ****   }
1691:.\CMSIS\Core\Include/core_cm4.h **** }
1692:.\CMSIS\Core\Include/core_cm4.h **** 
1693:.\CMSIS\Core\Include/core_cm4.h **** 
1694:.\CMSIS\Core\Include/core_cm4.h **** /**
1695:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1696:.\CMSIS\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1697:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1698:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1699:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1700:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1701:.\CMSIS\Core\Include/core_cm4.h ****  */
1702:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1703:.\CMSIS\Core\Include/core_cm4.h **** {
1704:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1705:.\CMSIS\Core\Include/core_cm4.h ****   {
1706:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1707:.\CMSIS\Core\Include/core_cm4.h ****   }
1708:.\CMSIS\Core\Include/core_cm4.h ****   else
1709:.\CMSIS\Core\Include/core_cm4.h ****   {
1710:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1711:.\CMSIS\Core\Include/core_cm4.h ****   }
1712:.\CMSIS\Core\Include/core_cm4.h **** }
1713:.\CMSIS\Core\Include/core_cm4.h **** 
1714:.\CMSIS\Core\Include/core_cm4.h **** 
1715:.\CMSIS\Core\Include/core_cm4.h **** /**
1716:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1717:.\CMSIS\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1718:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1719:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1720:.\CMSIS\Core\Include/core_cm4.h ****  */
1721:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1722:.\CMSIS\Core\Include/core_cm4.h **** {
1723:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1724:.\CMSIS\Core\Include/core_cm4.h ****   {
1725:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1726:.\CMSIS\Core\Include/core_cm4.h ****     __DSB();
1727:.\CMSIS\Core\Include/core_cm4.h ****     __ISB();
1728:.\CMSIS\Core\Include/core_cm4.h ****   }
1729:.\CMSIS\Core\Include/core_cm4.h **** }
1730:.\CMSIS\Core\Include/core_cm4.h **** 
1731:.\CMSIS\Core\Include/core_cm4.h **** 
1732:.\CMSIS\Core\Include/core_cm4.h **** /**
1733:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Pending Interrupt
1734:.\CMSIS\Core\Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1735:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1736:.\CMSIS\Core\Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1737:.\CMSIS\Core\Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1738:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1739:.\CMSIS\Core\Include/core_cm4.h ****  */
1740:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1741:.\CMSIS\Core\Include/core_cm4.h **** {
1742:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 62


1743:.\CMSIS\Core\Include/core_cm4.h ****   {
1744:.\CMSIS\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1745:.\CMSIS\Core\Include/core_cm4.h ****   }
1746:.\CMSIS\Core\Include/core_cm4.h ****   else
1747:.\CMSIS\Core\Include/core_cm4.h ****   {
1748:.\CMSIS\Core\Include/core_cm4.h ****     return(0U);
1749:.\CMSIS\Core\Include/core_cm4.h ****   }
1750:.\CMSIS\Core\Include/core_cm4.h **** }
1751:.\CMSIS\Core\Include/core_cm4.h **** 
1752:.\CMSIS\Core\Include/core_cm4.h **** 
1753:.\CMSIS\Core\Include/core_cm4.h **** /**
1754:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Pending Interrupt
1755:.\CMSIS\Core\Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1756:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:.\CMSIS\Core\Include/core_cm4.h ****  */
1759:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1760:.\CMSIS\Core\Include/core_cm4.h **** {
1761:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:.\CMSIS\Core\Include/core_cm4.h ****   {
1763:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1764:.\CMSIS\Core\Include/core_cm4.h ****   }
1765:.\CMSIS\Core\Include/core_cm4.h **** }
1766:.\CMSIS\Core\Include/core_cm4.h **** 
1767:.\CMSIS\Core\Include/core_cm4.h **** 
1768:.\CMSIS\Core\Include/core_cm4.h **** /**
1769:.\CMSIS\Core\Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1770:.\CMSIS\Core\Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1771:.\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:.\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1773:.\CMSIS\Core\Include/core_cm4.h ****  */
1774:.\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1775:.\CMSIS\Core\Include/core_cm4.h **** {
1776:.\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  56              		.loc 3 1776 0
  57 0010 002B     		cmp	r3, #0
  58 0012 09DB     		blt	.L2
1777:.\CMSIS\Core\Include/core_cm4.h ****   {
1778:.\CMSIS\Core\Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  59              		.loc 3 1778 0
  60 0014 5A09     		lsrs	r2, r3, #5
  61 0016 03F01F03 		and	r3, r3, #31
  62              	.LVL3:
  63 001a 0121     		movs	r1, #1
  64 001c 01FA03F3 		lsl	r3, r1, r3
  65 0020 6032     		adds	r2, r2, #96
  66 0022 0649     		ldr	r1, .L3+8
  67 0024 41F82230 		str	r3, [r1, r2, lsl #2]
  68              	.L2:
  69              	.LVL4:
  70              	.LBE17:
  71              	.LBE16:
  73:main_cm4.c    ****     maxormin=!maxormin;
  72              		.loc 1 73 0
  73 0028 054A     		ldr	r2, .L3+12
  74 002a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  75 002c 83F00103 		eor	r3, r3, #1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 63


  76 0030 1370     		strb	r3, [r2]
  77 0032 7047     		bx	lr
  78              	.L4:
  79              		.align	2
  80              	.L3:
  81 0034 00003240 		.word	1077018624
  82 0038 00000000 		.word	bouton_isr_cfg
  83 003c 00E100E0 		.word	-536813312
  84 0040 00000000 		.word	maxormin
  85              		.cfi_endproc
  86              	.LFE656:
  87              		.size	isr_bouton, .-isr_bouton
  88              		.section	.text.main,"ax",%progbits
  89              		.align	2
  90              		.global	main
  91              		.thumb
  92              		.thumb_func
  93              		.type	main, %function
  94              	main:
  95              	.LFB657:
  74:main_cm4.c    **** }
  75:main_cm4.c    **** 
  76:main_cm4.c    **** 
  77:main_cm4.c    **** int main(void)
  78:main_cm4.c    **** {
  96              		.loc 1 78 0
  97              		.cfi_startproc
  98              		@ Volatile: function does not return.
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101 0000 00B5     		push	{lr}
 102              		.cfi_def_cfa_offset 4
 103              		.cfi_offset 14, -4
 104 0002 83B0     		sub	sp, sp, #12
 105              		.cfi_def_cfa_offset 16
 106              	.LBB18:
 107              	.LBB19:
 108              		.file 4 ".\\CMSIS\\Core\\Include/cmsis_gcc.h"
   1:.\CMSIS\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:.\CMSIS\Core\Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:.\CMSIS\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\CMSIS\Core\Include/cmsis_gcc.h **** /*
   8:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  10:.\CMSIS\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  12:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CMSIS\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\CMSIS\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  16:.\CMSIS\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CMSIS\Core\Include/cmsis_gcc.h ****  *
  18:.\CMSIS\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CMSIS\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 64


  20:.\CMSIS\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CMSIS\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\CMSIS\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
  24:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  25:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\CMSIS\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  28:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\CMSIS\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  34:.\CMSIS\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  38:.\CMSIS\Core\Include/cmsis_gcc.h **** 
  39:.\CMSIS\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  43:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  46:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  49:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  55:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  58:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  61:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  64:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  67:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  70:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\CMSIS\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 65


  77:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  78:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  86:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
  94:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 102:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\CMSIS\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\CMSIS\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 110:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 113:.\CMSIS\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\CMSIS\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\CMSIS\Core\Include/cmsis_gcc.h **** #endif
 116:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 117:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 118:.\CMSIS\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:.\CMSIS\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:.\CMSIS\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:.\CMSIS\Core\Include/cmsis_gcc.h ****   @{
 122:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 123:.\CMSIS\Core\Include/cmsis_gcc.h **** 
 124:.\CMSIS\Core\Include/cmsis_gcc.h **** /**
 125:.\CMSIS\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:.\CMSIS\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:.\CMSIS\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:.\CMSIS\Core\Include/cmsis_gcc.h ****  */
 129:.\CMSIS\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:.\CMSIS\Core\Include/cmsis_gcc.h **** {
 131:.\CMSIS\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 109              		.loc 4 131 0
 110              		.syntax unified
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 66


 111              	@ 131 ".\CMSIS\Core\Include/cmsis_gcc.h" 1
 112 0004 62B6     		cpsie i
 113              	@ 0 "" 2
 114              		.thumb
 115              		.syntax unified
 116              	.LBE19:
 117              	.LBE18:
  79:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  80:main_cm4.c    ****     
  81:main_cm4.c    ****     // Start I2C communication
  82:main_cm4.c    ****     //Create Tasks
  83:main_cm4.c    ****     
  84:main_cm4.c    ****     GUI_Init();
 118              		.loc 1 84 0
 119 0006 FFF7FEFF 		bl	GUI_Init
 120              	.LVL5:
  85:main_cm4.c    ****     Cy_EINK_Start(20);
 121              		.loc 1 85 0
 122 000a 1420     		movs	r0, #20
 123 000c FFF7FEFF 		bl	Cy_EINK_Start
 124              	.LVL6:
  86:main_cm4.c    ****     Cy_EINK_Power(1);
 125              		.loc 1 86 0
 126 0010 0120     		movs	r0, #1
 127 0012 FFF7FEFF 		bl	Cy_EINK_Power
 128              	.LVL7:
  87:main_cm4.c    ****     updateMenu(1);
 129              		.loc 1 87 0
 130 0016 0120     		movs	r0, #1
 131 0018 FFF7FEFF 		bl	updateMenu
 132              	.LVL8:
  88:main_cm4.c    ****     
  89:main_cm4.c    ****     
  90:main_cm4.c    ****     //variables
  91:main_cm4.c    ****     currentpage = PAGE_MENU;
 133              		.loc 1 91 0
 134 001c 274B     		ldr	r3, .L10
 135 001e 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 136 0020 274B     		ldr	r3, .L10+4
 137 0022 1A70     		strb	r2, [r3]
  92:main_cm4.c    ****     currenttouch = NO_TOUCH;
 138              		.loc 1 92 0
 139 0024 0022     		movs	r2, #0
 140 0026 274B     		ldr	r3, .L10+8
 141 0028 1A70     		strb	r2, [r3]
  93:main_cm4.c    ****     hrmin = 30;
 142              		.loc 1 93 0
 143 002a 1E22     		movs	r2, #30
 144 002c 264B     		ldr	r3, .L10+12
 145 002e 1A60     		str	r2, [r3]
  94:main_cm4.c    ****     hrmax = 130;
 146              		.loc 1 94 0
 147 0030 8222     		movs	r2, #130
 148 0032 264B     		ldr	r3, .L10+16
 149 0034 1A60     		str	r2, [r3]
  95:main_cm4.c    ****     LED = 36;
 150              		.loc 1 95 0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 67


 151 0036 2422     		movs	r2, #36
 152 0038 254B     		ldr	r3, .L10+20
 153 003a 1A60     		str	r2, [r3]
  96:main_cm4.c    ****     maxormin = true;
 154              		.loc 1 96 0
 155 003c 0122     		movs	r2, #1
 156 003e 254B     		ldr	r3, .L10+24
 157 0040 1A70     		strb	r2, [r3]
  97:main_cm4.c    ****     heart_rate = 99;
 158              		.loc 1 97 0
 159 0042 6322     		movs	r2, #99
 160 0044 244B     		ldr	r3, .L10+28
 161 0046 1A60     		str	r2, [r3]
  98:main_cm4.c    ****     SPO2 = 22;
 162              		.loc 1 98 0
 163 0048 1622     		movs	r2, #22
 164 004a 244B     		ldr	r3, .L10+32
 165 004c 1A60     		str	r2, [r3]
  99:main_cm4.c    ****     
 100:main_cm4.c    ****     Cy_SysInt_Init(&bouton_isr_cfg, isr_bouton);
 166              		.loc 1 100 0
 167 004e 244C     		ldr	r4, .L10+36
 168 0050 2449     		ldr	r1, .L10+40
 169 0052 2046     		mov	r0, r4
 170 0054 FFF7FEFF 		bl	Cy_SysInt_Init
 171              	.LVL9:
 101:main_cm4.c    ****     NVIC_ClearPendingIRQ(bouton_isr_cfg.intrSrc);
 172              		.loc 1 101 0
 173 0058 B4F90030 		ldrsh	r3, [r4]
 174              	.LVL10:
 175              	.LBB20:
 176              	.LBB21:
1776:.\CMSIS\Core\Include/core_cm4.h ****   {
 177              		.loc 3 1776 0
 178 005c 002B     		cmp	r3, #0
 179 005e 08DB     		blt	.L6
 180              		.loc 3 1778 0
 181 0060 5A09     		lsrs	r2, r3, #5
 182 0062 03F01F00 		and	r0, r3, #31
 183 0066 0121     		movs	r1, #1
 184 0068 8140     		lsls	r1, r1, r0
 185 006a 6032     		adds	r2, r2, #96
 186 006c 1E48     		ldr	r0, .L10+44
 187 006e 40F82210 		str	r1, [r0, r2, lsl #2]
 188              	.L6:
 189              	.LVL11:
 190              	.LBE21:
 191              	.LBE20:
 192              	.LBB22:
 193              	.LBB23:
1687:.\CMSIS\Core\Include/core_cm4.h ****   {
 194              		.loc 3 1687 0
 195 0072 002B     		cmp	r3, #0
 196 0074 08DB     		blt	.L7
1689:.\CMSIS\Core\Include/core_cm4.h ****   }
 197              		.loc 3 1689 0
 198 0076 5909     		lsrs	r1, r3, #5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 68


 199 0078 03F01F03 		and	r3, r3, #31
 200              	.LVL12:
 201 007c 0122     		movs	r2, #1
 202 007e 02FA03F3 		lsl	r3, r2, r3
 203 0082 194A     		ldr	r2, .L10+44
 204 0084 42F82130 		str	r3, [r2, r1, lsl #2]
 205              	.L7:
 206              	.LVL13:
 207              	.LBE23:
 208              	.LBE22:
 102:main_cm4.c    ****     NVIC_EnableIRQ(bouton_isr_cfg.intrSrc);
 103:main_cm4.c    ****     
 104:main_cm4.c    ****     //xTaskCreate(read_MAX30102_task, "Read MAX30102",2000, NULL, 2, NULL);
 105:main_cm4.c    ****     xTaskCreate(vtouch_task,"touch task",configMINIMAL_STACK_SIZE,NULL,1,0);
 209              		.loc 1 105 0
 210 0088 0024     		movs	r4, #0
 211 008a 0194     		str	r4, [sp, #4]
 212 008c 0125     		movs	r5, #1
 213 008e 0095     		str	r5, [sp]
 214 0090 2346     		mov	r3, r4
 215 0092 8022     		movs	r2, #128
 216 0094 1549     		ldr	r1, .L10+48
 217 0096 1648     		ldr	r0, .L10+52
 218 0098 FFF7FEFF 		bl	xTaskCreate
 219              	.LVL14:
 106:main_cm4.c    ****      xTaskCreate(vINTERFACE_task,"INTERFACE task",2000,NULL,1,NULL);
 220              		.loc 1 106 0
 221 009c 0194     		str	r4, [sp, #4]
 222 009e 0095     		str	r5, [sp]
 223 00a0 2346     		mov	r3, r4
 224 00a2 4FF4FA62 		mov	r2, #2000
 225 00a6 1349     		ldr	r1, .L10+56
 226 00a8 1348     		ldr	r0, .L10+60
 227 00aa FFF7FEFF 		bl	xTaskCreate
 228              	.LVL15:
 107:main_cm4.c    ****     
 108:main_cm4.c    ****    
 109:main_cm4.c    ****     
 110:main_cm4.c    ****     //xTaskCreate(traitement_task, "traitement", 3000, NULL, 2, NULL);
 111:main_cm4.c    ****     
 112:main_cm4.c    ****     
 113:main_cm4.c    ****     
 114:main_cm4.c    **** 
 115:main_cm4.c    ****     vTaskStartScheduler();
 229              		.loc 1 115 0
 230 00ae FFF7FEFF 		bl	vTaskStartScheduler
 231              	.LVL16:
 116:main_cm4.c    ****     
 117:main_cm4.c    ****     
 118:main_cm4.c    ****     //xTaskCreate(vINTERFACE_task,"INTERFACE task",2000,NULL,2,NULL);
 119:main_cm4.c    ****     //xTaskCreate(vtouch_task,"touch task",300,NULL,2,NULL);
 120:main_cm4.c    ****     
 121:main_cm4.c    ****     
 122:main_cm4.c    ****     
 123:main_cm4.c    ****     
 124:main_cm4.c    ****     
 125:main_cm4.c    ****     
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 69


 126:main_cm4.c    ****     
 127:main_cm4.c    ****     
 128:main_cm4.c    ****     
 129:main_cm4.c    ****     
 130:main_cm4.c    ****     
 131:main_cm4.c    ****     //xTaskCreate(Task_Motion, "Motion Task", 300, NULL, 1, NULL);
 132:main_cm4.c    ****     
 133:main_cm4.c    ****     //vTaskStartScheduler();
 134:main_cm4.c    ****     
 135:main_cm4.c    ****     
 136:main_cm4.c    **** 
 137:main_cm4.c    ****     
 138:main_cm4.c    **** 
 139:main_cm4.c    **** 
 140:main_cm4.c    ****     
 141:main_cm4.c    ****     
 142:main_cm4.c    ****     
 143:main_cm4.c    **** 
 144:main_cm4.c    ****     
 145:main_cm4.c    ****     //Create Tasks
 146:main_cm4.c    ****     
 147:main_cm4.c    ****     //vTaskStartScheduler();
 148:main_cm4.c    ****     
 149:main_cm4.c    ****     //In case of scheduler problem
 150:main_cm4.c    ****     
 151:main_cm4.c    ****     CY_ASSERT(0);
 232              		.loc 1 151 0
 233 00b2 9721     		movs	r1, #151
 234 00b4 1148     		ldr	r0, .L10+64
 235 00b6 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 236              	.LVL17:
 237              	.L8:
 238 00ba FEE7     		b	.L8
 239              	.L11:
 240              		.align	2
 241              	.L10:
 242 00bc 00000000 		.word	PAGE_MENU
 243 00c0 00000000 		.word	currentpage
 244 00c4 00000000 		.word	currenttouch
 245 00c8 00000000 		.word	hrmin
 246 00cc 00000000 		.word	hrmax
 247 00d0 00000000 		.word	LED
 248 00d4 00000000 		.word	maxormin
 249 00d8 00000000 		.word	heart_rate
 250 00dc 00000000 		.word	SPO2
 251 00e0 00000000 		.word	bouton_isr_cfg
 252 00e4 00000000 		.word	isr_bouton
 253 00e8 00E100E0 		.word	-536813312
 254 00ec 00000000 		.word	.LC0
 255 00f0 00000000 		.word	vtouch_task
 256 00f4 0C000000 		.word	.LC1
 257 00f8 00000000 		.word	vINTERFACE_task
 258 00fc 1C000000 		.word	.LC2
 259              		.cfi_endproc
 260              	.LFE657:
 261              		.size	main, .-main
 262              		.comm	LED_flag,1,1
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 70


 263              		.comm	BPM,4,4
 264              		.comm	R,4,4
 265              		.comm	S,4,4
 266              		.comm	DC_IF,4,4
 267              		.comm	DC_R,4,4
 268              		.comm	AC_IF,4,4
 269              		.comm	AC_R,4,4
 270              		.comm	signal_1_5_IF,4000,4
 271              		.comm	signal_AC_IF,4000,4
 272              		.comm	signal_1_5_R,4000,4
 273              		.comm	signal_AC_R,4000,4
 274              		.comm	write_idx_MAX,4,4
 275              		.comm	read_flag_MAX,1,1
 276              		.comm	ir_data,4000,4
 277              		.comm	red_data,4000,4
 278              		.comm	hrmin,4,4
 279              		.comm	hrmax,4,4
 280              		.comm	maxormin,1,1
 281              		.comm	LED,4,4
 282              		.comm	SPO2,4,4
 283              		.comm	heart_rate,4,4
 284              		.comm	currenttouch,1,1
 285              		.comm	currentpage,1,1
 286              		.section	.rodata.str1.4,"aMS",%progbits,1
 287              		.align	2
 288              	.LC0:
 289 0000 746F7563 		.ascii	"touch task\000"
 289      68207461 
 289      736B00
 290 000b 00       		.space	1
 291              	.LC1:
 292 000c 494E5445 		.ascii	"INTERFACE task\000"
 292      52464143 
 292      45207461 
 292      736B00
 293 001b 00       		.space	1
 294              	.LC2:
 295 001c 6D61696E 		.ascii	"main_cm4.c\000"
 295      5F636D34 
 295      2E6300
 296              		.text
 297              	.Letext0:
 298              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 299              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 300              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 301              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 302              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 303              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 304              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 305              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 306              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 307              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 308              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 309              		.file 16 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 310              		.file 17 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 311              		.file 18 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 312              		.file 19 "Generated_Source\\PSoC6/I2C_MAX.h"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 71


 313              		.file 20 "Generated_Source\\PSoC6/I2Cm.h"
 314              		.file 21 "global_variables.h"
 315              		.file 22 "MAX30102_functions.h"
 316              		.file 23 "master.h"
 317              		.file 24 "motion_task.h"
 318              		.file 25 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 319              		.file 26 ".\\eInk Library/cy_eink_library.h"
 320              		.file 27 "LED_task.h"
 321              		.file 28 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 322              		.section	.debug_info,"",%progbits
 323              	.Ldebug_info0:
 324 0000 07140000 		.4byte	0x1407
 325 0004 0400     		.2byte	0x4
 326 0006 00000000 		.4byte	.Ldebug_abbrev0
 327 000a 04       		.byte	0x4
 328 000b 01       		.uleb128 0x1
 329 000c 14050000 		.4byte	.LASF420
 330 0010 0C       		.byte	0xc
 331 0011 B1000000 		.4byte	.LASF421
 332 0015 2A080000 		.4byte	.LASF422
 333 0019 00000000 		.4byte	.Ldebug_ranges0+0
 334 001d 00000000 		.4byte	0
 335 0021 00000000 		.4byte	.Ldebug_line0
 336 0025 02       		.uleb128 0x2
 337 0026 02       		.byte	0x2
 338 0027 E6030000 		.4byte	0x3e6
 339 002b 05       		.byte	0x5
 340 002c 24       		.byte	0x24
 341 002d E6030000 		.4byte	0x3e6
 342 0031 03       		.uleb128 0x3
 343 0032 D51A0000 		.4byte	.LASF0
 344 0036 71       		.sleb128 -15
 345 0037 03       		.uleb128 0x3
 346 0038 9D150000 		.4byte	.LASF1
 347 003c 72       		.sleb128 -14
 348 003d 03       		.uleb128 0x3
 349 003e 711B0000 		.4byte	.LASF2
 350 0042 73       		.sleb128 -13
 351 0043 03       		.uleb128 0x3
 352 0044 5A060000 		.4byte	.LASF3
 353 0048 74       		.sleb128 -12
 354 0049 03       		.uleb128 0x3
 355 004a A2100000 		.4byte	.LASF4
 356 004e 75       		.sleb128 -11
 357 004f 03       		.uleb128 0x3
 358 0050 29190000 		.4byte	.LASF5
 359 0054 76       		.sleb128 -10
 360 0055 03       		.uleb128 0x3
 361 0056 C6190000 		.4byte	.LASF6
 362 005a 7B       		.sleb128 -5
 363 005b 03       		.uleb128 0x3
 364 005c FB180000 		.4byte	.LASF7
 365 0060 7C       		.sleb128 -4
 366 0061 03       		.uleb128 0x3
 367 0062 2F110000 		.4byte	.LASF8
 368 0066 7E       		.sleb128 -2
 369 0067 03       		.uleb128 0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 72


 370 0068 E7170000 		.4byte	.LASF9
 371 006c 7F       		.sleb128 -1
 372 006d 04       		.uleb128 0x4
 373 006e D41C0000 		.4byte	.LASF10
 374 0072 00       		.byte	0
 375 0073 04       		.uleb128 0x4
 376 0074 D2190000 		.4byte	.LASF11
 377 0078 01       		.byte	0x1
 378 0079 04       		.uleb128 0x4
 379 007a 6E030000 		.4byte	.LASF12
 380 007e 02       		.byte	0x2
 381 007f 04       		.uleb128 0x4
 382 0080 1E170000 		.4byte	.LASF13
 383 0084 03       		.byte	0x3
 384 0085 04       		.uleb128 0x4
 385 0086 910C0000 		.4byte	.LASF14
 386 008a 04       		.byte	0x4
 387 008b 04       		.uleb128 0x4
 388 008c 83160000 		.4byte	.LASF15
 389 0090 05       		.byte	0x5
 390 0091 04       		.uleb128 0x4
 391 0092 FE070000 		.4byte	.LASF16
 392 0096 06       		.byte	0x6
 393 0097 04       		.uleb128 0x4
 394 0098 0D190000 		.4byte	.LASF17
 395 009c 07       		.byte	0x7
 396 009d 04       		.uleb128 0x4
 397 009e BC160000 		.4byte	.LASF18
 398 00a2 08       		.byte	0x8
 399 00a3 04       		.uleb128 0x4
 400 00a4 040C0000 		.4byte	.LASF19
 401 00a8 09       		.byte	0x9
 402 00a9 04       		.uleb128 0x4
 403 00aa AD0C0000 		.4byte	.LASF20
 404 00ae 0A       		.byte	0xa
 405 00af 04       		.uleb128 0x4
 406 00b0 C9090000 		.4byte	.LASF21
 407 00b4 0B       		.byte	0xb
 408 00b5 04       		.uleb128 0x4
 409 00b6 DA140000 		.4byte	.LASF22
 410 00ba 0C       		.byte	0xc
 411 00bb 04       		.uleb128 0x4
 412 00bc F1060000 		.4byte	.LASF23
 413 00c0 0D       		.byte	0xd
 414 00c1 04       		.uleb128 0x4
 415 00c2 43160000 		.4byte	.LASF24
 416 00c6 0E       		.byte	0xe
 417 00c7 04       		.uleb128 0x4
 418 00c8 C7030000 		.4byte	.LASF25
 419 00cc 0F       		.byte	0xf
 420 00cd 04       		.uleb128 0x4
 421 00ce A01A0000 		.4byte	.LASF26
 422 00d2 10       		.byte	0x10
 423 00d3 04       		.uleb128 0x4
 424 00d4 16040000 		.4byte	.LASF27
 425 00d8 11       		.byte	0x11
 426 00d9 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 73


 427 00da 45060000 		.4byte	.LASF28
 428 00de 12       		.byte	0x12
 429 00df 04       		.uleb128 0x4
 430 00e0 260F0000 		.4byte	.LASF29
 431 00e4 13       		.byte	0x13
 432 00e5 04       		.uleb128 0x4
 433 00e6 52030000 		.4byte	.LASF30
 434 00ea 14       		.byte	0x14
 435 00eb 04       		.uleb128 0x4
 436 00ec 851D0000 		.4byte	.LASF31
 437 00f0 15       		.byte	0x15
 438 00f1 04       		.uleb128 0x4
 439 00f2 EA0C0000 		.4byte	.LASF32
 440 00f6 16       		.byte	0x16
 441 00f7 04       		.uleb128 0x4
 442 00f8 EF020000 		.4byte	.LASF33
 443 00fc 17       		.byte	0x17
 444 00fd 04       		.uleb128 0x4
 445 00fe F7140000 		.4byte	.LASF34
 446 0102 18       		.byte	0x18
 447 0103 04       		.uleb128 0x4
 448 0104 EA0F0000 		.4byte	.LASF35
 449 0108 19       		.byte	0x19
 450 0109 04       		.uleb128 0x4
 451 010a B1130000 		.4byte	.LASF36
 452 010e 1A       		.byte	0x1a
 453 010f 04       		.uleb128 0x4
 454 0110 A20A0000 		.4byte	.LASF37
 455 0114 1B       		.byte	0x1b
 456 0115 04       		.uleb128 0x4
 457 0116 291E0000 		.4byte	.LASF38
 458 011a 1C       		.byte	0x1c
 459 011b 04       		.uleb128 0x4
 460 011c E3010000 		.4byte	.LASF39
 461 0120 1D       		.byte	0x1d
 462 0121 04       		.uleb128 0x4
 463 0122 6C0F0000 		.4byte	.LASF40
 464 0126 1E       		.byte	0x1e
 465 0127 04       		.uleb128 0x4
 466 0128 830D0000 		.4byte	.LASF41
 467 012c 1F       		.byte	0x1f
 468 012d 04       		.uleb128 0x4
 469 012e 000B0000 		.4byte	.LASF42
 470 0132 20       		.byte	0x20
 471 0133 04       		.uleb128 0x4
 472 0134 010A0000 		.4byte	.LASF43
 473 0138 21       		.byte	0x21
 474 0139 04       		.uleb128 0x4
 475 013a 3D1C0000 		.4byte	.LASF44
 476 013e 22       		.byte	0x22
 477 013f 04       		.uleb128 0x4
 478 0140 3E0E0000 		.4byte	.LASF45
 479 0144 23       		.byte	0x23
 480 0145 04       		.uleb128 0x4
 481 0146 2C020000 		.4byte	.LASF46
 482 014a 24       		.byte	0x24
 483 014b 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 74


 484 014c 26160000 		.4byte	.LASF47
 485 0150 25       		.byte	0x25
 486 0151 04       		.uleb128 0x4
 487 0152 AF080000 		.4byte	.LASF48
 488 0156 26       		.byte	0x26
 489 0157 04       		.uleb128 0x4
 490 0158 B81A0000 		.4byte	.LASF49
 491 015c 27       		.byte	0x27
 492 015d 04       		.uleb128 0x4
 493 015e 65100000 		.4byte	.LASF50
 494 0162 28       		.byte	0x28
 495 0163 04       		.uleb128 0x4
 496 0164 38090000 		.4byte	.LASF51
 497 0168 29       		.byte	0x29
 498 0169 04       		.uleb128 0x4
 499 016a 51110000 		.4byte	.LASF52
 500 016e 2A       		.byte	0x2a
 501 016f 04       		.uleb128 0x4
 502 0170 FF160000 		.4byte	.LASF53
 503 0174 2B       		.byte	0x2b
 504 0175 04       		.uleb128 0x4
 505 0176 3E010000 		.4byte	.LASF54
 506 017a 2C       		.byte	0x2c
 507 017b 04       		.uleb128 0x4
 508 017c 60160000 		.4byte	.LASF55
 509 0180 2D       		.byte	0x2d
 510 0181 04       		.uleb128 0x4
 511 0182 29100000 		.4byte	.LASF56
 512 0186 2E       		.byte	0x2e
 513 0187 04       		.uleb128 0x4
 514 0188 DF150000 		.4byte	.LASF57
 515 018c 2F       		.byte	0x2f
 516 018d 04       		.uleb128 0x4
 517 018e 551E0000 		.4byte	.LASF58
 518 0192 30       		.byte	0x30
 519 0193 04       		.uleb128 0x4
 520 0194 6B1C0000 		.4byte	.LASF59
 521 0198 31       		.byte	0x31
 522 0199 04       		.uleb128 0x4
 523 019a 91170000 		.4byte	.LASF60
 524 019e 32       		.byte	0x32
 525 019f 04       		.uleb128 0x4
 526 01a0 950B0000 		.4byte	.LASF61
 527 01a4 33       		.byte	0x33
 528 01a5 04       		.uleb128 0x4
 529 01a6 16000000 		.4byte	.LASF62
 530 01aa 34       		.byte	0x34
 531 01ab 04       		.uleb128 0x4
 532 01ac FD110000 		.4byte	.LASF63
 533 01b0 35       		.byte	0x35
 534 01b1 04       		.uleb128 0x4
 535 01b2 4E070000 		.4byte	.LASF64
 536 01b6 36       		.byte	0x36
 537 01b7 04       		.uleb128 0x4
 538 01b8 501A0000 		.4byte	.LASF65
 539 01bc 37       		.byte	0x37
 540 01bd 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 75


 541 01be 750C0000 		.4byte	.LASF66
 542 01c2 38       		.byte	0x38
 543 01c3 04       		.uleb128 0x4
 544 01c4 00010000 		.4byte	.LASF67
 545 01c8 39       		.byte	0x39
 546 01c9 04       		.uleb128 0x4
 547 01ca 471B0000 		.4byte	.LASF68
 548 01ce 3A       		.byte	0x3a
 549 01cf 04       		.uleb128 0x4
 550 01d0 EE190000 		.4byte	.LASF69
 551 01d4 3B       		.byte	0x3b
 552 01d5 04       		.uleb128 0x4
 553 01d6 CC0B0000 		.4byte	.LASF70
 554 01da 3C       		.byte	0x3c
 555 01db 04       		.uleb128 0x4
 556 01dc 3E100000 		.4byte	.LASF71
 557 01e0 3D       		.byte	0x3d
 558 01e1 04       		.uleb128 0x4
 559 01e2 38120000 		.4byte	.LASF72
 560 01e6 3E       		.byte	0x3e
 561 01e7 04       		.uleb128 0x4
 562 01e8 91030000 		.4byte	.LASF73
 563 01ec 3F       		.byte	0x3f
 564 01ed 04       		.uleb128 0x4
 565 01ee FA1C0000 		.4byte	.LASF74
 566 01f2 40       		.byte	0x40
 567 01f3 04       		.uleb128 0x4
 568 01f4 2E130000 		.4byte	.LASF75
 569 01f8 41       		.byte	0x41
 570 01f9 04       		.uleb128 0x4
 571 01fa BE020000 		.4byte	.LASF76
 572 01fe 42       		.byte	0x42
 573 01ff 04       		.uleb128 0x4
 574 0200 01180000 		.4byte	.LASF77
 575 0204 43       		.byte	0x43
 576 0205 04       		.uleb128 0x4
 577 0206 C70D0000 		.4byte	.LASF78
 578 020a 44       		.byte	0x44
 579 020b 04       		.uleb128 0x4
 580 020c ED100000 		.4byte	.LASF79
 581 0210 45       		.byte	0x45
 582 0211 04       		.uleb128 0x4
 583 0212 55120000 		.4byte	.LASF80
 584 0216 46       		.byte	0x46
 585 0217 04       		.uleb128 0x4
 586 0218 2B1B0000 		.4byte	.LASF81
 587 021c 47       		.byte	0x47
 588 021d 04       		.uleb128 0x4
 589 021e 021E0000 		.4byte	.LASF82
 590 0222 48       		.byte	0x48
 591 0223 04       		.uleb128 0x4
 592 0224 1C0D0000 		.4byte	.LASF83
 593 0228 49       		.byte	0x49
 594 0229 04       		.uleb128 0x4
 595 022a 53010000 		.4byte	.LASF84
 596 022e 4A       		.byte	0x4a
 597 022f 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 76


 598 0230 C0110000 		.4byte	.LASF85
 599 0234 4B       		.byte	0x4b
 600 0235 04       		.uleb128 0x4
 601 0236 71120000 		.4byte	.LASF86
 602 023a 4C       		.byte	0x4c
 603 023b 04       		.uleb128 0x4
 604 023c CA070000 		.4byte	.LASF87
 605 0240 4D       		.byte	0x4d
 606 0241 04       		.uleb128 0x4
 607 0242 9F160000 		.4byte	.LASF88
 608 0246 4E       		.byte	0x4e
 609 0247 04       		.uleb128 0x4
 610 0248 380D0000 		.4byte	.LASF89
 611 024c 4F       		.byte	0x4f
 612 024d 04       		.uleb128 0x4
 613 024e 6F010000 		.4byte	.LASF90
 614 0252 50       		.byte	0x50
 615 0253 04       		.uleb128 0x4
 616 0254 46150000 		.4byte	.LASF91
 617 0258 51       		.byte	0x51
 618 0259 04       		.uleb128 0x4
 619 025a 0A1A0000 		.4byte	.LASF92
 620 025e 52       		.byte	0x52
 621 025f 04       		.uleb128 0x4
 622 0260 861C0000 		.4byte	.LASF93
 623 0264 53       		.byte	0x53
 624 0265 04       		.uleb128 0x4
 625 0266 AC1D0000 		.4byte	.LASF94
 626 026a 54       		.byte	0x54
 627 026b 04       		.uleb128 0x4
 628 026c 5B0E0000 		.4byte	.LASF95
 629 0270 55       		.byte	0x55
 630 0271 04       		.uleb128 0x4
 631 0272 A0110000 		.4byte	.LASF96
 632 0276 56       		.byte	0x56
 633 0277 04       		.uleb128 0x4
 634 0278 C81D0000 		.4byte	.LASF97
 635 027c 57       		.byte	0x57
 636 027d 04       		.uleb128 0x4
 637 027e 7E1E0000 		.4byte	.LASF98
 638 0282 58       		.byte	0x58
 639 0283 04       		.uleb128 0x4
 640 0284 91130000 		.4byte	.LASF99
 641 0288 59       		.byte	0x59
 642 0289 04       		.uleb128 0x4
 643 028a E81D0000 		.4byte	.LASF100
 644 028e 5A       		.byte	0x5a
 645 028f 04       		.uleb128 0x4
 646 0290 0F100000 		.4byte	.LASF101
 647 0294 5B       		.byte	0x5b
 648 0295 04       		.uleb128 0x4
 649 0296 C6040000 		.4byte	.LASF102
 650 029a 5C       		.byte	0x5c
 651 029b 04       		.uleb128 0x4
 652 029c 3A180000 		.4byte	.LASF103
 653 02a0 5D       		.byte	0x5d
 654 02a1 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 77


 655 02a2 BE0A0000 		.4byte	.LASF104
 656 02a6 5E       		.byte	0x5e
 657 02a7 04       		.uleb128 0x4
 658 02a8 6B1D0000 		.4byte	.LASF105
 659 02ac 5F       		.byte	0x5f
 660 02ad 04       		.uleb128 0x4
 661 02ae 8E120000 		.4byte	.LASF106
 662 02b2 60       		.byte	0x60
 663 02b3 04       		.uleb128 0x4
 664 02b4 39040000 		.4byte	.LASF107
 665 02b8 61       		.byte	0x61
 666 02b9 04       		.uleb128 0x4
 667 02ba 39190000 		.4byte	.LASF108
 668 02be 62       		.byte	0x62
 669 02bf 04       		.uleb128 0x4
 670 02c0 650B0000 		.4byte	.LASF109
 671 02c4 63       		.byte	0x63
 672 02c5 04       		.uleb128 0x4
 673 02c6 9E1E0000 		.4byte	.LASF110
 674 02ca 64       		.byte	0x64
 675 02cb 04       		.uleb128 0x4
 676 02cc CD130000 		.4byte	.LASF111
 677 02d0 65       		.byte	0x65
 678 02d1 04       		.uleb128 0x4
 679 02d2 57090000 		.4byte	.LASF112
 680 02d6 66       		.byte	0x66
 681 02d7 04       		.uleb128 0x4
 682 02d8 82180000 		.4byte	.LASF113
 683 02dc 67       		.byte	0x67
 684 02dd 04       		.uleb128 0x4
 685 02de 840E0000 		.4byte	.LASF114
 686 02e2 68       		.byte	0x68
 687 02e3 04       		.uleb128 0x4
 688 02e4 6D020000 		.4byte	.LASF115
 689 02e8 69       		.byte	0x69
 690 02e9 04       		.uleb128 0x4
 691 02ea F5120000 		.4byte	.LASF116
 692 02ee 6A       		.byte	0x6a
 693 02ef 04       		.uleb128 0x4
 694 02f0 F1080000 		.4byte	.LASF117
 695 02f4 6B       		.byte	0x6b
 696 02f5 04       		.uleb128 0x4
 697 02f6 121C0000 		.4byte	.LASF118
 698 02fa 6C       		.byte	0x6c
 699 02fb 04       		.uleb128 0x4
 700 02fc 66110000 		.4byte	.LASF119
 701 0300 6D       		.byte	0x6d
 702 0301 04       		.uleb128 0x4
 703 0302 E6090000 		.4byte	.LASF120
 704 0306 6E       		.byte	0x6e
 705 0307 04       		.uleb128 0x4
 706 0308 AB190000 		.4byte	.LASF121
 707 030c 6F       		.byte	0x6f
 708 030d 04       		.uleb128 0x4
 709 030e E90B0000 		.4byte	.LASF122
 710 0312 70       		.byte	0x70
 711 0313 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 78


 712 0314 88000000 		.4byte	.LASF123
 713 0318 71       		.byte	0x71
 714 0319 04       		.uleb128 0x4
 715 031a 38140000 		.4byte	.LASF124
 716 031e 72       		.byte	0x72
 717 031f 04       		.uleb128 0x4
 718 0320 7E060000 		.4byte	.LASF125
 719 0324 73       		.byte	0x73
 720 0325 04       		.uleb128 0x4
 721 0326 E0180000 		.4byte	.LASF126
 722 032a 74       		.byte	0x74
 723 032b 04       		.uleb128 0x4
 724 032c DA0E0000 		.4byte	.LASF127
 725 0330 75       		.byte	0x75
 726 0331 04       		.uleb128 0x4
 727 0332 091B0000 		.4byte	.LASF128
 728 0336 76       		.byte	0x76
 729 0337 04       		.uleb128 0x4
 730 0338 FB030000 		.4byte	.LASF129
 731 033c 77       		.byte	0x77
 732 033d 04       		.uleb128 0x4
 733 033e 6A170000 		.4byte	.LASF130
 734 0342 78       		.byte	0x78
 735 0343 04       		.uleb128 0x4
 736 0344 2B0A0000 		.4byte	.LASF131
 737 0348 79       		.byte	0x79
 738 0349 04       		.uleb128 0x4
 739 034a 771A0000 		.4byte	.LASF132
 740 034e 7A       		.byte	0x7a
 741 034f 04       		.uleb128 0x4
 742 0350 09110000 		.4byte	.LASF133
 743 0354 7B       		.byte	0x7b
 744 0355 04       		.uleb128 0x4
 745 0356 99060000 		.4byte	.LASF134
 746 035a 7C       		.byte	0x7c
 747 035b 04       		.uleb128 0x4
 748 035c 53190000 		.4byte	.LASF135
 749 0360 7D       		.byte	0x7d
 750 0361 04       		.uleb128 0x4
 751 0362 7F0B0000 		.4byte	.LASF136
 752 0366 7E       		.byte	0x7e
 753 0367 04       		.uleb128 0x4
 754 0368 00000000 		.4byte	.LASF137
 755 036c 7F       		.byte	0x7f
 756 036d 04       		.uleb128 0x4
 757 036e E7130000 		.4byte	.LASF138
 758 0372 80       		.byte	0x80
 759 0373 04       		.uleb128 0x4
 760 0374 28060000 		.4byte	.LASF139
 761 0378 81       		.byte	0x81
 762 0379 04       		.uleb128 0x4
 763 037a 9D020000 		.4byte	.LASF140
 764 037e 82       		.byte	0x82
 765 037f 04       		.uleb128 0x4
 766 0380 9E0E0000 		.4byte	.LASF141
 767 0384 83       		.byte	0x83
 768 0385 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 79


 769 0386 C6000000 		.4byte	.LASF142
 770 038a 84       		.byte	0x84
 771 038b 04       		.uleb128 0x4
 772 038c 8B0A0000 		.4byte	.LASF143
 773 0390 85       		.byte	0x85
 774 0391 04       		.uleb128 0x4
 775 0392 D0170000 		.4byte	.LASF144
 776 0396 86       		.byte	0x86
 777 0397 04       		.uleb128 0x4
 778 0398 B00D0000 		.4byte	.LASF145
 779 039c 87       		.byte	0x87
 780 039d 04       		.uleb128 0x4
 781 039e C7050000 		.4byte	.LASF146
 782 03a2 88       		.byte	0x88
 783 03a3 04       		.uleb128 0x4
 784 03a4 53140000 		.4byte	.LASF147
 785 03a8 89       		.byte	0x89
 786 03a9 04       		.uleb128 0x4
 787 03aa 931B0000 		.4byte	.LASF148
 788 03ae 8A       		.byte	0x8a
 789 03af 04       		.uleb128 0x4
 790 03b0 E0030000 		.4byte	.LASF149
 791 03b4 8B       		.byte	0x8b
 792 03b5 04       		.uleb128 0x4
 793 03b6 B10B0000 		.4byte	.LASF150
 794 03ba 8C       		.byte	0x8c
 795 03bb 04       		.uleb128 0x4
 796 03bc A1090000 		.4byte	.LASF151
 797 03c0 8D       		.byte	0x8d
 798 03c1 04       		.uleb128 0x4
 799 03c2 03160000 		.4byte	.LASF152
 800 03c6 8E       		.byte	0x8e
 801 03c7 04       		.uleb128 0x4
 802 03c8 3B110000 		.4byte	.LASF153
 803 03cc 8F       		.byte	0x8f
 804 03cd 04       		.uleb128 0x4
 805 03ce E7070000 		.4byte	.LASF154
 806 03d2 90       		.byte	0x90
 807 03d3 04       		.uleb128 0x4
 808 03d4 190E0000 		.4byte	.LASF155
 809 03d8 91       		.byte	0x91
 810 03d9 04       		.uleb128 0x4
 811 03da 4C0B0000 		.4byte	.LASF156
 812 03de 92       		.byte	0x92
 813 03df 04       		.uleb128 0x4
 814 03e0 9F0D0000 		.4byte	.LASF157
 815 03e4 F0       		.byte	0xf0
 816 03e5 00       		.byte	0
 817 03e6 05       		.uleb128 0x5
 818 03e7 02       		.byte	0x2
 819 03e8 05       		.byte	0x5
 820 03e9 96110000 		.4byte	.LASF158
 821 03ed 06       		.uleb128 0x6
 822 03ee 660A0000 		.4byte	.LASF160
 823 03f2 05       		.byte	0x5
 824 03f3 F4       		.byte	0xf4
 825 03f4 25000000 		.4byte	0x25
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 80


 826 03f8 05       		.uleb128 0x5
 827 03f9 01       		.byte	0x1
 828 03fa 06       		.byte	0x6
 829 03fb 801B0000 		.4byte	.LASF159
 830 03ff 06       		.uleb128 0x6
 831 0400 F5160000 		.4byte	.LASF161
 832 0404 06       		.byte	0x6
 833 0405 1D       		.byte	0x1d
 834 0406 0A040000 		.4byte	0x40a
 835 040a 05       		.uleb128 0x5
 836 040b 01       		.byte	0x1
 837 040c 08       		.byte	0x8
 838 040d 69190000 		.4byte	.LASF162
 839 0411 06       		.uleb128 0x6
 840 0412 82100000 		.4byte	.LASF163
 841 0416 06       		.byte	0x6
 842 0417 29       		.byte	0x29
 843 0418 E6030000 		.4byte	0x3e6
 844 041c 06       		.uleb128 0x6
 845 041d 600C0000 		.4byte	.LASF164
 846 0421 06       		.byte	0x6
 847 0422 2B       		.byte	0x2b
 848 0423 27040000 		.4byte	0x427
 849 0427 05       		.uleb128 0x5
 850 0428 02       		.byte	0x2
 851 0429 07       		.byte	0x7
 852 042a 0F130000 		.4byte	.LASF165
 853 042e 06       		.uleb128 0x6
 854 042f E5020000 		.4byte	.LASF166
 855 0433 06       		.byte	0x6
 856 0434 3F       		.byte	0x3f
 857 0435 39040000 		.4byte	0x439
 858 0439 05       		.uleb128 0x5
 859 043a 04       		.byte	0x4
 860 043b 05       		.byte	0x5
 861 043c 3D150000 		.4byte	.LASF167
 862 0440 06       		.uleb128 0x6
 863 0441 77190000 		.4byte	.LASF168
 864 0445 06       		.byte	0x6
 865 0446 41       		.byte	0x41
 866 0447 4B040000 		.4byte	0x44b
 867 044b 05       		.uleb128 0x5
 868 044c 04       		.byte	0x4
 869 044d 07       		.byte	0x7
 870 044e 28180000 		.4byte	.LASF169
 871 0452 05       		.uleb128 0x5
 872 0453 08       		.byte	0x8
 873 0454 05       		.byte	0x5
 874 0455 B40F0000 		.4byte	.LASF170
 875 0459 05       		.uleb128 0x5
 876 045a 08       		.byte	0x8
 877 045b 07       		.byte	0x7
 878 045c 84070000 		.4byte	.LASF171
 879 0460 07       		.uleb128 0x7
 880 0461 04       		.byte	0x4
 881 0462 05       		.byte	0x5
 882 0463 696E7400 		.ascii	"int\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 81


 883 0467 05       		.uleb128 0x5
 884 0468 04       		.byte	0x4
 885 0469 07       		.byte	0x7
 886 046a 3A170000 		.4byte	.LASF172
 887 046e 06       		.uleb128 0x6
 888 046f CB0E0000 		.4byte	.LASF173
 889 0473 07       		.byte	0x7
 890 0474 18       		.byte	0x18
 891 0475 FF030000 		.4byte	0x3ff
 892 0479 06       		.uleb128 0x6
 893 047a AF070000 		.4byte	.LASF174
 894 047e 07       		.byte	0x7
 895 047f 20       		.byte	0x20
 896 0480 11040000 		.4byte	0x411
 897 0484 06       		.uleb128 0x6
 898 0485 58130000 		.4byte	.LASF175
 899 0489 07       		.byte	0x7
 900 048a 24       		.byte	0x24
 901 048b 1C040000 		.4byte	0x41c
 902 048f 06       		.uleb128 0x6
 903 0490 66180000 		.4byte	.LASF176
 904 0494 07       		.byte	0x7
 905 0495 2C       		.byte	0x2c
 906 0496 2E040000 		.4byte	0x42e
 907 049a 06       		.uleb128 0x6
 908 049b C0060000 		.4byte	.LASF177
 909 049f 07       		.byte	0x7
 910 04a0 30       		.byte	0x30
 911 04a1 40040000 		.4byte	0x440
 912 04a5 08       		.uleb128 0x8
 913 04a6 040E     		.2byte	0xe04
 914 04a8 03       		.byte	0x3
 915 04a9 9601     		.2byte	0x196
 916 04ab 61050000 		.4byte	0x561
 917 04af 09       		.uleb128 0x9
 918 04b0 3C070000 		.4byte	.LASF178
 919 04b4 03       		.byte	0x3
 920 04b5 9801     		.2byte	0x198
 921 04b7 7D050000 		.4byte	0x57d
 922 04bb 00       		.byte	0
 923 04bc 09       		.uleb128 0x9
 924 04bd 96140000 		.4byte	.LASF179
 925 04c1 03       		.byte	0x3
 926 04c2 9901     		.2byte	0x199
 927 04c4 82050000 		.4byte	0x582
 928 04c8 20       		.byte	0x20
 929 04c9 09       		.uleb128 0x9
 930 04ca 6C1A0000 		.4byte	.LASF180
 931 04ce 03       		.byte	0x3
 932 04cf 9A01     		.2byte	0x19a
 933 04d1 92050000 		.4byte	0x592
 934 04d5 80       		.byte	0x80
 935 04d6 09       		.uleb128 0x9
 936 04d7 7B070000 		.4byte	.LASF181
 937 04db 03       		.byte	0x3
 938 04dc 9B01     		.2byte	0x19b
 939 04de 82050000 		.4byte	0x582
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 82


 940 04e2 A0       		.byte	0xa0
 941 04e3 0A       		.uleb128 0xa
 942 04e4 661C0000 		.4byte	.LASF182
 943 04e8 03       		.byte	0x3
 944 04e9 9C01     		.2byte	0x19c
 945 04eb 97050000 		.4byte	0x597
 946 04ef 0001     		.2byte	0x100
 947 04f1 0A       		.uleb128 0xa
 948 04f2 B2140000 		.4byte	.LASF183
 949 04f6 03       		.byte	0x3
 950 04f7 9D01     		.2byte	0x19d
 951 04f9 82050000 		.4byte	0x582
 952 04fd 2001     		.2byte	0x120
 953 04ff 0A       		.uleb128 0xa
 954 0500 33120000 		.4byte	.LASF184
 955 0504 03       		.byte	0x3
 956 0505 9E01     		.2byte	0x19e
 957 0507 9C050000 		.4byte	0x59c
 958 050b 8001     		.2byte	0x180
 959 050d 0A       		.uleb128 0xa
 960 050e BC140000 		.4byte	.LASF185
 961 0512 03       		.byte	0x3
 962 0513 9F01     		.2byte	0x19f
 963 0515 82050000 		.4byte	0x582
 964 0519 A001     		.2byte	0x1a0
 965 051b 0A       		.uleb128 0xa
 966 051c 9B1A0000 		.4byte	.LASF186
 967 0520 03       		.byte	0x3
 968 0521 A001     		.2byte	0x1a0
 969 0523 A1050000 		.4byte	0x5a1
 970 0527 0002     		.2byte	0x200
 971 0529 0A       		.uleb128 0xa
 972 052a C6140000 		.4byte	.LASF187
 973 052e 03       		.byte	0x3
 974 052f A101     		.2byte	0x1a1
 975 0531 A6050000 		.4byte	0x5a6
 976 0535 2002     		.2byte	0x220
 977 0537 0B       		.uleb128 0xb
 978 0538 495000   		.ascii	"IP\000"
 979 053b 03       		.byte	0x3
 980 053c A201     		.2byte	0x1a2
 981 053e CB050000 		.4byte	0x5cb
 982 0542 0003     		.2byte	0x300
 983 0544 0A       		.uleb128 0xa
 984 0545 D0140000 		.4byte	.LASF188
 985 0549 03       		.byte	0x3
 986 054a A301     		.2byte	0x1a3
 987 054c D0050000 		.4byte	0x5d0
 988 0550 F003     		.2byte	0x3f0
 989 0552 0A       		.uleb128 0xa
 990 0553 FD130000 		.4byte	.LASF189
 991 0557 03       		.byte	0x3
 992 0558 A401     		.2byte	0x1a4
 993 055a 78050000 		.4byte	0x578
 994 055e 000E     		.2byte	0xe00
 995 0560 00       		.byte	0
 996 0561 0C       		.uleb128 0xc
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 83


 997 0562 78050000 		.4byte	0x578
 998 0566 71050000 		.4byte	0x571
 999 056a 0D       		.uleb128 0xd
 1000 056b 71050000 		.4byte	0x571
 1001 056f 07       		.byte	0x7
 1002 0570 00       		.byte	0
 1003 0571 05       		.uleb128 0x5
 1004 0572 04       		.byte	0x4
 1005 0573 07       		.byte	0x7
 1006 0574 6A140000 		.4byte	.LASF190
 1007 0578 0E       		.uleb128 0xe
 1008 0579 9A040000 		.4byte	0x49a
 1009 057d 0E       		.uleb128 0xe
 1010 057e 61050000 		.4byte	0x561
 1011 0582 0C       		.uleb128 0xc
 1012 0583 9A040000 		.4byte	0x49a
 1013 0587 92050000 		.4byte	0x592
 1014 058b 0D       		.uleb128 0xd
 1015 058c 71050000 		.4byte	0x571
 1016 0590 17       		.byte	0x17
 1017 0591 00       		.byte	0
 1018 0592 0E       		.uleb128 0xe
 1019 0593 61050000 		.4byte	0x561
 1020 0597 0E       		.uleb128 0xe
 1021 0598 61050000 		.4byte	0x561
 1022 059c 0E       		.uleb128 0xe
 1023 059d 61050000 		.4byte	0x561
 1024 05a1 0E       		.uleb128 0xe
 1025 05a2 61050000 		.4byte	0x561
 1026 05a6 0C       		.uleb128 0xc
 1027 05a7 9A040000 		.4byte	0x49a
 1028 05ab B6050000 		.4byte	0x5b6
 1029 05af 0D       		.uleb128 0xd
 1030 05b0 71050000 		.4byte	0x571
 1031 05b4 37       		.byte	0x37
 1032 05b5 00       		.byte	0
 1033 05b6 0C       		.uleb128 0xc
 1034 05b7 C6050000 		.4byte	0x5c6
 1035 05bb C6050000 		.4byte	0x5c6
 1036 05bf 0D       		.uleb128 0xd
 1037 05c0 71050000 		.4byte	0x571
 1038 05c4 EF       		.byte	0xef
 1039 05c5 00       		.byte	0
 1040 05c6 0E       		.uleb128 0xe
 1041 05c7 6E040000 		.4byte	0x46e
 1042 05cb 0E       		.uleb128 0xe
 1043 05cc B6050000 		.4byte	0x5b6
 1044 05d0 0C       		.uleb128 0xc
 1045 05d1 9A040000 		.4byte	0x49a
 1046 05d5 E1050000 		.4byte	0x5e1
 1047 05d9 0F       		.uleb128 0xf
 1048 05da 71050000 		.4byte	0x571
 1049 05de 8302     		.2byte	0x283
 1050 05e0 00       		.byte	0
 1051 05e1 10       		.uleb128 0x10
 1052 05e2 14170000 		.4byte	.LASF191
 1053 05e6 03       		.byte	0x3
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 84


 1054 05e7 A501     		.2byte	0x1a5
 1055 05e9 A5040000 		.4byte	0x4a5
 1056 05ed 11       		.uleb128 0x11
 1057 05ee 78050000 		.4byte	0x578
 1058 05f2 0C       		.uleb128 0xc
 1059 05f3 ED050000 		.4byte	0x5ed
 1060 05f7 02060000 		.4byte	0x602
 1061 05fb 0D       		.uleb128 0xd
 1062 05fc 71050000 		.4byte	0x571
 1063 0600 0F       		.byte	0xf
 1064 0601 00       		.byte	0
 1065 0602 12       		.uleb128 0x12
 1066 0603 80       		.byte	0x80
 1067 0604 08       		.byte	0x8
 1068 0605 22       		.byte	0x22
 1069 0606 D6060000 		.4byte	0x6d6
 1070 060a 13       		.uleb128 0x13
 1071 060b 4F555400 		.ascii	"OUT\000"
 1072 060f 08       		.byte	0x8
 1073 0610 23       		.byte	0x23
 1074 0611 78050000 		.4byte	0x578
 1075 0615 00       		.byte	0
 1076 0616 14       		.uleb128 0x14
 1077 0617 9B070000 		.4byte	.LASF192
 1078 061b 08       		.byte	0x8
 1079 061c 24       		.byte	0x24
 1080 061d 78050000 		.4byte	0x578
 1081 0621 04       		.byte	0x4
 1082 0622 14       		.uleb128 0x14
 1083 0623 46070000 		.4byte	.LASF193
 1084 0627 08       		.byte	0x8
 1085 0628 25       		.byte	0x25
 1086 0629 78050000 		.4byte	0x578
 1087 062d 08       		.byte	0x8
 1088 062e 14       		.uleb128 0x14
 1089 062f D8160000 		.4byte	.LASF194
 1090 0633 08       		.byte	0x8
 1091 0634 26       		.byte	0x26
 1092 0635 78050000 		.4byte	0x578
 1093 0639 0C       		.byte	0xc
 1094 063a 13       		.uleb128 0x13
 1095 063b 494E00   		.ascii	"IN\000"
 1096 063e 08       		.byte	0x8
 1097 063f 27       		.byte	0x27
 1098 0640 ED050000 		.4byte	0x5ed
 1099 0644 10       		.byte	0x10
 1100 0645 14       		.uleb128 0x14
 1101 0646 41070000 		.4byte	.LASF195
 1102 064a 08       		.byte	0x8
 1103 064b 28       		.byte	0x28
 1104 064c 78050000 		.4byte	0x578
 1105 0650 14       		.byte	0x14
 1106 0651 14       		.uleb128 0x14
 1107 0652 6B0C0000 		.4byte	.LASF196
 1108 0656 08       		.byte	0x8
 1109 0657 29       		.byte	0x29
 1110 0658 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 85


 1111 065c 18       		.byte	0x18
 1112 065d 14       		.uleb128 0x14
 1113 065e 85170000 		.4byte	.LASF197
 1114 0662 08       		.byte	0x8
 1115 0663 2A       		.byte	0x2a
 1116 0664 ED050000 		.4byte	0x5ed
 1117 0668 1C       		.byte	0x1c
 1118 0669 14       		.uleb128 0x14
 1119 066a 79040000 		.4byte	.LASF198
 1120 066e 08       		.byte	0x8
 1121 066f 2B       		.byte	0x2b
 1122 0670 78050000 		.4byte	0x578
 1123 0674 20       		.byte	0x20
 1124 0675 14       		.uleb128 0x14
 1125 0676 1D160000 		.4byte	.LASF199
 1126 067a 08       		.byte	0x8
 1127 067b 2C       		.byte	0x2c
 1128 067c 78050000 		.4byte	0x578
 1129 0680 24       		.byte	0x24
 1130 0681 13       		.uleb128 0x13
 1131 0682 43464700 		.ascii	"CFG\000"
 1132 0686 08       		.byte	0x8
 1133 0687 2D       		.byte	0x2d
 1134 0688 78050000 		.4byte	0x578
 1135 068c 28       		.byte	0x28
 1136 068d 14       		.uleb128 0x14
 1137 068e 3E060000 		.4byte	.LASF200
 1138 0692 08       		.byte	0x8
 1139 0693 2E       		.byte	0x2e
 1140 0694 78050000 		.4byte	0x578
 1141 0698 2C       		.byte	0x2c
 1142 0699 14       		.uleb128 0x14
 1143 069a 1D0A0000 		.4byte	.LASF201
 1144 069e 08       		.byte	0x8
 1145 069f 2F       		.byte	0x2f
 1146 06a0 78050000 		.4byte	0x578
 1147 06a4 30       		.byte	0x30
 1148 06a5 14       		.uleb128 0x14
 1149 06a6 4A1D0000 		.4byte	.LASF202
 1150 06aa 08       		.byte	0x8
 1151 06ab 30       		.byte	0x30
 1152 06ac 78050000 		.4byte	0x578
 1153 06b0 34       		.byte	0x34
 1154 06b1 14       		.uleb128 0x14
 1155 06b2 32000000 		.4byte	.LASF203
 1156 06b6 08       		.byte	0x8
 1157 06b7 31       		.byte	0x31
 1158 06b8 ED050000 		.4byte	0x5ed
 1159 06bc 38       		.byte	0x38
 1160 06bd 14       		.uleb128 0x14
 1161 06be 75160000 		.4byte	.LASF204
 1162 06c2 08       		.byte	0x8
 1163 06c3 32       		.byte	0x32
 1164 06c4 78050000 		.4byte	0x578
 1165 06c8 3C       		.byte	0x3c
 1166 06c9 14       		.uleb128 0x14
 1167 06ca F01C0000 		.4byte	.LASF205
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 86


 1168 06ce 08       		.byte	0x8
 1169 06cf 33       		.byte	0x33
 1170 06d0 DB060000 		.4byte	0x6db
 1171 06d4 40       		.byte	0x40
 1172 06d5 00       		.byte	0
 1173 06d6 0E       		.uleb128 0xe
 1174 06d7 F2050000 		.4byte	0x5f2
 1175 06db 11       		.uleb128 0x11
 1176 06dc D6060000 		.4byte	0x6d6
 1177 06e0 06       		.uleb128 0x6
 1178 06e1 D90C0000 		.4byte	.LASF206
 1179 06e5 08       		.byte	0x8
 1180 06e6 34       		.byte	0x34
 1181 06e7 02060000 		.4byte	0x602
 1182 06eb 15       		.uleb128 0x15
 1183 06ec 2440     		.2byte	0x4024
 1184 06ee 08       		.byte	0x8
 1185 06ef 39       		.byte	0x39
 1186 06f0 76070000 		.4byte	0x776
 1187 06f4 13       		.uleb128 0x13
 1188 06f5 50525400 		.ascii	"PRT\000"
 1189 06f9 08       		.byte	0x8
 1190 06fa 3A       		.byte	0x3a
 1191 06fb 76070000 		.4byte	0x776
 1192 06ff 00       		.byte	0
 1193 0700 16       		.uleb128 0x16
 1194 0701 46000000 		.4byte	.LASF207
 1195 0705 08       		.byte	0x8
 1196 0706 3B       		.byte	0x3b
 1197 0707 ED050000 		.4byte	0x5ed
 1198 070b 0040     		.2byte	0x4000
 1199 070d 16       		.uleb128 0x16
 1200 070e 52000000 		.4byte	.LASF208
 1201 0712 08       		.byte	0x8
 1202 0713 3C       		.byte	0x3c
 1203 0714 ED050000 		.4byte	0x5ed
 1204 0718 0440     		.2byte	0x4004
 1205 071a 16       		.uleb128 0x16
 1206 071b 5E000000 		.4byte	.LASF209
 1207 071f 08       		.byte	0x8
 1208 0720 3D       		.byte	0x3d
 1209 0721 ED050000 		.4byte	0x5ed
 1210 0725 0840     		.2byte	0x4008
 1211 0727 16       		.uleb128 0x16
 1212 0728 1A0F0000 		.4byte	.LASF210
 1213 072c 08       		.byte	0x8
 1214 072d 3E       		.byte	0x3e
 1215 072e ED050000 		.4byte	0x5ed
 1216 0732 0C40     		.2byte	0x400c
 1217 0734 16       		.uleb128 0x16
 1218 0735 3B000000 		.4byte	.LASF211
 1219 0739 08       		.byte	0x8
 1220 073a 3F       		.byte	0x3f
 1221 073b ED050000 		.4byte	0x5ed
 1222 073f 1040     		.2byte	0x4010
 1223 0741 16       		.uleb128 0x16
 1224 0742 3A0B0000 		.4byte	.LASF212
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 87


 1225 0746 08       		.byte	0x8
 1226 0747 40       		.byte	0x40
 1227 0748 78050000 		.4byte	0x578
 1228 074c 1440     		.2byte	0x4014
 1229 074e 16       		.uleb128 0x16
 1230 074f 631B0000 		.4byte	.LASF213
 1231 0753 08       		.byte	0x8
 1232 0754 41       		.byte	0x41
 1233 0755 78050000 		.4byte	0x578
 1234 0759 1840     		.2byte	0x4018
 1235 075b 16       		.uleb128 0x16
 1236 075c AE120000 		.4byte	.LASF214
 1237 0760 08       		.byte	0x8
 1238 0761 42       		.byte	0x42
 1239 0762 ED050000 		.4byte	0x5ed
 1240 0766 1C40     		.2byte	0x401c
 1241 0768 16       		.uleb128 0x16
 1242 0769 6A130000 		.4byte	.LASF215
 1243 076d 08       		.byte	0x8
 1244 076e 43       		.byte	0x43
 1245 076f 78050000 		.4byte	0x578
 1246 0773 2040     		.2byte	0x4020
 1247 0775 00       		.byte	0
 1248 0776 0C       		.uleb128 0xc
 1249 0777 E0060000 		.4byte	0x6e0
 1250 077b 86070000 		.4byte	0x786
 1251 077f 0D       		.uleb128 0xd
 1252 0780 71050000 		.4byte	0x571
 1253 0784 7F       		.byte	0x7f
 1254 0785 00       		.byte	0
 1255 0786 06       		.uleb128 0x6
 1256 0787 1B070000 		.4byte	.LASF216
 1257 078b 08       		.byte	0x8
 1258 078c 44       		.byte	0x44
 1259 078d EB060000 		.4byte	0x6eb
 1260 0791 10       		.uleb128 0x10
 1261 0792 410C0000 		.4byte	.LASF217
 1262 0796 09       		.byte	0x9
 1263 0797 3106     		.2byte	0x631
 1264 0799 E0060000 		.4byte	0x6e0
 1265 079d 10       		.uleb128 0x10
 1266 079e 82190000 		.4byte	.LASF218
 1267 07a2 09       		.byte	0x9
 1268 07a3 3206     		.2byte	0x632
 1269 07a5 86070000 		.4byte	0x786
 1270 07a9 05       		.uleb128 0x5
 1271 07aa 08       		.byte	0x8
 1272 07ab 04       		.byte	0x4
 1273 07ac 22130000 		.4byte	.LASF219
 1274 07b0 12       		.uleb128 0x12
 1275 07b1 B8       		.byte	0xb8
 1276 07b2 0A       		.byte	0xa
 1277 07b3 34       		.byte	0x34
 1278 07b4 C10B0000 		.4byte	0xbc1
 1279 07b8 14       		.uleb128 0x14
 1280 07b9 17030000 		.4byte	.LASF220
 1281 07bd 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 88


 1282 07be 37       		.byte	0x37
 1283 07bf 9A040000 		.4byte	0x49a
 1284 07c3 00       		.byte	0
 1285 07c4 14       		.uleb128 0x14
 1286 07c5 AA010000 		.4byte	.LASF221
 1287 07c9 0A       		.byte	0xa
 1288 07ca 38       		.byte	0x38
 1289 07cb 9A040000 		.4byte	0x49a
 1290 07cf 04       		.byte	0x4
 1291 07d0 14       		.uleb128 0x14
 1292 07d1 E30D0000 		.4byte	.LASF222
 1293 07d5 0A       		.byte	0xa
 1294 07d6 39       		.byte	0x39
 1295 07d7 9A040000 		.4byte	0x49a
 1296 07db 08       		.byte	0x8
 1297 07dc 14       		.uleb128 0x14
 1298 07dd 1E090000 		.4byte	.LASF223
 1299 07e1 0A       		.byte	0xa
 1300 07e2 3A       		.byte	0x3a
 1301 07e3 9A040000 		.4byte	0x49a
 1302 07e7 0C       		.byte	0xc
 1303 07e8 14       		.uleb128 0x14
 1304 07e9 61130000 		.4byte	.LASF224
 1305 07ed 0A       		.byte	0xa
 1306 07ee 3B       		.byte	0x3b
 1307 07ef 9A040000 		.4byte	0x49a
 1308 07f3 10       		.byte	0x10
 1309 07f4 14       		.uleb128 0x14
 1310 07f5 8C100000 		.4byte	.LASF225
 1311 07f9 0A       		.byte	0xa
 1312 07fa 3C       		.byte	0x3c
 1313 07fb 9A040000 		.4byte	0x49a
 1314 07ff 14       		.byte	0x14
 1315 0800 14       		.uleb128 0x14
 1316 0801 430B0000 		.4byte	.LASF226
 1317 0805 0A       		.byte	0xa
 1318 0806 3D       		.byte	0x3d
 1319 0807 9A040000 		.4byte	0x49a
 1320 080b 18       		.byte	0x18
 1321 080c 14       		.uleb128 0x14
 1322 080d B71C0000 		.4byte	.LASF227
 1323 0811 0A       		.byte	0xa
 1324 0812 3E       		.byte	0x3e
 1325 0813 9A040000 		.4byte	0x49a
 1326 0817 1C       		.byte	0x1c
 1327 0818 14       		.uleb128 0x14
 1328 0819 C20F0000 		.4byte	.LASF228
 1329 081d 0A       		.byte	0xa
 1330 081e 3F       		.byte	0x3f
 1331 081f 9A040000 		.4byte	0x49a
 1332 0823 20       		.byte	0x20
 1333 0824 14       		.uleb128 0x14
 1334 0825 D90F0000 		.4byte	.LASF229
 1335 0829 0A       		.byte	0xa
 1336 082a 40       		.byte	0x40
 1337 082b 9A040000 		.4byte	0x49a
 1338 082f 24       		.byte	0x24
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 89


 1339 0830 14       		.uleb128 0x14
 1340 0831 63150000 		.4byte	.LASF230
 1341 0835 0A       		.byte	0xa
 1342 0836 43       		.byte	0x43
 1343 0837 6E040000 		.4byte	0x46e
 1344 083b 28       		.byte	0x28
 1345 083c 14       		.uleb128 0x14
 1346 083d 2F150000 		.4byte	.LASF231
 1347 0841 0A       		.byte	0xa
 1348 0842 44       		.byte	0x44
 1349 0843 6E040000 		.4byte	0x46e
 1350 0847 29       		.byte	0x29
 1351 0848 14       		.uleb128 0x14
 1352 0849 2E140000 		.4byte	.LASF232
 1353 084d 0A       		.byte	0xa
 1354 084e 45       		.byte	0x45
 1355 084f 6E040000 		.4byte	0x46e
 1356 0853 2A       		.byte	0x2a
 1357 0854 14       		.uleb128 0x14
 1358 0855 BF150000 		.4byte	.LASF233
 1359 0859 0A       		.byte	0xa
 1360 085a 46       		.byte	0x46
 1361 085b 6E040000 		.4byte	0x46e
 1362 085f 2B       		.byte	0x2b
 1363 0860 14       		.uleb128 0x14
 1364 0861 91150000 		.4byte	.LASF234
 1365 0865 0A       		.byte	0xa
 1366 0866 47       		.byte	0x47
 1367 0867 6E040000 		.4byte	0x46e
 1368 086b 2C       		.byte	0x2c
 1369 086c 14       		.uleb128 0x14
 1370 086d F4170000 		.4byte	.LASF235
 1371 0871 0A       		.byte	0xa
 1372 0872 48       		.byte	0x48
 1373 0873 6E040000 		.4byte	0x46e
 1374 0877 2D       		.byte	0x2d
 1375 0878 14       		.uleb128 0x14
 1376 0879 1E1E0000 		.4byte	.LASF236
 1377 087d 0A       		.byte	0xa
 1378 087e 49       		.byte	0x49
 1379 087f 6E040000 		.4byte	0x46e
 1380 0883 2E       		.byte	0x2e
 1381 0884 14       		.uleb128 0x14
 1382 0885 46030000 		.4byte	.LASF237
 1383 0889 0A       		.byte	0xa
 1384 088a 4A       		.byte	0x4a
 1385 088b 6E040000 		.4byte	0x46e
 1386 088f 2F       		.byte	0x2f
 1387 0890 14       		.uleb128 0x14
 1388 0891 47170000 		.4byte	.LASF238
 1389 0895 0A       		.byte	0xa
 1390 0896 4B       		.byte	0x4b
 1391 0897 6E040000 		.4byte	0x46e
 1392 089b 30       		.byte	0x30
 1393 089c 14       		.uleb128 0x14
 1394 089d 8B110000 		.4byte	.LASF239
 1395 08a1 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 90


 1396 08a2 4E       		.byte	0x4e
 1397 08a3 6E040000 		.4byte	0x46e
 1398 08a7 31       		.byte	0x31
 1399 08a8 14       		.uleb128 0x14
 1400 08a9 B61B0000 		.4byte	.LASF240
 1401 08ad 0A       		.byte	0xa
 1402 08ae 4F       		.byte	0x4f
 1403 08af 6E040000 		.4byte	0x46e
 1404 08b3 32       		.byte	0x32
 1405 08b4 14       		.uleb128 0x14
 1406 08b5 171D0000 		.4byte	.LASF241
 1407 08b9 0A       		.byte	0xa
 1408 08ba 50       		.byte	0x50
 1409 08bb 6E040000 		.4byte	0x46e
 1410 08bf 33       		.byte	0x33
 1411 08c0 14       		.uleb128 0x14
 1412 08c1 FE0C0000 		.4byte	.LASF242
 1413 08c5 0A       		.byte	0xa
 1414 08c6 51       		.byte	0x51
 1415 08c7 6E040000 		.4byte	0x46e
 1416 08cb 34       		.byte	0x34
 1417 08cc 14       		.uleb128 0x14
 1418 08cd CC080000 		.4byte	.LASF243
 1419 08d1 0A       		.byte	0xa
 1420 08d2 52       		.byte	0x52
 1421 08d3 79040000 		.4byte	0x479
 1422 08d7 36       		.byte	0x36
 1423 08d8 14       		.uleb128 0x14
 1424 08d9 BB040000 		.4byte	.LASF244
 1425 08dd 0A       		.byte	0xa
 1426 08de 53       		.byte	0x53
 1427 08df 79040000 		.4byte	0x479
 1428 08e3 38       		.byte	0x38
 1429 08e4 14       		.uleb128 0x14
 1430 08e5 BF100000 		.4byte	.LASF245
 1431 08e9 0A       		.byte	0xa
 1432 08ea 54       		.byte	0x54
 1433 08eb 79040000 		.4byte	0x479
 1434 08ef 3A       		.byte	0x3a
 1435 08f0 14       		.uleb128 0x14
 1436 08f1 08030000 		.4byte	.LASF246
 1437 08f5 0A       		.byte	0xa
 1438 08f6 55       		.byte	0x55
 1439 08f7 6E040000 		.4byte	0x46e
 1440 08fb 3C       		.byte	0x3c
 1441 08fc 14       		.uleb128 0x14
 1442 08fd 700A0000 		.4byte	.LASF247
 1443 0901 0A       		.byte	0xa
 1444 0902 56       		.byte	0x56
 1445 0903 6E040000 		.4byte	0x46e
 1446 0907 3D       		.byte	0x3d
 1447 0908 14       		.uleb128 0x14
 1448 0909 02140000 		.4byte	.LASF248
 1449 090d 0A       		.byte	0xa
 1450 090e 57       		.byte	0x57
 1451 090f 6E040000 		.4byte	0x46e
 1452 0913 3E       		.byte	0x3e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 91


 1453 0914 14       		.uleb128 0x14
 1454 0915 86090000 		.4byte	.LASF249
 1455 0919 0A       		.byte	0xa
 1456 091a 58       		.byte	0x58
 1457 091b 6E040000 		.4byte	0x46e
 1458 091f 3F       		.byte	0x3f
 1459 0920 14       		.uleb128 0x14
 1460 0921 49020000 		.4byte	.LASF250
 1461 0925 0A       		.byte	0xa
 1462 0926 59       		.byte	0x59
 1463 0927 6E040000 		.4byte	0x46e
 1464 092b 40       		.byte	0x40
 1465 092c 14       		.uleb128 0x14
 1466 092d DC110000 		.4byte	.LASF251
 1467 0931 0A       		.byte	0xa
 1468 0932 5A       		.byte	0x5a
 1469 0933 6E040000 		.4byte	0x46e
 1470 0937 41       		.byte	0x41
 1471 0938 14       		.uleb128 0x14
 1472 0939 6A070000 		.4byte	.LASF252
 1473 093d 0A       		.byte	0xa
 1474 093e 5B       		.byte	0x5b
 1475 093f 6E040000 		.4byte	0x46e
 1476 0943 42       		.byte	0x42
 1477 0944 14       		.uleb128 0x14
 1478 0945 360C0000 		.4byte	.LASF253
 1479 0949 0A       		.byte	0xa
 1480 094a 5C       		.byte	0x5c
 1481 094b 6E040000 		.4byte	0x46e
 1482 094f 43       		.byte	0x43
 1483 0950 14       		.uleb128 0x14
 1484 0951 EC0D0000 		.4byte	.LASF254
 1485 0955 0A       		.byte	0xa
 1486 0956 5D       		.byte	0x5d
 1487 0957 6E040000 		.4byte	0x46e
 1488 095b 44       		.byte	0x44
 1489 095c 14       		.uleb128 0x14
 1490 095d CD150000 		.4byte	.LASF255
 1491 0961 0A       		.byte	0xa
 1492 0962 5E       		.byte	0x5e
 1493 0963 9A040000 		.4byte	0x49a
 1494 0967 48       		.byte	0x48
 1495 0968 14       		.uleb128 0x14
 1496 0969 82040000 		.4byte	.LASF256
 1497 096d 0A       		.byte	0xa
 1498 096e 5F       		.byte	0x5f
 1499 096f 9A040000 		.4byte	0x49a
 1500 0973 4C       		.byte	0x4c
 1501 0974 14       		.uleb128 0x14
 1502 0975 E71A0000 		.4byte	.LASF257
 1503 0979 0A       		.byte	0xa
 1504 097a 60       		.byte	0x60
 1505 097b 6E040000 		.4byte	0x46e
 1506 097f 50       		.byte	0x50
 1507 0980 14       		.uleb128 0x14
 1508 0981 D80A0000 		.4byte	.LASF258
 1509 0985 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 92


 1510 0986 61       		.byte	0x61
 1511 0987 6E040000 		.4byte	0x46e
 1512 098b 51       		.byte	0x51
 1513 098c 14       		.uleb128 0x14
 1514 098d 1A080000 		.4byte	.LASF259
 1515 0991 0A       		.byte	0xa
 1516 0992 62       		.byte	0x62
 1517 0993 6E040000 		.4byte	0x46e
 1518 0997 52       		.byte	0x52
 1519 0998 14       		.uleb128 0x14
 1520 0999 BE120000 		.4byte	.LASF260
 1521 099d 0A       		.byte	0xa
 1522 099e 63       		.byte	0x63
 1523 099f 6E040000 		.4byte	0x46e
 1524 09a3 53       		.byte	0x53
 1525 09a4 14       		.uleb128 0x14
 1526 09a5 401A0000 		.4byte	.LASF261
 1527 09a9 0A       		.byte	0xa
 1528 09aa 64       		.byte	0x64
 1529 09ab 6E040000 		.4byte	0x46e
 1530 09af 54       		.byte	0x54
 1531 09b0 14       		.uleb128 0x14
 1532 09b1 1C0B0000 		.4byte	.LASF262
 1533 09b5 0A       		.byte	0xa
 1534 09b6 65       		.byte	0x65
 1535 09b7 6E040000 		.4byte	0x46e
 1536 09bb 55       		.byte	0x55
 1537 09bc 14       		.uleb128 0x14
 1538 09bd 6E180000 		.4byte	.LASF263
 1539 09c1 0A       		.byte	0xa
 1540 09c2 66       		.byte	0x66
 1541 09c3 6E040000 		.4byte	0x46e
 1542 09c7 56       		.byte	0x56
 1543 09c8 14       		.uleb128 0x14
 1544 09c9 C01C0000 		.4byte	.LASF264
 1545 09cd 0A       		.byte	0xa
 1546 09ce 67       		.byte	0x67
 1547 09cf 6E040000 		.4byte	0x46e
 1548 09d3 57       		.byte	0x57
 1549 09d4 14       		.uleb128 0x14
 1550 09d5 520A0000 		.4byte	.LASF265
 1551 09d9 0A       		.byte	0xa
 1552 09da 68       		.byte	0x68
 1553 09db 6E040000 		.4byte	0x46e
 1554 09df 58       		.byte	0x58
 1555 09e0 14       		.uleb128 0x14
 1556 09e1 521D0000 		.4byte	.LASF266
 1557 09e5 0A       		.byte	0xa
 1558 09e6 69       		.byte	0x69
 1559 09e7 6E040000 		.4byte	0x46e
 1560 09eb 59       		.byte	0x59
 1561 09ec 14       		.uleb128 0x14
 1562 09ed AB1B0000 		.4byte	.LASF267
 1563 09f1 0A       		.byte	0xa
 1564 09f2 6E       		.byte	0x6e
 1565 09f3 84040000 		.4byte	0x484
 1566 09f7 5A       		.byte	0x5a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 93


 1567 09f8 14       		.uleb128 0x14
 1568 09f9 CA010000 		.4byte	.LASF268
 1569 09fd 0A       		.byte	0xa
 1570 09fe 6F       		.byte	0x6f
 1571 09ff 84040000 		.4byte	0x484
 1572 0a03 5C       		.byte	0x5c
 1573 0a04 14       		.uleb128 0x14
 1574 0a05 CA0F0000 		.4byte	.LASF269
 1575 0a09 0A       		.byte	0xa
 1576 0a0a 70       		.byte	0x70
 1577 0a0b 6E040000 		.4byte	0x46e
 1578 0a0f 5E       		.byte	0x5e
 1579 0a10 14       		.uleb128 0x14
 1580 0a11 E01B0000 		.4byte	.LASF270
 1581 0a15 0A       		.byte	0xa
 1582 0a16 71       		.byte	0x71
 1583 0a17 6E040000 		.4byte	0x46e
 1584 0a1b 5F       		.byte	0x5f
 1585 0a1c 14       		.uleb128 0x14
 1586 0a1d 4F0C0000 		.4byte	.LASF271
 1587 0a21 0A       		.byte	0xa
 1588 0a22 72       		.byte	0x72
 1589 0a23 6E040000 		.4byte	0x46e
 1590 0a27 60       		.byte	0x60
 1591 0a28 14       		.uleb128 0x14
 1592 0a29 B40E0000 		.4byte	.LASF272
 1593 0a2d 0A       		.byte	0xa
 1594 0a2e 73       		.byte	0x73
 1595 0a2f 9A040000 		.4byte	0x49a
 1596 0a33 64       		.byte	0x64
 1597 0a34 14       		.uleb128 0x14
 1598 0a35 451E0000 		.4byte	.LASF273
 1599 0a39 0A       		.byte	0xa
 1600 0a3a 76       		.byte	0x76
 1601 0a3b 84040000 		.4byte	0x484
 1602 0a3f 68       		.byte	0x68
 1603 0a40 14       		.uleb128 0x14
 1604 0a41 7F130000 		.4byte	.LASF274
 1605 0a45 0A       		.byte	0xa
 1606 0a46 77       		.byte	0x77
 1607 0a47 84040000 		.4byte	0x484
 1608 0a4b 6A       		.byte	0x6a
 1609 0a4c 14       		.uleb128 0x14
 1610 0a4d B0100000 		.4byte	.LASF275
 1611 0a51 0A       		.byte	0xa
 1612 0a52 78       		.byte	0x78
 1613 0a53 84040000 		.4byte	0x484
 1614 0a57 6C       		.byte	0x6c
 1615 0a58 14       		.uleb128 0x14
 1616 0a59 2C040000 		.4byte	.LASF276
 1617 0a5d 0A       		.byte	0xa
 1618 0a5e 79       		.byte	0x79
 1619 0a5f 84040000 		.4byte	0x484
 1620 0a63 6E       		.byte	0x6e
 1621 0a64 14       		.uleb128 0x14
 1622 0a65 060F0000 		.4byte	.LASF277
 1623 0a69 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 94


 1624 0a6a 7B       		.byte	0x7b
 1625 0a6b 6E040000 		.4byte	0x46e
 1626 0a6f 70       		.byte	0x70
 1627 0a70 14       		.uleb128 0x14
 1628 0a71 FD050000 		.4byte	.LASF278
 1629 0a75 0A       		.byte	0xa
 1630 0a76 7C       		.byte	0x7c
 1631 0a77 6E040000 		.4byte	0x46e
 1632 0a7b 71       		.byte	0x71
 1633 0a7c 14       		.uleb128 0x14
 1634 0a7d 63040000 		.4byte	.LASF279
 1635 0a81 0A       		.byte	0xa
 1636 0a82 7D       		.byte	0x7d
 1637 0a83 6E040000 		.4byte	0x46e
 1638 0a87 72       		.byte	0x72
 1639 0a88 14       		.uleb128 0x14
 1640 0a89 56020000 		.4byte	.LASF280
 1641 0a8d 0A       		.byte	0xa
 1642 0a8e 7E       		.byte	0x7e
 1643 0a8f 6E040000 		.4byte	0x46e
 1644 0a93 73       		.byte	0x73
 1645 0a94 14       		.uleb128 0x14
 1646 0a95 A0140000 		.4byte	.LASF281
 1647 0a99 0A       		.byte	0xa
 1648 0a9a 80       		.byte	0x80
 1649 0a9b 84040000 		.4byte	0x484
 1650 0a9f 74       		.byte	0x74
 1651 0aa0 14       		.uleb128 0x14
 1652 0aa1 D0120000 		.4byte	.LASF282
 1653 0aa5 0A       		.byte	0xa
 1654 0aa6 81       		.byte	0x81
 1655 0aa7 84040000 		.4byte	0x484
 1656 0aab 76       		.byte	0x76
 1657 0aac 14       		.uleb128 0x14
 1658 0aad 570F0000 		.4byte	.LASF283
 1659 0ab1 0A       		.byte	0xa
 1660 0ab2 82       		.byte	0x82
 1661 0ab3 84040000 		.4byte	0x484
 1662 0ab7 78       		.byte	0x78
 1663 0ab8 14       		.uleb128 0x14
 1664 0ab9 81080000 		.4byte	.LASF284
 1665 0abd 0A       		.byte	0xa
 1666 0abe 83       		.byte	0x83
 1667 0abf 84040000 		.4byte	0x484
 1668 0ac3 7A       		.byte	0x7a
 1669 0ac4 14       		.uleb128 0x14
 1670 0ac5 420F0000 		.4byte	.LASF285
 1671 0ac9 0A       		.byte	0xa
 1672 0aca 86       		.byte	0x86
 1673 0acb 6E040000 		.4byte	0x46e
 1674 0acf 7C       		.byte	0x7c
 1675 0ad0 14       		.uleb128 0x14
 1676 0ad1 F81A0000 		.4byte	.LASF286
 1677 0ad5 0A       		.byte	0xa
 1678 0ad6 87       		.byte	0x87
 1679 0ad7 6E040000 		.4byte	0x46e
 1680 0adb 7D       		.byte	0x7d
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 95


 1681 0adc 14       		.uleb128 0x14
 1682 0add B7070000 		.4byte	.LASF287
 1683 0ae1 0A       		.byte	0xa
 1684 0ae2 88       		.byte	0x88
 1685 0ae3 6E040000 		.4byte	0x46e
 1686 0ae7 7E       		.byte	0x7e
 1687 0ae8 14       		.uleb128 0x14
 1688 0ae9 28070000 		.4byte	.LASF288
 1689 0aed 0A       		.byte	0xa
 1690 0aee 89       		.byte	0x89
 1691 0aef 6E040000 		.4byte	0x46e
 1692 0af3 7F       		.byte	0x7f
 1693 0af4 14       		.uleb128 0x14
 1694 0af5 96080000 		.4byte	.LASF289
 1695 0af9 0A       		.byte	0xa
 1696 0afa 8A       		.byte	0x8a
 1697 0afb 6E040000 		.4byte	0x46e
 1698 0aff 80       		.byte	0x80
 1699 0b00 14       		.uleb128 0x14
 1700 0b01 E9000000 		.4byte	.LASF290
 1701 0b05 0A       		.byte	0xa
 1702 0b06 8D       		.byte	0x8d
 1703 0b07 9A040000 		.4byte	0x49a
 1704 0b0b 84       		.byte	0x84
 1705 0b0c 14       		.uleb128 0x14
 1706 0b0d 53170000 		.4byte	.LASF291
 1707 0b11 0A       		.byte	0xa
 1708 0b12 8E       		.byte	0x8e
 1709 0b13 9A040000 		.4byte	0x49a
 1710 0b17 88       		.byte	0x88
 1711 0b18 14       		.uleb128 0x14
 1712 0b19 71090000 		.4byte	.LASF292
 1713 0b1d 0A       		.byte	0xa
 1714 0b1e 8F       		.byte	0x8f
 1715 0b1f 9A040000 		.4byte	0x49a
 1716 0b23 8C       		.byte	0x8c
 1717 0b24 14       		.uleb128 0x14
 1718 0b25 BA180000 		.4byte	.LASF293
 1719 0b29 0A       		.byte	0xa
 1720 0b2a 90       		.byte	0x90
 1721 0b2b 9A040000 		.4byte	0x49a
 1722 0b2f 90       		.byte	0x90
 1723 0b30 14       		.uleb128 0x14
 1724 0b31 E0160000 		.4byte	.LASF294
 1725 0b35 0A       		.byte	0xa
 1726 0b36 91       		.byte	0x91
 1727 0b37 9A040000 		.4byte	0x49a
 1728 0b3b 94       		.byte	0x94
 1729 0b3c 14       		.uleb128 0x14
 1730 0b3d 12060000 		.4byte	.LASF295
 1731 0b41 0A       		.byte	0xa
 1732 0b42 92       		.byte	0x92
 1733 0b43 9A040000 		.4byte	0x49a
 1734 0b47 98       		.byte	0x98
 1735 0b48 14       		.uleb128 0x14
 1736 0b49 AD170000 		.4byte	.LASF296
 1737 0b4d 0A       		.byte	0xa
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 96


 1738 0b4e 93       		.byte	0x93
 1739 0b4f 9A040000 		.4byte	0x49a
 1740 0b53 9C       		.byte	0x9c
 1741 0b54 14       		.uleb128 0x14
 1742 0b55 200C0000 		.4byte	.LASF297
 1743 0b59 0A       		.byte	0xa
 1744 0b5a 94       		.byte	0x94
 1745 0b5b 9A040000 		.4byte	0x49a
 1746 0b5f A0       		.byte	0xa0
 1747 0b60 14       		.uleb128 0x14
 1748 0b61 B5010000 		.4byte	.LASF298
 1749 0b65 0A       		.byte	0xa
 1750 0b66 95       		.byte	0x95
 1751 0b67 84040000 		.4byte	0x484
 1752 0b6b A4       		.byte	0xa4
 1753 0b6c 14       		.uleb128 0x14
 1754 0b6d 81140000 		.4byte	.LASF299
 1755 0b71 0A       		.byte	0xa
 1756 0b72 96       		.byte	0x96
 1757 0b73 84040000 		.4byte	0x484
 1758 0b77 A6       		.byte	0xa6
 1759 0b78 14       		.uleb128 0x14
 1760 0b79 54180000 		.4byte	.LASF300
 1761 0b7d 0A       		.byte	0xa
 1762 0b7e 97       		.byte	0x97
 1763 0b7f 84040000 		.4byte	0x484
 1764 0b83 A8       		.byte	0xa8
 1765 0b84 14       		.uleb128 0x14
 1766 0b85 A60F0000 		.4byte	.LASF301
 1767 0b89 0A       		.byte	0xa
 1768 0b8a 98       		.byte	0x98
 1769 0b8b 84040000 		.4byte	0x484
 1770 0b8f AA       		.byte	0xaa
 1771 0b90 14       		.uleb128 0x14
 1772 0b91 90040000 		.4byte	.LASF302
 1773 0b95 0A       		.byte	0xa
 1774 0b96 99       		.byte	0x99
 1775 0b97 84040000 		.4byte	0x484
 1776 0b9b AC       		.byte	0xac
 1777 0b9c 14       		.uleb128 0x14
 1778 0b9d 19120000 		.4byte	.LASF303
 1779 0ba1 0A       		.byte	0xa
 1780 0ba2 9A       		.byte	0x9a
 1781 0ba3 84040000 		.4byte	0x484
 1782 0ba7 AE       		.byte	0xae
 1783 0ba8 14       		.uleb128 0x14
 1784 0ba9 9E040000 		.4byte	.LASF304
 1785 0bad 0A       		.byte	0xa
 1786 0bae 9D       		.byte	0x9d
 1787 0baf 84040000 		.4byte	0x484
 1788 0bb3 B0       		.byte	0xb0
 1789 0bb4 14       		.uleb128 0x14
 1790 0bb5 8C190000 		.4byte	.LASF305
 1791 0bb9 0A       		.byte	0xa
 1792 0bba 9E       		.byte	0x9e
 1793 0bbb 9A040000 		.4byte	0x49a
 1794 0bbf B4       		.byte	0xb4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 97


 1795 0bc0 00       		.byte	0
 1796 0bc1 06       		.uleb128 0x6
 1797 0bc2 2D1C0000 		.4byte	.LASF306
 1798 0bc6 0A       		.byte	0xa
 1799 0bc7 9F       		.byte	0x9f
 1800 0bc8 B0070000 		.4byte	0x7b0
 1801 0bcc 10       		.uleb128 0x10
 1802 0bcd E01A0000 		.4byte	.LASF307
 1803 0bd1 0B       		.byte	0xb
 1804 0bd2 F601     		.2byte	0x1f6
 1805 0bd4 D80B0000 		.4byte	0xbd8
 1806 0bd8 05       		.uleb128 0x5
 1807 0bd9 01       		.byte	0x1
 1808 0bda 08       		.byte	0x8
 1809 0bdb 550D0000 		.4byte	.LASF308
 1810 0bdf 10       		.uleb128 0x10
 1811 0be0 4D090000 		.4byte	.LASF309
 1812 0be4 0B       		.byte	0xb
 1813 0be5 F701     		.2byte	0x1f7
 1814 0be7 EB0B0000 		.4byte	0xbeb
 1815 0beb 05       		.uleb128 0x5
 1816 0bec 04       		.byte	0x4
 1817 0bed 04       		.byte	0x4
 1818 0bee 60180000 		.4byte	.LASF310
 1819 0bf2 05       		.uleb128 0x5
 1820 0bf3 08       		.byte	0x8
 1821 0bf4 04       		.byte	0x4
 1822 0bf5 F30A0000 		.4byte	.LASF311
 1823 0bf9 10       		.uleb128 0x10
 1824 0bfa A41C0000 		.4byte	.LASF312
 1825 0bfe 0B       		.byte	0xb
 1826 0bff EA03     		.2byte	0x3ea
 1827 0c01 6E040000 		.4byte	0x46e
 1828 0c05 10       		.uleb128 0x10
 1829 0c06 7C0E0000 		.4byte	.LASF313
 1830 0c0a 0B       		.byte	0xb
 1831 0c0b F003     		.2byte	0x3f0
 1832 0c0d EB0B0000 		.4byte	0xbeb
 1833 0c11 17       		.uleb128 0x17
 1834 0c12 08       		.byte	0x8
 1835 0c13 0C       		.byte	0xc
 1836 0c14 2D01     		.2byte	0x12d
 1837 0c16 350C0000 		.4byte	0xc35
 1838 0c1a 09       		.uleb128 0x9
 1839 0c1b 6A1E0000 		.4byte	.LASF314
 1840 0c1f 0C       		.byte	0xc
 1841 0c20 2E01     		.2byte	0x12e
 1842 0c22 ED030000 		.4byte	0x3ed
 1843 0c26 00       		.byte	0
 1844 0c27 09       		.uleb128 0x9
 1845 0c28 C3170000 		.4byte	.LASF315
 1846 0c2c 0C       		.byte	0xc
 1847 0c2d 3201     		.2byte	0x132
 1848 0c2f 9A040000 		.4byte	0x49a
 1849 0c33 04       		.byte	0x4
 1850 0c34 00       		.byte	0
 1851 0c35 10       		.uleb128 0x10
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 98


 1852 0c36 9A010000 		.4byte	.LASF316
 1853 0c3a 0C       		.byte	0xc
 1854 0c3b 3301     		.2byte	0x133
 1855 0c3d 110C0000 		.4byte	0xc11
 1856 0c41 18       		.uleb128 0x18
 1857 0c42 04       		.byte	0x4
 1858 0c43 05       		.uleb128 0x5
 1859 0c44 01       		.byte	0x1
 1860 0c45 02       		.byte	0x2
 1861 0c46 FA0A0000 		.4byte	.LASF317
 1862 0c4a 19       		.uleb128 0x19
 1863 0c4b 01       		.byte	0x1
 1864 0c4c 0A040000 		.4byte	0x40a
 1865 0c50 0D       		.byte	0xd
 1866 0c51 2402     		.2byte	0x224
 1867 0c53 640C0000 		.4byte	0xc64
 1868 0c57 04       		.uleb128 0x4
 1869 0c58 AE030000 		.4byte	.LASF318
 1870 0c5c 00       		.byte	0
 1871 0c5d 04       		.uleb128 0x4
 1872 0c5e AC040000 		.4byte	.LASF319
 1873 0c62 01       		.byte	0x1
 1874 0c63 00       		.byte	0
 1875 0c64 10       		.uleb128 0x10
 1876 0c65 281A0000 		.4byte	.LASF320
 1877 0c69 0D       		.byte	0xd
 1878 0c6a 2702     		.2byte	0x227
 1879 0c6c 4A0C0000 		.4byte	0xc4a
 1880 0c70 10       		.uleb128 0x10
 1881 0c71 0E020000 		.4byte	.LASF321
 1882 0c75 0D       		.byte	0xd
 1883 0c76 3902     		.2byte	0x239
 1884 0c78 7C0C0000 		.4byte	0xc7c
 1885 0c7c 1A       		.uleb128 0x1a
 1886 0c7d 04       		.byte	0x4
 1887 0c7e 820C0000 		.4byte	0xc82
 1888 0c82 1B       		.uleb128 0x1b
 1889 0c83 8D0C0000 		.4byte	0xc8d
 1890 0c87 1C       		.uleb128 0x1c
 1891 0c88 9A040000 		.4byte	0x49a
 1892 0c8c 00       		.byte	0
 1893 0c8d 10       		.uleb128 0x10
 1894 0c8e E0040000 		.4byte	.LASF322
 1895 0c92 0D       		.byte	0xd
 1896 0c93 4402     		.2byte	0x244
 1897 0c95 990C0000 		.4byte	0xc99
 1898 0c99 1A       		.uleb128 0x1a
 1899 0c9a 04       		.byte	0x4
 1900 0c9b 9F0C0000 		.4byte	0xc9f
 1901 0c9f 1D       		.uleb128 0x1d
 1902 0ca0 640C0000 		.4byte	0xc64
 1903 0ca4 AE0C0000 		.4byte	0xcae
 1904 0ca8 1C       		.uleb128 0x1c
 1905 0ca9 9A040000 		.4byte	0x49a
 1906 0cad 00       		.byte	0
 1907 0cae 1E       		.uleb128 0x1e
 1908 0caf DE050000 		.4byte	.LASF346
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 99


 1909 0cb3 4C       		.byte	0x4c
 1910 0cb4 0D       		.byte	0xd
 1911 0cb5 C302     		.2byte	0x2c3
 1912 0cb7 CD0D0000 		.4byte	0xdcd
 1913 0cbb 09       		.uleb128 0x9
 1914 0cbc 300B0000 		.4byte	.LASF323
 1915 0cc0 0D       		.byte	0xd
 1916 0cc1 C602     		.2byte	0x2c6
 1917 0cc3 430C0000 		.4byte	0xc43
 1918 0cc7 00       		.byte	0
 1919 0cc8 09       		.uleb128 0x9
 1920 0cc9 5B100000 		.4byte	.LASF324
 1921 0ccd 0D       		.byte	0xd
 1922 0cce C702     		.2byte	0x2c7
 1923 0cd0 430C0000 		.4byte	0xc43
 1924 0cd4 01       		.byte	0x1
 1925 0cd5 09       		.uleb128 0x9
 1926 0cd6 711A0000 		.4byte	.LASF325
 1927 0cda 0D       		.byte	0xd
 1928 0cdb C902     		.2byte	0x2c9
 1929 0cdd 78050000 		.4byte	0x578
 1930 0ce1 04       		.byte	0x4
 1931 0ce2 09       		.uleb128 0x9
 1932 0ce3 1C010000 		.4byte	.LASF326
 1933 0ce7 0D       		.byte	0xd
 1934 0ce8 CB02     		.2byte	0x2cb
 1935 0cea 78050000 		.4byte	0x578
 1936 0cee 08       		.byte	0x8
 1937 0cef 09       		.uleb128 0x9
 1938 0cf0 27120000 		.4byte	.LASF327
 1939 0cf4 0D       		.byte	0xd
 1940 0cf5 CC02     		.2byte	0x2cc
 1941 0cf7 430C0000 		.4byte	0xc43
 1942 0cfb 0C       		.byte	0xc
 1943 0cfc 09       		.uleb128 0x9
 1944 0cfd 96100000 		.4byte	.LASF328
 1945 0d01 0D       		.byte	0xd
 1946 0d02 CD02     		.2byte	0x2cd
 1947 0d04 430C0000 		.4byte	0xc43
 1948 0d08 0D       		.byte	0xd
 1949 0d09 09       		.uleb128 0x9
 1950 0d0a 87020000 		.4byte	.LASF329
 1951 0d0e 0D       		.byte	0xd
 1952 0d0f CF02     		.2byte	0x2cf
 1953 0d11 CD0D0000 		.4byte	0xdcd
 1954 0d15 10       		.byte	0x10
 1955 0d16 09       		.uleb128 0x9
 1956 0d17 FD0D0000 		.4byte	.LASF330
 1957 0d1b 0D       		.byte	0xd
 1958 0d1c D002     		.2byte	0x2d0
 1959 0d1e 9A040000 		.4byte	0x49a
 1960 0d22 14       		.byte	0x14
 1961 0d23 09       		.uleb128 0x9
 1962 0d24 7B0A0000 		.4byte	.LASF331
 1963 0d28 0D       		.byte	0xd
 1964 0d29 D102     		.2byte	0x2d1
 1965 0d2b 78050000 		.4byte	0x578
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 100


 1966 0d2f 18       		.byte	0x18
 1967 0d30 09       		.uleb128 0x9
 1968 0d31 CA0C0000 		.4byte	.LASF332
 1969 0d35 0D       		.byte	0xd
 1970 0d36 D202     		.2byte	0x2d2
 1971 0d38 78050000 		.4byte	0x578
 1972 0d3c 1C       		.byte	0x1c
 1973 0d3d 09       		.uleb128 0x9
 1974 0d3e 721E0000 		.4byte	.LASF333
 1975 0d42 0D       		.byte	0xd
 1976 0d43 D402     		.2byte	0x2d4
 1977 0d45 78050000 		.4byte	0x578
 1978 0d49 20       		.byte	0x20
 1979 0d4a 09       		.uleb128 0x9
 1980 0d4b 53040000 		.4byte	.LASF334
 1981 0d4f 0D       		.byte	0xd
 1982 0d50 D502     		.2byte	0x2d5
 1983 0d52 D30D0000 		.4byte	0xdd3
 1984 0d56 24       		.byte	0x24
 1985 0d57 09       		.uleb128 0x9
 1986 0d58 70060000 		.4byte	.LASF335
 1987 0d5c 0D       		.byte	0xd
 1988 0d5d D702     		.2byte	0x2d7
 1989 0d5f CD0D0000 		.4byte	0xdcd
 1990 0d63 28       		.byte	0x28
 1991 0d64 09       		.uleb128 0x9
 1992 0d65 26090000 		.4byte	.LASF336
 1993 0d69 0D       		.byte	0xd
 1994 0d6a D802     		.2byte	0x2d8
 1995 0d6c 9A040000 		.4byte	0x49a
 1996 0d70 2C       		.byte	0x2c
 1997 0d71 09       		.uleb128 0x9
 1998 0d72 AF060000 		.4byte	.LASF337
 1999 0d76 0D       		.byte	0xd
 2000 0d77 D902     		.2byte	0x2d9
 2001 0d79 78050000 		.4byte	0x578
 2002 0d7d 30       		.byte	0x30
 2003 0d7e 09       		.uleb128 0x9
 2004 0d7f F50E0000 		.4byte	.LASF338
 2005 0d83 0D       		.byte	0xd
 2006 0d84 DA02     		.2byte	0x2da
 2007 0d86 78050000 		.4byte	0x578
 2008 0d8a 34       		.byte	0x34
 2009 0d8b 09       		.uleb128 0x9
 2010 0d8c 21030000 		.4byte	.LASF339
 2011 0d90 0D       		.byte	0xd
 2012 0d91 DC02     		.2byte	0x2dc
 2013 0d93 CD0D0000 		.4byte	0xdcd
 2014 0d97 38       		.byte	0x38
 2015 0d98 09       		.uleb128 0x9
 2016 0d99 E3120000 		.4byte	.LASF340
 2017 0d9d 0D       		.byte	0xd
 2018 0d9e DD02     		.2byte	0x2dd
 2019 0da0 9A040000 		.4byte	0x49a
 2020 0da4 3C       		.byte	0x3c
 2021 0da5 09       		.uleb128 0x9
 2022 0da6 EC110000 		.4byte	.LASF341
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 101


 2023 0daa 0D       		.byte	0xd
 2024 0dab DE02     		.2byte	0x2de
 2025 0dad 78050000 		.4byte	0x578
 2026 0db1 40       		.byte	0x40
 2027 0db2 09       		.uleb128 0x9
 2028 0db3 EA0A0000 		.4byte	.LASF342
 2029 0db7 0D       		.byte	0xd
 2030 0db8 E402     		.2byte	0x2e4
 2031 0dba 700C0000 		.4byte	0xc70
 2032 0dbe 44       		.byte	0x44
 2033 0dbf 09       		.uleb128 0x9
 2034 0dc0 8A030000 		.4byte	.LASF343
 2035 0dc4 0D       		.byte	0xd
 2036 0dc5 EB02     		.2byte	0x2eb
 2037 0dc7 8D0C0000 		.4byte	0xc8d
 2038 0dcb 48       		.byte	0x48
 2039 0dcc 00       		.byte	0
 2040 0dcd 1A       		.uleb128 0x1a
 2041 0dce 04       		.byte	0x4
 2042 0dcf 6E040000 		.4byte	0x46e
 2043 0dd3 0E       		.uleb128 0xe
 2044 0dd4 430C0000 		.4byte	0xc43
 2045 0dd8 10       		.uleb128 0x10
 2046 0dd9 231D0000 		.4byte	.LASF344
 2047 0ddd 0D       		.byte	0xd
 2048 0dde EE02     		.2byte	0x2ee
 2049 0de0 AE0C0000 		.4byte	0xcae
 2050 0de4 10       		.uleb128 0x10
 2051 0de5 6A000000 		.4byte	.LASF345
 2052 0de9 0E       		.byte	0xe
 2053 0dea F201     		.2byte	0x1f2
 2054 0dec 7C0C0000 		.4byte	0xc7c
 2055 0df0 1E       		.uleb128 0x1e
 2056 0df1 2F030000 		.4byte	.LASF347
 2057 0df5 24       		.byte	0x24
 2058 0df6 0E       		.byte	0xe
 2059 0df7 7402     		.2byte	0x274
 2060 0df9 730E0000 		.4byte	0xe73
 2061 0dfd 09       		.uleb128 0x9
 2062 0dfe D30E0000 		.4byte	.LASF348
 2063 0e02 0E       		.byte	0xe
 2064 0e03 7702     		.2byte	0x277
 2065 0e05 78050000 		.4byte	0x578
 2066 0e09 00       		.byte	0
 2067 0e0a 09       		.uleb128 0x9
 2068 0e0b 250A0000 		.4byte	.LASF349
 2069 0e0f 0E       		.byte	0xe
 2070 0e10 7902     		.2byte	0x279
 2071 0e12 410C0000 		.4byte	0xc41
 2072 0e16 04       		.byte	0x4
 2073 0e17 09       		.uleb128 0x9
 2074 0e18 0B090000 		.4byte	.LASF350
 2075 0e1c 0E       		.byte	0xe
 2076 0e1d 7A02     		.2byte	0x27a
 2077 0e1f 9A040000 		.4byte	0x49a
 2078 0e23 08       		.byte	0x8
 2079 0e24 09       		.uleb128 0x9
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 102


 2080 0e25 E8080000 		.4byte	.LASF351
 2081 0e29 0E       		.byte	0xe
 2082 0e2a 7B02     		.2byte	0x27b
 2083 0e2c 78050000 		.4byte	0x578
 2084 0e30 0C       		.byte	0xc
 2085 0e31 09       		.uleb128 0x9
 2086 0e32 A8120000 		.4byte	.LASF352
 2087 0e36 0E       		.byte	0xe
 2088 0e37 7D02     		.2byte	0x27d
 2089 0e39 410C0000 		.4byte	0xc41
 2090 0e3d 10       		.byte	0x10
 2091 0e3e 09       		.uleb128 0x9
 2092 0e3f 81110000 		.4byte	.LASF353
 2093 0e43 0E       		.byte	0xe
 2094 0e44 7E02     		.2byte	0x27e
 2095 0e46 9A040000 		.4byte	0x49a
 2096 0e4a 14       		.byte	0x14
 2097 0e4b 09       		.uleb128 0x9
 2098 0e4c 94020000 		.4byte	.LASF354
 2099 0e50 0E       		.byte	0xe
 2100 0e51 7F02     		.2byte	0x27f
 2101 0e53 78050000 		.4byte	0x578
 2102 0e57 18       		.byte	0x18
 2103 0e58 09       		.uleb128 0x9
 2104 0e59 EA0A0000 		.4byte	.LASF342
 2105 0e5d 0E       		.byte	0xe
 2106 0e5e 8502     		.2byte	0x285
 2107 0e60 E40D0000 		.4byte	0xde4
 2108 0e64 1C       		.byte	0x1c
 2109 0e65 09       		.uleb128 0x9
 2110 0e66 7E1C0000 		.4byte	.LASF355
 2111 0e6a 0E       		.byte	0xe
 2112 0e6b 8802     		.2byte	0x288
 2113 0e6d 9A040000 		.4byte	0x49a
 2114 0e71 20       		.byte	0x20
 2115 0e72 00       		.byte	0
 2116 0e73 10       		.uleb128 0x10
 2117 0e74 D4100000 		.4byte	.LASF356
 2118 0e78 0E       		.byte	0xe
 2119 0e79 8B02     		.2byte	0x28b
 2120 0e7b F00D0000 		.4byte	0xdf0
 2121 0e7f 1F       		.uleb128 0x1f
 2122 0e80 C41B0000 		.4byte	.LASF357
 2123 0e84 4C       		.byte	0x4c
 2124 0e85 0F       		.byte	0xf
 2125 0e86 2F       		.byte	0x2f
 2126 0e87 700F0000 		.4byte	0xf70
 2127 0e8b 14       		.uleb128 0x14
 2128 0e8c 8C1B0000 		.4byte	.LASF358
 2129 0e90 0F       		.byte	0xf
 2130 0e91 31       		.byte	0x31
 2131 0e92 9A040000 		.4byte	0x49a
 2132 0e96 00       		.byte	0
 2133 0e97 14       		.uleb128 0x14
 2134 0e98 2F0E0000 		.4byte	.LASF359
 2135 0e9c 0F       		.byte	0xf
 2136 0e9d 33       		.byte	0x33
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 103


 2137 0e9e 9A040000 		.4byte	0x49a
 2138 0ea2 04       		.byte	0x4
 2139 0ea3 14       		.uleb128 0x14
 2140 0ea4 77130000 		.4byte	.LASF360
 2141 0ea8 0F       		.byte	0xf
 2142 0ea9 34       		.byte	0x34
 2143 0eaa 9A040000 		.4byte	0x49a
 2144 0eae 08       		.byte	0x8
 2145 0eaf 14       		.uleb128 0x14
 2146 0eb0 F4150000 		.4byte	.LASF361
 2147 0eb4 0F       		.byte	0xf
 2148 0eb5 35       		.byte	0x35
 2149 0eb6 9A040000 		.4byte	0x49a
 2150 0eba 0C       		.byte	0xc
 2151 0ebb 14       		.uleb128 0x14
 2152 0ebc C9060000 		.4byte	.LASF362
 2153 0ec0 0F       		.byte	0xf
 2154 0ec1 37       		.byte	0x37
 2155 0ec2 9A040000 		.4byte	0x49a
 2156 0ec6 10       		.byte	0x10
 2157 0ec7 14       		.uleb128 0x14
 2158 0ec8 FC040000 		.4byte	.LASF363
 2159 0ecc 0F       		.byte	0xf
 2160 0ecd 38       		.byte	0x38
 2161 0ece 9A040000 		.4byte	0x49a
 2162 0ed2 14       		.byte	0x14
 2163 0ed3 14       		.uleb128 0x14
 2164 0ed4 05050000 		.4byte	.LASF364
 2165 0ed8 0F       		.byte	0xf
 2166 0ed9 39       		.byte	0x39
 2167 0eda 9A040000 		.4byte	0x49a
 2168 0ede 18       		.byte	0x18
 2169 0edf 14       		.uleb128 0x14
 2170 0ee0 1D150000 		.4byte	.LASF365
 2171 0ee4 0F       		.byte	0xf
 2172 0ee5 3A       		.byte	0x3a
 2173 0ee6 430C0000 		.4byte	0xc43
 2174 0eea 1C       		.byte	0x1c
 2175 0eeb 14       		.uleb128 0x14
 2176 0eec 0C150000 		.4byte	.LASF366
 2177 0ef0 0F       		.byte	0xf
 2178 0ef1 3C       		.byte	0x3c
 2179 0ef2 9A040000 		.4byte	0x49a
 2180 0ef6 20       		.byte	0x20
 2181 0ef7 14       		.uleb128 0x14
 2182 0ef8 B8090000 		.4byte	.LASF367
 2183 0efc 0F       		.byte	0xf
 2184 0efd 3D       		.byte	0x3d
 2185 0efe 9A040000 		.4byte	0x49a
 2186 0f02 24       		.byte	0x24
 2187 0f03 14       		.uleb128 0x14
 2188 0f04 0F0D0000 		.4byte	.LASF368
 2189 0f08 0F       		.byte	0xf
 2190 0f09 3F       		.byte	0x3f
 2191 0f0a 9A040000 		.4byte	0x49a
 2192 0f0e 28       		.byte	0x28
 2193 0f0f 14       		.uleb128 0x14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 104


 2194 0f10 1F110000 		.4byte	.LASF369
 2195 0f14 0F       		.byte	0xf
 2196 0f15 40       		.byte	0x40
 2197 0f16 9A040000 		.4byte	0x49a
 2198 0f1a 2C       		.byte	0x2c
 2199 0f1b 14       		.uleb128 0x14
 2200 0f1c A3070000 		.4byte	.LASF370
 2201 0f20 0F       		.byte	0xf
 2202 0f21 42       		.byte	0x42
 2203 0f22 9A040000 		.4byte	0x49a
 2204 0f26 30       		.byte	0x30
 2205 0f27 14       		.uleb128 0x14
 2206 0f28 92090000 		.4byte	.LASF371
 2207 0f2c 0F       		.byte	0xf
 2208 0f2d 43       		.byte	0x43
 2209 0f2e 9A040000 		.4byte	0x49a
 2210 0f32 34       		.byte	0x34
 2211 0f33 14       		.uleb128 0x14
 2212 0f34 B3020000 		.4byte	.LASF372
 2213 0f38 0F       		.byte	0xf
 2214 0f39 45       		.byte	0x45
 2215 0f3a 9A040000 		.4byte	0x49a
 2216 0f3e 38       		.byte	0x38
 2217 0f3f 14       		.uleb128 0x14
 2218 0f40 A3000000 		.4byte	.LASF373
 2219 0f44 0F       		.byte	0xf
 2220 0f45 46       		.byte	0x46
 2221 0f46 9A040000 		.4byte	0x49a
 2222 0f4a 3C       		.byte	0x3c
 2223 0f4b 14       		.uleb128 0x14
 2224 0f4c BD030000 		.4byte	.LASF374
 2225 0f50 0F       		.byte	0xf
 2226 0f51 48       		.byte	0x48
 2227 0f52 9A040000 		.4byte	0x49a
 2228 0f56 40       		.byte	0x40
 2229 0f57 14       		.uleb128 0x14
 2230 0f58 82150000 		.4byte	.LASF375
 2231 0f5c 0F       		.byte	0xf
 2232 0f5d 49       		.byte	0x49
 2233 0f5e 9A040000 		.4byte	0x49a
 2234 0f62 44       		.byte	0x44
 2235 0f63 14       		.uleb128 0x14
 2236 0f64 0E0E0000 		.4byte	.LASF376
 2237 0f68 0F       		.byte	0xf
 2238 0f69 4B       		.byte	0x4b
 2239 0f6a 9A040000 		.4byte	0x49a
 2240 0f6e 48       		.byte	0x48
 2241 0f6f 00       		.byte	0
 2242 0f70 06       		.uleb128 0x6
 2243 0f71 10140000 		.4byte	.LASF377
 2244 0f75 0F       		.byte	0xf
 2245 0f76 4C       		.byte	0x4c
 2246 0f77 7F0E0000 		.4byte	0xe7f
 2247 0f7b 1A       		.uleb128 0x1a
 2248 0f7c 04       		.byte	0x4
 2249 0f7d 91070000 		.4byte	0x791
 2250 0f81 20       		.uleb128 0x20
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 105


 2251 0f82 F61B0000 		.4byte	.LASF378
 2252 0f86 03       		.byte	0x3
 2253 0f87 EE06     		.2byte	0x6ee
 2254 0f89 03       		.byte	0x3
 2255 0f8a 9B0F0000 		.4byte	0xf9b
 2256 0f8e 21       		.uleb128 0x21
 2257 0f8f AA080000 		.4byte	.LASF380
 2258 0f93 03       		.byte	0x3
 2259 0f94 EE06     		.2byte	0x6ee
 2260 0f96 ED030000 		.4byte	0x3ed
 2261 0f9a 00       		.byte	0
 2262 0f9b 20       		.uleb128 0x20
 2263 0f9c DA060000 		.4byte	.LASF379
 2264 0fa0 02       		.byte	0x2
 2265 0fa1 3E06     		.2byte	0x63e
 2266 0fa3 03       		.byte	0x3
 2267 0fa4 C10F0000 		.4byte	0xfc1
 2268 0fa8 21       		.uleb128 0x21
 2269 0fa9 76070000 		.4byte	.LASF381
 2270 0fad 02       		.byte	0x2
 2271 0fae 3E06     		.2byte	0x63e
 2272 0fb0 7B0F0000 		.4byte	0xf7b
 2273 0fb4 21       		.uleb128 0x21
 2274 0fb5 241B0000 		.4byte	.LASF382
 2275 0fb9 02       		.byte	0x2
 2276 0fba 3E06     		.2byte	0x63e
 2277 0fbc 9A040000 		.4byte	0x49a
 2278 0fc0 00       		.byte	0
 2279 0fc1 22       		.uleb128 0x22
 2280 0fc2 591C0000 		.4byte	.LASF423
 2281 0fc6 04       		.byte	0x4
 2282 0fc7 81       		.byte	0x81
 2283 0fc8 03       		.byte	0x3
 2284 0fc9 20       		.uleb128 0x20
 2285 0fca CF180000 		.4byte	.LASF383
 2286 0fce 03       		.byte	0x3
 2287 0fcf 9506     		.2byte	0x695
 2288 0fd1 03       		.byte	0x3
 2289 0fd2 E30F0000 		.4byte	0xfe3
 2290 0fd6 21       		.uleb128 0x21
 2291 0fd7 AA080000 		.4byte	.LASF380
 2292 0fdb 03       		.byte	0x3
 2293 0fdc 9506     		.2byte	0x695
 2294 0fde ED030000 		.4byte	0x3ed
 2295 0fe2 00       		.byte	0
 2296 0fe3 23       		.uleb128 0x23
 2297 0fe4 DA020000 		.4byte	.LASF424
 2298 0fe8 01       		.byte	0x1
 2299 0fe9 43       		.byte	0x43
 2300 0fea 00000000 		.4byte	.LFB656
 2301 0fee 44000000 		.4byte	.LFE656-.LFB656
 2302 0ff2 01       		.uleb128 0x1
 2303 0ff3 9C       		.byte	0x9c
 2304 0ff4 38100000 		.4byte	0x1038
 2305 0ff8 24       		.uleb128 0x24
 2306 0ff9 9B0F0000 		.4byte	0xf9b
 2307 0ffd 00000000 		.4byte	.LBB14
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 106


 2308 1001 0A000000 		.4byte	.LBE14-.LBB14
 2309 1005 01       		.byte	0x1
 2310 1006 47       		.byte	0x47
 2311 1007 1E100000 		.4byte	0x101e
 2312 100b 25       		.uleb128 0x25
 2313 100c B40F0000 		.4byte	0xfb4
 2314 1010 00000000 		.4byte	.LLST0
 2315 1014 25       		.uleb128 0x25
 2316 1015 A80F0000 		.4byte	0xfa8
 2317 1019 14000000 		.4byte	.LLST1
 2318 101d 00       		.byte	0
 2319 101e 26       		.uleb128 0x26
 2320 101f 810F0000 		.4byte	0xf81
 2321 1023 10000000 		.4byte	.LBB16
 2322 1027 18000000 		.4byte	.LBE16-.LBB16
 2323 102b 01       		.byte	0x1
 2324 102c 48       		.byte	0x48
 2325 102d 25       		.uleb128 0x25
 2326 102e 8E0F0000 		.4byte	0xf8e
 2327 1032 2C000000 		.4byte	.LLST2
 2328 1036 00       		.byte	0
 2329 1037 00       		.byte	0
 2330 1038 27       		.uleb128 0x27
 2331 1039 0D1C0000 		.4byte	.LASF425
 2332 103d 01       		.byte	0x1
 2333 103e 4D       		.byte	0x4d
 2334 103f 60040000 		.4byte	0x460
 2335 1043 00000000 		.4byte	.LFB657
 2336 1047 00010000 		.4byte	.LFE657-.LFB657
 2337 104b 01       		.uleb128 0x1
 2338 104c 9C       		.byte	0x9c
 2339 104d 7F110000 		.4byte	0x117f
 2340 1051 28       		.uleb128 0x28
 2341 1052 C10F0000 		.4byte	0xfc1
 2342 1056 04000000 		.4byte	.LBB18
 2343 105a 02000000 		.4byte	.LBE18-.LBB18
 2344 105e 01       		.byte	0x1
 2345 105f 4F       		.byte	0x4f
 2346 1060 24       		.uleb128 0x24
 2347 1061 810F0000 		.4byte	0xf81
 2348 1065 5C000000 		.4byte	.LBB20
 2349 1069 16000000 		.4byte	.LBE20-.LBB20
 2350 106d 01       		.byte	0x1
 2351 106e 65       		.byte	0x65
 2352 106f 7D100000 		.4byte	0x107d
 2353 1073 25       		.uleb128 0x25
 2354 1074 8E0F0000 		.4byte	0xf8e
 2355 1078 3F000000 		.4byte	.LLST3
 2356 107c 00       		.byte	0
 2357 107d 24       		.uleb128 0x24
 2358 107e C90F0000 		.4byte	0xfc9
 2359 1082 72000000 		.4byte	.LBB22
 2360 1086 16000000 		.4byte	.LBE22-.LBB22
 2361 108a 01       		.byte	0x1
 2362 108b 66       		.byte	0x66
 2363 108c 9A100000 		.4byte	0x109a
 2364 1090 25       		.uleb128 0x25
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 107


 2365 1091 D60F0000 		.4byte	0xfd6
 2366 1095 52000000 		.4byte	.LLST4
 2367 1099 00       		.byte	0
 2368 109a 29       		.uleb128 0x29
 2369 109b 0A000000 		.4byte	.LVL5
 2370 109f AD130000 		.4byte	0x13ad
 2371 10a3 2A       		.uleb128 0x2a
 2372 10a4 10000000 		.4byte	.LVL6
 2373 10a8 B9130000 		.4byte	0x13b9
 2374 10ac B6100000 		.4byte	0x10b6
 2375 10b0 2B       		.uleb128 0x2b
 2376 10b1 01       		.uleb128 0x1
 2377 10b2 50       		.byte	0x50
 2378 10b3 01       		.uleb128 0x1
 2379 10b4 44       		.byte	0x44
 2380 10b5 00       		.byte	0
 2381 10b6 2A       		.uleb128 0x2a
 2382 10b7 16000000 		.4byte	.LVL7
 2383 10bb C4130000 		.4byte	0x13c4
 2384 10bf C9100000 		.4byte	0x10c9
 2385 10c3 2B       		.uleb128 0x2b
 2386 10c4 01       		.uleb128 0x1
 2387 10c5 50       		.byte	0x50
 2388 10c6 01       		.uleb128 0x1
 2389 10c7 31       		.byte	0x31
 2390 10c8 00       		.byte	0
 2391 10c9 2A       		.uleb128 0x2a
 2392 10ca 1C000000 		.4byte	.LVL8
 2393 10ce CF130000 		.4byte	0x13cf
 2394 10d2 DC100000 		.4byte	0x10dc
 2395 10d6 2B       		.uleb128 0x2b
 2396 10d7 01       		.uleb128 0x1
 2397 10d8 50       		.byte	0x50
 2398 10d9 01       		.uleb128 0x1
 2399 10da 31       		.byte	0x31
 2400 10db 00       		.byte	0
 2401 10dc 2A       		.uleb128 0x2a
 2402 10dd 58000000 		.4byte	.LVL9
 2403 10e1 DA130000 		.4byte	0x13da
 2404 10e5 F9100000 		.4byte	0x10f9
 2405 10e9 2B       		.uleb128 0x2b
 2406 10ea 01       		.uleb128 0x1
 2407 10eb 50       		.byte	0x50
 2408 10ec 02       		.uleb128 0x2
 2409 10ed 74       		.byte	0x74
 2410 10ee 00       		.sleb128 0
 2411 10ef 2B       		.uleb128 0x2b
 2412 10f0 01       		.uleb128 0x1
 2413 10f1 51       		.byte	0x51
 2414 10f2 05       		.uleb128 0x5
 2415 10f3 03       		.byte	0x3
 2416 10f4 00000000 		.4byte	isr_bouton
 2417 10f8 00       		.byte	0
 2418 10f9 2A       		.uleb128 0x2a
 2419 10fa 9C000000 		.4byte	.LVL14
 2420 10fe E6130000 		.4byte	0x13e6
 2421 1102 2A110000 		.4byte	0x112a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 108


 2422 1106 2B       		.uleb128 0x2b
 2423 1107 01       		.uleb128 0x1
 2424 1108 51       		.byte	0x51
 2425 1109 05       		.uleb128 0x5
 2426 110a 03       		.byte	0x3
 2427 110b 00000000 		.4byte	.LC0
 2428 110f 2B       		.uleb128 0x2b
 2429 1110 01       		.uleb128 0x1
 2430 1111 52       		.byte	0x52
 2431 1112 02       		.uleb128 0x2
 2432 1113 08       		.byte	0x8
 2433 1114 80       		.byte	0x80
 2434 1115 2B       		.uleb128 0x2b
 2435 1116 01       		.uleb128 0x1
 2436 1117 53       		.byte	0x53
 2437 1118 02       		.uleb128 0x2
 2438 1119 74       		.byte	0x74
 2439 111a 00       		.sleb128 0
 2440 111b 2B       		.uleb128 0x2b
 2441 111c 02       		.uleb128 0x2
 2442 111d 7D       		.byte	0x7d
 2443 111e 00       		.sleb128 0
 2444 111f 02       		.uleb128 0x2
 2445 1120 75       		.byte	0x75
 2446 1121 00       		.sleb128 0
 2447 1122 2B       		.uleb128 0x2b
 2448 1123 02       		.uleb128 0x2
 2449 1124 7D       		.byte	0x7d
 2450 1125 04       		.sleb128 4
 2451 1126 02       		.uleb128 0x2
 2452 1127 74       		.byte	0x74
 2453 1128 00       		.sleb128 0
 2454 1129 00       		.byte	0
 2455 112a 2A       		.uleb128 0x2a
 2456 112b AE000000 		.4byte	.LVL15
 2457 112f E6130000 		.4byte	0x13e6
 2458 1133 5C110000 		.4byte	0x115c
 2459 1137 2B       		.uleb128 0x2b
 2460 1138 01       		.uleb128 0x1
 2461 1139 51       		.byte	0x51
 2462 113a 05       		.uleb128 0x5
 2463 113b 03       		.byte	0x3
 2464 113c 0C000000 		.4byte	.LC1
 2465 1140 2B       		.uleb128 0x2b
 2466 1141 01       		.uleb128 0x1
 2467 1142 52       		.byte	0x52
 2468 1143 03       		.uleb128 0x3
 2469 1144 0A       		.byte	0xa
 2470 1145 D007     		.2byte	0x7d0
 2471 1147 2B       		.uleb128 0x2b
 2472 1148 01       		.uleb128 0x1
 2473 1149 53       		.byte	0x53
 2474 114a 02       		.uleb128 0x2
 2475 114b 74       		.byte	0x74
 2476 114c 00       		.sleb128 0
 2477 114d 2B       		.uleb128 0x2b
 2478 114e 02       		.uleb128 0x2
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 109


 2479 114f 7D       		.byte	0x7d
 2480 1150 00       		.sleb128 0
 2481 1151 02       		.uleb128 0x2
 2482 1152 75       		.byte	0x75
 2483 1153 00       		.sleb128 0
 2484 1154 2B       		.uleb128 0x2b
 2485 1155 02       		.uleb128 0x2
 2486 1156 7D       		.byte	0x7d
 2487 1157 04       		.sleb128 4
 2488 1158 02       		.uleb128 0x2
 2489 1159 74       		.byte	0x74
 2490 115a 00       		.sleb128 0
 2491 115b 00       		.byte	0
 2492 115c 29       		.uleb128 0x29
 2493 115d B2000000 		.4byte	.LVL16
 2494 1161 F2130000 		.4byte	0x13f2
 2495 1165 2C       		.uleb128 0x2c
 2496 1166 BA000000 		.4byte	.LVL17
 2497 116a FE130000 		.4byte	0x13fe
 2498 116e 2B       		.uleb128 0x2b
 2499 116f 01       		.uleb128 0x1
 2500 1170 50       		.byte	0x50
 2501 1171 05       		.uleb128 0x5
 2502 1172 03       		.byte	0x3
 2503 1173 1C000000 		.4byte	.LC2
 2504 1177 2B       		.uleb128 0x2b
 2505 1178 01       		.uleb128 0x1
 2506 1179 51       		.byte	0x51
 2507 117a 02       		.uleb128 0x2
 2508 117b 08       		.byte	0x8
 2509 117c 97       		.byte	0x97
 2510 117d 00       		.byte	0
 2511 117e 00       		.byte	0
 2512 117f 2D       		.uleb128 0x2d
 2513 1180 75150000 		.4byte	.LASF384
 2514 1184 03       		.byte	0x3
 2515 1185 0108     		.2byte	0x801
 2516 1187 8B110000 		.4byte	0x118b
 2517 118b 0E       		.uleb128 0xe
 2518 118c 8F040000 		.4byte	0x48f
 2519 1190 2E       		.uleb128 0x2e
 2520 1191 BC000000 		.4byte	.LASF385
 2521 1195 0A       		.byte	0xa
 2522 1196 A7       		.byte	0xa7
 2523 1197 9B110000 		.4byte	0x119b
 2524 119b 1A       		.uleb128 0x1a
 2525 119c 04       		.byte	0x4
 2526 119d A1110000 		.4byte	0x11a1
 2527 11a1 11       		.uleb128 0x11
 2528 11a2 C10B0000 		.4byte	0xbc1
 2529 11a6 2E       		.uleb128 0x2e
 2530 11a7 FF010000 		.4byte	.LASF386
 2531 11ab 10       		.byte	0x10
 2532 11ac 19       		.byte	0x19
 2533 11ad B1110000 		.4byte	0x11b1
 2534 11b1 11       		.uleb128 0x11
 2535 11b2 350C0000 		.4byte	0xc35
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 110


 2536 11b6 2E       		.uleb128 0x2e
 2537 11b7 29010000 		.4byte	.LASF387
 2538 11bb 11       		.byte	0x11
 2539 11bc 5E       		.byte	0x5e
 2540 11bd 730E0000 		.4byte	0xe73
 2541 11c1 2E       		.uleb128 0x2e
 2542 11c2 910F0000 		.4byte	.LASF388
 2543 11c6 12       		.byte	0x12
 2544 11c7 1F       		.byte	0x1f
 2545 11c8 CC110000 		.4byte	0x11cc
 2546 11cc 11       		.uleb128 0x11
 2547 11cd 700F0000 		.4byte	0xf70
 2548 11d1 2E       		.uleb128 0x2e
 2549 11d2 D3010000 		.4byte	.LASF389
 2550 11d6 13       		.byte	0x13
 2551 11d7 7F       		.byte	0x7f
 2552 11d8 D80D0000 		.4byte	0xdd8
 2553 11dc 2E       		.uleb128 0x2e
 2554 11dd AA1C0000 		.4byte	.LASF390
 2555 11e1 14       		.byte	0x14
 2556 11e2 7F       		.byte	0x7f
 2557 11e3 D80D0000 		.4byte	0xdd8
 2558 11e7 2E       		.uleb128 0x2e
 2559 11e8 B0180000 		.4byte	.LASF391
 2560 11ec 15       		.byte	0x15
 2561 11ed 18       		.byte	0x18
 2562 11ee F2110000 		.4byte	0x11f2
 2563 11f2 11       		.uleb128 0x11
 2564 11f3 6E040000 		.4byte	0x46e
 2565 11f7 2F       		.uleb128 0x2f
 2566 11f8 A01D0000 		.4byte	.LASF392
 2567 11fc 15       		.byte	0x15
 2568 11fd 1E       		.byte	0x1e
 2569 11fe 6E040000 		.4byte	0x46e
 2570 1202 05       		.uleb128 0x5
 2571 1203 03       		.byte	0x3
 2572 1204 00000000 		.4byte	currentpage
 2573 1208 2F       		.uleb128 0x2f
 2574 1209 0E070000 		.4byte	.LASF393
 2575 120d 15       		.byte	0x15
 2576 120e 1F       		.byte	0x1f
 2577 120f 6E040000 		.4byte	0x46e
 2578 1213 05       		.uleb128 0x5
 2579 1214 03       		.byte	0x3
 2580 1215 00000000 		.4byte	currenttouch
 2581 1219 2F       		.uleb128 0x2f
 2582 121a 1D180000 		.4byte	.LASF394
 2583 121e 15       		.byte	0x15
 2584 121f 2D       		.byte	0x2d
 2585 1220 9A040000 		.4byte	0x49a
 2586 1224 05       		.uleb128 0x5
 2587 1225 03       		.byte	0x3
 2588 1226 00000000 		.4byte	heart_rate
 2589 122a 2F       		.uleb128 0x2f
 2590 122b 710D0000 		.4byte	.LASF395
 2591 122f 15       		.byte	0x15
 2592 1230 2E       		.byte	0x2e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 111


 2593 1231 9A040000 		.4byte	0x49a
 2594 1235 05       		.uleb128 0x5
 2595 1236 03       		.byte	0x3
 2596 1237 00000000 		.4byte	SPO2
 2597 123b 30       		.uleb128 0x30
 2598 123c 4C454400 		.ascii	"LED\000"
 2599 1240 15       		.byte	0x15
 2600 1241 31       		.byte	0x31
 2601 1242 9A040000 		.4byte	0x49a
 2602 1246 05       		.uleb128 0x5
 2603 1247 03       		.byte	0x3
 2604 1248 00000000 		.4byte	LED
 2605 124c 2F       		.uleb128 0x2f
 2606 124d 15090000 		.4byte	.LASF396
 2607 1251 15       		.byte	0x15
 2608 1252 34       		.byte	0x34
 2609 1253 430C0000 		.4byte	0xc43
 2610 1257 05       		.uleb128 0x5
 2611 1258 03       		.byte	0x3
 2612 1259 00000000 		.4byte	maxormin
 2613 125d 2F       		.uleb128 0x2f
 2614 125e 0E050000 		.4byte	.LASF397
 2615 1262 15       		.byte	0x15
 2616 1263 35       		.byte	0x35
 2617 1264 9A040000 		.4byte	0x49a
 2618 1268 05       		.uleb128 0x5
 2619 1269 03       		.byte	0x3
 2620 126a 00000000 		.4byte	hrmax
 2621 126e 2F       		.uleb128 0x2f
 2622 126f 17160000 		.4byte	.LASF398
 2623 1273 15       		.byte	0x15
 2624 1274 36       		.byte	0x36
 2625 1275 9A040000 		.4byte	0x49a
 2626 1279 05       		.uleb128 0x5
 2627 127a 03       		.byte	0x3
 2628 127b 00000000 		.4byte	hrmin
 2629 127f 0C       		.uleb128 0xc
 2630 1280 050C0000 		.4byte	0xc05
 2631 1284 90120000 		.4byte	0x1290
 2632 1288 0F       		.uleb128 0xf
 2633 1289 71050000 		.4byte	0x571
 2634 128d E703     		.2byte	0x3e7
 2635 128f 00       		.byte	0
 2636 1290 2F       		.uleb128 0x2f
 2637 1291 730E0000 		.4byte	.LASF399
 2638 1295 16       		.byte	0x16
 2639 1296 17       		.byte	0x17
 2640 1297 7F120000 		.4byte	0x127f
 2641 129b 05       		.uleb128 0x5
 2642 129c 03       		.byte	0x3
 2643 129d 00000000 		.4byte	red_data
 2644 12a1 2F       		.uleb128 0x2f
 2645 12a2 F5050000 		.4byte	.LASF400
 2646 12a6 16       		.byte	0x16
 2647 12a7 18       		.byte	0x18
 2648 12a8 7F120000 		.4byte	0x127f
 2649 12ac 05       		.uleb128 0x5
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 112


 2650 12ad 03       		.byte	0x3
 2651 12ae 00000000 		.4byte	ir_data
 2652 12b2 2F       		.uleb128 0x2f
 2653 12b3 8C010000 		.4byte	.LASF401
 2654 12b7 16       		.byte	0x16
 2655 12b8 19       		.byte	0x19
 2656 12b9 430C0000 		.4byte	0xc43
 2657 12bd 05       		.uleb128 0x5
 2658 12be 03       		.byte	0x3
 2659 12bf 00000000 		.4byte	read_flag_MAX
 2660 12c3 2F       		.uleb128 0x2f
 2661 12c4 8D1A0000 		.4byte	.LASF402
 2662 12c8 16       		.byte	0x16
 2663 12c9 1A       		.byte	0x1a
 2664 12ca 60040000 		.4byte	0x460
 2665 12ce 05       		.uleb128 0x5
 2666 12cf 03       		.byte	0x3
 2667 12d0 00000000 		.4byte	write_idx_MAX
 2668 12d4 0C       		.uleb128 0xc
 2669 12d5 DF0B0000 		.4byte	0xbdf
 2670 12d9 E5120000 		.4byte	0x12e5
 2671 12dd 0F       		.uleb128 0xf
 2672 12de 71050000 		.4byte	0x571
 2673 12e2 E703     		.2byte	0x3e7
 2674 12e4 00       		.byte	0
 2675 12e5 2F       		.uleb128 0x2f
 2676 12e6 DD000000 		.4byte	.LASF403
 2677 12ea 17       		.byte	0x17
 2678 12eb 14       		.byte	0x14
 2679 12ec D4120000 		.4byte	0x12d4
 2680 12f0 05       		.uleb128 0x5
 2681 12f1 03       		.byte	0x3
 2682 12f2 00000000 		.4byte	signal_AC_R
 2683 12f6 2F       		.uleb128 0x2f
 2684 12f7 760D0000 		.4byte	.LASF404
 2685 12fb 17       		.byte	0x17
 2686 12fc 15       		.byte	0x15
 2687 12fd D4120000 		.4byte	0x12d4
 2688 1301 05       		.uleb128 0x5
 2689 1302 03       		.byte	0x3
 2690 1303 00000000 		.4byte	signal_1_5_R
 2691 1307 2F       		.uleb128 0x2f
 2692 1308 4B130000 		.4byte	.LASF405
 2693 130c 17       		.byte	0x17
 2694 130d 16       		.byte	0x16
 2695 130e D4120000 		.4byte	0x12d4
 2696 1312 05       		.uleb128 0x5
 2697 1313 03       		.byte	0x3
 2698 1314 00000000 		.4byte	signal_AC_IF
 2699 1318 2F       		.uleb128 0x2f
 2700 1319 3C1D0000 		.4byte	.LASF406
 2701 131d 17       		.byte	0x17
 2702 131e 17       		.byte	0x17
 2703 131f D4120000 		.4byte	0x12d4
 2704 1323 05       		.uleb128 0x5
 2705 1324 03       		.byte	0x3
 2706 1325 00000000 		.4byte	signal_1_5_IF
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 113


 2707 1329 2F       		.uleb128 0x2f
 2708 132a 661D0000 		.4byte	.LASF407
 2709 132e 17       		.byte	0x17
 2710 132f 19       		.byte	0x19
 2711 1330 050C0000 		.4byte	0xc05
 2712 1334 05       		.uleb128 0x5
 2713 1335 03       		.byte	0x3
 2714 1336 00000000 		.4byte	AC_R
 2715 133a 2F       		.uleb128 0x2f
 2716 133b E40F0000 		.4byte	.LASF408
 2717 133f 17       		.byte	0x17
 2718 1340 1A       		.byte	0x1a
 2719 1341 050C0000 		.4byte	0xc05
 2720 1345 05       		.uleb128 0x5
 2721 1346 03       		.byte	0x3
 2722 1347 00000000 		.4byte	AC_IF
 2723 134b 2F       		.uleb128 0x2f
 2724 134c 70150000 		.4byte	.LASF409
 2725 1350 17       		.byte	0x17
 2726 1351 1B       		.byte	0x1b
 2727 1352 050C0000 		.4byte	0xc05
 2728 1356 05       		.uleb128 0x5
 2729 1357 03       		.byte	0x3
 2730 1358 00000000 		.4byte	DC_R
 2731 135c 2F       		.uleb128 0x2f
 2732 135d C50E0000 		.4byte	.LASF410
 2733 1361 17       		.byte	0x17
 2734 1362 1C       		.byte	0x1c
 2735 1363 050C0000 		.4byte	0xc05
 2736 1367 05       		.uleb128 0x5
 2737 1368 03       		.byte	0x3
 2738 1369 00000000 		.4byte	DC_IF
 2739 136d 30       		.uleb128 0x30
 2740 136e 5300     		.ascii	"S\000"
 2741 1370 17       		.byte	0x17
 2742 1371 1D       		.byte	0x1d
 2743 1372 050C0000 		.4byte	0xc05
 2744 1376 05       		.uleb128 0x5
 2745 1377 03       		.byte	0x3
 2746 1378 00000000 		.4byte	S
 2747 137c 30       		.uleb128 0x30
 2748 137d 5200     		.ascii	"R\000"
 2749 137f 17       		.byte	0x17
 2750 1380 1E       		.byte	0x1e
 2751 1381 050C0000 		.4byte	0xc05
 2752 1385 05       		.uleb128 0x5
 2753 1386 03       		.byte	0x3
 2754 1387 00000000 		.4byte	R
 2755 138b 30       		.uleb128 0x30
 2756 138c 42504D00 		.ascii	"BPM\000"
 2757 1390 17       		.byte	0x17
 2758 1391 21       		.byte	0x21
 2759 1392 050C0000 		.4byte	0xc05
 2760 1396 05       		.uleb128 0x5
 2761 1397 03       		.byte	0x3
 2762 1398 00000000 		.4byte	BPM
 2763 139c 2F       		.uleb128 0x2f
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 114


 2764 139d 880F0000 		.4byte	.LASF411
 2765 13a1 18       		.byte	0x18
 2766 13a2 48       		.byte	0x48
 2767 13a3 430C0000 		.4byte	0xc43
 2768 13a7 05       		.uleb128 0x5
 2769 13a8 03       		.byte	0x3
 2770 13a9 00000000 		.4byte	LED_flag
 2771 13ad 31       		.uleb128 0x31
 2772 13ae 06100000 		.4byte	.LASF412
 2773 13b2 06100000 		.4byte	.LASF412
 2774 13b6 19       		.byte	0x19
 2775 13b7 6D01     		.2byte	0x16d
 2776 13b9 32       		.uleb128 0x32
 2777 13ba 73140000 		.4byte	.LASF413
 2778 13be 73140000 		.4byte	.LASF413
 2779 13c2 1A       		.byte	0x1a
 2780 13c3 79       		.byte	0x79
 2781 13c4 32       		.uleb128 0x32
 2782 13c5 B1150000 		.4byte	.LASF414
 2783 13c9 B1150000 		.4byte	.LASF414
 2784 13cd 1A       		.byte	0x1a
 2785 13ce 7A       		.byte	0x7a
 2786 13cf 32       		.uleb128 0x32
 2787 13d0 A0190000 		.4byte	.LASF415
 2788 13d4 A0190000 		.4byte	.LASF415
 2789 13d8 1B       		.byte	0x1b
 2790 13d9 15       		.byte	0x15
 2791 13da 31       		.uleb128 0x31
 2792 13db D9080000 		.4byte	.LASF416
 2793 13df D9080000 		.4byte	.LASF416
 2794 13e3 0C       		.byte	0xc
 2795 13e4 6601     		.2byte	0x166
 2796 13e6 31       		.uleb128 0x31
 2797 13e7 460A0000 		.4byte	.LASF417
 2798 13eb 460A0000 		.4byte	.LASF417
 2799 13ef 1C       		.byte	0x1c
 2800 13f0 4101     		.2byte	0x141
 2801 13f2 31       		.uleb128 0x31
 2802 13f3 9C180000 		.4byte	.LASF418
 2803 13f7 9C180000 		.4byte	.LASF418
 2804 13fb 1C       		.byte	0x1c
 2805 13fc 8E04     		.2byte	0x48e
 2806 13fe 31       		.uleb128 0x31
 2807 13ff 5A0D0000 		.4byte	.LASF419
 2808 1403 5A0D0000 		.4byte	.LASF419
 2809 1407 0B       		.byte	0xb
 2810 1408 9203     		.2byte	0x392
 2811 140a 00       		.byte	0
 2812              		.section	.debug_abbrev,"",%progbits
 2813              	.Ldebug_abbrev0:
 2814 0000 01       		.uleb128 0x1
 2815 0001 11       		.uleb128 0x11
 2816 0002 01       		.byte	0x1
 2817 0003 25       		.uleb128 0x25
 2818 0004 0E       		.uleb128 0xe
 2819 0005 13       		.uleb128 0x13
 2820 0006 0B       		.uleb128 0xb
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 115


 2821 0007 03       		.uleb128 0x3
 2822 0008 0E       		.uleb128 0xe
 2823 0009 1B       		.uleb128 0x1b
 2824 000a 0E       		.uleb128 0xe
 2825 000b 55       		.uleb128 0x55
 2826 000c 17       		.uleb128 0x17
 2827 000d 11       		.uleb128 0x11
 2828 000e 01       		.uleb128 0x1
 2829 000f 10       		.uleb128 0x10
 2830 0010 17       		.uleb128 0x17
 2831 0011 00       		.byte	0
 2832 0012 00       		.byte	0
 2833 0013 02       		.uleb128 0x2
 2834 0014 04       		.uleb128 0x4
 2835 0015 01       		.byte	0x1
 2836 0016 0B       		.uleb128 0xb
 2837 0017 0B       		.uleb128 0xb
 2838 0018 49       		.uleb128 0x49
 2839 0019 13       		.uleb128 0x13
 2840 001a 3A       		.uleb128 0x3a
 2841 001b 0B       		.uleb128 0xb
 2842 001c 3B       		.uleb128 0x3b
 2843 001d 0B       		.uleb128 0xb
 2844 001e 01       		.uleb128 0x1
 2845 001f 13       		.uleb128 0x13
 2846 0020 00       		.byte	0
 2847 0021 00       		.byte	0
 2848 0022 03       		.uleb128 0x3
 2849 0023 28       		.uleb128 0x28
 2850 0024 00       		.byte	0
 2851 0025 03       		.uleb128 0x3
 2852 0026 0E       		.uleb128 0xe
 2853 0027 1C       		.uleb128 0x1c
 2854 0028 0D       		.uleb128 0xd
 2855 0029 00       		.byte	0
 2856 002a 00       		.byte	0
 2857 002b 04       		.uleb128 0x4
 2858 002c 28       		.uleb128 0x28
 2859 002d 00       		.byte	0
 2860 002e 03       		.uleb128 0x3
 2861 002f 0E       		.uleb128 0xe
 2862 0030 1C       		.uleb128 0x1c
 2863 0031 0B       		.uleb128 0xb
 2864 0032 00       		.byte	0
 2865 0033 00       		.byte	0
 2866 0034 05       		.uleb128 0x5
 2867 0035 24       		.uleb128 0x24
 2868 0036 00       		.byte	0
 2869 0037 0B       		.uleb128 0xb
 2870 0038 0B       		.uleb128 0xb
 2871 0039 3E       		.uleb128 0x3e
 2872 003a 0B       		.uleb128 0xb
 2873 003b 03       		.uleb128 0x3
 2874 003c 0E       		.uleb128 0xe
 2875 003d 00       		.byte	0
 2876 003e 00       		.byte	0
 2877 003f 06       		.uleb128 0x6
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 116


 2878 0040 16       		.uleb128 0x16
 2879 0041 00       		.byte	0
 2880 0042 03       		.uleb128 0x3
 2881 0043 0E       		.uleb128 0xe
 2882 0044 3A       		.uleb128 0x3a
 2883 0045 0B       		.uleb128 0xb
 2884 0046 3B       		.uleb128 0x3b
 2885 0047 0B       		.uleb128 0xb
 2886 0048 49       		.uleb128 0x49
 2887 0049 13       		.uleb128 0x13
 2888 004a 00       		.byte	0
 2889 004b 00       		.byte	0
 2890 004c 07       		.uleb128 0x7
 2891 004d 24       		.uleb128 0x24
 2892 004e 00       		.byte	0
 2893 004f 0B       		.uleb128 0xb
 2894 0050 0B       		.uleb128 0xb
 2895 0051 3E       		.uleb128 0x3e
 2896 0052 0B       		.uleb128 0xb
 2897 0053 03       		.uleb128 0x3
 2898 0054 08       		.uleb128 0x8
 2899 0055 00       		.byte	0
 2900 0056 00       		.byte	0
 2901 0057 08       		.uleb128 0x8
 2902 0058 13       		.uleb128 0x13
 2903 0059 01       		.byte	0x1
 2904 005a 0B       		.uleb128 0xb
 2905 005b 05       		.uleb128 0x5
 2906 005c 3A       		.uleb128 0x3a
 2907 005d 0B       		.uleb128 0xb
 2908 005e 3B       		.uleb128 0x3b
 2909 005f 05       		.uleb128 0x5
 2910 0060 01       		.uleb128 0x1
 2911 0061 13       		.uleb128 0x13
 2912 0062 00       		.byte	0
 2913 0063 00       		.byte	0
 2914 0064 09       		.uleb128 0x9
 2915 0065 0D       		.uleb128 0xd
 2916 0066 00       		.byte	0
 2917 0067 03       		.uleb128 0x3
 2918 0068 0E       		.uleb128 0xe
 2919 0069 3A       		.uleb128 0x3a
 2920 006a 0B       		.uleb128 0xb
 2921 006b 3B       		.uleb128 0x3b
 2922 006c 05       		.uleb128 0x5
 2923 006d 49       		.uleb128 0x49
 2924 006e 13       		.uleb128 0x13
 2925 006f 38       		.uleb128 0x38
 2926 0070 0B       		.uleb128 0xb
 2927 0071 00       		.byte	0
 2928 0072 00       		.byte	0
 2929 0073 0A       		.uleb128 0xa
 2930 0074 0D       		.uleb128 0xd
 2931 0075 00       		.byte	0
 2932 0076 03       		.uleb128 0x3
 2933 0077 0E       		.uleb128 0xe
 2934 0078 3A       		.uleb128 0x3a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 117


 2935 0079 0B       		.uleb128 0xb
 2936 007a 3B       		.uleb128 0x3b
 2937 007b 05       		.uleb128 0x5
 2938 007c 49       		.uleb128 0x49
 2939 007d 13       		.uleb128 0x13
 2940 007e 38       		.uleb128 0x38
 2941 007f 05       		.uleb128 0x5
 2942 0080 00       		.byte	0
 2943 0081 00       		.byte	0
 2944 0082 0B       		.uleb128 0xb
 2945 0083 0D       		.uleb128 0xd
 2946 0084 00       		.byte	0
 2947 0085 03       		.uleb128 0x3
 2948 0086 08       		.uleb128 0x8
 2949 0087 3A       		.uleb128 0x3a
 2950 0088 0B       		.uleb128 0xb
 2951 0089 3B       		.uleb128 0x3b
 2952 008a 05       		.uleb128 0x5
 2953 008b 49       		.uleb128 0x49
 2954 008c 13       		.uleb128 0x13
 2955 008d 38       		.uleb128 0x38
 2956 008e 05       		.uleb128 0x5
 2957 008f 00       		.byte	0
 2958 0090 00       		.byte	0
 2959 0091 0C       		.uleb128 0xc
 2960 0092 01       		.uleb128 0x1
 2961 0093 01       		.byte	0x1
 2962 0094 49       		.uleb128 0x49
 2963 0095 13       		.uleb128 0x13
 2964 0096 01       		.uleb128 0x1
 2965 0097 13       		.uleb128 0x13
 2966 0098 00       		.byte	0
 2967 0099 00       		.byte	0
 2968 009a 0D       		.uleb128 0xd
 2969 009b 21       		.uleb128 0x21
 2970 009c 00       		.byte	0
 2971 009d 49       		.uleb128 0x49
 2972 009e 13       		.uleb128 0x13
 2973 009f 2F       		.uleb128 0x2f
 2974 00a0 0B       		.uleb128 0xb
 2975 00a1 00       		.byte	0
 2976 00a2 00       		.byte	0
 2977 00a3 0E       		.uleb128 0xe
 2978 00a4 35       		.uleb128 0x35
 2979 00a5 00       		.byte	0
 2980 00a6 49       		.uleb128 0x49
 2981 00a7 13       		.uleb128 0x13
 2982 00a8 00       		.byte	0
 2983 00a9 00       		.byte	0
 2984 00aa 0F       		.uleb128 0xf
 2985 00ab 21       		.uleb128 0x21
 2986 00ac 00       		.byte	0
 2987 00ad 49       		.uleb128 0x49
 2988 00ae 13       		.uleb128 0x13
 2989 00af 2F       		.uleb128 0x2f
 2990 00b0 05       		.uleb128 0x5
 2991 00b1 00       		.byte	0
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 118


 2992 00b2 00       		.byte	0
 2993 00b3 10       		.uleb128 0x10
 2994 00b4 16       		.uleb128 0x16
 2995 00b5 00       		.byte	0
 2996 00b6 03       		.uleb128 0x3
 2997 00b7 0E       		.uleb128 0xe
 2998 00b8 3A       		.uleb128 0x3a
 2999 00b9 0B       		.uleb128 0xb
 3000 00ba 3B       		.uleb128 0x3b
 3001 00bb 05       		.uleb128 0x5
 3002 00bc 49       		.uleb128 0x49
 3003 00bd 13       		.uleb128 0x13
 3004 00be 00       		.byte	0
 3005 00bf 00       		.byte	0
 3006 00c0 11       		.uleb128 0x11
 3007 00c1 26       		.uleb128 0x26
 3008 00c2 00       		.byte	0
 3009 00c3 49       		.uleb128 0x49
 3010 00c4 13       		.uleb128 0x13
 3011 00c5 00       		.byte	0
 3012 00c6 00       		.byte	0
 3013 00c7 12       		.uleb128 0x12
 3014 00c8 13       		.uleb128 0x13
 3015 00c9 01       		.byte	0x1
 3016 00ca 0B       		.uleb128 0xb
 3017 00cb 0B       		.uleb128 0xb
 3018 00cc 3A       		.uleb128 0x3a
 3019 00cd 0B       		.uleb128 0xb
 3020 00ce 3B       		.uleb128 0x3b
 3021 00cf 0B       		.uleb128 0xb
 3022 00d0 01       		.uleb128 0x1
 3023 00d1 13       		.uleb128 0x13
 3024 00d2 00       		.byte	0
 3025 00d3 00       		.byte	0
 3026 00d4 13       		.uleb128 0x13
 3027 00d5 0D       		.uleb128 0xd
 3028 00d6 00       		.byte	0
 3029 00d7 03       		.uleb128 0x3
 3030 00d8 08       		.uleb128 0x8
 3031 00d9 3A       		.uleb128 0x3a
 3032 00da 0B       		.uleb128 0xb
 3033 00db 3B       		.uleb128 0x3b
 3034 00dc 0B       		.uleb128 0xb
 3035 00dd 49       		.uleb128 0x49
 3036 00de 13       		.uleb128 0x13
 3037 00df 38       		.uleb128 0x38
 3038 00e0 0B       		.uleb128 0xb
 3039 00e1 00       		.byte	0
 3040 00e2 00       		.byte	0
 3041 00e3 14       		.uleb128 0x14
 3042 00e4 0D       		.uleb128 0xd
 3043 00e5 00       		.byte	0
 3044 00e6 03       		.uleb128 0x3
 3045 00e7 0E       		.uleb128 0xe
 3046 00e8 3A       		.uleb128 0x3a
 3047 00e9 0B       		.uleb128 0xb
 3048 00ea 3B       		.uleb128 0x3b
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 119


 3049 00eb 0B       		.uleb128 0xb
 3050 00ec 49       		.uleb128 0x49
 3051 00ed 13       		.uleb128 0x13
 3052 00ee 38       		.uleb128 0x38
 3053 00ef 0B       		.uleb128 0xb
 3054 00f0 00       		.byte	0
 3055 00f1 00       		.byte	0
 3056 00f2 15       		.uleb128 0x15
 3057 00f3 13       		.uleb128 0x13
 3058 00f4 01       		.byte	0x1
 3059 00f5 0B       		.uleb128 0xb
 3060 00f6 05       		.uleb128 0x5
 3061 00f7 3A       		.uleb128 0x3a
 3062 00f8 0B       		.uleb128 0xb
 3063 00f9 3B       		.uleb128 0x3b
 3064 00fa 0B       		.uleb128 0xb
 3065 00fb 01       		.uleb128 0x1
 3066 00fc 13       		.uleb128 0x13
 3067 00fd 00       		.byte	0
 3068 00fe 00       		.byte	0
 3069 00ff 16       		.uleb128 0x16
 3070 0100 0D       		.uleb128 0xd
 3071 0101 00       		.byte	0
 3072 0102 03       		.uleb128 0x3
 3073 0103 0E       		.uleb128 0xe
 3074 0104 3A       		.uleb128 0x3a
 3075 0105 0B       		.uleb128 0xb
 3076 0106 3B       		.uleb128 0x3b
 3077 0107 0B       		.uleb128 0xb
 3078 0108 49       		.uleb128 0x49
 3079 0109 13       		.uleb128 0x13
 3080 010a 38       		.uleb128 0x38
 3081 010b 05       		.uleb128 0x5
 3082 010c 00       		.byte	0
 3083 010d 00       		.byte	0
 3084 010e 17       		.uleb128 0x17
 3085 010f 13       		.uleb128 0x13
 3086 0110 01       		.byte	0x1
 3087 0111 0B       		.uleb128 0xb
 3088 0112 0B       		.uleb128 0xb
 3089 0113 3A       		.uleb128 0x3a
 3090 0114 0B       		.uleb128 0xb
 3091 0115 3B       		.uleb128 0x3b
 3092 0116 05       		.uleb128 0x5
 3093 0117 01       		.uleb128 0x1
 3094 0118 13       		.uleb128 0x13
 3095 0119 00       		.byte	0
 3096 011a 00       		.byte	0
 3097 011b 18       		.uleb128 0x18
 3098 011c 0F       		.uleb128 0xf
 3099 011d 00       		.byte	0
 3100 011e 0B       		.uleb128 0xb
 3101 011f 0B       		.uleb128 0xb
 3102 0120 00       		.byte	0
 3103 0121 00       		.byte	0
 3104 0122 19       		.uleb128 0x19
 3105 0123 04       		.uleb128 0x4
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 120


 3106 0124 01       		.byte	0x1
 3107 0125 0B       		.uleb128 0xb
 3108 0126 0B       		.uleb128 0xb
 3109 0127 49       		.uleb128 0x49
 3110 0128 13       		.uleb128 0x13
 3111 0129 3A       		.uleb128 0x3a
 3112 012a 0B       		.uleb128 0xb
 3113 012b 3B       		.uleb128 0x3b
 3114 012c 05       		.uleb128 0x5
 3115 012d 01       		.uleb128 0x1
 3116 012e 13       		.uleb128 0x13
 3117 012f 00       		.byte	0
 3118 0130 00       		.byte	0
 3119 0131 1A       		.uleb128 0x1a
 3120 0132 0F       		.uleb128 0xf
 3121 0133 00       		.byte	0
 3122 0134 0B       		.uleb128 0xb
 3123 0135 0B       		.uleb128 0xb
 3124 0136 49       		.uleb128 0x49
 3125 0137 13       		.uleb128 0x13
 3126 0138 00       		.byte	0
 3127 0139 00       		.byte	0
 3128 013a 1B       		.uleb128 0x1b
 3129 013b 15       		.uleb128 0x15
 3130 013c 01       		.byte	0x1
 3131 013d 27       		.uleb128 0x27
 3132 013e 19       		.uleb128 0x19
 3133 013f 01       		.uleb128 0x1
 3134 0140 13       		.uleb128 0x13
 3135 0141 00       		.byte	0
 3136 0142 00       		.byte	0
 3137 0143 1C       		.uleb128 0x1c
 3138 0144 05       		.uleb128 0x5
 3139 0145 00       		.byte	0
 3140 0146 49       		.uleb128 0x49
 3141 0147 13       		.uleb128 0x13
 3142 0148 00       		.byte	0
 3143 0149 00       		.byte	0
 3144 014a 1D       		.uleb128 0x1d
 3145 014b 15       		.uleb128 0x15
 3146 014c 01       		.byte	0x1
 3147 014d 27       		.uleb128 0x27
 3148 014e 19       		.uleb128 0x19
 3149 014f 49       		.uleb128 0x49
 3150 0150 13       		.uleb128 0x13
 3151 0151 01       		.uleb128 0x1
 3152 0152 13       		.uleb128 0x13
 3153 0153 00       		.byte	0
 3154 0154 00       		.byte	0
 3155 0155 1E       		.uleb128 0x1e
 3156 0156 13       		.uleb128 0x13
 3157 0157 01       		.byte	0x1
 3158 0158 03       		.uleb128 0x3
 3159 0159 0E       		.uleb128 0xe
 3160 015a 0B       		.uleb128 0xb
 3161 015b 0B       		.uleb128 0xb
 3162 015c 3A       		.uleb128 0x3a
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 121


 3163 015d 0B       		.uleb128 0xb
 3164 015e 3B       		.uleb128 0x3b
 3165 015f 05       		.uleb128 0x5
 3166 0160 01       		.uleb128 0x1
 3167 0161 13       		.uleb128 0x13
 3168 0162 00       		.byte	0
 3169 0163 00       		.byte	0
 3170 0164 1F       		.uleb128 0x1f
 3171 0165 13       		.uleb128 0x13
 3172 0166 01       		.byte	0x1
 3173 0167 03       		.uleb128 0x3
 3174 0168 0E       		.uleb128 0xe
 3175 0169 0B       		.uleb128 0xb
 3176 016a 0B       		.uleb128 0xb
 3177 016b 3A       		.uleb128 0x3a
 3178 016c 0B       		.uleb128 0xb
 3179 016d 3B       		.uleb128 0x3b
 3180 016e 0B       		.uleb128 0xb
 3181 016f 01       		.uleb128 0x1
 3182 0170 13       		.uleb128 0x13
 3183 0171 00       		.byte	0
 3184 0172 00       		.byte	0
 3185 0173 20       		.uleb128 0x20
 3186 0174 2E       		.uleb128 0x2e
 3187 0175 01       		.byte	0x1
 3188 0176 03       		.uleb128 0x3
 3189 0177 0E       		.uleb128 0xe
 3190 0178 3A       		.uleb128 0x3a
 3191 0179 0B       		.uleb128 0xb
 3192 017a 3B       		.uleb128 0x3b
 3193 017b 05       		.uleb128 0x5
 3194 017c 27       		.uleb128 0x27
 3195 017d 19       		.uleb128 0x19
 3196 017e 20       		.uleb128 0x20
 3197 017f 0B       		.uleb128 0xb
 3198 0180 01       		.uleb128 0x1
 3199 0181 13       		.uleb128 0x13
 3200 0182 00       		.byte	0
 3201 0183 00       		.byte	0
 3202 0184 21       		.uleb128 0x21
 3203 0185 05       		.uleb128 0x5
 3204 0186 00       		.byte	0
 3205 0187 03       		.uleb128 0x3
 3206 0188 0E       		.uleb128 0xe
 3207 0189 3A       		.uleb128 0x3a
 3208 018a 0B       		.uleb128 0xb
 3209 018b 3B       		.uleb128 0x3b
 3210 018c 05       		.uleb128 0x5
 3211 018d 49       		.uleb128 0x49
 3212 018e 13       		.uleb128 0x13
 3213 018f 00       		.byte	0
 3214 0190 00       		.byte	0
 3215 0191 22       		.uleb128 0x22
 3216 0192 2E       		.uleb128 0x2e
 3217 0193 00       		.byte	0
 3218 0194 03       		.uleb128 0x3
 3219 0195 0E       		.uleb128 0xe
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 122


 3220 0196 3A       		.uleb128 0x3a
 3221 0197 0B       		.uleb128 0xb
 3222 0198 3B       		.uleb128 0x3b
 3223 0199 0B       		.uleb128 0xb
 3224 019a 27       		.uleb128 0x27
 3225 019b 19       		.uleb128 0x19
 3226 019c 20       		.uleb128 0x20
 3227 019d 0B       		.uleb128 0xb
 3228 019e 00       		.byte	0
 3229 019f 00       		.byte	0
 3230 01a0 23       		.uleb128 0x23
 3231 01a1 2E       		.uleb128 0x2e
 3232 01a2 01       		.byte	0x1
 3233 01a3 3F       		.uleb128 0x3f
 3234 01a4 19       		.uleb128 0x19
 3235 01a5 03       		.uleb128 0x3
 3236 01a6 0E       		.uleb128 0xe
 3237 01a7 3A       		.uleb128 0x3a
 3238 01a8 0B       		.uleb128 0xb
 3239 01a9 3B       		.uleb128 0x3b
 3240 01aa 0B       		.uleb128 0xb
 3241 01ab 27       		.uleb128 0x27
 3242 01ac 19       		.uleb128 0x19
 3243 01ad 11       		.uleb128 0x11
 3244 01ae 01       		.uleb128 0x1
 3245 01af 12       		.uleb128 0x12
 3246 01b0 06       		.uleb128 0x6
 3247 01b1 40       		.uleb128 0x40
 3248 01b2 18       		.uleb128 0x18
 3249 01b3 9742     		.uleb128 0x2117
 3250 01b5 19       		.uleb128 0x19
 3251 01b6 01       		.uleb128 0x1
 3252 01b7 13       		.uleb128 0x13
 3253 01b8 00       		.byte	0
 3254 01b9 00       		.byte	0
 3255 01ba 24       		.uleb128 0x24
 3256 01bb 1D       		.uleb128 0x1d
 3257 01bc 01       		.byte	0x1
 3258 01bd 31       		.uleb128 0x31
 3259 01be 13       		.uleb128 0x13
 3260 01bf 11       		.uleb128 0x11
 3261 01c0 01       		.uleb128 0x1
 3262 01c1 12       		.uleb128 0x12
 3263 01c2 06       		.uleb128 0x6
 3264 01c3 58       		.uleb128 0x58
 3265 01c4 0B       		.uleb128 0xb
 3266 01c5 59       		.uleb128 0x59
 3267 01c6 0B       		.uleb128 0xb
 3268 01c7 01       		.uleb128 0x1
 3269 01c8 13       		.uleb128 0x13
 3270 01c9 00       		.byte	0
 3271 01ca 00       		.byte	0
 3272 01cb 25       		.uleb128 0x25
 3273 01cc 05       		.uleb128 0x5
 3274 01cd 00       		.byte	0
 3275 01ce 31       		.uleb128 0x31
 3276 01cf 13       		.uleb128 0x13
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 123


 3277 01d0 02       		.uleb128 0x2
 3278 01d1 17       		.uleb128 0x17
 3279 01d2 00       		.byte	0
 3280 01d3 00       		.byte	0
 3281 01d4 26       		.uleb128 0x26
 3282 01d5 1D       		.uleb128 0x1d
 3283 01d6 01       		.byte	0x1
 3284 01d7 31       		.uleb128 0x31
 3285 01d8 13       		.uleb128 0x13
 3286 01d9 11       		.uleb128 0x11
 3287 01da 01       		.uleb128 0x1
 3288 01db 12       		.uleb128 0x12
 3289 01dc 06       		.uleb128 0x6
 3290 01dd 58       		.uleb128 0x58
 3291 01de 0B       		.uleb128 0xb
 3292 01df 59       		.uleb128 0x59
 3293 01e0 0B       		.uleb128 0xb
 3294 01e1 00       		.byte	0
 3295 01e2 00       		.byte	0
 3296 01e3 27       		.uleb128 0x27
 3297 01e4 2E       		.uleb128 0x2e
 3298 01e5 01       		.byte	0x1
 3299 01e6 3F       		.uleb128 0x3f
 3300 01e7 19       		.uleb128 0x19
 3301 01e8 03       		.uleb128 0x3
 3302 01e9 0E       		.uleb128 0xe
 3303 01ea 3A       		.uleb128 0x3a
 3304 01eb 0B       		.uleb128 0xb
 3305 01ec 3B       		.uleb128 0x3b
 3306 01ed 0B       		.uleb128 0xb
 3307 01ee 27       		.uleb128 0x27
 3308 01ef 19       		.uleb128 0x19
 3309 01f0 49       		.uleb128 0x49
 3310 01f1 13       		.uleb128 0x13
 3311 01f2 8701     		.uleb128 0x87
 3312 01f4 19       		.uleb128 0x19
 3313 01f5 11       		.uleb128 0x11
 3314 01f6 01       		.uleb128 0x1
 3315 01f7 12       		.uleb128 0x12
 3316 01f8 06       		.uleb128 0x6
 3317 01f9 40       		.uleb128 0x40
 3318 01fa 18       		.uleb128 0x18
 3319 01fb 9742     		.uleb128 0x2117
 3320 01fd 19       		.uleb128 0x19
 3321 01fe 01       		.uleb128 0x1
 3322 01ff 13       		.uleb128 0x13
 3323 0200 00       		.byte	0
 3324 0201 00       		.byte	0
 3325 0202 28       		.uleb128 0x28
 3326 0203 1D       		.uleb128 0x1d
 3327 0204 00       		.byte	0
 3328 0205 31       		.uleb128 0x31
 3329 0206 13       		.uleb128 0x13
 3330 0207 11       		.uleb128 0x11
 3331 0208 01       		.uleb128 0x1
 3332 0209 12       		.uleb128 0x12
 3333 020a 06       		.uleb128 0x6
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 124


 3334 020b 58       		.uleb128 0x58
 3335 020c 0B       		.uleb128 0xb
 3336 020d 59       		.uleb128 0x59
 3337 020e 0B       		.uleb128 0xb
 3338 020f 00       		.byte	0
 3339 0210 00       		.byte	0
 3340 0211 29       		.uleb128 0x29
 3341 0212 898201   		.uleb128 0x4109
 3342 0215 00       		.byte	0
 3343 0216 11       		.uleb128 0x11
 3344 0217 01       		.uleb128 0x1
 3345 0218 31       		.uleb128 0x31
 3346 0219 13       		.uleb128 0x13
 3347 021a 00       		.byte	0
 3348 021b 00       		.byte	0
 3349 021c 2A       		.uleb128 0x2a
 3350 021d 898201   		.uleb128 0x4109
 3351 0220 01       		.byte	0x1
 3352 0221 11       		.uleb128 0x11
 3353 0222 01       		.uleb128 0x1
 3354 0223 31       		.uleb128 0x31
 3355 0224 13       		.uleb128 0x13
 3356 0225 01       		.uleb128 0x1
 3357 0226 13       		.uleb128 0x13
 3358 0227 00       		.byte	0
 3359 0228 00       		.byte	0
 3360 0229 2B       		.uleb128 0x2b
 3361 022a 8A8201   		.uleb128 0x410a
 3362 022d 00       		.byte	0
 3363 022e 02       		.uleb128 0x2
 3364 022f 18       		.uleb128 0x18
 3365 0230 9142     		.uleb128 0x2111
 3366 0232 18       		.uleb128 0x18
 3367 0233 00       		.byte	0
 3368 0234 00       		.byte	0
 3369 0235 2C       		.uleb128 0x2c
 3370 0236 898201   		.uleb128 0x4109
 3371 0239 01       		.byte	0x1
 3372 023a 11       		.uleb128 0x11
 3373 023b 01       		.uleb128 0x1
 3374 023c 31       		.uleb128 0x31
 3375 023d 13       		.uleb128 0x13
 3376 023e 00       		.byte	0
 3377 023f 00       		.byte	0
 3378 0240 2D       		.uleb128 0x2d
 3379 0241 34       		.uleb128 0x34
 3380 0242 00       		.byte	0
 3381 0243 03       		.uleb128 0x3
 3382 0244 0E       		.uleb128 0xe
 3383 0245 3A       		.uleb128 0x3a
 3384 0246 0B       		.uleb128 0xb
 3385 0247 3B       		.uleb128 0x3b
 3386 0248 05       		.uleb128 0x5
 3387 0249 49       		.uleb128 0x49
 3388 024a 13       		.uleb128 0x13
 3389 024b 3F       		.uleb128 0x3f
 3390 024c 19       		.uleb128 0x19
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 125


 3391 024d 3C       		.uleb128 0x3c
 3392 024e 19       		.uleb128 0x19
 3393 024f 00       		.byte	0
 3394 0250 00       		.byte	0
 3395 0251 2E       		.uleb128 0x2e
 3396 0252 34       		.uleb128 0x34
 3397 0253 00       		.byte	0
 3398 0254 03       		.uleb128 0x3
 3399 0255 0E       		.uleb128 0xe
 3400 0256 3A       		.uleb128 0x3a
 3401 0257 0B       		.uleb128 0xb
 3402 0258 3B       		.uleb128 0x3b
 3403 0259 0B       		.uleb128 0xb
 3404 025a 49       		.uleb128 0x49
 3405 025b 13       		.uleb128 0x13
 3406 025c 3F       		.uleb128 0x3f
 3407 025d 19       		.uleb128 0x19
 3408 025e 3C       		.uleb128 0x3c
 3409 025f 19       		.uleb128 0x19
 3410 0260 00       		.byte	0
 3411 0261 00       		.byte	0
 3412 0262 2F       		.uleb128 0x2f
 3413 0263 34       		.uleb128 0x34
 3414 0264 00       		.byte	0
 3415 0265 03       		.uleb128 0x3
 3416 0266 0E       		.uleb128 0xe
 3417 0267 3A       		.uleb128 0x3a
 3418 0268 0B       		.uleb128 0xb
 3419 0269 3B       		.uleb128 0x3b
 3420 026a 0B       		.uleb128 0xb
 3421 026b 49       		.uleb128 0x49
 3422 026c 13       		.uleb128 0x13
 3423 026d 3F       		.uleb128 0x3f
 3424 026e 19       		.uleb128 0x19
 3425 026f 02       		.uleb128 0x2
 3426 0270 18       		.uleb128 0x18
 3427 0271 00       		.byte	0
 3428 0272 00       		.byte	0
 3429 0273 30       		.uleb128 0x30
 3430 0274 34       		.uleb128 0x34
 3431 0275 00       		.byte	0
 3432 0276 03       		.uleb128 0x3
 3433 0277 08       		.uleb128 0x8
 3434 0278 3A       		.uleb128 0x3a
 3435 0279 0B       		.uleb128 0xb
 3436 027a 3B       		.uleb128 0x3b
 3437 027b 0B       		.uleb128 0xb
 3438 027c 49       		.uleb128 0x49
 3439 027d 13       		.uleb128 0x13
 3440 027e 3F       		.uleb128 0x3f
 3441 027f 19       		.uleb128 0x19
 3442 0280 02       		.uleb128 0x2
 3443 0281 18       		.uleb128 0x18
 3444 0282 00       		.byte	0
 3445 0283 00       		.byte	0
 3446 0284 31       		.uleb128 0x31
 3447 0285 2E       		.uleb128 0x2e
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 126


 3448 0286 00       		.byte	0
 3449 0287 3F       		.uleb128 0x3f
 3450 0288 19       		.uleb128 0x19
 3451 0289 3C       		.uleb128 0x3c
 3452 028a 19       		.uleb128 0x19
 3453 028b 6E       		.uleb128 0x6e
 3454 028c 0E       		.uleb128 0xe
 3455 028d 03       		.uleb128 0x3
 3456 028e 0E       		.uleb128 0xe
 3457 028f 3A       		.uleb128 0x3a
 3458 0290 0B       		.uleb128 0xb
 3459 0291 3B       		.uleb128 0x3b
 3460 0292 05       		.uleb128 0x5
 3461 0293 00       		.byte	0
 3462 0294 00       		.byte	0
 3463 0295 32       		.uleb128 0x32
 3464 0296 2E       		.uleb128 0x2e
 3465 0297 00       		.byte	0
 3466 0298 3F       		.uleb128 0x3f
 3467 0299 19       		.uleb128 0x19
 3468 029a 3C       		.uleb128 0x3c
 3469 029b 19       		.uleb128 0x19
 3470 029c 6E       		.uleb128 0x6e
 3471 029d 0E       		.uleb128 0xe
 3472 029e 03       		.uleb128 0x3
 3473 029f 0E       		.uleb128 0xe
 3474 02a0 3A       		.uleb128 0x3a
 3475 02a1 0B       		.uleb128 0xb
 3476 02a2 3B       		.uleb128 0x3b
 3477 02a3 0B       		.uleb128 0xb
 3478 02a4 00       		.byte	0
 3479 02a5 00       		.byte	0
 3480 02a6 00       		.byte	0
 3481              		.section	.debug_loc,"",%progbits
 3482              	.Ldebug_loc0:
 3483              	.LLST0:
 3484 0000 00000000 		.4byte	.LVL0
 3485 0004 0A000000 		.4byte	.LVL1
 3486 0008 0200     		.2byte	0x2
 3487 000a 34       		.byte	0x34
 3488 000b 9F       		.byte	0x9f
 3489 000c 00000000 		.4byte	0
 3490 0010 00000000 		.4byte	0
 3491              	.LLST1:
 3492 0014 00000000 		.4byte	.LVL0
 3493 0018 0A000000 		.4byte	.LVL1
 3494 001c 0600     		.2byte	0x6
 3495 001e 0C       		.byte	0xc
 3496 001f 00003240 		.4byte	0x40320000
 3497 0023 9F       		.byte	0x9f
 3498 0024 00000000 		.4byte	0
 3499 0028 00000000 		.4byte	0
 3500              	.LLST2:
 3501 002c 10000000 		.4byte	.LVL2
 3502 0030 1A000000 		.4byte	.LVL3
 3503 0034 0100     		.2byte	0x1
 3504 0036 53       		.byte	0x53
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 127


 3505 0037 00000000 		.4byte	0
 3506 003b 00000000 		.4byte	0
 3507              	.LLST3:
 3508 003f 5C000000 		.4byte	.LVL10
 3509 0043 72000000 		.4byte	.LVL11
 3510 0047 0100     		.2byte	0x1
 3511 0049 53       		.byte	0x53
 3512 004a 00000000 		.4byte	0
 3513 004e 00000000 		.4byte	0
 3514              	.LLST4:
 3515 0052 72000000 		.4byte	.LVL11
 3516 0056 7C000000 		.4byte	.LVL12
 3517 005a 0100     		.2byte	0x1
 3518 005c 53       		.byte	0x53
 3519 005d 7C000000 		.4byte	.LVL12
 3520 0061 88000000 		.4byte	.LVL13
 3521 0065 0200     		.2byte	0x2
 3522 0067 74       		.byte	0x74
 3523 0068 00       		.sleb128 0
 3524 0069 00000000 		.4byte	0
 3525 006d 00000000 		.4byte	0
 3526              		.section	.debug_aranges,"",%progbits
 3527 0000 24000000 		.4byte	0x24
 3528 0004 0200     		.2byte	0x2
 3529 0006 00000000 		.4byte	.Ldebug_info0
 3530 000a 04       		.byte	0x4
 3531 000b 00       		.byte	0
 3532 000c 0000     		.2byte	0
 3533 000e 0000     		.2byte	0
 3534 0010 00000000 		.4byte	.LFB656
 3535 0014 44000000 		.4byte	.LFE656-.LFB656
 3536 0018 00000000 		.4byte	.LFB657
 3537 001c 00010000 		.4byte	.LFE657-.LFB657
 3538 0020 00000000 		.4byte	0
 3539 0024 00000000 		.4byte	0
 3540              		.section	.debug_ranges,"",%progbits
 3541              	.Ldebug_ranges0:
 3542 0000 00000000 		.4byte	.LFB656
 3543 0004 44000000 		.4byte	.LFE656
 3544 0008 00000000 		.4byte	.LFB657
 3545 000c 00010000 		.4byte	.LFE657
 3546 0010 00000000 		.4byte	0
 3547 0014 00000000 		.4byte	0
 3548              		.section	.debug_line,"",%progbits
 3549              	.Ldebug_line0:
 3550 0000 7D050000 		.section	.debug_str,"MS",%progbits,1
 3550      02000C05 
 3550      00000201 
 3550      FB0E0D00 
 3550      01010101 
 3551              	.LASF137:
 3552 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3552      696E7465 
 3552      72727570 
 3552      74735F35 
 3552      5F495251 
 3553              	.LASF62:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 128


 3554 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3554      735F696E 
 3554      74657272 
 3554      75707473 
 3554      5F647730 
 3555              	.LASF203:
 3556 0032 52455345 		.ascii	"RESERVED\000"
 3556      52564544 
 3556      00
 3557              	.LASF211:
 3558 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 3558      41435449 
 3558      564500
 3559              	.LASF207:
 3560 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 3560      5F434155 
 3560      53453000 
 3561              	.LASF208:
 3562 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 3562      5F434155 
 3562      53453100 
 3563              	.LASF209:
 3564 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 3564      5F434155 
 3564      53453200 
 3565              	.LASF345:
 3566 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 3566      625F7363 
 3566      625F7370 
 3566      695F6861 
 3566      6E646C65 
 3567              	.LASF123:
 3568 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3568      6D5F315F 
 3568      696E7465 
 3568      72727570 
 3568      74735F31 
 3569              	.LASF373:
 3570 00a3 73746F70 		.ascii	"stopInputMode\000"
 3570      496E7075 
 3570      744D6F64 
 3570      6500
 3571              	.LASF421:
 3572 00b1 6D61696E 		.ascii	"main_cm4.c\000"
 3572      5F636D34 
 3572      2E6300
 3573              	.LASF385:
 3574 00bc 63795F64 		.ascii	"cy_device\000"
 3574      65766963 
 3574      6500
 3575              	.LASF142:
 3576 00c6 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3576      696E7465 
 3576      72727570 
 3576      74735F31 
 3576      305F4952 
 3577              	.LASF403:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 129


 3578 00dd 7369676E 		.ascii	"signal_AC_R\000"
 3578      616C5F41 
 3578      435F5200 
 3579              	.LASF290:
 3580 00e9 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3580      73436D30 
 3580      436C6F63 
 3580      6B43746C 
 3580      4F666673 
 3581              	.LASF67:
 3582 0100 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3582      735F696E 
 3582      74657272 
 3582      75707473 
 3582      5F647730 
 3583              	.LASF326:
 3584 011c 6D617374 		.ascii	"masterStatus\000"
 3584      65725374 
 3584      61747573 
 3584      00
 3585              	.LASF387:
 3586 0129 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 3586      494E4B5F 
 3586      5350494D 
 3586      5F636F6E 
 3586      74657874 
 3587              	.LASF54:
 3588 013e 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3588      335F696E 
 3588      74657272 
 3588      7570745F 
 3588      4952516E 
 3589              	.LASF84:
 3590 0153 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3590      735F696E 
 3590      74657272 
 3590      75707473 
 3590      5F647731 
 3591              	.LASF90:
 3592 016f 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3592      735F696E 
 3592      74657272 
 3592      75707473 
 3592      5F647731 
 3593              	.LASF401:
 3594 018c 72656164 		.ascii	"read_flag_MAX\000"
 3594      5F666C61 
 3594      675F4D41 
 3594      5800
 3595              	.LASF316:
 3596 019a 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3596      74635F73 
 3596      7973696E 
 3596      745F7400 
 3597              	.LASF221:
 3598 01aa 666C6173 		.ascii	"flashcBase\000"
 3598      68634261 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 130


 3598      736500
 3599              	.LASF298:
 3600 01b5 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3600      73436D30 
 3600      4E6D6943 
 3600      746C4F66 
 3600      66736574 
 3601              	.LASF268:
 3602 01ca 64774368 		.ascii	"dwChSize\000"
 3602      53697A65 
 3602      00
 3603              	.LASF389:
 3604 01d3 4932435F 		.ascii	"I2C_MAX_context\000"
 3604      4D41585F 
 3604      636F6E74 
 3604      65787400 
 3605              	.LASF39:
 3606 01e3 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3606      735F696E 
 3606      74657272 
 3606      75707473 
 3606      5F697063 
 3607              	.LASF386:
 3608 01ff 626F7574 		.ascii	"bouton_isr_cfg\000"
 3608      6F6E5F69 
 3608      73725F63 
 3608      666700
 3609              	.LASF321:
 3610 020e 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3610      625F7363 
 3610      625F6932 
 3610      635F6861 
 3610      6E646C65 
 3611              	.LASF46:
 3612 022c 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3612      735F696E 
 3612      74657272 
 3612      75707473 
 3612      5F697063 
 3613              	.LASF250:
 3614 0249 736D6966 		.ascii	"smifDeviceNr\000"
 3614      44657669 
 3614      63654E72 
 3614      00
 3615              	.LASF280:
 3616 0256 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3616      44697643 
 3616      6D645061 
 3616      54797065 
 3616      53656C50 
 3617              	.LASF115:
 3618 026d 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3618      6D5F315F 
 3618      696E7465 
 3618      72727570 
 3618      74735F37 
 3619              	.LASF329:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 131


 3620 0287 6D617374 		.ascii	"masterBuffer\000"
 3620      65724275 
 3620      66666572 
 3620      00
 3621              	.LASF354:
 3622 0294 74784275 		.ascii	"txBufIdx\000"
 3622      66496478 
 3622      00
 3623              	.LASF140:
 3624 029d 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3624      696E7465 
 3624      72727570 
 3624      74735F38 
 3624      5F495251 
 3625              	.LASF372:
 3626 02b3 73746172 		.ascii	"startInput\000"
 3626      74496E70 
 3626      757400
 3627              	.LASF76:
 3628 02be 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3628      735F696E 
 3628      74657272 
 3628      75707473 
 3628      5F647731 
 3629              	.LASF424:
 3630 02da 6973725F 		.ascii	"isr_bouton\000"
 3630      626F7574 
 3630      6F6E00
 3631              	.LASF166:
 3632 02e5 5F5F696E 		.ascii	"__int32_t\000"
 3632      7433325F 
 3632      7400
 3633              	.LASF33:
 3634 02ef 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3634      5F696E74 
 3634      65727275 
 3634      70745F63 
 3634      7462735F 
 3635              	.LASF246:
 3636 0308 73727373 		.ascii	"srssNumClkpath\000"
 3636      4E756D43 
 3636      6C6B7061 
 3636      746800
 3637              	.LASF220:
 3638 0317 63707573 		.ascii	"cpussBase\000"
 3638      73426173 
 3638      6500
 3639              	.LASF339:
 3640 0321 736C6176 		.ascii	"slaveRxBuffer\000"
 3640      65527842 
 3640      75666665 
 3640      7200
 3641              	.LASF347:
 3642 032f 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 3642      74635F73 
 3642      63625F73 
 3642      70695F63 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 132


 3642      6F6E7465 
 3643              	.LASF237:
 3644 0346 70657269 		.ascii	"periVersion\000"
 3644      56657273 
 3644      696F6E00 
 3645              	.LASF30:
 3646 0352 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3646      5F696E74 
 3646      65727275 
 3646      70745F6D 
 3646      63776474 
 3647              	.LASF12:
 3648 036e 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3648      5F696E74 
 3648      65727275 
 3648      7074735F 
 3648      6770696F 
 3649              	.LASF343:
 3650 038a 63624164 		.ascii	"cbAddr\000"
 3650      647200
 3651              	.LASF73:
 3652 0391 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3652      735F696E 
 3652      74657272 
 3652      75707473 
 3652      5F647730 
 3653              	.LASF318:
 3654 03ae 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 3654      43425F49 
 3654      32435F41 
 3654      434B00
 3655              	.LASF374:
 3656 03bd 73746F70 		.ascii	"stopInput\000"
 3656      496E7075 
 3656      7400
 3657              	.LASF25:
 3658 03c7 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3658      5F696E74 
 3658      65727275 
 3658      70745F67 
 3658      70696F5F 
 3659              	.LASF149:
 3660 03e0 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3660      6F73735F 
 3660      696E7465 
 3660      72727570 
 3660      745F6932 
 3661              	.LASF129:
 3662 03fb 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3662      6D5F315F 
 3662      696E7465 
 3662      72727570 
 3662      74735F32 
 3663              	.LASF27:
 3664 0416 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3664      6D705F69 
 3664      6E746572 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 133


 3664      72757074 
 3664      5F495251 
 3665              	.LASF276:
 3666 042c 70657269 		.ascii	"periTrGrSize\000"
 3666      54724772 
 3666      53697A65 
 3666      00
 3667              	.LASF107:
 3668 0439 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3668      6D5F305F 
 3668      696E7465 
 3668      72727570 
 3668      74735F37 
 3669              	.LASF334:
 3670 0453 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3670      65526442 
 3670      7566456D 
 3670      70747900 
 3671              	.LASF279:
 3672 0463 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3672      44697643 
 3672      6D645061 
 3672      44697653 
 3672      656C506F 
 3673              	.LASF198:
 3674 0479 494E5452 		.ascii	"INTR_SET\000"
 3674      5F534554 
 3674      00
 3675              	.LASF256:
 3676 0482 63727970 		.ascii	"cryptoMemSize\000"
 3676      746F4D65 
 3676      6D53697A 
 3676      6500
 3677              	.LASF302:
 3678 0490 63707573 		.ascii	"cpussRam1Ctl0\000"
 3678      7352616D 
 3678      3143746C 
 3678      3000
 3679              	.LASF304:
 3680 049e 69706353 		.ascii	"ipcStructSize\000"
 3680      74727563 
 3680      7453697A 
 3680      6500
 3681              	.LASF319:
 3682 04ac 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3682      43425F49 
 3682      32435F4E 
 3682      414B00
 3683              	.LASF244:
 3684 04bb 63707573 		.ascii	"cpussFmIrq\000"
 3684      73466D49 
 3684      727100
 3685              	.LASF102:
 3686 04c6 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3686      6D5F305F 
 3686      696E7465 
 3686      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 134


 3686      74735F32 
 3687              	.LASF322:
 3688 04e0 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3688      625F7363 
 3688      625F6932 
 3688      635F6861 
 3688      6E646C65 
 3689              	.LASF363:
 3690 04fc 636F6D70 		.ascii	"compare0\000"
 3690      61726530 
 3690      00
 3691              	.LASF364:
 3692 0505 636F6D70 		.ascii	"compare1\000"
 3692      61726531 
 3692      00
 3693              	.LASF397:
 3694 050e 68726D61 		.ascii	"hrmax\000"
 3694      7800
 3695              	.LASF420:
 3696 0514 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3696      43313120 
 3696      352E342E 
 3696      31203230 
 3696      31363036 
 3697 0547 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3697      20726576 
 3697      6973696F 
 3697      6E203233 
 3697      37373135 
 3698 057a 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3698      70202D6D 
 3698      6670753D 
 3698      66707634 
 3698      2D73702D 
 3699 05ad 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3699      6F6E7320 
 3699      2D666661 
 3699      742D6C74 
 3699      6F2D6F62 
 3700              	.LASF146:
 3701 05c7 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3701      696E7465 
 3701      72727570 
 3701      74735F31 
 3701      345F4952 
 3702              	.LASF346:
 3703 05de 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 3703      74635F73 
 3703      63625F69 
 3703      32635F63 
 3703      6F6E7465 
 3704              	.LASF400:
 3705 05f5 69725F64 		.ascii	"ir_data\000"
 3705      61746100 
 3706              	.LASF278:
 3707 05fd 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3707      44697643 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 135


 3707      6D645479 
 3707      70655365 
 3707      6C506F73 
 3708              	.LASF295:
 3709 0612 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3709      73547269 
 3709      6D52616D 
 3709      43746C4F 
 3709      66667365 
 3710              	.LASF139:
 3711 0628 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3711      696E7465 
 3711      72727570 
 3711      74735F37 
 3711      5F495251 
 3712              	.LASF200:
 3713 063e 4346475F 		.ascii	"CFG_IN\000"
 3713      494E00
 3714              	.LASF28:
 3715 0645 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3715      385F696E 
 3715      74657272 
 3715      7570745F 
 3715      4952516E 
 3716              	.LASF3:
 3717 065a 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3717      72794D61 
 3717      6E616765 
 3717      6D656E74 
 3717      5F495251 
 3718              	.LASF335:
 3719 0670 736C6176 		.ascii	"slaveTxBuffer\000"
 3719      65547842 
 3719      75666665 
 3719      7200
 3720              	.LASF125:
 3721 067e 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3721      6D5F315F 
 3721      696E7465 
 3721      72727570 
 3721      74735F31 
 3722              	.LASF134:
 3723 0699 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3723      696E7465 
 3723      72727570 
 3723      74735F32 
 3723      5F495251 
 3724              	.LASF337:
 3725 06af 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3725      65547842 
 3725      75666665 
 3725      72496478 
 3725      00
 3726              	.LASF177:
 3727 06c0 75696E74 		.ascii	"uint32_t\000"
 3727      33325F74 
 3727      00
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 136


 3728              	.LASF362:
 3729 06c9 636F6D70 		.ascii	"compareOrCapture\000"
 3729      6172654F 
 3729      72436170 
 3729      74757265 
 3729      00
 3730              	.LASF379:
 3731 06da 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3731      50494F5F 
 3731      436C6561 
 3731      72496E74 
 3731      65727275 
 3732              	.LASF23:
 3733 06f1 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3733      5F696E74 
 3733      65727275 
 3733      7074735F 
 3733      6770696F 
 3734              	.LASF393:
 3735 070e 63757272 		.ascii	"currenttouch\000"
 3735      656E7474 
 3735      6F756368 
 3735      00
 3736              	.LASF216:
 3737 071b 4750494F 		.ascii	"GPIO_V1_Type\000"
 3737      5F56315F 
 3737      54797065 
 3737      00
 3738              	.LASF288:
 3739 0728 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3739      50727443 
 3739      66674F75 
 3739      744F6666 
 3739      73657400 
 3740              	.LASF178:
 3741 073c 49534552 		.ascii	"ISER\000"
 3741      00
 3742              	.LASF195:
 3743 0741 494E5452 		.ascii	"INTR\000"
 3743      00
 3744              	.LASF193:
 3745 0746 4F55545F 		.ascii	"OUT_SET\000"
 3745      53455400 
 3746              	.LASF64:
 3747 074e 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3747      735F696E 
 3747      74657272 
 3747      75707473 
 3747      5F647730 
 3748              	.LASF252:
 3749 076a 65704D6F 		.ascii	"epMonitorNr\000"
 3749      6E69746F 
 3749      724E7200 
 3750              	.LASF381:
 3751 0776 62617365 		.ascii	"base\000"
 3751      00
 3752              	.LASF181:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 137


 3753 077b 52534552 		.ascii	"RSERVED1\000"
 3753      56454431 
 3753      00
 3754              	.LASF171:
 3755 0784 6C6F6E67 		.ascii	"long long unsigned int\000"
 3755      206C6F6E 
 3755      6720756E 
 3755      7369676E 
 3755      65642069 
 3756              	.LASF192:
 3757 079b 4F55545F 		.ascii	"OUT_CLR\000"
 3757      434C5200 
 3758              	.LASF370:
 3759 07a3 72656C6F 		.ascii	"reloadInput\000"
 3759      6164496E 
 3759      70757400 
 3760              	.LASF174:
 3761 07af 696E7431 		.ascii	"int16_t\000"
 3761      365F7400 
 3762              	.LASF287:
 3763 07b7 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3763      50727443 
 3763      6667496E 
 3763      4F666673 
 3763      657400
 3764              	.LASF87:
 3765 07ca 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3765      735F696E 
 3765      74657272 
 3765      75707473 
 3765      5F647731 
 3766              	.LASF154:
 3767 07e7 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3767      696E7465 
 3767      72727570 
 3767      745F6D65 
 3767      645F4952 
 3768              	.LASF16:
 3769 07fe 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3769      5F696E74 
 3769      65727275 
 3769      7074735F 
 3769      6770696F 
 3770              	.LASF259:
 3771 081a 666C6173 		.ascii	"flashWriteDelay\000"
 3771      68577269 
 3771      74654465 
 3771      6C617900 
 3772              	.LASF422:
 3773 082a 433A5C55 		.ascii	"C:\\Users\\nicpa\\OneDrive\\Documents\\PolyDoc\\GBM"
 3773      73657273 
 3773      5C6E6963 
 3773      70615C4F 
 3773      6E654472 
 3774 0857 32313030 		.ascii	"2100FINAL\\Laboratoire3\\Laboratoire3.cydsn\000"
 3774      46494E41 
 3774      4C5C4C61 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 138


 3774      626F7261 
 3774      746F6972 
 3775              	.LASF284:
 3776 0881 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3776      44697632 
 3776      345F3543 
 3776      746C4F66 
 3776      66736574 
 3777              	.LASF289:
 3778 0896 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3778      50727443 
 3778      66675369 
 3778      6F4F6666 
 3778      73657400 
 3779              	.LASF380:
 3780 08aa 4952516E 		.ascii	"IRQn\000"
 3780      00
 3781              	.LASF48:
 3782 08af 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3782      735F696E 
 3782      74657272 
 3782      75707473 
 3782      5F697063 
 3783              	.LASF243:
 3784 08cc 63707573 		.ascii	"cpussIpc0Irq\000"
 3784      73497063 
 3784      30497271 
 3784      00
 3785              	.LASF416:
 3786 08d9 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3786      7973496E 
 3786      745F496E 
 3786      697400
 3787              	.LASF351:
 3788 08e8 72784275 		.ascii	"rxBufIdx\000"
 3788      66496478 
 3788      00
 3789              	.LASF117:
 3790 08f1 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3790      6D5F315F 
 3790      696E7465 
 3790      72727570 
 3790      74735F39 
 3791              	.LASF350:
 3792 090b 72784275 		.ascii	"rxBufSize\000"
 3792      6653697A 
 3792      6500
 3793              	.LASF396:
 3794 0915 6D61786F 		.ascii	"maxormin\000"
 3794      726D696E 
 3794      00
 3795              	.LASF223:
 3796 091e 75646242 		.ascii	"udbBase\000"
 3796      61736500 
 3797              	.LASF336:
 3798 0926 736C6176 		.ascii	"slaveTxBufferSize\000"
 3798      65547842 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 139


 3798      75666665 
 3798      7253697A 
 3798      6500
 3799              	.LASF51:
 3800 0938 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3800      305F696E 
 3800      74657272 
 3800      7570745F 
 3800      4952516E 
 3801              	.LASF309:
 3802 094d 666C6F61 		.ascii	"float32_t\000"
 3802      7433325F 
 3802      7400
 3803              	.LASF112:
 3804 0957 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3804      6D5F315F 
 3804      696E7465 
 3804      72727570 
 3804      74735F34 
 3805              	.LASF292:
 3806 0971 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3806      73436D34 
 3806      53746174 
 3806      75734F66 
 3806      66736574 
 3807              	.LASF249:
 3808 0986 70657269 		.ascii	"periClockNr\000"
 3808      436C6F63 
 3808      6B4E7200 
 3809              	.LASF371:
 3810 0992 73746172 		.ascii	"startInputMode\000"
 3810      74496E70 
 3810      75744D6F 
 3810      646500
 3811              	.LASF151:
 3812 09a1 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3812      696C655F 
 3812      696E7465 
 3812      72727570 
 3812      745F4952 
 3813              	.LASF367:
 3814 09b8 63617074 		.ascii	"captureInputMode\000"
 3814      75726549 
 3814      6E707574 
 3814      4D6F6465 
 3814      00
 3815              	.LASF21:
 3816 09c9 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3816      5F696E74 
 3816      65727275 
 3816      7074735F 
 3816      6770696F 
 3817              	.LASF120:
 3818 09e6 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3818      6D5F315F 
 3818      696E7465 
 3818      72727570 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 140


 3818      74735F31 
 3819              	.LASF43:
 3820 0a01 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3820      735F696E 
 3820      74657272 
 3820      75707473 
 3820      5F697063 
 3821              	.LASF201:
 3822 0a1d 4346475F 		.ascii	"CFG_OUT\000"
 3822      4F555400 
 3823              	.LASF349:
 3824 0a25 72784275 		.ascii	"rxBuf\000"
 3824      6600
 3825              	.LASF131:
 3826 0a2b 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3826      6D5F315F 
 3826      696E7465 
 3826      72727570 
 3826      74735F32 
 3827              	.LASF417:
 3828 0a46 78546173 		.ascii	"xTaskCreate\000"
 3828      6B437265 
 3828      61746500 
 3829              	.LASF265:
 3830 0a52 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3830      6843746C 
 3830      4D61696E 
 3830      57733346 
 3830      72657100 
 3831              	.LASF160:
 3832 0a66 4952516E 		.ascii	"IRQn_Type\000"
 3832      5F547970 
 3832      6500
 3833              	.LASF247:
 3834 0a70 73727373 		.ascii	"srssNumPll\000"
 3834      4E756D50 
 3834      6C6C00
 3835              	.LASF331:
 3836 0a7b 6D617374 		.ascii	"masterBufferIdx\000"
 3836      65724275 
 3836      66666572 
 3836      49647800 
 3837              	.LASF143:
 3838 0a8b 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3838      696E7465 
 3838      72727570 
 3838      74735F31 
 3838      315F4952 
 3839              	.LASF37:
 3840 0aa2 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3840      735F696E 
 3840      74657272 
 3840      75707473 
 3840      5F697063 
 3841              	.LASF104:
 3842 0abe 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3842      6D5F305F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 141


 3842      696E7465 
 3842      72727570 
 3842      74735F34 
 3843              	.LASF258:
 3844 0ad8 666C6173 		.ascii	"flashPipeRequired\000"
 3844      68506970 
 3844      65526571 
 3844      75697265 
 3844      6400
 3845              	.LASF342:
 3846 0aea 63624576 		.ascii	"cbEvents\000"
 3846      656E7473 
 3846      00
 3847              	.LASF311:
 3848 0af3 646F7562 		.ascii	"double\000"
 3848      6C6500
 3849              	.LASF317:
 3850 0afa 5F426F6F 		.ascii	"_Bool\000"
 3850      6C00
 3851              	.LASF42:
 3852 0b00 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3852      735F696E 
 3852      74657272 
 3852      75707473 
 3852      5F697063 
 3853              	.LASF262:
 3854 0b1c 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3854      6843746C 
 3854      4D61696E 
 3854      57733046 
 3854      72657100 
 3855              	.LASF323:
 3856 0b30 75736552 		.ascii	"useRxFifo\000"
 3856      78466966 
 3856      6F00
 3857              	.LASF212:
 3858 0b3a 5644445F 		.ascii	"VDD_INTR\000"
 3858      494E5452 
 3858      00
 3859              	.LASF226:
 3860 0b43 6770696F 		.ascii	"gpioBase\000"
 3860      42617365 
 3860      00
 3861              	.LASF156:
 3862 0b4c 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3862      5F696E74 
 3862      65727275 
 3862      70745F64 
 3862      6163735F 
 3863              	.LASF109:
 3864 0b65 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3864      6D5F315F 
 3864      696E7465 
 3864      72727570 
 3864      74735F31 
 3865              	.LASF136:
 3866 0b7f 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 142


 3866      696E7465 
 3866      72727570 
 3866      74735F34 
 3866      5F495251 
 3867              	.LASF61:
 3868 0b95 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3868      735F696E 
 3868      74657272 
 3868      75707473 
 3868      5F647730 
 3869              	.LASF150:
 3870 0bb1 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3870      6F73735F 
 3870      696E7465 
 3870      72727570 
 3870      745F7064 
 3871              	.LASF70:
 3872 0bcc 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3872      735F696E 
 3872      74657272 
 3872      75707473 
 3872      5F647730 
 3873              	.LASF122:
 3874 0be9 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3874      6D5F315F 
 3874      696E7465 
 3874      72727570 
 3874      74735F31 
 3875              	.LASF19:
 3876 0c04 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3876      5F696E74 
 3876      65727275 
 3876      7074735F 
 3876      6770696F 
 3877              	.LASF297:
 3878 0c20 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3878      73537973 
 3878      5469636B 
 3878      43746C4F 
 3878      66667365 
 3879              	.LASF253:
 3880 0c36 75646250 		.ascii	"udbPresent\000"
 3880      72657365 
 3880      6E7400
 3881              	.LASF217:
 3882 0c41 4750494F 		.ascii	"GPIO_PRT_Type\000"
 3882      5F505254 
 3882      5F547970 
 3882      6500
 3883              	.LASF271:
 3884 0c4f 64775374 		.ascii	"dwStatusChIdxPos\000"
 3884      61747573 
 3884      43684964 
 3884      78506F73 
 3884      00
 3885              	.LASF164:
 3886 0c60 5F5F7569 		.ascii	"__uint16_t\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 143


 3886      6E743136 
 3886      5F7400
 3887              	.LASF196:
 3888 0c6b 494E5452 		.ascii	"INTR_MASK\000"
 3888      5F4D4153 
 3888      4B00
 3889              	.LASF66:
 3890 0c75 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3890      735F696E 
 3890      74657272 
 3890      75707473 
 3890      5F647730 
 3891              	.LASF14:
 3892 0c91 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3892      5F696E74 
 3892      65727275 
 3892      7074735F 
 3892      6770696F 
 3893              	.LASF20:
 3894 0cad 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3894      5F696E74 
 3894      65727275 
 3894      7074735F 
 3894      6770696F 
 3895              	.LASF332:
 3896 0cca 6D617374 		.ascii	"masterNumBytes\000"
 3896      65724E75 
 3896      6D427974 
 3896      657300
 3897              	.LASF206:
 3898 0cd9 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 3898      5F505254 
 3898      5F56315F 
 3898      54797065 
 3898      00
 3899              	.LASF32:
 3900 0cea 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3900      5F696E74 
 3900      65727275 
 3900      70745F49 
 3900      52516E00 
 3901              	.LASF242:
 3902 0cfe 63707573 		.ascii	"cpussFlashPaSize\000"
 3902      73466C61 
 3902      73685061 
 3902      53697A65 
 3902      00
 3903              	.LASF368:
 3904 0d0f 63617074 		.ascii	"captureInput\000"
 3904      75726549 
 3904      6E707574 
 3904      00
 3905              	.LASF83:
 3906 0d1c 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3906      735F696E 
 3906      74657272 
 3906      75707473 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 144


 3906      5F647731 
 3907              	.LASF89:
 3908 0d38 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3908      735F696E 
 3908      74657272 
 3908      75707473 
 3908      5F647731 
 3909              	.LASF308:
 3910 0d55 63686172 		.ascii	"char\000"
 3910      00
 3911              	.LASF419:
 3912 0d5a 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 3912      79734C69 
 3912      625F4173 
 3912      73657274 
 3912      4661696C 
 3913              	.LASF395:
 3914 0d71 53504F32 		.ascii	"SPO2\000"
 3914      00
 3915              	.LASF404:
 3916 0d76 7369676E 		.ascii	"signal_1_5_R\000"
 3916      616C5F31 
 3916      5F355F52 
 3916      00
 3917              	.LASF41:
 3918 0d83 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3918      735F696E 
 3918      74657272 
 3918      75707473 
 3918      5F697063 
 3919              	.LASF157:
 3920 0d9f 756E636F 		.ascii	"unconnected_IRQn\000"
 3920      6E6E6563 
 3920      7465645F 
 3920      4952516E 
 3920      00
 3921              	.LASF145:
 3922 0db0 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3922      696E7465 
 3922      72727570 
 3922      74735F31 
 3922      335F4952 
 3923              	.LASF78:
 3924 0dc7 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3924      735F696E 
 3924      74657272 
 3924      75707473 
 3924      5F647731 
 3925              	.LASF222:
 3926 0de3 70657269 		.ascii	"periBase\000"
 3926      42617365 
 3926      00
 3927              	.LASF254:
 3928 0dec 73797350 		.ascii	"sysPmSimoPresent\000"
 3928      6D53696D 
 3928      6F507265 
 3928      73656E74 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 145


 3928      00
 3929              	.LASF330:
 3930 0dfd 6D617374 		.ascii	"masterBufferSize\000"
 3930      65724275 
 3930      66666572 
 3930      53697A65 
 3930      00
 3931              	.LASF376:
 3932 0e0e 636F756E 		.ascii	"countInput\000"
 3932      74496E70 
 3932      757400
 3933              	.LASF155:
 3934 0e19 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3934      696E7465 
 3934      72727570 
 3934      745F6C6F 
 3934      5F495251 
 3935              	.LASF359:
 3936 0e2f 636C6F63 		.ascii	"clockPrescaler\000"
 3936      6B507265 
 3936      7363616C 
 3936      657200
 3937              	.LASF45:
 3938 0e3e 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3938      735F696E 
 3938      74657272 
 3938      75707473 
 3938      5F697063 
 3939              	.LASF95:
 3940 0e5b 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3940      735F696E 
 3940      74657272 
 3940      7570745F 
 3940      666D5F49 
 3941              	.LASF399:
 3942 0e73 7265645F 		.ascii	"red_data\000"
 3942      64617461 
 3942      00
 3943              	.LASF313:
 3944 0e7c 666C6F61 		.ascii	"float32\000"
 3944      74333200 
 3945              	.LASF114:
 3946 0e84 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3946      6D5F315F 
 3946      696E7465 
 3946      72727570 
 3946      74735F36 
 3947              	.LASF141:
 3948 0e9e 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3948      696E7465 
 3948      72727570 
 3948      74735F39 
 3948      5F495251 
 3949              	.LASF272:
 3950 0eb4 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3950      61747573 
 3950      43684964 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 146


 3950      784D736B 
 3950      00
 3951              	.LASF410:
 3952 0ec5 44435F49 		.ascii	"DC_IF\000"
 3952      4600
 3953              	.LASF173:
 3954 0ecb 75696E74 		.ascii	"uint8_t\000"
 3954      385F7400 
 3955              	.LASF348:
 3956 0ed3 73746174 		.ascii	"status\000"
 3956      757300
 3957              	.LASF127:
 3958 0eda 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3958      6D5F315F 
 3958      696E7465 
 3958      72727570 
 3958      74735F31 
 3959              	.LASF338:
 3960 0ef5 736C6176 		.ascii	"slaveTxBufferCnt\000"
 3960      65547842 
 3960      75666665 
 3960      72436E74 
 3960      00
 3961              	.LASF277:
 3962 0f06 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3962      44697643 
 3962      6D644469 
 3962      7653656C 
 3962      4D736B00 
 3963              	.LASF210:
 3964 0f1a 494E5452 		.ascii	"INTR_CAUSE3\000"
 3964      5F434155 
 3964      53453300 
 3965              	.LASF29:
 3966 0f26 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3966      5F696E74 
 3966      65727275 
 3966      70745F6D 
 3966      63776474 
 3967              	.LASF285:
 3968 0f42 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3968      50727449 
 3968      6E747243 
 3968      66674F66 
 3968      66736574 
 3969              	.LASF283:
 3970 0f57 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3970      44697631 
 3970      365F3543 
 3970      746C4F66 
 3970      66736574 
 3971              	.LASF40:
 3972 0f6c 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3972      735F696E 
 3972      74657272 
 3972      75707473 
 3972      5F697063 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 147


 3973              	.LASF411:
 3974 0f88 4C45445F 		.ascii	"LED_flag\000"
 3974      666C6167 
 3974      00
 3975              	.LASF388:
 3976 0f91 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 3976      494E4B5F 
 3976      54696D65 
 3976      725F636F 
 3976      6E666967 
 3977              	.LASF301:
 3978 0fa6 63707573 		.ascii	"cpussRam0Ctl0\000"
 3978      7352616D 
 3978      3043746C 
 3978      3000
 3979              	.LASF170:
 3980 0fb4 6C6F6E67 		.ascii	"long long int\000"
 3980      206C6F6E 
 3980      6720696E 
 3980      7400
 3981              	.LASF228:
 3982 0fc2 69706342 		.ascii	"ipcBase\000"
 3982      61736500 
 3983              	.LASF269:
 3984 0fca 64774368 		.ascii	"dwChCtlPrioPos\000"
 3984      43746C50 
 3984      72696F50 
 3984      6F7300
 3985              	.LASF229:
 3986 0fd9 63727970 		.ascii	"cryptoBase\000"
 3986      746F4261 
 3986      736500
 3987              	.LASF408:
 3988 0fe4 41435F49 		.ascii	"AC_IF\000"
 3988      4600
 3989              	.LASF35:
 3990 0fea 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3990      735F696E 
 3990      74657272 
 3990      75707473 
 3990      5F697063 
 3991              	.LASF412:
 3992 1006 4755495F 		.ascii	"GUI_Init\000"
 3992      496E6974 
 3992      00
 3993              	.LASF101:
 3994 100f 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3994      6D5F305F 
 3994      696E7465 
 3994      72727570 
 3994      74735F31 
 3995              	.LASF56:
 3996 1029 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3996      355F696E 
 3996      74657272 
 3996      7570745F 
 3996      4952516E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 148


 3997              	.LASF71:
 3998 103e 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3998      735F696E 
 3998      74657272 
 3998      75707473 
 3998      5F647730 
 3999              	.LASF324:
 4000 105b 75736554 		.ascii	"useTxFifo\000"
 4000      78466966 
 4000      6F00
 4001              	.LASF50:
 4002 1065 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4002      735F696E 
 4002      74657272 
 4002      75707473 
 4002      5F697063 
 4003              	.LASF163:
 4004 1082 5F5F696E 		.ascii	"__int16_t\000"
 4004      7431365F 
 4004      7400
 4005              	.LASF225:
 4006 108c 6873696F 		.ascii	"hsiomBase\000"
 4006      6D426173 
 4006      6500
 4007              	.LASF328:
 4008 1096 6D617374 		.ascii	"masterRdDir\000"
 4008      65725264 
 4008      44697200 
 4009              	.LASF4:
 4010 10a2 42757346 		.ascii	"BusFault_IRQn\000"
 4010      61756C74 
 4010      5F495251 
 4010      6E00
 4011              	.LASF275:
 4012 10b0 70657269 		.ascii	"periTrGrOffset\000"
 4012      54724772 
 4012      4F666673 
 4012      657400
 4013              	.LASF245:
 4014 10bf 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4014      734E6F74 
 4014      436F6E6E 
 4014      65637465 
 4014      64497271 
 4015              	.LASF356:
 4016 10d4 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 4016      74635F73 
 4016      63625F73 
 4016      70695F63 
 4016      6F6E7465 
 4017              	.LASF79:
 4018 10ed 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 4018      735F696E 
 4018      74657272 
 4018      75707473 
 4018      5F647731 
 4019              	.LASF133:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 149


 4020 1109 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4020      696E7465 
 4020      72727570 
 4020      74735F31 
 4020      5F495251 
 4021              	.LASF369:
 4022 111f 72656C6F 		.ascii	"reloadInputMode\000"
 4022      6164496E 
 4022      7075744D 
 4022      6F646500 
 4023              	.LASF8:
 4024 112f 50656E64 		.ascii	"PendSV_IRQn\000"
 4024      53565F49 
 4024      52516E00 
 4025              	.LASF153:
 4026 113b 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4026      696E7465 
 4026      72727570 
 4026      745F6869 
 4026      5F495251 
 4027              	.LASF52:
 4028 1151 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4028      315F696E 
 4028      74657272 
 4028      7570745F 
 4028      4952516E 
 4029              	.LASF119:
 4030 1166 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4030      6D5F315F 
 4030      696E7465 
 4030      72727570 
 4030      74735F31 
 4031              	.LASF353:
 4032 1181 74784275 		.ascii	"txBufSize\000"
 4032      6653697A 
 4032      6500
 4033              	.LASF239:
 4034 118b 63707573 		.ascii	"cpussIpcNr\000"
 4034      73497063 
 4034      4E7200
 4035              	.LASF158:
 4036 1196 73686F72 		.ascii	"short int\000"
 4036      7420696E 
 4036      7400
 4037              	.LASF96:
 4038 11a0 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4038      735F696E 
 4038      74657272 
 4038      75707473 
 4038      5F636D30 
 4039              	.LASF85:
 4040 11c0 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4040      735F696E 
 4040      74657272 
 4040      75707473 
 4040      5F647731 
 4041              	.LASF251:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 150


 4042 11dc 70617373 		.ascii	"passSarChannels\000"
 4042      53617243 
 4042      68616E6E 
 4042      656C7300 
 4043              	.LASF341:
 4044 11ec 736C6176 		.ascii	"slaveRxBufferIdx\000"
 4044      65527842 
 4044      75666665 
 4044      72496478 
 4044      00
 4045              	.LASF63:
 4046 11fd 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4046      735F696E 
 4046      74657272 
 4046      75707473 
 4046      5F647730 
 4047              	.LASF303:
 4048 1219 63707573 		.ascii	"cpussRam2Ctl0\000"
 4048      7352616D 
 4048      3243746C 
 4048      3000
 4049              	.LASF327:
 4050 1227 6D617374 		.ascii	"masterPause\000"
 4050      65725061 
 4050      75736500 
 4051              	.LASF184:
 4052 1233 49435052 		.ascii	"ICPR\000"
 4052      00
 4053              	.LASF72:
 4054 1238 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4054      735F696E 
 4054      74657272 
 4054      75707473 
 4054      5F647730 
 4055              	.LASF80:
 4056 1255 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4056      735F696E 
 4056      74657272 
 4056      75707473 
 4056      5F647731 
 4057              	.LASF86:
 4058 1271 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4058      735F696E 
 4058      74657272 
 4058      75707473 
 4058      5F647731 
 4059              	.LASF106:
 4060 128e 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4060      6D5F305F 
 4060      696E7465 
 4060      72727570 
 4060      74735F36 
 4061              	.LASF352:
 4062 12a8 74784275 		.ascii	"txBuf\000"
 4062      6600
 4063              	.LASF214:
 4064 12ae 5644445F 		.ascii	"VDD_INTR_MASKED\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 151


 4064      494E5452 
 4064      5F4D4153 
 4064      4B454400 
 4065              	.LASF260:
 4066 12be 666C6173 		.ascii	"flashProgramDelay\000"
 4066      6850726F 
 4066      6772616D 
 4066      44656C61 
 4066      7900
 4067              	.LASF282:
 4068 12d0 70657269 		.ascii	"periDiv16CtlOffset\000"
 4068      44697631 
 4068      3643746C 
 4068      4F666673 
 4068      657400
 4069              	.LASF340:
 4070 12e3 736C6176 		.ascii	"slaveRxBufferSize\000"
 4070      65527842 
 4070      75666665 
 4070      7253697A 
 4070      6500
 4071              	.LASF116:
 4072 12f5 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4072      6D5F315F 
 4072      696E7465 
 4072      72727570 
 4072      74735F38 
 4073              	.LASF165:
 4074 130f 73686F72 		.ascii	"short unsigned int\000"
 4074      7420756E 
 4074      7369676E 
 4074      65642069 
 4074      6E7400
 4075              	.LASF219:
 4076 1322 6C6F6E67 		.ascii	"long double\000"
 4076      20646F75 
 4076      626C6500 
 4077              	.LASF75:
 4078 132e 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4078      735F696E 
 4078      74657272 
 4078      75707473 
 4078      5F647730 
 4079              	.LASF405:
 4080 134b 7369676E 		.ascii	"signal_AC_IF\000"
 4080      616C5F41 
 4080      435F4946 
 4080      00
 4081              	.LASF175:
 4082 1358 75696E74 		.ascii	"uint16_t\000"
 4082      31365F74 
 4082      00
 4083              	.LASF224:
 4084 1361 70726F74 		.ascii	"protBase\000"
 4084      42617365 
 4084      00
 4085              	.LASF215:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 152


 4086 136a 5644445F 		.ascii	"VDD_INTR_SET\000"
 4086      494E5452 
 4086      5F534554 
 4086      00
 4087              	.LASF360:
 4088 1377 72756E4D 		.ascii	"runMode\000"
 4088      6F646500 
 4089              	.LASF274:
 4090 137f 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4090      5472436D 
 4090      64477253 
 4090      656C4D73 
 4090      6B00
 4091              	.LASF99:
 4092 1391 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4092      735F696E 
 4092      74657272 
 4092      75707473 
 4092      5F636D34 
 4093              	.LASF36:
 4094 13b1 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4094      735F696E 
 4094      74657272 
 4094      75707473 
 4094      5F697063 
 4095              	.LASF111:
 4096 13cd 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4096      6D5F315F 
 4096      696E7465 
 4096      72727570 
 4096      74735F33 
 4097              	.LASF138:
 4098 13e7 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4098      696E7465 
 4098      72727570 
 4098      74735F36 
 4098      5F495251 
 4099              	.LASF189:
 4100 13fd 53544952 		.ascii	"STIR\000"
 4100      00
 4101              	.LASF248:
 4102 1402 73727373 		.ascii	"srssNumHfroot\000"
 4102      4E756D48 
 4102      66726F6F 
 4102      7400
 4103              	.LASF377:
 4104 1410 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 4104      74635F74 
 4104      6370776D 
 4104      5F636F75 
 4104      6E746572 
 4105              	.LASF232:
 4106 142e 64775665 		.ascii	"dwVersion\000"
 4106      7273696F 
 4106      6E00
 4107              	.LASF124:
 4108 1438 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 153


 4108      6D5F315F 
 4108      696E7465 
 4108      72727570 
 4108      74735F31 
 4109              	.LASF147:
 4110 1453 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4110      696E7465 
 4110      72727570 
 4110      74735F31 
 4110      355F4952 
 4111              	.LASF190:
 4112 146a 73697A65 		.ascii	"sizetype\000"
 4112      74797065 
 4112      00
 4113              	.LASF413:
 4114 1473 43795F45 		.ascii	"Cy_EINK_Start\000"
 4114      494E4B5F 
 4114      53746172 
 4114      7400
 4115              	.LASF299:
 4116 1481 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4116      73436D34 
 4116      4E6D6943 
 4116      746C4F66 
 4116      66736574 
 4117              	.LASF179:
 4118 1496 52455345 		.ascii	"RESERVED0\000"
 4118      52564544 
 4118      3000
 4119              	.LASF281:
 4120 14a0 70657269 		.ascii	"periDiv8CtlOffset\000"
 4120      44697638 
 4120      43746C4F 
 4120      66667365 
 4120      7400
 4121              	.LASF183:
 4122 14b2 52455345 		.ascii	"RESERVED2\000"
 4122      52564544 
 4122      3200
 4123              	.LASF185:
 4124 14bc 52455345 		.ascii	"RESERVED3\000"
 4124      52564544 
 4124      3300
 4125              	.LASF187:
 4126 14c6 52455345 		.ascii	"RESERVED4\000"
 4126      52564544 
 4126      3400
 4127              	.LASF188:
 4128 14d0 52455345 		.ascii	"RESERVED5\000"
 4128      52564544 
 4128      3500
 4129              	.LASF22:
 4130 14da 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4130      5F696E74 
 4130      65727275 
 4130      7074735F 
 4130      6770696F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 154


 4131              	.LASF34:
 4132 14f7 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4132      735F696E 
 4132      74657272 
 4132      7570745F 
 4132      4952516E 
 4133              	.LASF366:
 4134 150c 696E7465 		.ascii	"interruptSources\000"
 4134      72727570 
 4134      74536F75 
 4134      72636573 
 4134      00
 4135              	.LASF365:
 4136 151d 656E6162 		.ascii	"enableCompareSwap\000"
 4136      6C65436F 
 4136      6D706172 
 4136      65537761 
 4136      7000
 4137              	.LASF231:
 4138 152f 63727970 		.ascii	"cryptoVersion\000"
 4138      746F5665 
 4138      7273696F 
 4138      6E00
 4139              	.LASF167:
 4140 153d 6C6F6E67 		.ascii	"long int\000"
 4140      20696E74 
 4140      00
 4141              	.LASF91:
 4142 1546 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 4142      735F696E 
 4142      74657272 
 4142      75707473 
 4142      5F647731 
 4143              	.LASF230:
 4144 1563 63707573 		.ascii	"cpussVersion\000"
 4144      73566572 
 4144      73696F6E 
 4144      00
 4145              	.LASF409:
 4146 1570 44435F52 		.ascii	"DC_R\000"
 4146      00
 4147              	.LASF384:
 4148 1575 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4148      52784275 
 4148      66666572 
 4148      00
 4149              	.LASF375:
 4150 1582 636F756E 		.ascii	"countInputMode\000"
 4150      74496E70 
 4150      75744D6F 
 4150      646500
 4151              	.LASF234:
 4152 1591 6770696F 		.ascii	"gpioVersion\000"
 4152      56657273 
 4152      696F6E00 
 4153              	.LASF1:
 4154 159d 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 155


 4154      61736B61 
 4154      626C6549 
 4154      6E745F49 
 4154      52516E00 
 4155              	.LASF414:
 4156 15b1 43795F45 		.ascii	"Cy_EINK_Power\000"
 4156      494E4B5F 
 4156      506F7765 
 4156      7200
 4157              	.LASF233:
 4158 15bf 666C6173 		.ascii	"flashcVersion\000"
 4158      68635665 
 4158      7273696F 
 4158      6E00
 4159              	.LASF255:
 4160 15cd 70726F74 		.ascii	"protBusMasterMask\000"
 4160      4275734D 
 4160      61737465 
 4160      724D6173 
 4160      6B00
 4161              	.LASF57:
 4162 15df 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 4162      365F696E 
 4162      74657272 
 4162      7570745F 
 4162      4952516E 
 4163              	.LASF361:
 4164 15f4 636F756E 		.ascii	"countDirection\000"
 4164      74446972 
 4164      65637469 
 4164      6F6E00
 4165              	.LASF152:
 4166 1603 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 4166      5F696E74 
 4166      65727275 
 4166      70745F49 
 4166      52516E00 
 4167              	.LASF398:
 4168 1617 68726D69 		.ascii	"hrmin\000"
 4168      6E00
 4169              	.LASF199:
 4170 161d 494E5452 		.ascii	"INTR_CFG\000"
 4170      5F434647 
 4170      00
 4171              	.LASF47:
 4172 1626 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 4172      735F696E 
 4172      74657272 
 4172      75707473 
 4172      5F697063 
 4173              	.LASF24:
 4174 1643 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 4174      5F696E74 
 4174      65727275 
 4174      7074735F 
 4174      6770696F 
 4175              	.LASF55:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 156


 4176 1660 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4176      345F696E 
 4176      74657272 
 4176      7570745F 
 4176      4952516E 
 4177              	.LASF204:
 4178 1675 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 4178      494E5F47 
 4178      50494F35 
 4178      5600
 4179              	.LASF15:
 4180 1683 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 4180      5F696E74 
 4180      65727275 
 4180      7074735F 
 4180      6770696F 
 4181              	.LASF88:
 4182 169f 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 4182      735F696E 
 4182      74657272 
 4182      75707473 
 4182      5F647731 
 4183              	.LASF18:
 4184 16bc 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 4184      5F696E74 
 4184      65727275 
 4184      7074735F 
 4184      6770696F 
 4185              	.LASF194:
 4186 16d8 4F55545F 		.ascii	"OUT_INV\000"
 4186      494E5600 
 4187              	.LASF294:
 4188 16e0 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 4188      73436D34 
 4188      50777243 
 4188      746C4F66 
 4188      66736574 
 4189              	.LASF161:
 4190 16f5 5F5F7569 		.ascii	"__uint8_t\000"
 4190      6E74385F 
 4190      7400
 4191              	.LASF53:
 4192 16ff 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 4192      325F696E 
 4192      74657272 
 4192      7570745F 
 4192      4952516E 
 4193              	.LASF191:
 4194 1714 4E564943 		.ascii	"NVIC_Type\000"
 4194      5F547970 
 4194      6500
 4195              	.LASF13:
 4196 171e 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 4196      5F696E74 
 4196      65727275 
 4196      7074735F 
 4196      6770696F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 157


 4197              	.LASF172:
 4198 173a 756E7369 		.ascii	"unsigned int\000"
 4198      676E6564 
 4198      20696E74 
 4198      00
 4199              	.LASF238:
 4200 1747 70726F74 		.ascii	"protVersion\000"
 4200      56657273 
 4200      696F6E00 
 4201              	.LASF291:
 4202 1753 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4202      73436D34 
 4202      436C6F63 
 4202      6B43746C 
 4202      4F666673 
 4203              	.LASF130:
 4204 176a 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 4204      6D5F315F 
 4204      696E7465 
 4204      72727570 
 4204      74735F32 
 4205              	.LASF197:
 4206 1785 494E5452 		.ascii	"INTR_MASKED\000"
 4206      5F4D4153 
 4206      4B454400 
 4207              	.LASF60:
 4208 1791 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 4208      735F696E 
 4208      74657272 
 4208      75707473 
 4208      5F647730 
 4209              	.LASF296:
 4210 17ad 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 4210      73547269 
 4210      6D526F6D 
 4210      43746C4F 
 4210      66667365 
 4211              	.LASF315:
 4212 17c3 696E7472 		.ascii	"intrPriority\000"
 4212      5072696F 
 4212      72697479 
 4212      00
 4213              	.LASF144:
 4214 17d0 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 4214      696E7465 
 4214      72727570 
 4214      74735F31 
 4214      325F4952 
 4215              	.LASF9:
 4216 17e7 53797354 		.ascii	"SysTick_IRQn\000"
 4216      69636B5F 
 4216      4952516E 
 4216      00
 4217              	.LASF235:
 4218 17f4 6873696F 		.ascii	"hsiomVersion\000"
 4218      6D566572 
 4218      73696F6E 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 158


 4218      00
 4219              	.LASF77:
 4220 1801 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 4220      735F696E 
 4220      74657272 
 4220      75707473 
 4220      5F647731 
 4221              	.LASF394:
 4222 181d 68656172 		.ascii	"heart_rate\000"
 4222      745F7261 
 4222      746500
 4223              	.LASF169:
 4224 1828 6C6F6E67 		.ascii	"long unsigned int\000"
 4224      20756E73 
 4224      69676E65 
 4224      6420696E 
 4224      7400
 4225              	.LASF103:
 4226 183a 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 4226      6D5F305F 
 4226      696E7465 
 4226      72727570 
 4226      74735F33 
 4227              	.LASF300:
 4228 1854 63707573 		.ascii	"cpussRomCtl\000"
 4228      73526F6D 
 4228      43746C00 
 4229              	.LASF310:
 4230 1860 666C6F61 		.ascii	"float\000"
 4230      7400
 4231              	.LASF176:
 4232 1866 696E7433 		.ascii	"int32_t\000"
 4232      325F7400 
 4233              	.LASF263:
 4234 186e 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4234      6843746C 
 4234      4D61696E 
 4234      57733146 
 4234      72657100 
 4235              	.LASF113:
 4236 1882 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 4236      6D5F315F 
 4236      696E7465 
 4236      72727570 
 4236      74735F35 
 4237              	.LASF418:
 4238 189c 76546173 		.ascii	"vTaskStartScheduler\000"
 4238      6B537461 
 4238      72745363 
 4238      68656475 
 4238      6C657200 
 4239              	.LASF391:
 4240 18b0 50414745 		.ascii	"PAGE_MENU\000"
 4240      5F4D454E 
 4240      5500
 4241              	.LASF293:
 4242 18ba 63707573 		.ascii	"cpussCm0StatusOffset\000"
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 159


 4242      73436D30 
 4242      53746174 
 4242      75734F66 
 4242      66736574 
 4243              	.LASF383:
 4244 18cf 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 4244      49435F45 
 4244      6E61626C 
 4244      65495251 
 4244      00
 4245              	.LASF126:
 4246 18e0 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 4246      6D5F315F 
 4246      696E7465 
 4246      72727570 
 4246      74735F31 
 4247              	.LASF7:
 4248 18fb 44656275 		.ascii	"DebugMonitor_IRQn\000"
 4248      674D6F6E 
 4248      69746F72 
 4248      5F495251 
 4248      6E00
 4249              	.LASF17:
 4250 190d 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4250      5F696E74 
 4250      65727275 
 4250      7074735F 
 4250      6770696F 
 4251              	.LASF5:
 4252 1929 55736167 		.ascii	"UsageFault_IRQn\000"
 4252      65466175 
 4252      6C745F49 
 4252      52516E00 
 4253              	.LASF108:
 4254 1939 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 4254      6D5F315F 
 4254      696E7465 
 4254      72727570 
 4254      74735F30 
 4255              	.LASF135:
 4256 1953 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 4256      696E7465 
 4256      72727570 
 4256      74735F33 
 4256      5F495251 
 4257              	.LASF162:
 4258 1969 756E7369 		.ascii	"unsigned char\000"
 4258      676E6564 
 4258      20636861 
 4258      7200
 4259              	.LASF168:
 4260 1977 5F5F7569 		.ascii	"__uint32_t\000"
 4260      6E743332 
 4260      5F7400
 4261              	.LASF218:
 4262 1982 4750494F 		.ascii	"GPIO_Type\000"
 4262      5F547970 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 160


 4262      6500
 4263              	.LASF305:
 4264 198c 6970634C 		.ascii	"ipcLockStatusOffset\000"
 4264      6F636B53 
 4264      74617475 
 4264      734F6666 
 4264      73657400 
 4265              	.LASF415:
 4266 19a0 75706461 		.ascii	"updateMenu\000"
 4266      74654D65 
 4266      6E7500
 4267              	.LASF121:
 4268 19ab 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 4268      6D5F315F 
 4268      696E7465 
 4268      72727570 
 4268      74735F31 
 4269              	.LASF6:
 4270 19c6 53564361 		.ascii	"SVCall_IRQn\000"
 4270      6C6C5F49 
 4270      52516E00 
 4271              	.LASF11:
 4272 19d2 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4272      5F696E74 
 4272      65727275 
 4272      7074735F 
 4272      6770696F 
 4273              	.LASF69:
 4274 19ee 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4274      735F696E 
 4274      74657272 
 4274      75707473 
 4274      5F647730 
 4275              	.LASF92:
 4276 1a0a 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4276      735F696E 
 4276      74657272 
 4276      75707473 
 4276      5F666175 
 4277              	.LASF320:
 4278 1a28 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 4278      6E5F7363 
 4278      625F6932 
 4278      635F636F 
 4278      6D6D616E 
 4279              	.LASF261:
 4280 1a40 666C6173 		.ascii	"flashEraseDelay\000"
 4280      68457261 
 4280      73654465 
 4280      6C617900 
 4281              	.LASF65:
 4282 1a50 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 4282      735F696E 
 4282      74657272 
 4282      75707473 
 4282      5F647730 
 4283              	.LASF180:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 161


 4284 1a6c 49434552 		.ascii	"ICER\000"
 4284      00
 4285              	.LASF325:
 4286 1a71 73746174 		.ascii	"state\000"
 4286      6500
 4287              	.LASF132:
 4288 1a77 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 4288      696E7465 
 4288      72727570 
 4288      74735F30 
 4288      5F495251 
 4289              	.LASF402:
 4290 1a8d 77726974 		.ascii	"write_idx_MAX\000"
 4290      655F6964 
 4290      785F4D41 
 4290      5800
 4291              	.LASF186:
 4292 1a9b 49414252 		.ascii	"IABR\000"
 4292      00
 4293              	.LASF26:
 4294 1aa0 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 4294      5F696E74 
 4294      65727275 
 4294      70745F76 
 4294      64645F49 
 4295              	.LASF49:
 4296 1ab8 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 4296      735F696E 
 4296      74657272 
 4296      75707473 
 4296      5F697063 
 4297              	.LASF0:
 4298 1ad5 52657365 		.ascii	"Reset_IRQn\000"
 4298      745F4952 
 4298      516E00
 4299              	.LASF307:
 4300 1ae0 63686172 		.ascii	"char_t\000"
 4300      5F7400
 4301              	.LASF257:
 4302 1ae7 666C6173 		.ascii	"flashRwwRequired\000"
 4302      68527777 
 4302      52657175 
 4302      69726564 
 4302      00
 4303              	.LASF286:
 4304 1af8 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 4304      50727443 
 4304      66674F66 
 4304      66736574 
 4304      00
 4305              	.LASF128:
 4306 1b09 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 4306      6D5F315F 
 4306      696E7465 
 4306      72727570 
 4306      74735F32 
 4307              	.LASF382:
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 162


 4308 1b24 70696E4E 		.ascii	"pinNum\000"
 4308      756D00
 4309              	.LASF81:
 4310 1b2b 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4310      735F696E 
 4310      74657272 
 4310      75707473 
 4310      5F647731 
 4311              	.LASF68:
 4312 1b47 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 4312      735F696E 
 4312      74657272 
 4312      75707473 
 4312      5F647730 
 4313              	.LASF213:
 4314 1b63 5644445F 		.ascii	"VDD_INTR_MASK\000"
 4314      494E5452 
 4314      5F4D4153 
 4314      4B00
 4315              	.LASF2:
 4316 1b71 48617264 		.ascii	"HardFault_IRQn\000"
 4316      4661756C 
 4316      745F4952 
 4316      516E00
 4317              	.LASF159:
 4318 1b80 7369676E 		.ascii	"signed char\000"
 4318      65642063 
 4318      68617200 
 4319              	.LASF358:
 4320 1b8c 70657269 		.ascii	"period\000"
 4320      6F6400
 4321              	.LASF148:
 4322 1b93 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 4322      5F696E74 
 4322      65727275 
 4322      70745F73 
 4322      61725F49 
 4323              	.LASF267:
 4324 1bab 64774368 		.ascii	"dwChOffset\000"
 4324      4F666673 
 4324      657400
 4325              	.LASF240:
 4326 1bb6 63707573 		.ascii	"cpussIpcIrqNr\000"
 4326      73497063 
 4326      4972714E 
 4326      7200
 4327              	.LASF357:
 4328 1bc4 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 4328      74635F74 
 4328      6370776D 
 4328      5F636F75 
 4328      6E746572 
 4329              	.LASF270:
 4330 1be0 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 4330      43746C50 
 4330      7265656D 
 4330      70746162 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 163


 4330      6C65506F 
 4331              	.LASF378:
 4332 1bf6 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 4332      49435F43 
 4332      6C656172 
 4332      50656E64 
 4332      696E6749 
 4333              	.LASF425:
 4334 1c0d 6D61696E 		.ascii	"main\000"
 4334      00
 4335              	.LASF118:
 4336 1c12 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 4336      6D5F315F 
 4336      696E7465 
 4336      72727570 
 4336      74735F31 
 4337              	.LASF306:
 4338 1c2d 63795F73 		.ascii	"cy_stc_device_t\000"
 4338      74635F64 
 4338      65766963 
 4338      655F7400 
 4339              	.LASF44:
 4340 1c3d 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 4340      735F696E 
 4340      74657272 
 4340      75707473 
 4340      5F697063 
 4341              	.LASF423:
 4342 1c59 5F5F656E 		.ascii	"__enable_irq\000"
 4342      61626C65 
 4342      5F697271 
 4342      00
 4343              	.LASF182:
 4344 1c66 49535052 		.ascii	"ISPR\000"
 4344      00
 4345              	.LASF59:
 4346 1c6b 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4346      696E7465 
 4346      72727570 
 4346      745F4952 
 4346      516E00
 4347              	.LASF355:
 4348 1c7e 696E6974 		.ascii	"initKey\000"
 4348      4B657900 
 4349              	.LASF93:
 4350 1c86 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 4350      735F696E 
 4350      74657272 
 4350      75707473 
 4350      5F666175 
 4351              	.LASF312:
 4352 1ca4 75696E74 		.ascii	"uint8\000"
 4352      3800
 4353              	.LASF390:
 4354 1caa 4932436D 		.ascii	"I2Cm_context\000"
 4354      5F636F6E 
 4354      74657874 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 164


 4354      00
 4355              	.LASF227:
 4356 1cb7 70617373 		.ascii	"passBase\000"
 4356      42617365 
 4356      00
 4357              	.LASF264:
 4358 1cc0 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 4358      6843746C 
 4358      4D61696E 
 4358      57733246 
 4358      72657100 
 4359              	.LASF10:
 4360 1cd4 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 4360      5F696E74 
 4360      65727275 
 4360      7074735F 
 4360      6770696F 
 4361              	.LASF205:
 4362 1cf0 52455345 		.ascii	"RESERVED1\000"
 4362      52564544 
 4362      3100
 4363              	.LASF74:
 4364 1cfa 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 4364      735F696E 
 4364      74657272 
 4364      75707473 
 4364      5F647730 
 4365              	.LASF241:
 4366 1d17 63707573 		.ascii	"cpussDwChNr\000"
 4366      73447743 
 4366      684E7200 
 4367              	.LASF344:
 4368 1d23 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 4368      74635F73 
 4368      63625F69 
 4368      32635F63 
 4368      6F6E7465 
 4369              	.LASF406:
 4370 1d3c 7369676E 		.ascii	"signal_1_5_IF\000"
 4370      616C5F31 
 4370      5F355F49 
 4370      4600
 4371              	.LASF202:
 4372 1d4a 4346475F 		.ascii	"CFG_SIO\000"
 4372      53494F00 
 4373              	.LASF266:
 4374 1d52 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 4374      6843746C 
 4374      4D61696E 
 4374      57733446 
 4374      72657100 
 4375              	.LASF407:
 4376 1d66 41435F52 		.ascii	"AC_R\000"
 4376      00
 4377              	.LASF105:
 4378 1d6b 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 4378      6D5F305F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 165


 4378      696E7465 
 4378      72727570 
 4378      74735F35 
 4379              	.LASF31:
 4380 1d85 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4380      5F696E74 
 4380      65727275 
 4380      70745F62 
 4380      61636B75 
 4381              	.LASF392:
 4382 1da0 63757272 		.ascii	"currentpage\000"
 4382      656E7470 
 4382      61676500 
 4383              	.LASF94:
 4384 1dac 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 4384      735F696E 
 4384      74657272 
 4384      7570745F 
 4384      63727970 
 4385              	.LASF97:
 4386 1dc8 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4386      735F696E 
 4386      74657272 
 4386      75707473 
 4386      5F636D30 
 4387              	.LASF100:
 4388 1de8 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4388      6D5F305F 
 4388      696E7465 
 4388      72727570 
 4388      74735F30 
 4389              	.LASF82:
 4390 1e02 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 4390      735F696E 
 4390      74657272 
 4390      75707473 
 4390      5F647731 
 4391              	.LASF236:
 4392 1e1e 69706356 		.ascii	"ipcVersion\000"
 4392      65727369 
 4392      6F6E00
 4393              	.LASF38:
 4394 1e29 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 4394      735F696E 
 4394      74657272 
 4394      75707473 
 4394      5F697063 
 4395              	.LASF273:
 4396 1e45 70657269 		.ascii	"periTrCmdOffset\000"
 4396      5472436D 
 4396      644F6666 
 4396      73657400 
 4397              	.LASF58:
 4398 1e55 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 4398      375F696E 
 4398      74657272 
 4398      7570745F 
ARM GAS  C:\Users\nicpa\AppData\Local\Temp\ccFTGKAz.s 			page 166


 4398      4952516E 
 4399              	.LASF314:
 4400 1e6a 696E7472 		.ascii	"intrSrc\000"
 4400      53726300 
 4401              	.LASF333:
 4402 1e72 736C6176 		.ascii	"slaveStatus\000"
 4402      65537461 
 4402      74757300 
 4403              	.LASF98:
 4404 1e7e 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 4404      735F696E 
 4404      74657272 
 4404      75707473 
 4404      5F636D34 
 4405              	.LASF110:
 4406 1e9e 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 4406      6D5F315F 
 4406      696E7465 
 4406      72727570 
 4406      74735F32 
 4407              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
