Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\quartus\projects18\lab4\computer_system.qsys --block-symbol-file --output-directory=D:\quartus\projects18\lab4\computer_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/computer_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: computer_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: computer_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: computer_system.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: computer_system.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: computer_system.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: computer_system.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: computer_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: computer_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: computer_system.System_PLL: Refclk Freq: 50.0
Warning: computer_system.ARM_A9_HPS: ARM_A9_HPS.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: computer_system.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\quartus\projects18\lab4\computer_system.qsys --synthesis=VERILOG --output-directory=D:\quartus\projects18\lab4\computer_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4/computer_system.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module JTAG_to_HPS_Bridge
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module Onchip_SRAM
Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Progress: Parameterizing module Slider_Switches
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module System_PLL
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: computer_system.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: computer_system.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: computer_system.ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: computer_system.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: computer_system.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: computer_system.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: computer_system.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: computer_system.SysID: Time stamp will be automatically updated when this component is generated.
Info: computer_system.System_PLL: Refclk Freq: 50.0
Warning: computer_system.ARM_A9_HPS: ARM_A9_HPS.f2h_stm_hw_events must be exported, or connected to a matching conduit.
Warning: computer_system.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: computer_system: Generating computer_system "computer_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master ARM_A9_HPS.h2f_axi_master and slave Onchip_SRAM.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master JTAG_to_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: ARM_A9_HPS: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: ARM_A9_HPS: "computer_system" instantiated altera_hps "ARM_A9_HPS"
Info: JTAG_to_HPS_Bridge: "computer_system" instantiated altera_jtag_avalon_master "JTAG_to_HPS_Bridge"
Info: LEDs: Starting RTL generation for module 'computer_system_LEDs'
Info: LEDs:   Generation command is [exec C:/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/quartus18/quartus/bin64/perl/lib -I C:/quartus18/quartus/sopc_builder/bin/europa -I C:/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/quartus18/quartus/sopc_builder/bin -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=computer_system_LEDs --dir=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0002_LEDs_gen/ --quartus_dir=C:/quartus18/quartus --verilog --config=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0002_LEDs_gen//computer_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'computer_system_LEDs'
Info: LEDs: "computer_system" instantiated altera_avalon_pio "LEDs"
Info: Onchip_SRAM: Starting RTL generation for module 'computer_system_Onchip_SRAM'
Info: Onchip_SRAM:   Generation command is [exec C:/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/quartus18/quartus/bin64/perl/lib -I C:/quartus18/quartus/sopc_builder/bin/europa -I C:/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/quartus18/quartus/sopc_builder/bin -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=computer_system_Onchip_SRAM --dir=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0003_Onchip_SRAM_gen/ --quartus_dir=C:/quartus18/quartus --verilog --config=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0003_Onchip_SRAM_gen//computer_system_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_SRAM: Done RTL generation for module 'computer_system_Onchip_SRAM'
Info: Onchip_SRAM: "computer_system" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: Slider_Switches: Starting RTL generation for module 'computer_system_Slider_Switches'
Info: Slider_Switches:   Generation command is [exec C:/quartus18/quartus/bin64/perl/bin/perl.exe -I C:/quartus18/quartus/bin64/perl/lib -I C:/quartus18/quartus/sopc_builder/bin/europa -I C:/quartus18/quartus/sopc_builder/bin/perl_lib -I C:/quartus18/quartus/sopc_builder/bin -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/common -I C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/quartus18/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=computer_system_Slider_Switches --dir=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0004_Slider_Switches_gen/ --quartus_dir=C:/quartus18/quartus --verilog --config=C:/Users/artik/AppData/Local/Temp/alt9680_8983756452268052325.dir/0004_Slider_Switches_gen//computer_system_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info: Slider_Switches: Done RTL generation for module 'computer_system_Slider_Switches'
Info: Slider_Switches: "computer_system" instantiated altera_avalon_pio "Slider_Switches"
Info: SysID: "computer_system" instantiated altera_avalon_sysid_qsys "SysID"
Info: System_PLL: "computer_system" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "computer_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "computer_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "computer_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "computer_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "JTAG_to_HPS_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "JTAG_to_HPS_Bridge" instantiated timing_adapter "timing_adt"
Info: fifo: "JTAG_to_HPS_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "JTAG_to_HPS_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "JTAG_to_HPS_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "JTAG_to_HPS_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "JTAG_to_HPS_Bridge" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "JTAG_to_HPS_Bridge" instantiated channel_adapter "p2b_adapter"
Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Onchip_SRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Onchip_SRAM_s1_translator"
Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: Onchip_SRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Onchip_SRAM_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: Onchip_SRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Onchip_SRAM_s1_burst_adapter"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Onchip_SRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Onchip_SRAM_s1_rsp_width_adapter"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: JTAG_to_HPS_Bridge_master_translator: "mm_interconnect_2" instantiated altera_merlin_master_translator "JTAG_to_HPS_Bridge_master_translator"
Info: JTAG_to_HPS_Bridge_master_agent: "mm_interconnect_2" instantiated altera_merlin_master_agent "JTAG_to_HPS_Bridge_master_agent"
Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_2" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/quartus/projects18/lab4/computer_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: computer_system: Done "computer_system" with 54 modules, 121 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
