###############################################################
#  Generated by:      Cadence Innovus 23.10-p003_1
#  OS:                Linux x86_64(Host ID mo.ece.pdx.edu)
#  Generated on:      Wed Jun 12 16:06:45 2024
#  Design:            ORCA_TOP
#  Command:           report_timing -clock_from SDRAM_CLK -clock_to SDRAM_CLK -early > ../reports/HCTS_buffers_inverters_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1 
Endpoint:   I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17] (v) checked with  leading edge of 'SDRAM_CLK'
Beginpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q           (v) triggered by  leading edge of 'SDRAM_CLK'
Path Groups: {reg2reg}
Analysis View: func_best_scenario
Other End Arrival Time          0.302
+ Hold                          0.045
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.347
  Arrival Time                  0.348
  Slack Time                    0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.289
     = Beginpoint Arrival Time       0.289
      ---------------------------------------------------------------------------------  
       Delay     Arrival    Slew      Cell              Pin                              
                 Time                                                                    
      ---------------------------------------------------------------------------------  
                0.289      0.023                       I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/CLK
      0.063     0.351      0.022     SDFFX1_LVT        I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_17_/Q
      -0.004    0.348      0.028     SRAM2RW64x32      I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/I1[17]
      ---------------------------------------------------------------------------------

