<strong>vl-cell-name</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
See `verilog-auto-inst'.