# Microprocessor-IITISoC-24

## Goal :
To Design a Microprocessor using Verilog HDL to perform at least basic arithmetic and logical operations. Later on pipelining the design and avoid redundancy. 

People Involved :

Mentors:
- [Lavanya](https://github.com/SaiLLV) 

Members:
<br>
- [Bhawna Chaudhary](https://github.com/WebWizard104)
- [Arjun S Nair](https://github.com/arjun-593)
- [Deepesh Bansal](https://github.com/DeepeshBansal)
- [Anushka Jha](https://github.com/jhaanushka)
