$date
	Sat Jun 28 12:46:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_ModAddFastEq $end
$var wire 32 ! out [31:0] $end
$var parameter 32 " DATA_WIDTH $end
$var parameter 32 # T $end
$var reg 32 $ Q [31:0] $end
$var reg 32 % a [31:0] $end
$var reg 32 & b [31:0] $end
$var reg 1 ' clk $end
$scope module uut $end
$var wire 32 ( Q [31:0] $end
$var wire 32 ) a [31:0] $end
$var wire 32 * b [31:0] $end
$var wire 32 + out [31:0] $end
$var wire 32 , c [31:0] $end
$var parameter 32 - DATA_WIDTH $end
$var parameter 32 . n_WIDTH $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 .
b100000 -
b1010 #
b100000 "
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
1'
bx &
bx %
bx $
bx !
$end
#5000
0'
#10000
b111111111 !
b111111111 +
1'
b111111111111111100000000001 $
b111111111111111100000000001 (
b111111111111111101000000000 ,
b1000000000 &
b1000000000 *
b111111111111111100000000000 %
b111111111111111100000000000 )
#15000
0'
#20000
1'
#25000
0'
#30000
1'
#35000
0'
#40000
1'
#45000
0'
#50000
1'
#55000
0'
#60000
1'
#65000
0'
#70000
1'
#75000
0'
#80000
1'
#85000
0'
#90000
1'
#95000
0'
#100000
1'
#105000
0'
#110000
1'
#115000
0'
#120000
1'
