module top_module(
    output reg one);

    // Always block to assign the value
    initial begin
        one = 1'b1;
    end

endmodule
