Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Aug  7 13:39:24 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    944         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19408)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1952)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19408)
----------------------------
 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[0]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[10]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[11]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[12]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[13]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[14]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[15]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[16]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[17]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[18]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[19]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[1]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[20]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[2]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[3]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[4]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[5]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[6]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[7]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[8]/Q (HIGH)

 There are 922 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1952)
---------------------------------------------------
 There are 1952 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.872        0.000                      0                   86        0.181        0.000                      0                   86        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.872        0.000                      0                   86        0.181        0.000                      0                   86        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.952ns (26.843%)  route 2.594ns (73.157%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.690     8.632    game_clk/counter[20]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  game_clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X34Y43         FDRE                                         r  game_clk/counter_reg[0]/C
                         clock pessimism              0.278    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.524    14.504    game_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.766ns (22.218%)  route 2.682ns (77.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  seg_clk/counter_reg[4]/Q
                         net (fo=3, routed)           1.424     7.016    seg_clk/counter_reg_n_0_[4]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.140 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.713    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.685     8.521    seg_clk/counter[16]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    seg_clk/CLK
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[13]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.488    seg_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.766ns (22.218%)  route 2.682ns (77.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  seg_clk/counter_reg[4]/Q
                         net (fo=3, routed)           1.424     7.016    seg_clk/counter_reg_n_0_[4]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.140 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.713    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.685     8.521    seg_clk/counter[16]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    seg_clk/CLK
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[14]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.488    seg_clk/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.766ns (22.218%)  route 2.682ns (77.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  seg_clk/counter_reg[4]/Q
                         net (fo=3, routed)           1.424     7.016    seg_clk/counter_reg_n_0_[4]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.140 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.713    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.685     8.521    seg_clk/counter[16]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    seg_clk/CLK
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[15]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.488    seg_clk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.766ns (22.218%)  route 2.682ns (77.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.553     5.074    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  seg_clk/counter_reg[4]/Q
                         net (fo=3, routed)           1.424     7.016    seg_clk/counter_reg_n_0_[4]
    SLICE_X47Y59         LUT6 (Prop_lut6_I1_O)        0.124     7.140 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.573     7.713    seg_clk/counter[16]_i_2_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.837 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.685     8.521    seg_clk/counter[16]_i_1_n_0
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.434    14.775    seg_clk/CLK
    SLICE_X46Y62         FDRE                                         r  seg_clk/counter_reg[16]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y62         FDRE (Setup_fdre_C_R)       -0.524    14.488    seg_clk/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.952ns (26.930%)  route 2.583ns (73.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.679     8.620    game_clk/counter[20]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    game_clk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.952ns (26.930%)  route 2.583ns (73.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.679     8.620    game_clk/counter[20]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    game_clk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.952ns (26.930%)  route 2.583ns (73.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.679     8.620    game_clk/counter[20]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    game_clk/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.952ns (26.930%)  route 2.583ns (73.070%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.679     8.620    game_clk/counter[20]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y44         FDRE (Setup_fdre_C_R)       -0.429    14.596    game_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.952ns (26.843%)  route 2.594ns (73.157%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.564     5.085    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  game_clk/counter_reg[2]/Q
                         net (fo=3, routed)           1.005     6.546    game_clk/counter_reg_n_0_[2]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.670 r  game_clk/counter[20]_i_4/O
                         net (fo=1, routed)           0.314     6.984    game_clk/counter[20]_i_4_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.108 r  game_clk/counter[20]_i_3/O
                         net (fo=1, routed)           0.282     7.390    game_clk/counter[20]_i_3_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I2_O)        0.124     7.514 r  game_clk/counter[20]_i_2/O
                         net (fo=1, routed)           0.303     7.817    game_clk/counter[20]_i_2_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.941 r  game_clk/counter[20]_i_1/O
                         net (fo=21, routed)          0.690     8.632    game_clk/counter[20]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.444    14.785    game_clk/CLK
    SLICE_X35Y43         FDRE                                         r  game_clk/counter_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.621    game_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  5.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.434    db_up/CLK
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  db_up/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.121     1.696    db_up/shift_reg[0]
    SLICE_X33Y73         FDRE                                         r  db_up/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.814     1.942    db_up/CLK
    SLICE_X33Y73         FDRE                                         r  db_up/shift_reg_reg[1]/C
                         clock pessimism             -0.497     1.445    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.070     1.515    db_up/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.183     1.790    db_down/shift_reg[1]
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.978    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.536    db_down/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.580     1.463    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.183     1.787    db_right/shift_reg[1]
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.846     1.974    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[2]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.070     1.533    db_right/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.754    db_left/shift_reg[1]
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.815     1.942    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[2]/C
                         clock pessimism             -0.511     1.431    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.066     1.497    db_left/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    db_up/CLK
    SLICE_X33Y73         FDRE                                         r  db_up/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  db_up/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.181     1.755    db_up/shift_reg[1]
    SLICE_X33Y73         FDRE                                         r  db_up/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.814     1.942    db_up/CLK
    SLICE_X33Y73         FDRE                                         r  db_up/shift_reg_reg[2]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X33Y73         FDRE (Hold_fdre_C_D)         0.066     1.498    db_up/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.185     1.793    db_down/shift_reg[0]
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.978    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.066     1.532    db_down/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.580     1.463    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.185     1.790    db_right/shift_reg[0]
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.846     1.974    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.066     1.529    db_right/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    game_clk/CLK
    SLICE_X35Y47         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.118     1.705    game_clk/counter_reg_n_0_[20]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  game_clk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.813    game_clk/counter0_carry__3_n_4
    SLICE_X35Y47         FDRE                                         r  game_clk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    game_clk/CLK
    SLICE_X35Y47         FDRE                                         r  game_clk/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    game_clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_clk/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.706    game_clk/counter_reg_n_0_[8]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  game_clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.814    game_clk/counter0_carry__0_n_4
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    game_clk/CLK
    SLICE_X35Y44         FDRE                                         r  game_clk/counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    game_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.561     1.444    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  seg_clk/counter_reg[3]/Q
                         net (fo=2, routed)           0.125     1.734    seg_clk/counter_reg_n_0_[3]
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  seg_clk/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.844    seg_clk/counter0_carry_n_5
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    seg_clk/CLK
    SLICE_X46Y59         FDRE                                         r  seg_clk/counter_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.134     1.578    seg_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72    db_down/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72    db_down/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y72    db_down/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y72   db_left/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y75   db_left/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y75   db_left/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y76   db_right/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y76   db_right/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y76   db_right/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   db_left/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   db_left/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75   db_left/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75   db_left/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y72    db_down/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   db_left/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   db_left/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75   db_left/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y75   db_left/shift_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1973 Endpoints
Min Delay          1973 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][3][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.073ns  (logic 15.767ns (27.626%)  route 41.306ns (72.374%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.443    55.386    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I1_O)        0.124    55.510 r  game/gm_memory[15][3][3]_i_1/O
                         net (fo=4, routed)           1.562    57.073    game/gm_memory[15][3][3]_i_1_n_0
    SLICE_X30Y116        FDRE                                         r  game/gm_memory_reg[15][3][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][3][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.073ns  (logic 15.767ns (27.626%)  route 41.306ns (72.374%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.443    55.386    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I1_O)        0.124    55.510 r  game/gm_memory[15][3][3]_i_1/O
                         net (fo=4, routed)           1.562    57.073    game/gm_memory[15][3][3]_i_1_n_0
    SLICE_X30Y116        FDRE                                         r  game/gm_memory_reg[15][3][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][3][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.073ns  (logic 15.767ns (27.626%)  route 41.306ns (72.374%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.443    55.386    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X14Y103        LUT5 (Prop_lut5_I1_O)        0.124    55.510 r  game/gm_memory[15][3][3]_i_1/O
                         net (fo=4, routed)           1.562    57.073    game/gm_memory[15][3][3]_i_1_n_0
    SLICE_X30Y116        FDRE                                         r  game/gm_memory_reg[15][3][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][7][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.909ns  (logic 15.767ns (27.706%)  route 41.142ns (72.294%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.604    55.547    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.124    55.671 r  game/gm_memory[15][7][3]_i_1/O
                         net (fo=4, routed)           1.238    56.909    game/gm_memory[15][7][3]_i_1_n_0
    SLICE_X32Y129        FDRE                                         r  game/gm_memory_reg[15][7][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][7][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.909ns  (logic 15.767ns (27.706%)  route 41.142ns (72.294%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.604    55.547    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.124    55.671 r  game/gm_memory[15][7][3]_i_1/O
                         net (fo=4, routed)           1.238    56.909    game/gm_memory[15][7][3]_i_1_n_0
    SLICE_X32Y129        FDRE                                         r  game/gm_memory_reg[15][7][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][7][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.909ns  (logic 15.767ns (27.706%)  route 41.142ns (72.294%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.604    55.547    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.124    55.671 r  game/gm_memory[15][7][3]_i_1/O
                         net (fo=4, routed)           1.238    56.909    game/gm_memory[15][7][3]_i_1_n_0
    SLICE_X33Y129        FDRE                                         r  game/gm_memory_reg[15][7][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.909ns  (logic 15.767ns (27.706%)  route 41.142ns (72.294%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.604    55.547    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.124    55.671 r  game/gm_memory[15][7][3]_i_1/O
                         net (fo=4, routed)           1.238    56.909    game/gm_memory[15][7][3]_i_1_n_0
    SLICE_X33Y129        FDRE                                         r  game/gm_memory_reg[15][7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[18][0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.804ns  (logic 15.632ns (27.519%)  route 41.172ns (72.481%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          2.344    49.199    game/write_row[31]
    SLICE_X24Y130        LUT2 (Prop_lut2_I0_O)        0.306    49.505 r  game/gm_memory[18][0][3]_i_32/O
                         net (fo=1, routed)           0.000    49.505    game/gm_memory[18][0][3]_i_32_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.906 r  game/gm_memory_reg[18][0][3]_i_9/CO[3]
                         net (fo=41, routed)          1.367    51.273    game/gm_memory_reg[18][0][3]_i_9_n_0
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.124    51.397 r  game/gm_memory[18][0][3]_i_3/O
                         net (fo=10, routed)          3.947    55.343    game/gm_memory[18][0][3]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124    55.467 r  game/gm_memory[18][0][3]_i_1/O
                         net (fo=4, routed)           1.337    56.804    game/gm_memory[18][0][3]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  game/gm_memory_reg[18][0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[18][0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.804ns  (logic 15.632ns (27.519%)  route 41.172ns (72.481%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          2.344    49.199    game/write_row[31]
    SLICE_X24Y130        LUT2 (Prop_lut2_I0_O)        0.306    49.505 r  game/gm_memory[18][0][3]_i_32/O
                         net (fo=1, routed)           0.000    49.505    game/gm_memory[18][0][3]_i_32_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.906 r  game/gm_memory_reg[18][0][3]_i_9/CO[3]
                         net (fo=41, routed)          1.367    51.273    game/gm_memory_reg[18][0][3]_i_9_n_0
    SLICE_X28Y135        LUT6 (Prop_lut6_I3_O)        0.124    51.397 r  game/gm_memory[18][0][3]_i_3/O
                         net (fo=10, routed)          3.947    55.343    game/gm_memory[18][0][3]_i_3_n_0
    SLICE_X36Y83         LUT5 (Prop_lut5_I1_O)        0.124    55.467 r  game/gm_memory[18][0][3]_i_1/O
                         net (fo=4, routed)           1.337    56.804    game/gm_memory[18][0][3]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  game/gm_memory_reg[18][0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[15][4][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.767ns  (logic 15.767ns (27.775%)  route 41.000ns (72.225%))
  Logic Levels:           46  (CARRY4=24 FDRE=1 LUT1=14 LUT2=1 LUT4=3 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y108        FDRE                         0.000     0.000 r  game/gm_memory_reg[16][7][1]/C
    SLICE_X39Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  game/gm_memory_reg[16][7][1]/Q
                         net (fo=13, routed)          4.688     5.107    game/gm_memory_reg_n_0_[16][7][1]
    SLICE_X36Y89         LUT4 (Prop_lut4_I3_O)        0.296     5.403 f  game/gm_score[5]_i_124/O
                         net (fo=1, routed)           0.279     5.682    game/gm_score[5]_i_124_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I5_O)        0.124     5.806 r  game/gm_score[5]_i_92/O
                         net (fo=4, routed)           1.757     7.563    game/gm_score[5]_i_92_n_0
    SLICE_X34Y99         LUT4 (Prop_lut4_I0_O)        0.124     7.687 r  game/gm_score[5]_i_53/O
                         net (fo=55, routed)          4.063    11.750    game/gm_score[5]_i_53_n_0
    SLICE_X55Y119        LUT4 (Prop_lut4_I1_O)        0.124    11.874 r  game/gm_memory[19][8][3]_i_109/O
                         net (fo=1, routed)           0.000    11.874    game/gm_memory[19][8][3]_i_109_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.454 f  game/gm_memory_reg[19][8][3]_i_83/O[2]
                         net (fo=26, routed)          1.515    13.969    game/gm_memory_reg[19][8][3]_i_83_n_5
    SLICE_X54Y122        LUT1 (Prop_lut1_I0_O)        0.302    14.271 r  game/gm_memory[19][8][3]_i_85/O
                         net (fo=1, routed)           0.000    14.271    game/gm_memory[19][8][3]_i_85_n_0
    SLICE_X54Y122        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    14.521 r  game/gm_memory_reg[19][8][3]_i_67/O[2]
                         net (fo=35, routed)          1.972    16.493    game/gm_memory_reg[19][8][3]_i_67_n_5
    SLICE_X56Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.581    17.074 r  game/gm_memory_reg[11][0][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000    17.074    game/gm_memory_reg[11][0][3]_i_61_n_0
    SLICE_X56Y124        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.293 f  game/gm_memory_reg[19][8][3]_i_57/O[0]
                         net (fo=19, routed)          2.016    19.309    game/gm_memory_reg[19][8][3]_i_57_n_7
    SLICE_X55Y128        LUT1 (Prop_lut1_I0_O)        0.295    19.604 r  game/gm_memory[19][8][3]_i_61/O
                         net (fo=1, routed)           0.000    19.604    game/gm_memory[19][8][3]_i_61_n_0
    SLICE_X55Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.210 f  game/gm_memory_reg[19][8][3]_i_40/O[3]
                         net (fo=15, routed)          1.352    21.562    game/gm_memory_reg[19][8][3]_i_40_n_4
    SLICE_X54Y131        LUT1 (Prop_lut1_I0_O)        0.306    21.868 r  game/gm_memory[11][0][3]_i_74/O
                         net (fo=1, routed)           0.000    21.868    game/gm_memory[11][0][3]_i_74_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.244 r  game/gm_memory_reg[11][0][3]_i_60/CO[3]
                         net (fo=1, routed)           0.000    22.244    game/gm_memory_reg[11][0][3]_i_60_n_0
    SLICE_X54Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.567 f  game/gm_memory_reg[10][1][3]_i_107/O[1]
                         net (fo=10, routed)          1.637    24.204    game/gm_memory_reg[10][1][3]_i_107_n_6
    SLICE_X56Y137        LUT1 (Prop_lut1_I0_O)        0.306    24.510 r  game/gm_memory[15][8][3]_i_119/O
                         net (fo=1, routed)           0.000    24.510    game/gm_memory[15][8][3]_i_119_n_0
    SLICE_X56Y137        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.088 f  game/gm_memory_reg[15][8][3]_i_81/O[2]
                         net (fo=13, routed)          1.579    26.667    game/gm_memory_reg[15][8][3]_i_81_n_5
    SLICE_X55Y141        LUT1 (Prop_lut1_I0_O)        0.301    26.968 r  game/gm_memory[9][8][3]_i_34/O
                         net (fo=1, routed)           0.000    26.968    game/gm_memory[9][8][3]_i_34_n_0
    SLICE_X55Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.216 f  game/gm_memory_reg[9][8][3]_i_19/O[2]
                         net (fo=13, routed)          1.292    28.508    game/gm_memory_reg[9][8][3]_i_19_n_5
    SLICE_X53Y143        LUT1 (Prop_lut1_I0_O)        0.302    28.810 r  game/gm_memory[8][0][3]_i_89/O
                         net (fo=1, routed)           0.000    28.810    game/gm_memory[8][0][3]_i_89_n_0
    SLICE_X53Y143        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    29.162 f  game/gm_memory_reg[8][0][3]_i_70/O[3]
                         net (fo=8, routed)           0.928    30.090    game/gm_memory_reg[8][0][3]_i_70_n_4
    SLICE_X52Y143        LUT1 (Prop_lut1_I0_O)        0.306    30.396 r  game/gm_memory[7][1][2]_i_37/O
                         net (fo=1, routed)           0.000    30.396    game/gm_memory[7][1][2]_i_37_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.772 r  game/gm_memory_reg[7][1][2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    30.772    game/gm_memory_reg[7][1][2]_i_20_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.095 f  game/gm_memory_reg[18][2][3]_i_88/O[1]
                         net (fo=11, routed)          2.098    33.193    game/gm_memory_reg[18][2][3]_i_88_n_6
    SLICE_X47Y144        LUT1 (Prop_lut1_I0_O)        0.306    33.499 r  game/gm_memory[18][2][3]_i_91/O
                         net (fo=1, routed)           0.000    33.499    game/gm_memory[18][2][3]_i_91_n_0
    SLICE_X47Y144        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.049 r  game/gm_memory_reg[18][2][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    34.049    game/gm_memory_reg[18][2][3]_i_44_n_0
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.383 f  game/gm_memory_reg[5][3][3]_i_39/O[1]
                         net (fo=14, routed)          0.862    35.245    game/gm_memory_reg[5][3][3]_i_39_n_6
    SLICE_X42Y145        LUT1 (Prop_lut1_I0_O)        0.303    35.548 r  game/gm_memory[5][2][3]_i_32/O
                         net (fo=1, routed)           0.000    35.548    game/gm_memory[5][2][3]_i_32_n_0
    SLICE_X42Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.081 r  game/gm_memory_reg[5][2][3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.081    game/gm_memory_reg[5][2][3]_i_20_n_0
    SLICE_X42Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.404 f  game/gm_memory_reg[5][2][3]_i_19/O[1]
                         net (fo=12, routed)          1.128    37.532    game/gm_memory_reg[5][2][3]_i_19_n_6
    SLICE_X37Y146        LUT1 (Prop_lut1_I0_O)        0.306    37.838 r  game/gm_memory[4][5][3]_i_22/O
                         net (fo=1, routed)           0.000    37.838    game/gm_memory[4][5][3]_i_22_n_0
    SLICE_X37Y146        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.388 r  game/gm_memory_reg[4][5][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.388    game/gm_memory_reg[4][5][3]_i_14_n_0
    SLICE_X37Y147        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    38.722 f  game/gm_memory_reg[9][6][3]_i_35/O[1]
                         net (fo=7, routed)           0.765    39.487    game/gm_memory_reg[9][6][3]_i_35_n_6
    SLICE_X35Y147        LUT1 (Prop_lut1_I0_O)        0.303    39.790 r  game/gm_memory[9][6][3]_i_38/O
                         net (fo=1, routed)           0.000    39.790    game/gm_memory[9][6][3]_i_38_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.340 r  game/gm_memory_reg[9][6][3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    40.340    game/gm_memory_reg[9][6][3]_i_22_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.562 f  game/gm_memory_reg[3][1][3]_i_27/O[0]
                         net (fo=10, routed)          1.693    42.255    game/gm_memory_reg[3][1][3]_i_27_n_7
    SLICE_X30Y146        LUT1 (Prop_lut1_I0_O)        0.299    42.554 r  game/gm_memory[0][0][3]_i_46/O
                         net (fo=1, routed)           0.000    42.554    game/gm_memory[0][0][3]_i_46_n_0
    SLICE_X30Y146        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    43.098 f  game/gm_memory_reg[0][0][3]_i_25/O[2]
                         net (fo=6, routed)           1.561    44.660    game/gm_memory_reg[0][0][3]_i_25_n_5
    SLICE_X31Y141        LUT1 (Prop_lut1_I0_O)        0.301    44.961 r  game/gm_memory[0][0][3]_i_27/O
                         net (fo=1, routed)           0.000    44.961    game/gm_memory[0][0][3]_i_27_n_0
    SLICE_X31Y141        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    45.209 f  game/gm_memory_reg[0][0][3]_i_14/O[2]
                         net (fo=7, routed)           0.992    46.201    game/gm_memory_reg[0][0][3]_i_14_n_5
    SLICE_X29Y139        LUT1 (Prop_lut1_I0_O)        0.302    46.503 r  game/gm_memory[0][0][3]_i_40/O
                         net (fo=1, routed)           0.000    46.503    game/gm_memory[0][0][3]_i_40_n_0
    SLICE_X29Y139        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    46.855 f  game/gm_memory_reg[0][0][3]_i_23/O[3]
                         net (fo=39, routed)          1.959    48.814    game/write_row[31]
    SLICE_X21Y132        LUT2 (Prop_lut2_I1_O)        0.335    49.149 r  game/gm_memory[15][6][3]_i_9/O
                         net (fo=1, routed)           0.000    49.149    game/gm_memory[15][6][3]_i_9_n_0
    SLICE_X21Y132        CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.318    49.467 r  game/gm_memory_reg[15][6][3]_i_4/CO[2]
                         net (fo=41, routed)          3.164    52.630    game/gm_memory_reg[15][6][3]_i_4_n_1
    SLICE_X31Y133        LUT6 (Prop_lut6_I5_O)        0.313    52.943 r  game/gm_memory[15][8][3]_i_3/O
                         net (fo=10, routed)          2.778    55.721    game/gm_memory[15][8][3]_i_3_n_0
    SLICE_X8Y131         LUT5 (Prop_lut5_I1_O)        0.124    55.845 r  game/gm_memory[15][4][3]_i_1/O
                         net (fo=4, routed)           0.923    56.767    game/gm_memory[15][4][3]_i_1_n_0
    SLICE_X19Y123        FDRE                                         r  game/gm_memory_reg[15][4][0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/lfsr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE                         0.000     0.000 r  game/lfsr_reg[5]/C
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  game/lfsr_reg[5]/Q
                         net (fo=2, routed)           0.134     0.262    game/lfsr__0[5]
    SLICE_X40Y76         FDSE                                         r  game/lfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/lfsr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE                         0.000     0.000 r  game/lfsr_reg[5]/C
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  game/lfsr_reg[5]/Q
                         net (fo=2, routed)           0.076     0.204    game/lfsr__0[5]
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.099     0.303 r  game/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    game/lfsr[0]_i_1_n_0
    SLICE_X40Y76         FDSE                                         r  game/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.759%)  route 0.125ns (40.241%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y136        FDRE                         0.000     0.000 r  game/gm_memory_reg[1][2][0]/C
    SLICE_X16Y136        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][2][0]/Q
                         net (fo=25, routed)          0.125     0.266    game/gm_memory_reg_n_0_[1][2][0]
    SLICE_X19Y136        LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  game/gm_memory[2][2][0]_i_1/O
                         net (fo=1, routed)           0.000     0.311    game/gm_memory[2][2][0]_i_1_n_0
    SLICE_X19Y136        FDRE                                         r  game/gm_memory_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/lfsr_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game/lfsr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.586%)  route 0.182ns (56.414%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDSE                         0.000     0.000 r  game/lfsr_reg[4]/C
    SLICE_X39Y75         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game/lfsr_reg[4]/Q
                         net (fo=1, routed)           0.182     0.323    game/lfsr__0[4]
    SLICE_X40Y76         FDRE                                         r  game/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_score_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE                         0.000     0.000 r  game/gm_score_reg[10]/C
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_score_reg[10]/Q
                         net (fo=33, routed)          0.079     0.220    game/score[10]
    SLICE_X45Y67         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  game/gm_score_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    game/gm_score0[11]
    SLICE_X45Y67         FDRE                                         r  game/gm_score_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_score_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE                         0.000     0.000 r  game/gm_score_reg[2]/C
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_score_reg[2]/Q
                         net (fo=25, routed)          0.079     0.220    game/score[2]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  game/gm_score_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    game/gm_score0[3]
    SLICE_X45Y65         FDRE                                         r  game/gm_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_score_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE                         0.000     0.000 r  game/gm_score_reg[6]/C
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_score_reg[6]/Q
                         net (fo=33, routed)          0.079     0.220    game/score[6]
    SLICE_X45Y66         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  game/gm_score_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    game/gm_score0[7]
    SLICE_X45Y66         FDRE                                         r  game/gm_score_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_score_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_score_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE                         0.000     0.000 r  game/gm_score_reg[4]/C
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_score_reg[4]/Q
                         net (fo=29, routed)          0.079     0.220    game/score[4]
    SLICE_X45Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  game/gm_score_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    game/gm_score0[5]
    SLICE_X45Y65         FDRE                                         r  game/gm_score_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/rotate_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/rotate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.483%)  route 0.168ns (47.517%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE                         0.000     0.000 r  game/rotate_reg[1]/C
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/rotate_reg[1]/Q
                         net (fo=37, routed)          0.168     0.309    game/rotate_reg_n_0_[1]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  game/rotate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    game/rotate[1]_i_1_n_0
    SLICE_X39Y79         FDRE                                         r  game/rotate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/lfsr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/lfsr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE                         0.000     0.000 r  game/lfsr_reg[3]/C
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/lfsr_reg[3]/Q
                         net (fo=1, routed)           0.215     0.356    game/lfsr__0[3]
    SLICE_X39Y75         FDSE                                         r  game/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 1.104ns (14.006%)  route 6.778ns (85.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.490    13.010    game/active_x[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  game/active_x_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__6/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 1.104ns (14.006%)  route 6.778ns (85.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.490    13.010    game/active_x[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  game/active_x_reg[0]_rep__6/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 1.104ns (14.006%)  route 6.778ns (85.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.490    13.010    game/active_x[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  game/active_x_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 1.104ns (14.006%)  route 6.778ns (85.994%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.490    13.010    game/active_x[3]_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  game/active_x_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 1.104ns (14.351%)  route 6.589ns (85.649%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.301    12.821    game/active_x[3]_i_1_n_0
    SLICE_X0Y105         FDRE                                         r  game/active_x_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 1.106ns (14.543%)  route 6.499ns (85.457%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.537     5.058    db_left/CLK
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.755     6.269    db_left/shift_reg[0]
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.393 f  db_left/clean/O
                         net (fo=4, routed)           1.216     7.609    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  game/shape_map[12]_i_24/O
                         net (fo=1, routed)           0.808     8.541    game/shape_map[12]_i_24_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  game/shape_map[12]_i_7/O
                         net (fo=19, routed)          0.448     9.113    game/shape_map[12]_i_7_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.237 r  game/active_x[1]_i_2/O
                         net (fo=6, routed)           2.478    11.715    game/active_x[1]_i_2_n_0
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.154    11.869 r  game/active_x[1]_rep__3_i_1/O
                         net (fo=1, routed)           0.794    12.663    game/active_x[1]_rep__3_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  game/active_x_reg[1]_rep__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 1.104ns (14.748%)  route 6.382ns (85.252%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          2.094    12.614    game/active_x[3]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  game/active_x_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/shape_map_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.403ns  (logic 1.324ns (17.885%)  route 6.079ns (82.115%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.133     7.511    game/right
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.124     7.635 f  game/shape_map[12]_i_105/O
                         net (fo=1, routed)           0.571     8.207    game/shape_map[12]_i_105_n_0
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.331 f  game/shape_map[12]_i_38/O
                         net (fo=1, routed)           0.622     8.953    game/shape_map[12]_i_38_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124     9.077 f  game/shape_map[12]_i_12/O
                         net (fo=1, routed)           0.521     9.598    game/shape_map[12]_i_12_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.124     9.722 r  game/shape_map[12]_i_5/O
                         net (fo=17, routed)          1.153    10.875    game/shape_map[12]_i_5_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I2_O)        0.124    10.999 r  game/shape_map[15]_i_3/O
                         net (fo=1, routed)           0.806    11.805    game/shape_map[15]_i_3_n_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I0_O)        0.124    11.929 r  game/shape_map[15]_i_2/O
                         net (fo=1, routed)           0.602    12.531    game/shape_map[15]_i_2_n_0
    SLICE_X32Y80         FDRE                                         r  game/shape_map_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.440ns  (logic 1.076ns (14.463%)  route 6.364ns (85.537%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.537     5.058    db_left/CLK
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.755     6.269    db_left/shift_reg[0]
    SLICE_X41Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.393 f  db_left/clean/O
                         net (fo=4, routed)           1.216     7.609    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.733 r  game/shape_map[12]_i_24/O
                         net (fo=1, routed)           0.808     8.541    game/shape_map[12]_i_24_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I4_O)        0.124     8.665 r  game/shape_map[12]_i_7/O
                         net (fo=19, routed)          0.448     9.113    game/shape_map[12]_i_7_n_0
    SLICE_X44Y81         LUT6 (Prop_lut6_I1_O)        0.124     9.237 r  game/active_x[1]_i_2/O
                         net (fo=6, routed)           2.757    11.994    game/active_x[1]_i_2_n_0
    SLICE_X1Y105         LUT3 (Prop_lut3_I1_O)        0.124    12.118 r  game/active_x[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.379    12.498    game/active_x[1]_rep__1_i_1_n_0
    SLICE_X1Y105         FDRE                                         r  game/active_x_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 1.104ns (15.327%)  route 6.099ns (84.673%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.607     5.128    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456     5.584 r  db_right/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.670     6.254    db_right/shift_reg[1]
    SLICE_X58Y76         LUT3 (Prop_lut3_I0_O)        0.124     6.378 r  db_right/clean/O
                         net (fo=3, routed)           1.488     7.866    game/right
    SLICE_X48Y79         LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  game/active_x[3]_i_17/O
                         net (fo=1, routed)           0.524     8.515    game/active_x[3]_i_17_n_0
    SLICE_X44Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.639 f  game/active_x[3]_i_7/O
                         net (fo=2, routed)           0.825     9.464    game/active_x[3]_i_7_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.124     9.588 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.780    10.368    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.152    10.520 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          1.811    12.331    game/active_x[3]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  game/active_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/left_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.905%)  route 0.363ns (66.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  db_left/clean/O
                         net (fo=4, routed)           0.194     1.980    game/left_clean
    SLICE_X46Y78         FDRE                                         r  game/left_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_up/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/rott_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.186ns (26.485%)  route 0.516ns (73.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.551     1.434    db_up/CLK
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  db_up/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.147     1.722    db_up/shift_reg[0]
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  db_up/clean/O
                         net (fo=2, routed)           0.369     2.137    game/rott
    SLICE_X43Y82         FDRE                                         r  game/rott_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/down_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.186ns (22.845%)  route 0.628ns (77.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.188     1.795    db_down/shift_reg[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  db_down/clean/O
                         net (fo=3, routed)           0.440     2.280    game/down
    SLICE_X11Y79         FDRE                                         r  game/down_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/right_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.186ns (20.964%)  route 0.701ns (79.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.580     1.463    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.188     1.792    db_right/shift_reg[0]
    SLICE_X58Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  db_right/clean/O
                         net (fo=3, routed)           0.514     2.350    game/right
    SLICE_X48Y79         FDRE                                         r  game/right_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.046ns  (logic 0.321ns (30.676%)  route 0.725ns (69.324%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 f  db_left/clean/O
                         net (fo=4, routed)           0.229     2.015    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I3_O)        0.045     2.060 r  game/active_x[2]_i_3/O
                         net (fo=1, routed)           0.182     2.242    game/active_x[2]_i_3_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.287 r  game/active_x[2]_i_2/O
                         net (fo=1, routed)           0.146     2.433    game/active_x[2]_i_2_n_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I0_O)        0.045     2.478 r  game/active_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.478    game/active_x[2]_i_1_n_0
    SLICE_X44Y78         FDRE                                         r  game/active_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/shape_map_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.341ns (24.627%)  route 1.044ns (75.373%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.188     1.795    db_down/shift_reg[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  db_down/clean/O
                         net (fo=3, routed)           0.466     2.306    game/down
    SLICE_X11Y79         LUT3 (Prop_lut3_I0_O)        0.048     2.354 r  game/shape_map[12]_i_4/O
                         net (fo=17, routed)          0.389     2.744    game/gm_state1
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.107     2.851 r  game/shape_map[12]_i_2/O
                         net (fo=1, routed)           0.000     2.851    game/shape_map[12]_i_2_n_0
    SLICE_X34Y80         FDRE                                         r  game/shape_map_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.421ns  (logic 0.327ns (23.017%)  route 1.094ns (76.983%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 f  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 f  db_left/clean/O
                         net (fo=4, routed)           0.363     2.149    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.194 r  game/active_x[3]_i_6/O
                         net (fo=2, routed)           0.274     2.468    game/active_x[3]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.513 r  game/active_x[3]_i_4/O
                         net (fo=2, routed)           0.172     2.685    game/active_x[3]_i_4_n_0
    SLICE_X40Y78         LUT2 (Prop_lut2_I0_O)        0.051     2.736 r  game/active_x[3]_rep_i_1/O
                         net (fo=1, routed)           0.116     2.852    game/active_x[3]_rep_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  game/active_x_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 0.319ns (21.509%)  route 1.164ns (78.491%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  db_left/clean/O
                         net (fo=4, routed)           0.363     2.149    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.194 f  game/active_x[3]_i_6/O
                         net (fo=2, routed)           0.215     2.409    game/active_x[3]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.454 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.262     2.715    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.043     2.758 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          0.156     2.914    game/active_x[3]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  game/active_x_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__4/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 0.319ns (21.509%)  route 1.164ns (78.491%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  db_left/clean/O
                         net (fo=4, routed)           0.363     2.149    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.194 f  game/active_x[3]_i_6/O
                         net (fo=2, routed)           0.215     2.409    game/active_x[3]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.454 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.262     2.715    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.043     2.758 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          0.156     2.914    game/active_x[3]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  game/active_x_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[1]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.483ns  (logic 0.319ns (21.509%)  route 1.164ns (78.491%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.548     1.431    db_left/CLK
    SLICE_X41Y75         FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.168     1.740    db_left/shift_reg[1]
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.045     1.785 r  db_left/clean/O
                         net (fo=4, routed)           0.363     2.149    game/left_clean
    SLICE_X46Y78         LUT6 (Prop_lut6_I1_O)        0.045     2.194 f  game/active_x[3]_i_6/O
                         net (fo=2, routed)           0.215     2.409    game/active_x[3]_i_6_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.454 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.262     2.715    game/active_x[3]_i_3_n_0
    SLICE_X40Y78         LUT5 (Prop_lut5_I4_O)        0.043     2.758 r  game/active_x[3]_i_1/O
                         net (fo=18, routed)          0.156     2.914    game/active_x[3]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  game/active_x_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.451ns (25.277%)  route 4.290ns (74.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           4.290     5.741    db_right/D[0]
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.493     4.834    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.451ns (27.702%)  route 3.787ns (72.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           3.787     5.239    db_left/D[0]
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.423     4.764    db_left/CLK
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.787ns  (logic 1.454ns (30.367%)  route 3.334ns (69.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.334     4.787    db_up/D[0]
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.421     4.762    db_up/CLK
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.452ns (36.907%)  route 2.483ns (63.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.483     3.935    db_down/D[0]
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.495     4.836    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.221ns (18.635%)  route 0.963ns (81.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.963     1.184    db_down/D[0]
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.978    db_down/CLK
    SLICE_X0Y72          FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.222ns (12.844%)  route 1.506ns (87.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.506     1.727    db_up/D[0]
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.816     1.944    db_up/CLK
    SLICE_X33Y72         FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.219ns (11.757%)  route 1.646ns (88.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.646     1.866    db_left/D[0]
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.945    db_left/CLK
    SLICE_X41Y72         FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.258ns  (logic 0.219ns (9.710%)  route 2.039ns (90.290%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.039     2.258    db_right/D[0]
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.846     1.974    db_right/CLK
    SLICE_X58Y76         FDRE                                         r  db_right/shift_reg_reg[0]/C





