// Seed: 1418681048
module module_0;
  assign id_1 = 1'b0;
endmodule
program module_1 (
    output logic   id_0,
    output uwire   id_1,
    input  supply1 id_2,
    input  supply0 id_3
);
  integer id_5;
  wire id_6;
  always id_0 = #1 1;
  module_0();
  supply1 id_7 = id_2 - id_3;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_11 = (1);
  module_0();
endmodule
