
VGA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  08002554  08002554  00003554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002788  08002788  0000405c  2**0
                  CONTENTS
  4 .ARM          00000008  08002788  08002788  00003788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002790  08002790  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002790  08002790  00003790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002794  08002794  00003794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002798  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e68  2000005c  080027f4  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012ec4  080027f4  00004ec4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000563b  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000107c  00000000  00000000  000096c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  0000a748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000583  00000000  00000000  0000aec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e6be  00000000  00000000  0000b443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b6c  00000000  00000000  00019b01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0004945a  00000000  00000000  0001f66d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00068ac7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027d4  00000000  00000000  00068b0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0006b2e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800253c 	.word	0x0800253c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	0800253c 	.word	0x0800253c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <lijn>:
#include "logic.h"

// Teken een lijn (zoals eerder)
Resultaat lijn(int x, int y, int x2, int y2, char kleur[20], int dikte) {
 8000290:	b580      	push	{r7, lr}
 8000292:	b088      	sub	sp, #32
 8000294:	af04      	add	r7, sp, #16
 8000296:	60f8      	str	r0, [r7, #12]
 8000298:	60b9      	str	r1, [r7, #8]
 800029a:	607a      	str	r2, [r7, #4]
 800029c:	603b      	str	r3, [r7, #0]
    if (x < 0 || x >= SCHERM_BREEDTE || y < 0 || y >= SCHERM_HOOGTE ||
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	db18      	blt.n	80002d6 <lijn+0x46>
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80002aa:	da14      	bge.n	80002d6 <lijn+0x46>
 80002ac:	68bb      	ldr	r3, [r7, #8]
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	db11      	blt.n	80002d6 <lijn+0x46>
 80002b2:	68bb      	ldr	r3, [r7, #8]
 80002b4:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80002b8:	da0d      	bge.n	80002d6 <lijn+0x46>
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db0a      	blt.n	80002d6 <lijn+0x46>
        x2 < 0 || x2 >= SCHERM_BREEDTE || y2 < 0 || y2 >= SCHERM_HOOGTE)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80002c6:	da06      	bge.n	80002d6 <lijn+0x46>
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	db03      	blt.n	80002d6 <lijn+0x46>
 80002ce:	683b      	ldr	r3, [r7, #0]
 80002d0:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 80002d4:	db01      	blt.n	80002da <lijn+0x4a>
        return ERROR_OUT_OF_BOUNDS;
 80002d6:	2302      	movs	r3, #2
 80002d8:	e019      	b.n	800030e <lijn+0x7e>
    if (dikte <= 0)
 80002da:	69fb      	ldr	r3, [r7, #28]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	dc01      	bgt.n	80002e4 <lijn+0x54>
        return ERROR_INVALID_PARAM;
 80002e0:	2301      	movs	r3, #1
 80002e2:	e014      	b.n	800030e <lijn+0x7e>
    if (validColor(kleur))
 80002e4:	69b8      	ldr	r0, [r7, #24]
 80002e6:	f000 f819 	bl	800031c <validColor>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <lijn+0x64>
        return ERROR_INVALID_COLOR;
 80002f0:	2303      	movs	r3, #3
 80002f2:	e00c      	b.n	800030e <lijn+0x7e>

    printf("Lijn tekenen van (%d,%d) naar (%d,%d) met kleur %d en dikte %d\n",
 80002f4:	69fb      	ldr	r3, [r7, #28]
 80002f6:	9302      	str	r3, [sp, #8]
 80002f8:	69bb      	ldr	r3, [r7, #24]
 80002fa:	9301      	str	r3, [sp, #4]
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	9300      	str	r3, [sp, #0]
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	68ba      	ldr	r2, [r7, #8]
 8000304:	68f9      	ldr	r1, [r7, #12]
 8000306:	4804      	ldr	r0, [pc, #16]	@ (8000318 <lijn+0x88>)
 8000308:	f001 faa4 	bl	8001854 <iprintf>
           x, y, x2, y2, kleur, dikte);
    return OK;
 800030c:	2300      	movs	r3, #0
}
 800030e:	4618      	mov	r0, r3
 8000310:	3710      	adds	r7, #16
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	08002554 	.word	0x08002554

0800031c <validColor>:

    printf("Scherm wissen met kleur %d\n", kleur);
    return OK;
}

int validColor(const char *kleur) {
 800031c:	b5b0      	push	{r4, r5, r7, lr}
 800031e:	b094      	sub	sp, #80	@ 0x50
 8000320:	af00      	add	r7, sp, #0
 8000322:	6078      	str	r0, [r7, #4]
    // Lijst van toegestane kleuren
    const char *kleuren[] = {
 8000324:	4b16      	ldr	r3, [pc, #88]	@ (8000380 <validColor+0x64>)
 8000326:	f107 040c 	add.w	r4, r7, #12
 800032a:	461d      	mov	r5, r3
 800032c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800032e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000338:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800033c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        "zwart", "blauw", "lichtblauw", "groen", "lichtgroen",
        "cyaan", "lichtcyaan", "rood", "lichtrood", "magenta",
        "lichtmagenta", "bruin", "geel", "grijs", "wit"
    };
    int aantalKleuren = sizeof(kleuren) / sizeof(kleuren[0]);
 8000340:	230f      	movs	r3, #15
 8000342:	64bb      	str	r3, [r7, #72]	@ 0x48

    for (int i = 0; i < aantalKleuren; i++) {
 8000344:	2300      	movs	r3, #0
 8000346:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8000348:	e011      	b.n	800036e <validColor+0x52>
        if (strcmp(kleur, kleuren[i]) == 0) {
 800034a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800034c:	009b      	lsls	r3, r3, #2
 800034e:	3350      	adds	r3, #80	@ 0x50
 8000350:	443b      	add	r3, r7
 8000352:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8000356:	4619      	mov	r1, r3
 8000358:	6878      	ldr	r0, [r7, #4]
 800035a:	f7ff ff39 	bl	80001d0 <strcmp>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d101      	bne.n	8000368 <validColor+0x4c>
            return 0;  // kleur gevonden
 8000364:	2300      	movs	r3, #0
 8000366:	e007      	b.n	8000378 <validColor+0x5c>
    for (int i = 0; i < aantalKleuren; i++) {
 8000368:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800036a:	3301      	adds	r3, #1
 800036c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800036e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000372:	429a      	cmp	r2, r3
 8000374:	dbe9      	blt.n	800034a <validColor+0x2e>
        }
    }
    return 1;  // kleur niet gevonden
 8000376:	2301      	movs	r3, #1
}
 8000378:	4618      	mov	r0, r3
 800037a:	3750      	adds	r7, #80	@ 0x50
 800037c:	46bd      	mov	sp, r7
 800037e:	bdb0      	pop	{r4, r5, r7, pc}
 8000380:	08002710 	.word	0x08002710

08000384 <LED_Init>:

#define RCC_AHB1ENR (*(volatile uint32_t*)(RCC_BASE + 0x30))
#define GPIOD_MODER (*(volatile uint32_t*)(GPIOD_BASE + 0x00))
#define GPIOD_ODR   (*(volatile uint32_t*)(GPIOD_BASE + 0x14))

void LED_Init(void) {
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
    // 1️⃣ Clock enable voor GPIOD
    RCC_AHB1ENR |= (1 << 3); // GPIODEN = 1
 800038a:	4b16      	ldr	r3, [pc, #88]	@ (80003e4 <LED_Init+0x60>)
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4a15      	ldr	r2, [pc, #84]	@ (80003e4 <LED_Init+0x60>)
 8000390:	f043 0308 	orr.w	r3, r3, #8
 8000394:	6013      	str	r3, [r2, #0]

    // 2️⃣ PD12–PD15 als output
    for (int i = 12; i <= 15; i++) {
 8000396:	230c      	movs	r3, #12
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	e019      	b.n	80003d0 <LED_Init+0x4c>
        GPIOD_MODER &= ~(3 << (i*2)); // clear MODER
 800039c:	4b12      	ldr	r3, [pc, #72]	@ (80003e8 <LED_Init+0x64>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	687a      	ldr	r2, [r7, #4]
 80003a2:	0052      	lsls	r2, r2, #1
 80003a4:	2103      	movs	r1, #3
 80003a6:	fa01 f202 	lsl.w	r2, r1, r2
 80003aa:	43d2      	mvns	r2, r2
 80003ac:	4611      	mov	r1, r2
 80003ae:	4a0e      	ldr	r2, [pc, #56]	@ (80003e8 <LED_Init+0x64>)
 80003b0:	400b      	ands	r3, r1
 80003b2:	6013      	str	r3, [r2, #0]
        GPIOD_MODER |=  (1 << (i*2)); // output mode
 80003b4:	4b0c      	ldr	r3, [pc, #48]	@ (80003e8 <LED_Init+0x64>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	687a      	ldr	r2, [r7, #4]
 80003ba:	0052      	lsls	r2, r2, #1
 80003bc:	2101      	movs	r1, #1
 80003be:	fa01 f202 	lsl.w	r2, r1, r2
 80003c2:	4611      	mov	r1, r2
 80003c4:	4a08      	ldr	r2, [pc, #32]	@ (80003e8 <LED_Init+0x64>)
 80003c6:	430b      	orrs	r3, r1
 80003c8:	6013      	str	r3, [r2, #0]
    for (int i = 12; i <= 15; i++) {
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	3301      	adds	r3, #1
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b0f      	cmp	r3, #15
 80003d4:	dde2      	ble.n	800039c <LED_Init+0x18>
    }
}
 80003d6:	bf00      	nop
 80003d8:	bf00      	nop
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40023830 	.word	0x40023830
 80003e8:	40020c00 	.word	0x40020c00

080003ec <LED_On>:

void LED_On(int led) {
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
    // LED 0 = PD12, 1 = PD13, 2 = PD14, 3 = PD15
    if (led < 0 || led > 3) return;
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db14      	blt.n	8000424 <LED_On+0x38>
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	2b03      	cmp	r3, #3
 80003fe:	dc11      	bgt.n	8000424 <LED_On+0x38>

    // Eerst alle LEDjes uit
    GPIOD_ODR &= ~((1 << 12) | (1 << 13) | (1 << 14) | (1 << 15));
 8000400:	4b0b      	ldr	r3, [pc, #44]	@ (8000430 <LED_On+0x44>)
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a0a      	ldr	r2, [pc, #40]	@ (8000430 <LED_On+0x44>)
 8000406:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800040a:	6013      	str	r3, [r2, #0]

    // Dan het juiste LEDje aan
    GPIOD_ODR |= (1 << (12 + led));
 800040c:	4b08      	ldr	r3, [pc, #32]	@ (8000430 <LED_On+0x44>)
 800040e:	681b      	ldr	r3, [r3, #0]
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	320c      	adds	r2, #12
 8000414:	2101      	movs	r1, #1
 8000416:	fa01 f202 	lsl.w	r2, r1, r2
 800041a:	4611      	mov	r1, r2
 800041c:	4a04      	ldr	r2, [pc, #16]	@ (8000430 <LED_On+0x44>)
 800041e:	430b      	orrs	r3, r1
 8000420:	6013      	str	r3, [r2, #0]
 8000422:	e000      	b.n	8000426 <LED_On+0x3a>
    if (led < 0 || led > 3) return;
 8000424:	bf00      	nop
}
 8000426:	370c      	adds	r7, #12
 8000428:	46bd      	mov	sp, r7
 800042a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042e:	4770      	bx	lr
 8000430:	40020c14 	.word	0x40020c14

08000434 <main>:



int main(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af02      	add	r7, sp, #8
	SystemInit(); // System speed to 168MHz
 800043a:	f001 f875 	bl	8001528 <SystemInit>

	UB_VGA_Screen_Init(); // Init VGA-Screen
 800043e:	f000 f87b 	bl	8000538 <UB_VGA_Screen_Init>

	UB_VGA_FillScreen(VGA_COL_BLUE);
 8000442:	2003      	movs	r0, #3
 8000444:	f000 f8b8 	bl	80005b8 <UB_VGA_FillScreen>

	LED_Init();   // LED configureren
 8000448:	f7ff ff9c 	bl	8000384 <LED_Init>
	//char kleur[20] = "blauw";

	LED_On(lijn(60,60, 900, 60, "blauw", 3));     // LED aanzetten
 800044c:	2303      	movs	r3, #3
 800044e:	9301      	str	r3, [sp, #4]
 8000450:	4b07      	ldr	r3, [pc, #28]	@ (8000470 <main+0x3c>)
 8000452:	9300      	str	r3, [sp, #0]
 8000454:	233c      	movs	r3, #60	@ 0x3c
 8000456:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800045a:	213c      	movs	r1, #60	@ 0x3c
 800045c:	203c      	movs	r0, #60	@ 0x3c
 800045e:	f7ff ff17 	bl	8000290 <lijn>
 8000462:	4603      	mov	r3, r0
 8000464:	4618      	mov	r0, r3
 8000466:	f7ff ffc1 	bl	80003ec <LED_On>

  while(1)
 800046a:	bf00      	nop
 800046c:	e7fd      	b.n	800046a <main+0x36>
 800046e:	bf00      	nop
 8000470:	0800274c 	.word	0x0800274c

08000474 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800047c:	2300      	movs	r3, #0
 800047e:	73fb      	strb	r3, [r7, #15]
 8000480:	2300      	movs	r3, #0
 8000482:	73bb      	strb	r3, [r7, #14]
 8000484:	230f      	movs	r3, #15
 8000486:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	78db      	ldrb	r3, [r3, #3]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d039      	beq.n	8000504 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000490:	4b27      	ldr	r3, [pc, #156]	@ (8000530 <NVIC_Init+0xbc>)
 8000492:	68db      	ldr	r3, [r3, #12]
 8000494:	43db      	mvns	r3, r3
 8000496:	0a1b      	lsrs	r3, r3, #8
 8000498:	b2db      	uxtb	r3, r3
 800049a:	f003 0307 	and.w	r3, r3, #7
 800049e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80004a0:	7bfb      	ldrb	r3, [r7, #15]
 80004a2:	f1c3 0304 	rsb	r3, r3, #4
 80004a6:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80004a8:	7b7a      	ldrb	r2, [r7, #13]
 80004aa:	7bfb      	ldrb	r3, [r7, #15]
 80004ac:	fa42 f303 	asr.w	r3, r2, r3
 80004b0:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	785b      	ldrb	r3, [r3, #1]
 80004b6:	461a      	mov	r2, r3
 80004b8:	7bbb      	ldrb	r3, [r7, #14]
 80004ba:	fa02 f303 	lsl.w	r3, r2, r3
 80004be:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	789a      	ldrb	r2, [r3, #2]
 80004c4:	7b7b      	ldrb	r3, [r7, #13]
 80004c6:	4013      	ands	r3, r2
 80004c8:	b2da      	uxtb	r2, r3
 80004ca:	7bfb      	ldrb	r3, [r7, #15]
 80004cc:	4313      	orrs	r3, r2
 80004ce:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 80004d0:	7bfb      	ldrb	r3, [r7, #15]
 80004d2:	011b      	lsls	r3, r3, #4
 80004d4:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80004d6:	4a17      	ldr	r2, [pc, #92]	@ (8000534 <NVIC_Init+0xc0>)
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	781b      	ldrb	r3, [r3, #0]
 80004dc:	4413      	add	r3, r2
 80004de:	7bfa      	ldrb	r2, [r7, #15]
 80004e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	f003 031f 	and.w	r3, r3, #31
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80004ec:	4911      	ldr	r1, [pc, #68]	@ (8000534 <NVIC_Init+0xc0>)
 80004ee:	687a      	ldr	r2, [r7, #4]
 80004f0:	7812      	ldrb	r2, [r2, #0]
 80004f2:	0952      	lsrs	r2, r2, #5
 80004f4:	b2d2      	uxtb	r2, r2
 80004f6:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80004f8:	2201      	movs	r2, #1
 80004fa:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80004fe:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000502:	e00f      	b.n	8000524 <NVIC_Init+0xb0>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	f003 031f 	and.w	r3, r3, #31
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800050c:	4909      	ldr	r1, [pc, #36]	@ (8000534 <NVIC_Init+0xc0>)
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	7812      	ldrb	r2, [r2, #0]
 8000512:	0952      	lsrs	r2, r2, #5
 8000514:	b2d2      	uxtb	r2, r2
 8000516:	4610      	mov	r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000518:	2201      	movs	r2, #1
 800051a:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800051c:	f100 0320 	add.w	r3, r0, #32
 8000520:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	e000ed00 	.word	0xe000ed00
 8000534:	e000e100 	.word	0xe000e100

08000538 <UB_VGA_Screen_Init>:

//--------------------------------------------------------------
// Init VGA-Module
//--------------------------------------------------------------
void UB_VGA_Screen_Init(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
  uint16_t xp,yp;

  VGA.hsync_cnt=0;
 800053e:	4b1b      	ldr	r3, [pc, #108]	@ (80005ac <UB_VGA_Screen_Init+0x74>)
 8000540:	2200      	movs	r2, #0
 8000542:	801a      	strh	r2, [r3, #0]
  VGA.start_adr=0;
 8000544:	4b19      	ldr	r3, [pc, #100]	@ (80005ac <UB_VGA_Screen_Init+0x74>)
 8000546:	2200      	movs	r2, #0
 8000548:	605a      	str	r2, [r3, #4]
  VGA.dma2_cr_reg=0;
 800054a:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <UB_VGA_Screen_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	609a      	str	r2, [r3, #8]

  // RAM init total black
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000550:	2300      	movs	r3, #0
 8000552:	80bb      	strh	r3, [r7, #4]
 8000554:	e017      	b.n	8000586 <UB_VGA_Screen_Init+0x4e>
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8000556:	2300      	movs	r3, #0
 8000558:	80fb      	strh	r3, [r7, #6]
 800055a:	e00d      	b.n	8000578 <UB_VGA_Screen_Init+0x40>
      VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=0;
 800055c:	88ba      	ldrh	r2, [r7, #4]
 800055e:	4613      	mov	r3, r2
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	4413      	add	r3, r2
 8000564:	019b      	lsls	r3, r3, #6
 8000566:	441a      	add	r2, r3
 8000568:	88fb      	ldrh	r3, [r7, #6]
 800056a:	4413      	add	r3, r2
 800056c:	4a10      	ldr	r2, [pc, #64]	@ (80005b0 <UB_VGA_Screen_Init+0x78>)
 800056e:	2100      	movs	r1, #0
 8000570:	54d1      	strb	r1, [r2, r3]
    for(xp=0;xp<(VGA_DISPLAY_X+1);xp++) {
 8000572:	88fb      	ldrh	r3, [r7, #6]
 8000574:	3301      	adds	r3, #1
 8000576:	80fb      	strh	r3, [r7, #6]
 8000578:	88fb      	ldrh	r3, [r7, #6]
 800057a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800057e:	d9ed      	bls.n	800055c <UB_VGA_Screen_Init+0x24>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 8000580:	88bb      	ldrh	r3, [r7, #4]
 8000582:	3301      	adds	r3, #1
 8000584:	80bb      	strh	r3, [r7, #4]
 8000586:	88bb      	ldrh	r3, [r7, #4]
 8000588:	2bef      	cmp	r3, #239	@ 0xef
 800058a:	d9e4      	bls.n	8000556 <UB_VGA_Screen_Init+0x1e>
    }
  }

  // init IO-Pins
  P_VGA_InitIO();
 800058c:	f000 f860 	bl	8000650 <P_VGA_InitIO>
  // init Timer
  P_VGA_InitTIM();
 8000590:	f000 f8b2 	bl	80006f8 <P_VGA_InitTIM>
  // init DMA
  P_VGA_InitDMA();
 8000594:	f000 f940 	bl	8000818 <P_VGA_InitDMA>
  // init Interrupts
  P_VGA_InitINT();
 8000598:	f000 f912 	bl	80007c0 <P_VGA_InitINT>

  //-----------------------
  // Register swap and safe
  //-----------------------
  // content of CR-Register read and save
  VGA.dma2_cr_reg=DMA2_Stream5->CR;
 800059c:	4b05      	ldr	r3, [pc, #20]	@ (80005b4 <UB_VGA_Screen_Init+0x7c>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a02      	ldr	r2, [pc, #8]	@ (80005ac <UB_VGA_Screen_Init+0x74>)
 80005a2:	6093      	str	r3, [r2, #8]
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000078 	.word	0x20000078
 80005b0:	20000084 	.word	0x20000084
 80005b4:	40026488 	.word	0x40026488

080005b8 <UB_VGA_FillScreen>:

//--------------------------------------------------------------
// fill the DMA RAM buffer with one color
//--------------------------------------------------------------
void UB_VGA_FillScreen(uint8_t color)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	4603      	mov	r3, r0
 80005c0:	71fb      	strb	r3, [r7, #7]
  uint16_t xp,yp;

  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80005c2:	2300      	movs	r3, #0
 80005c4:	81bb      	strh	r3, [r7, #12]
 80005c6:	e012      	b.n	80005ee <UB_VGA_FillScreen+0x36>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 80005c8:	2300      	movs	r3, #0
 80005ca:	81fb      	strh	r3, [r7, #14]
 80005cc:	e008      	b.n	80005e0 <UB_VGA_FillScreen+0x28>
      UB_VGA_SetPixel(xp,yp,color);
 80005ce:	79fa      	ldrb	r2, [r7, #7]
 80005d0:	89b9      	ldrh	r1, [r7, #12]
 80005d2:	89fb      	ldrh	r3, [r7, #14]
 80005d4:	4618      	mov	r0, r3
 80005d6:	f000 f813 	bl	8000600 <UB_VGA_SetPixel>
    for(xp=0;xp<VGA_DISPLAY_X;xp++) {
 80005da:	89fb      	ldrh	r3, [r7, #14]
 80005dc:	3301      	adds	r3, #1
 80005de:	81fb      	strh	r3, [r7, #14]
 80005e0:	89fb      	ldrh	r3, [r7, #14]
 80005e2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80005e6:	d3f2      	bcc.n	80005ce <UB_VGA_FillScreen+0x16>
  for(yp=0;yp<VGA_DISPLAY_Y;yp++) {
 80005e8:	89bb      	ldrh	r3, [r7, #12]
 80005ea:	3301      	adds	r3, #1
 80005ec:	81bb      	strh	r3, [r7, #12]
 80005ee:	89bb      	ldrh	r3, [r7, #12]
 80005f0:	2bef      	cmp	r3, #239	@ 0xef
 80005f2:	d9e9      	bls.n	80005c8 <UB_VGA_FillScreen+0x10>
    }
  }
}
 80005f4:	bf00      	nop
 80005f6:	bf00      	nop
 80005f8:	3710      	adds	r7, #16
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <UB_VGA_SetPixel>:
//--------------------------------------------------------------
// put one Pixel on the screen with one color
// Important : the last Pixel+1 from every line must be black (don't know why??)
//--------------------------------------------------------------
void UB_VGA_SetPixel(uint16_t xp, uint16_t yp, uint8_t color)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	80fb      	strh	r3, [r7, #6]
 800060a:	460b      	mov	r3, r1
 800060c:	80bb      	strh	r3, [r7, #4]
 800060e:	4613      	mov	r3, r2
 8000610:	70fb      	strb	r3, [r7, #3]
  if(xp>=VGA_DISPLAY_X) xp=0;
 8000612:	88fb      	ldrh	r3, [r7, #6]
 8000614:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000618:	d301      	bcc.n	800061e <UB_VGA_SetPixel+0x1e>
 800061a:	2300      	movs	r3, #0
 800061c:	80fb      	strh	r3, [r7, #6]
  if(yp>=VGA_DISPLAY_Y) yp=0;
 800061e:	88bb      	ldrh	r3, [r7, #4]
 8000620:	2bef      	cmp	r3, #239	@ 0xef
 8000622:	d901      	bls.n	8000628 <UB_VGA_SetPixel+0x28>
 8000624:	2300      	movs	r3, #0
 8000626:	80bb      	strh	r3, [r7, #4]

  // Write pixel to ram
  VGA_RAM1[(yp*(VGA_DISPLAY_X+1))+xp]=color;
 8000628:	88ba      	ldrh	r2, [r7, #4]
 800062a:	4613      	mov	r3, r2
 800062c:	009b      	lsls	r3, r3, #2
 800062e:	4413      	add	r3, r2
 8000630:	019b      	lsls	r3, r3, #6
 8000632:	441a      	add	r2, r3
 8000634:	88fb      	ldrh	r3, [r7, #6]
 8000636:	4413      	add	r3, r2
 8000638:	4904      	ldr	r1, [pc, #16]	@ (800064c <UB_VGA_SetPixel+0x4c>)
 800063a:	78fa      	ldrb	r2, [r7, #3]
 800063c:	54ca      	strb	r2, [r1, r3]
}
 800063e:	bf00      	nop
 8000640:	370c      	adds	r7, #12
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	20000084 	.word	0x20000084

08000650 <P_VGA_InitIO>:
//--------------------------------------------------------------
// interne Funktionen
// init aller IO-Pins
//--------------------------------------------------------------
void P_VGA_InitIO(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
  // init RGB-Pins (PE8 - PE15)
  // as normal GPIOs
  //---------------------------------------------
 
  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000656:	2101      	movs	r1, #1
 8000658:	2010      	movs	r0, #16
 800065a:	f000 fc89 	bl	8000f70 <RCC_AHB1PeriphClockCmd>

  // Config as Digital output
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |
 800065e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000662:	603b      	str	r3, [r7, #0]
        GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000664:	2301      	movs	r3, #1
 8000666:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000668:	2300      	movs	r3, #0
 800066a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 800066c:	2301      	movs	r3, #1
 800066e:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000670:	2303      	movs	r3, #3
 8000672:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOE, &GPIO_InitStructure);
 8000674:	463b      	mov	r3, r7
 8000676:	4619      	mov	r1, r3
 8000678:	481d      	ldr	r0, [pc, #116]	@ (80006f0 <P_VGA_InitIO+0xa0>)
 800067a:	f000 fba1 	bl	8000dc0 <GPIO_Init>

  GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 800067e:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <P_VGA_InitIO+0xa0>)
 8000680:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8000684:	835a      	strh	r2, [r3, #26]
  // init of the H-Sync Pin (PB11)
  // using Timer2 and CH4
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8000686:	2101      	movs	r1, #1
 8000688:	2002      	movs	r0, #2
 800068a:	f000 fc71 	bl	8000f70 <RCC_AHB1PeriphClockCmd>

  // Config Pins as Digital-out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 800068e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000692:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000694:	2302      	movs	r3, #2
 8000696:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8000698:	2303      	movs	r3, #3
 800069a:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800069c:	2300      	movs	r3, #0
 800069e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 80006a0:	2301      	movs	r3, #1
 80006a2:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80006a4:	463b      	mov	r3, r7
 80006a6:	4619      	mov	r1, r3
 80006a8:	4812      	ldr	r0, [pc, #72]	@ (80006f4 <P_VGA_InitIO+0xa4>)
 80006aa:	f000 fb89 	bl	8000dc0 <GPIO_Init>

  // alternative function connect with IO
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_TIM2);
 80006ae:	2201      	movs	r2, #1
 80006b0:	210b      	movs	r1, #11
 80006b2:	4810      	ldr	r0, [pc, #64]	@ (80006f4 <P_VGA_InitIO+0xa4>)
 80006b4:	f000 fc13 	bl	8000ede <GPIO_PinAFConfig>
  // init of V-Sync Pin (PB12)
  // using GPIO
  //---------------------------------------------

  // Clock Enable
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80006b8:	2101      	movs	r1, #1
 80006ba:	2002      	movs	r0, #2
 80006bc:	f000 fc58 	bl	8000f70 <RCC_AHB1PeriphClockCmd>

  // Config of the Pins as Digital out
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 80006c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006c4:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80006c6:	2301      	movs	r3, #1
 80006c8:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80006ca:	2300      	movs	r3, #0
 80006cc:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80006ce:	2301      	movs	r3, #1
 80006d0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80006d2:	2303      	movs	r3, #3
 80006d4:	717b      	strb	r3, [r7, #5]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 80006d6:	463b      	mov	r3, r7
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <P_VGA_InitIO+0xa4>)
 80006dc:	f000 fb70 	bl	8000dc0 <GPIO_Init>

  GPIOB->BSRRL = GPIO_Pin_12;
 80006e0:	4b04      	ldr	r3, [pc, #16]	@ (80006f4 <P_VGA_InitIO+0xa4>)
 80006e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80006e6:	831a      	strh	r2, [r3, #24]
}
 80006e8:	bf00      	nop
 80006ea:	3708      	adds	r7, #8
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40020400 	.word	0x40020400

080006f8 <P_VGA_InitTIM>:
//--------------------------------------------------------------
// internal Function
// init Timer
//--------------------------------------------------------------
void P_VGA_InitTIM(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b088      	sub	sp, #32
 80006fc:	af00      	add	r7, sp, #0
  // init of Timer1 for
  // Pixeldata via DMA
  //---------------------------------------------

  // Clock enable
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 80006fe:	2101      	movs	r1, #1
 8000700:	2001      	movs	r0, #1
 8000702:	f000 fc75 	bl	8000ff0 <RCC_APB2PeriphClockCmd>

  // Timer1 init
  TIM_TimeBaseStructure.TIM_Period =  VGA_TIM1_PERIODE;
 8000706:	2309      	movs	r3, #9
 8000708:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM1_PRESCALE;
 800070a:	2300      	movs	r3, #0
 800070c:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000712:	2300      	movs	r3, #0
 8000714:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 8000716:	f107 0314 	add.w	r3, r7, #20
 800071a:	4619      	mov	r1, r3
 800071c:	4827      	ldr	r0, [pc, #156]	@ (80007bc <P_VGA_InitTIM+0xc4>)
 800071e:	f000 fc87 	bl	8001030 <TIM_TimeBaseInit>
  // CH4 for HSYNC-Signal
  // CH3 for DMA Trigger start
  //---------------------------------------------

  // Clock enable
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8000722:	2101      	movs	r1, #1
 8000724:	2001      	movs	r0, #1
 8000726:	f000 fc43 	bl	8000fb0 <RCC_APB1PeriphClockCmd>

  // Timer2 init
  TIM_TimeBaseStructure.TIM_Period = VGA_TIM2_HSYNC_PERIODE;
 800072a:	f240 73d1 	movw	r3, #2001	@ 0x7d1
 800072e:	61bb      	str	r3, [r7, #24]
  TIM_TimeBaseStructure.TIM_Prescaler = VGA_TIM2_HSYNC_PRESCALE;
 8000730:	2300      	movs	r3, #0
 8000732:	82bb      	strh	r3, [r7, #20]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	83bb      	strh	r3, [r7, #28]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000738:	2300      	movs	r3, #0
 800073a:	82fb      	strh	r3, [r7, #22]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800073c:	f107 0314 	add.w	r3, r7, #20
 8000740:	4619      	mov	r1, r3
 8000742:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000746:	f000 fc73 	bl	8001030 <TIM_TimeBaseInit>

  // Timer2 Channel 3 ( for DMA Trigger start)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800074a:	2360      	movs	r3, #96	@ 0x60
 800074c:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800074e:	2301      	movs	r3, #1
 8000750:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HTRIGGER_START-VGA_TIM2_DMA_DELAY;
 8000752:	f44f 738c 	mov.w	r3, #280	@ 0x118
 8000756:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 8000758:	2302      	movs	r3, #2
 800075a:	81bb      	strh	r3, [r7, #12]
  TIM_OC3Init(TIM2, &TIM_OCInitStructure);
 800075c:	463b      	mov	r3, r7
 800075e:	4619      	mov	r1, r3
 8000760:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000764:	f000 fd10 	bl	8001188 <TIM_OC3Init>
  TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Enable);
 8000768:	2108      	movs	r1, #8
 800076a:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800076e:	f000 fdf9 	bl	8001364 <TIM_OC3PreloadConfig>

  // Timer2 Channel 4 (for HSYNC)
  TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 8000772:	2360      	movs	r3, #96	@ 0x60
 8000774:	803b      	strh	r3, [r7, #0]
  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 8000776:	2301      	movs	r3, #1
 8000778:	807b      	strh	r3, [r7, #2]
  TIM_OCInitStructure.TIM_Pulse = VGA_TIM2_HSYNC_IMP;
 800077a:	23f0      	movs	r3, #240	@ 0xf0
 800077c:	60bb      	str	r3, [r7, #8]
  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 800077e:	2302      	movs	r3, #2
 8000780:	81bb      	strh	r3, [r7, #12]
  TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8000782:	463b      	mov	r3, r7
 8000784:	4619      	mov	r1, r3
 8000786:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800078a:	f000 fd83 	bl	8001294 <TIM_OC4Init>
  TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Enable);
 800078e:	2108      	movs	r1, #8
 8000790:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8000794:	f000 fe02 	bl	800139c <TIM_OC4PreloadConfig>
  //---------------------------------------------
  // enable all Timers
  //---------------------------------------------

  // Timer1 enable
  TIM_ARRPreloadConfig(TIM1, ENABLE);
 8000798:	2101      	movs	r1, #1
 800079a:	4808      	ldr	r0, [pc, #32]	@ (80007bc <P_VGA_InitTIM+0xc4>)
 800079c:	f000 fcb4 	bl	8001108 <TIM_ARRPreloadConfig>

  // Timer2 enable
  TIM_ARRPreloadConfig(TIM2, ENABLE);
 80007a0:	2101      	movs	r1, #1
 80007a2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80007a6:	f000 fcaf 	bl	8001108 <TIM_ARRPreloadConfig>
  TIM_Cmd(TIM2, ENABLE);
 80007aa:	2101      	movs	r1, #1
 80007ac:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80007b0:	f000 fcca 	bl	8001148 <TIM_Cmd>

}
 80007b4:	bf00      	nop
 80007b6:	3720      	adds	r7, #32
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40010000 	.word	0x40010000

080007c0 <P_VGA_InitINT>:
//--------------------------------------------------------------
// internal Function
// init Interrupts
//--------------------------------------------------------------
void P_VGA_InitINT(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
  // init from DMA Interrupt
  // for TransferComplete Interrupt
  // DMA2, Stream5, Channel6
  //---------------------------------------------

  DMA_ITConfig(DMA2_Stream5, DMA_IT_TC, ENABLE);
 80007c6:	2201      	movs	r2, #1
 80007c8:	2110      	movs	r1, #16
 80007ca:	4812      	ldr	r0, [pc, #72]	@ (8000814 <P_VGA_InitINT+0x54>)
 80007cc:	f000 fa38 	bl	8000c40 <DMA_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = DMA2_Stream5_IRQn;
 80007d0:	2344      	movs	r3, #68	@ 0x44
 80007d2:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80007d4:	2300      	movs	r3, #0
 80007d6:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80007dc:	2301      	movs	r3, #1
 80007de:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fe46 	bl	8000474 <NVIC_Init>
  // init of Timer2 Interrupt
  // for HSync-Counter using Update
  // for DMA Trigger START using CH3
  //---------------------------------------------

  TIM_ITConfig(TIM2,TIM_IT_CC3,ENABLE);
 80007e8:	2201      	movs	r2, #1
 80007ea:	2108      	movs	r1, #8
 80007ec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80007f0:	f000 fdf2 	bl	80013d8 <TIM_ITConfig>

  // NVIC config
  NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 80007f4:	231c      	movs	r3, #28
 80007f6:	713b      	strb	r3, [r7, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	717b      	strb	r3, [r7, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	71bb      	strb	r3, [r7, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000800:	2301      	movs	r3, #1
 8000802:	71fb      	strb	r3, [r7, #7]
  NVIC_Init(&NVIC_InitStructure);
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	4618      	mov	r0, r3
 8000808:	f7ff fe34 	bl	8000474 <NVIC_Init>
}
 800080c:	bf00      	nop
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40026488 	.word	0x40026488

08000818 <P_VGA_InitDMA>:
//--------------------------------------------------------------
// internal Function
// init DMA
//--------------------------------------------------------------
void P_VGA_InitDMA(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b090      	sub	sp, #64	@ 0x40
 800081c:	af00      	add	r7, sp, #0
  // (look at page 217 of the Ref Manual)
  // DMA=2, Channel=6, Stream=5
  //---------------------------------------------

  // Clock Enable (DMA)
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2, ENABLE);
 800081e:	2101      	movs	r1, #1
 8000820:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8000824:	f000 fba4 	bl	8000f70 <RCC_AHB1PeriphClockCmd>

  // DMA init (DMA2, Channel6, Stream5)
  DMA_Cmd(DMA2_Stream5, DISABLE);
 8000828:	2100      	movs	r1, #0
 800082a:	481b      	ldr	r0, [pc, #108]	@ (8000898 <P_VGA_InitDMA+0x80>)
 800082c:	f000 f9ec 	bl	8000c08 <DMA_Cmd>
  DMA_DeInit(DMA2_Stream5);
 8000830:	4819      	ldr	r0, [pc, #100]	@ (8000898 <P_VGA_InitDMA+0x80>)
 8000832:	f000 f8bd 	bl	80009b0 <DMA_DeInit>
  DMA_InitStructure.DMA_Channel = DMA_Channel_6;
 8000836:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 800083a:	607b      	str	r3, [r7, #4]
  DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)VGA_GPIOE_ODR_ADDRESS;
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <P_VGA_InitDMA+0x84>)
 800083e:	60bb      	str	r3, [r7, #8]
  DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&VGA_RAM1;
 8000840:	4b17      	ldr	r3, [pc, #92]	@ (80008a0 <P_VGA_InitDMA+0x88>)
 8000842:	60fb      	str	r3, [r7, #12]
  DMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8000844:	2340      	movs	r3, #64	@ 0x40
 8000846:	613b      	str	r3, [r7, #16]
  DMA_InitStructure.DMA_BufferSize = VGA_DISPLAY_X+1;
 8000848:	f240 1341 	movw	r3, #321	@ 0x141
 800084c:	617b      	str	r3, [r7, #20]
  DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800084e:	2300      	movs	r3, #0
 8000850:	61bb      	str	r3, [r7, #24]
  DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8000852:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000856:	61fb      	str	r3, [r7, #28]
  DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000858:	2300      	movs	r3, #0
 800085a:	623b      	str	r3, [r7, #32]
  DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 800085c:	2300      	movs	r3, #0
 800085e:	627b      	str	r3, [r7, #36]	@ 0x24
  DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8000860:	2300      	movs	r3, #0
 8000862:	62bb      	str	r3, [r7, #40]	@ 0x28
  DMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8000864:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8000868:	62fb      	str	r3, [r7, #44]	@ 0x2c
  DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800086a:	2300      	movs	r3, #0
 800086c:	633b      	str	r3, [r7, #48]	@ 0x30
  DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 800086e:	2301      	movs	r3, #1
 8000870:	637b      	str	r3, [r7, #52]	@ 0x34
  DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8000872:	2300      	movs	r3, #0
 8000874:	63bb      	str	r3, [r7, #56]	@ 0x38
  DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8000876:	2300      	movs	r3, #0
 8000878:	63fb      	str	r3, [r7, #60]	@ 0x3c
  DMA_Init(DMA2_Stream5, &DMA_InitStructure);
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <P_VGA_InitDMA+0x80>)
 8000880:	f000 f96a 	bl	8000b58 <DMA_Init>

  // DMA-Timer1 enable
  TIM_DMACmd(TIM1,TIM_DMA_Update,ENABLE);
 8000884:	2201      	movs	r2, #1
 8000886:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800088a:	4806      	ldr	r0, [pc, #24]	@ (80008a4 <P_VGA_InitDMA+0x8c>)
 800088c:	f000 fdd9 	bl	8001442 <TIM_DMACmd>
}
 8000890:	bf00      	nop
 8000892:	3740      	adds	r7, #64	@ 0x40
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40026488 	.word	0x40026488
 800089c:	40021015 	.word	0x40021015
 80008a0:	20000084 	.word	0x20000084
 80008a4:	40010000 	.word	0x40010000

080008a8 <TIM2_IRQHandler>:
//
//   CC3-Interrupt    -> starts from DMA
// Watch it.. higher troughput when interrupt flag is left alone
//--------------------------------------------------------------
void TIM2_IRQHandler(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

  // Interrupt of Timer2 CH3 occurred (for Trigger start)
  TIM_ClearITPendingBit(TIM2, TIM_IT_CC3);
 80008ac:	2108      	movs	r1, #8
 80008ae:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80008b2:	f000 fdb5 	bl	8001420 <TIM_ClearITPendingBit>
//  NVIC->ISPR[0] = 0x10000000;
//  NVIC->ICPR[0] = 0x10000000;
//  TIM2->SR = (uint16_t)~((uint16_t)0x0008);


  VGA.hsync_cnt++;
 80008b6:	4b26      	ldr	r3, [pc, #152]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008b8:	881b      	ldrh	r3, [r3, #0]
 80008ba:	3301      	adds	r3, #1
 80008bc:	b29a      	uxth	r2, r3
 80008be:	4b24      	ldr	r3, [pc, #144]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008c0:	801a      	strh	r2, [r3, #0]
  if(VGA.hsync_cnt>=VGA_VSYNC_PERIODE) {
 80008c2:	4b23      	ldr	r3, [pc, #140]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008c4:	881b      	ldrh	r3, [r3, #0]
 80008c6:	f5b3 7f03 	cmp.w	r3, #524	@ 0x20c
 80008ca:	d905      	bls.n	80008d8 <TIM2_IRQHandler+0x30>
    // -----------
    VGA.hsync_cnt=0;
 80008cc:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	801a      	strh	r2, [r3, #0]
    // Adresspointer first dot
    VGA.start_adr=(uint32_t)(&VGA_RAM1[0]);
 80008d2:	4a20      	ldr	r2, [pc, #128]	@ (8000954 <TIM2_IRQHandler+0xac>)
 80008d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008d6:	605a      	str	r2, [r3, #4]
  }

  // HSync-Pixel
  if(VGA.hsync_cnt<VGA_VSYNC_IMP) {
 80008d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008da:	881b      	ldrh	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d804      	bhi.n	80008ea <TIM2_IRQHandler+0x42>
    // HSync low
    GPIOB->BSRRH = GPIO_Pin_12;
 80008e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000958 <TIM2_IRQHandler+0xb0>)
 80008e2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008e6:	835a      	strh	r2, [r3, #26]
 80008e8:	e003      	b.n	80008f2 <TIM2_IRQHandler+0x4a>
  }
  else {
    // HSync High
    GPIOB->BSRRL = GPIO_Pin_12;
 80008ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000958 <TIM2_IRQHandler+0xb0>)
 80008ec:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80008f0:	831a      	strh	r2, [r3, #24]
  }

  // Test for DMA start
  if((VGA.hsync_cnt>=VGA_VSYNC_BILD_START) && (VGA.hsync_cnt<=VGA_VSYNC_BILD_STOP)) {
 80008f2:	4b17      	ldr	r3, [pc, #92]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008f4:	881b      	ldrh	r3, [r3, #0]
 80008f6:	2b23      	cmp	r3, #35	@ 0x23
 80008f8:	d927      	bls.n	800094a <TIM2_IRQHandler+0xa2>
 80008fa:	4b15      	ldr	r3, [pc, #84]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 80008fc:	881b      	ldrh	r3, [r3, #0]
 80008fe:	f240 2202 	movw	r2, #514	@ 0x202
 8000902:	4293      	cmp	r3, r2
 8000904:	d821      	bhi.n	800094a <TIM2_IRQHandler+0xa2>
    // DMA2 init
	DMA2_Stream5->CR=VGA.dma2_cr_reg;
 8000906:	4a15      	ldr	r2, [pc, #84]	@ (800095c <TIM2_IRQHandler+0xb4>)
 8000908:	4b11      	ldr	r3, [pc, #68]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 800090a:	689b      	ldr	r3, [r3, #8]
 800090c:	6013      	str	r3, [r2, #0]
    // set address
    DMA2_Stream5->M0AR=VGA.start_adr;
 800090e:	4a13      	ldr	r2, [pc, #76]	@ (800095c <TIM2_IRQHandler+0xb4>)
 8000910:	4b0f      	ldr	r3, [pc, #60]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	60d3      	str	r3, [r2, #12]
    // Timer1 start
    TIM1->CR1|=TIM_CR1_CEN;
 8000916:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <TIM2_IRQHandler+0xb8>)
 8000918:	881b      	ldrh	r3, [r3, #0]
 800091a:	b29b      	uxth	r3, r3
 800091c:	4a10      	ldr	r2, [pc, #64]	@ (8000960 <TIM2_IRQHandler+0xb8>)
 800091e:	f043 0301 	orr.w	r3, r3, #1
 8000922:	b29b      	uxth	r3, r3
 8000924:	8013      	strh	r3, [r2, #0]
    // DMA2 enable
    DMA2_Stream5->CR|=DMA_SxCR_EN;
 8000926:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <TIM2_IRQHandler+0xb4>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	4a0c      	ldr	r2, [pc, #48]	@ (800095c <TIM2_IRQHandler+0xb4>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6013      	str	r3, [r2, #0]

    // Test Adrespointer for high
    if((VGA.hsync_cnt & 0x01)!=0) {
 8000932:	4b07      	ldr	r3, [pc, #28]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 8000934:	881b      	ldrh	r3, [r3, #0]
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	2b00      	cmp	r3, #0
 800093c:	d005      	beq.n	800094a <TIM2_IRQHandler+0xa2>
      // inc after Hsync
      VGA.start_adr+=(VGA_DISPLAY_X+1);
 800093e:	4b04      	ldr	r3, [pc, #16]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	f203 1341 	addw	r3, r3, #321	@ 0x141
 8000946:	4a02      	ldr	r2, [pc, #8]	@ (8000950 <TIM2_IRQHandler+0xa8>)
 8000948:	6053      	str	r3, [r2, #4]
    }
  }

}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000078 	.word	0x20000078
 8000954:	20000084 	.word	0x20000084
 8000958:	40020400 	.word	0x40020400
 800095c:	40026488 	.word	0x40026488
 8000960:	40010000 	.word	0x40010000

08000964 <DMA2_Stream5_IRQHandler>:
//   after TransferCompleteInterrupt -> stop DMA
//
// still a bit buggy
//--------------------------------------------------------------
void DMA2_Stream5_IRQHandler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  if(DMA_GetITStatus(DMA2_Stream5, DMA_IT_TCIF5))
 8000968:	490d      	ldr	r1, [pc, #52]	@ (80009a0 <DMA2_Stream5_IRQHandler+0x3c>)
 800096a:	480e      	ldr	r0, [pc, #56]	@ (80009a4 <DMA2_Stream5_IRQHandler+0x40>)
 800096c:	f000 f9a2 	bl	8000cb4 <DMA_GetITStatus>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d012      	beq.n	800099c <DMA2_Stream5_IRQHandler+0x38>
  {
    // TransferInterruptComplete Interrupt from DMA2
    DMA_ClearITPendingBit(DMA2_Stream5, DMA_IT_TCIF5);
 8000976:	490a      	ldr	r1, [pc, #40]	@ (80009a0 <DMA2_Stream5_IRQHandler+0x3c>)
 8000978:	480a      	ldr	r0, [pc, #40]	@ (80009a4 <DMA2_Stream5_IRQHandler+0x40>)
 800097a:	f000 f9f3 	bl	8000d64 <DMA_ClearITPendingBit>
//    DMA2->HISR = 0x440;
//    DMA2->HISR = (uint32_t)(((uint32_t)0x20008800) & (uint32_t)0x0F7D0F7D );
    // stop after all pixels => DMA Transfer stop

    // Timer1 stop
    TIM1->CR1&=~TIM_CR1_CEN;
 800097e:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <DMA2_Stream5_IRQHandler+0x44>)
 8000980:	881b      	ldrh	r3, [r3, #0]
 8000982:	b29b      	uxth	r3, r3
 8000984:	4a08      	ldr	r2, [pc, #32]	@ (80009a8 <DMA2_Stream5_IRQHandler+0x44>)
 8000986:	f023 0301 	bic.w	r3, r3, #1
 800098a:	b29b      	uxth	r3, r3
 800098c:	8013      	strh	r3, [r2, #0]
    // DMA2 disable
    DMA2_Stream5->CR=0;
 800098e:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <DMA2_Stream5_IRQHandler+0x40>)
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
    // switch on black
    GPIOE->BSRRH = VGA_GPIO_HINIBBLE;
 8000994:	4b05      	ldr	r3, [pc, #20]	@ (80009ac <DMA2_Stream5_IRQHandler+0x48>)
 8000996:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 800099a:	835a      	strh	r2, [r3, #26]
  }
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20008800 	.word	0x20008800
 80009a4:	40026488 	.word	0x40026488
 80009a8:	40010000 	.word	0x40010000
 80009ac:	40021000 	.word	0x40021000

080009b0 <DMA_DeInit>:
  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0
  *         to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_DeInit(DMA_Stream_TypeDef* DMAy_Streamx)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b083      	sub	sp, #12
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f023 0201 	bic.w	r2, r3, #1
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	601a      	str	r2, [r3, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	601a      	str	r2, [r3, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	605a      	str	r2, [r3, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2200      	movs	r2, #0
 80009da:	60da      	str	r2, [r3, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2221      	movs	r2, #33	@ 0x21
 80009e6:	615a      	str	r2, [r3, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a46      	ldr	r2, [pc, #280]	@ (8000b04 <DMA_DeInit+0x154>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d103      	bne.n	80009f8 <DMA_DeInit+0x48>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 80009f0:	4b45      	ldr	r3, [pc, #276]	@ (8000b08 <DMA_DeInit+0x158>)
 80009f2:	223d      	movs	r2, #61	@ 0x3d
 80009f4:	609a      	str	r2, [r3, #8]
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
    }
  }
}
 80009f6:	e07e      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream1)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	4a44      	ldr	r2, [pc, #272]	@ (8000b0c <DMA_DeInit+0x15c>)
 80009fc:	4293      	cmp	r3, r2
 80009fe:	d104      	bne.n	8000a0a <DMA_DeInit+0x5a>
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 8000a00:	4b41      	ldr	r3, [pc, #260]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a02:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8000a06:	609a      	str	r2, [r3, #8]
}
 8000a08:	e075      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream2)
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4a40      	ldr	r2, [pc, #256]	@ (8000b10 <DMA_DeInit+0x160>)
 8000a0e:	4293      	cmp	r3, r2
 8000a10:	d104      	bne.n	8000a1c <DMA_DeInit+0x6c>
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 8000a12:	4b3d      	ldr	r3, [pc, #244]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a14:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000a18:	609a      	str	r2, [r3, #8]
}
 8000a1a:	e06c      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream3)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a3d      	ldr	r2, [pc, #244]	@ (8000b14 <DMA_DeInit+0x164>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d104      	bne.n	8000a2e <DMA_DeInit+0x7e>
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 8000a24:	4b38      	ldr	r3, [pc, #224]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a26:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8000a2a:	609a      	str	r2, [r3, #8]
}
 8000a2c:	e063      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream4)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4a39      	ldr	r2, [pc, #228]	@ (8000b18 <DMA_DeInit+0x168>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d103      	bne.n	8000a3e <DMA_DeInit+0x8e>
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 8000a36:	4b34      	ldr	r3, [pc, #208]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a38:	4a38      	ldr	r2, [pc, #224]	@ (8000b1c <DMA_DeInit+0x16c>)
 8000a3a:	60da      	str	r2, [r3, #12]
}
 8000a3c:	e05b      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream5)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4a37      	ldr	r2, [pc, #220]	@ (8000b20 <DMA_DeInit+0x170>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d103      	bne.n	8000a4e <DMA_DeInit+0x9e>
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 8000a46:	4b30      	ldr	r3, [pc, #192]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a48:	4a36      	ldr	r2, [pc, #216]	@ (8000b24 <DMA_DeInit+0x174>)
 8000a4a:	60da      	str	r2, [r3, #12]
}
 8000a4c:	e053      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream6)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	4a35      	ldr	r2, [pc, #212]	@ (8000b28 <DMA_DeInit+0x178>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d103      	bne.n	8000a5e <DMA_DeInit+0xae>
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 8000a56:	4b2c      	ldr	r3, [pc, #176]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a58:	4a34      	ldr	r2, [pc, #208]	@ (8000b2c <DMA_DeInit+0x17c>)
 8000a5a:	60da      	str	r2, [r3, #12]
}
 8000a5c:	e04b      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA1_Stream7)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4a33      	ldr	r2, [pc, #204]	@ (8000b30 <DMA_DeInit+0x180>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d104      	bne.n	8000a70 <DMA_DeInit+0xc0>
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8000a66:	4b28      	ldr	r3, [pc, #160]	@ (8000b08 <DMA_DeInit+0x158>)
 8000a68:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 8000a6c:	60da      	str	r2, [r3, #12]
}
 8000a6e:	e042      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream0)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a30      	ldr	r2, [pc, #192]	@ (8000b34 <DMA_DeInit+0x184>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d103      	bne.n	8000a80 <DMA_DeInit+0xd0>
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8000a78:	4b2f      	ldr	r3, [pc, #188]	@ (8000b38 <DMA_DeInit+0x188>)
 8000a7a:	223d      	movs	r2, #61	@ 0x3d
 8000a7c:	609a      	str	r2, [r3, #8]
}
 8000a7e:	e03a      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream1)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	4a2e      	ldr	r2, [pc, #184]	@ (8000b3c <DMA_DeInit+0x18c>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d104      	bne.n	8000a92 <DMA_DeInit+0xe2>
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8000a88:	4b2b      	ldr	r3, [pc, #172]	@ (8000b38 <DMA_DeInit+0x188>)
 8000a8a:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 8000a8e:	609a      	str	r2, [r3, #8]
}
 8000a90:	e031      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream2)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a2a      	ldr	r2, [pc, #168]	@ (8000b40 <DMA_DeInit+0x190>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d104      	bne.n	8000aa4 <DMA_DeInit+0xf4>
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8000a9a:	4b27      	ldr	r3, [pc, #156]	@ (8000b38 <DMA_DeInit+0x188>)
 8000a9c:	f44f 1274 	mov.w	r2, #3997696	@ 0x3d0000
 8000aa0:	609a      	str	r2, [r3, #8]
}
 8000aa2:	e028      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream3)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a27      	ldr	r2, [pc, #156]	@ (8000b44 <DMA_DeInit+0x194>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d104      	bne.n	8000ab6 <DMA_DeInit+0x106>
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000aac:	4b22      	ldr	r3, [pc, #136]	@ (8000b38 <DMA_DeInit+0x188>)
 8000aae:	f04f 6274 	mov.w	r2, #255852544	@ 0xf400000
 8000ab2:	609a      	str	r2, [r3, #8]
}
 8000ab4:	e01f      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream4)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4a23      	ldr	r2, [pc, #140]	@ (8000b48 <DMA_DeInit+0x198>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d103      	bne.n	8000ac6 <DMA_DeInit+0x116>
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8000abe:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <DMA_DeInit+0x188>)
 8000ac0:	4a16      	ldr	r2, [pc, #88]	@ (8000b1c <DMA_DeInit+0x16c>)
 8000ac2:	60da      	str	r2, [r3, #12]
}
 8000ac4:	e017      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream5)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	4a20      	ldr	r2, [pc, #128]	@ (8000b4c <DMA_DeInit+0x19c>)
 8000aca:	4293      	cmp	r3, r2
 8000acc:	d103      	bne.n	8000ad6 <DMA_DeInit+0x126>
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000ace:	4b1a      	ldr	r3, [pc, #104]	@ (8000b38 <DMA_DeInit+0x188>)
 8000ad0:	4a14      	ldr	r2, [pc, #80]	@ (8000b24 <DMA_DeInit+0x174>)
 8000ad2:	60da      	str	r2, [r3, #12]
}
 8000ad4:	e00f      	b.n	8000af6 <DMA_DeInit+0x146>
  else if (DMAy_Streamx == DMA2_Stream6)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4a1d      	ldr	r2, [pc, #116]	@ (8000b50 <DMA_DeInit+0x1a0>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d103      	bne.n	8000ae6 <DMA_DeInit+0x136>
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8000ade:	4b16      	ldr	r3, [pc, #88]	@ (8000b38 <DMA_DeInit+0x188>)
 8000ae0:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <DMA_DeInit+0x17c>)
 8000ae2:	60da      	str	r2, [r3, #12]
}
 8000ae4:	e007      	b.n	8000af6 <DMA_DeInit+0x146>
    if (DMAy_Streamx == DMA2_Stream7)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	4a1a      	ldr	r2, [pc, #104]	@ (8000b54 <DMA_DeInit+0x1a4>)
 8000aea:	4293      	cmp	r3, r2
 8000aec:	d103      	bne.n	8000af6 <DMA_DeInit+0x146>
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <DMA_DeInit+0x188>)
 8000af0:	f04f 523d 	mov.w	r2, #792723456	@ 0x2f400000
 8000af4:	60da      	str	r2, [r3, #12]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40026010 	.word	0x40026010
 8000b08:	40026000 	.word	0x40026000
 8000b0c:	40026028 	.word	0x40026028
 8000b10:	40026040 	.word	0x40026040
 8000b14:	40026058 	.word	0x40026058
 8000b18:	40026070 	.word	0x40026070
 8000b1c:	2000003d 	.word	0x2000003d
 8000b20:	40026088 	.word	0x40026088
 8000b24:	20000f40 	.word	0x20000f40
 8000b28:	400260a0 	.word	0x400260a0
 8000b2c:	203d0000 	.word	0x203d0000
 8000b30:	400260b8 	.word	0x400260b8
 8000b34:	40026410 	.word	0x40026410
 8000b38:	40026400 	.word	0x40026400
 8000b3c:	40026428 	.word	0x40026428
 8000b40:	40026440 	.word	0x40026440
 8000b44:	40026458 	.word	0x40026458
 8000b48:	40026470 	.word	0x40026470
 8000b4c:	40026488 	.word	0x40026488
 8000b50:	400264a0 	.word	0x400264a0
 8000b54:	400264b8 	.word	0x400264b8

08000b58 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000b62:	2300      	movs	r3, #0
 8000b64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b6c:	68fa      	ldr	r2, [r7, #12]
 8000b6e:	4b25      	ldr	r3, [pc, #148]	@ (8000c04 <DMA_Init+0xac>)
 8000b70:	4013      	ands	r3, r2
 8000b72:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	681a      	ldr	r2, [r3, #0]
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b82:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	699b      	ldr	r3, [r3, #24]
 8000b88:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b8e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	6a1b      	ldr	r3, [r3, #32]
 8000b94:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b9a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ba0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000ba6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000bac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	4313      	orrs	r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	68fa      	ldr	r2, [r7, #12]
 8000bb8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	695b      	ldr	r3, [r3, #20]
 8000bbe:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f023 0307 	bic.w	r3, r3, #7
 8000bc6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	68fa      	ldr	r2, [r7, #12]
 8000bdc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	691a      	ldr	r2, [r3, #16]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000be6:	683b      	ldr	r3, [r7, #0]
 8000be8:	685a      	ldr	r2, [r3, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	689a      	ldr	r2, [r3, #8]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	60da      	str	r2, [r3, #12]
}
 8000bf6:	bf00      	nop
 8000bf8:	3714      	adds	r7, #20
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	f01c803f 	.word	0xf01c803f

08000c08 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	460b      	mov	r3, r1
 8000c12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c14:	78fb      	ldrb	r3, [r7, #3]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d006      	beq.n	8000c28 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f043 0201 	orr.w	r2, r3, #1
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000c26:	e005      	b.n	8000c34 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f023 0201 	bic.w	r2, r3, #1
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	601a      	str	r2, [r3, #0]
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr

08000c40 <DMA_ITConfig>:
  * @param  NewState: new state of the specified DMA interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	71fb      	strb	r3, [r7, #7]
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000c4e:	68bb      	ldr	r3, [r7, #8]
 8000c50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d00f      	beq.n	8000c78 <DMA_ITConfig+0x38>
  {
    if (NewState != DISABLE)
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d006      	beq.n	8000c6c <DMA_ITConfig+0x2c>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	615a      	str	r2, [r3, #20]
 8000c6a:	e005      	b.n	8000c78 <DMA_ITConfig+0x38>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	695b      	ldr	r3, [r3, #20]
 8000c70:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	615a      	str	r2, [r3, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	2b80      	cmp	r3, #128	@ 0x80
 8000c7c:	d014      	beq.n	8000ca8 <DMA_ITConfig+0x68>
  {
    if (NewState != DISABLE)
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d008      	beq.n	8000c96 <DMA_ITConfig+0x56>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	f003 031e 	and.w	r3, r3, #30
 8000c8e:	431a      	orrs	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	601a      	str	r2, [r3, #0]
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
    }    
  }
}
 8000c94:	e008      	b.n	8000ca8 <DMA_ITConfig+0x68>
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f003 031e 	and.w	r3, r3, #30
 8000ca0:	43db      	mvns	r3, r3
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	601a      	str	r2, [r3, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	3714      	adds	r7, #20
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <DMA_GetITStatus>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b087      	sub	sp, #28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  ITStatus bitstatus = RESET;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0, enablestatus = 0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_IT(DMA_IT));
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a22      	ldr	r2, [pc, #136]	@ (8000d58 <DMA_GetITStatus+0xa4>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d802      	bhi.n	8000cd8 <DMA_GetITStatus+0x24>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000cd2:	4b22      	ldr	r3, [pc, #136]	@ (8000d5c <DMA_GetITStatus+0xa8>)
 8000cd4:	613b      	str	r3, [r7, #16]
 8000cd6:	e001      	b.n	8000cdc <DMA_GetITStatus+0x28>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000cd8:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <DMA_GetITStatus+0xac>)
 8000cda:	613b      	str	r3, [r7, #16]
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8000ce2:	f023 13c3 	bic.w	r3, r3, #12779715	@ 0xc300c3
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00a      	beq.n	8000d00 <DMA_GetITStatus+0x4c>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	0adb      	lsrs	r3, r3, #11
 8000cee:	f003 031e 	and.w	r3, r3, #30
 8000cf2:	60fb      	str	r3, [r7, #12]
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	68fa      	ldr	r2, [r7, #12]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	60bb      	str	r3, [r7, #8]
 8000cfe:	e004      	b.n	8000d0a <DMA_GetITStatus+0x56>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	695b      	ldr	r3, [r3, #20]
 8000d04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d08:	60bb      	str	r3, [r7, #8]
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <DMA_GetITStatus+0x68>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8000d14:	693b      	ldr	r3, [r7, #16]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	60fb      	str	r3, [r7, #12]
 8000d1a:	e002      	b.n	8000d22 <DMA_GetITStatus+0x6e>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8000d1c:	693b      	ldr	r3, [r7, #16]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	60fb      	str	r3, [r7, #12]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8000d28:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8000d2c:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8000d2e:	68fa      	ldr	r2, [r7, #12]
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	4013      	ands	r3, r2
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d005      	beq.n	8000d44 <DMA_GetITStatus+0x90>
 8000d38:	68bb      	ldr	r3, [r7, #8]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d002      	beq.n	8000d44 <DMA_GetITStatus+0x90>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	75fb      	strb	r3, [r7, #23]
 8000d42:	e001      	b.n	8000d48 <DMA_GetITStatus+0x94>
  }
  else
  {
    /* DMA_IT is reset */
    bitstatus = RESET;
 8000d44:	2300      	movs	r3, #0
 8000d46:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_IT status */
  return  bitstatus;
 8000d48:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	371c      	adds	r7, #28
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	4002640f 	.word	0x4002640f
 8000d5c:	40026000 	.word	0x40026000
 8000d60:	40026400 	.word	0x40026400

08000d64 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b085      	sub	sp, #20
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_IT(DMA_IT));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a10      	ldr	r2, [pc, #64]	@ (8000db4 <DMA_ClearITPendingBit+0x50>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d802      	bhi.n	8000d7c <DMA_ClearITPendingBit+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000d76:	4b10      	ldr	r3, [pc, #64]	@ (8000db8 <DMA_ClearITPendingBit+0x54>)
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	e001      	b.n	8000d80 <DMA_ClearITPendingBit+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dbc <DMA_ClearITPendingBit+0x58>)
 8000d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d007      	beq.n	8000d9a <DMA_ClearITPendingBit+0x36>
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8000d90:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8000d94:	68fa      	ldr	r2, [r7, #12]
 8000d96:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
  }   
}
 8000d98:	e006      	b.n	8000da8 <DMA_ClearITPendingBit+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	f023 23f0 	bic.w	r3, r3, #4026593280	@ 0xf000f000
 8000da0:	f023 1382 	bic.w	r3, r3, #8519810	@ 0x820082
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	6093      	str	r3, [r2, #8]
}
 8000da8:	bf00      	nop
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	4002640f 	.word	0x4002640f
 8000db8:	40026000 	.word	0x40026000
 8000dbc:	40026400 	.word	0x40026400

08000dc0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	617b      	str	r3, [r7, #20]
 8000dce:	2300      	movs	r3, #0
 8000dd0:	613b      	str	r3, [r7, #16]
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	e076      	b.n	8000eca <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000ddc:	2201      	movs	r2, #1
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	fa02 f303 	lsl.w	r3, r2, r3
 8000de4:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4013      	ands	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000df0:	68fa      	ldr	r2, [r7, #12]
 8000df2:	693b      	ldr	r3, [r7, #16]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d165      	bne.n	8000ec4 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681a      	ldr	r2, [r3, #0]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	005b      	lsls	r3, r3, #1
 8000e00:	2103      	movs	r1, #3
 8000e02:	fa01 f303 	lsl.w	r3, r1, r3
 8000e06:	43db      	mvns	r3, r3
 8000e08:	401a      	ands	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	791b      	ldrb	r3, [r3, #4]
 8000e16:	4619      	mov	r1, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	005b      	lsls	r3, r3, #1
 8000e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e20:	431a      	orrs	r2, r3
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	791b      	ldrb	r3, [r3, #4]
 8000e2a:	2b01      	cmp	r3, #1
 8000e2c:	d003      	beq.n	8000e36 <GPIO_Init+0x76>
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	791b      	ldrb	r3, [r3, #4]
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d12e      	bne.n	8000e94 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689a      	ldr	r2, [r3, #8]
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2103      	movs	r1, #3
 8000e40:	fa01 f303 	lsl.w	r3, r1, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	401a      	ands	r2, r3
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	795b      	ldrb	r3, [r3, #5]
 8000e54:	4619      	mov	r1, r3
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e5e:	431a      	orrs	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685a      	ldr	r2, [r3, #4]
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	b29b      	uxth	r3, r3
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	2301      	movs	r3, #1
 8000e70:	408b      	lsls	r3, r1
 8000e72:	43db      	mvns	r3, r3
 8000e74:	401a      	ands	r2, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	683a      	ldr	r2, [r7, #0]
 8000e80:	7992      	ldrb	r2, [r2, #6]
 8000e82:	4611      	mov	r1, r2
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	b292      	uxth	r2, r2
 8000e88:	fa01 f202 	lsl.w	r2, r1, r2
 8000e8c:	b292      	uxth	r2, r2
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	68da      	ldr	r2, [r3, #12]
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	b29b      	uxth	r3, r3
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	2103      	movs	r1, #3
 8000ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea4:	43db      	mvns	r3, r3
 8000ea6:	401a      	ands	r2, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68da      	ldr	r2, [r3, #12]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	79db      	ldrb	r3, [r3, #7]
 8000eb4:	4619      	mov	r1, r3
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebe:	431a      	orrs	r2, r3
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	617b      	str	r3, [r7, #20]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	2b0f      	cmp	r3, #15
 8000ece:	d985      	bls.n	8000ddc <GPIO_Init+0x1c>
    }
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	bf00      	nop
 8000ed4:	371c      	adds	r7, #28
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr

08000ede <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b085      	sub	sp, #20
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
 8000ee6:	460b      	mov	r3, r1
 8000ee8:	807b      	strh	r3, [r7, #2]
 8000eea:	4613      	mov	r3, r2
 8000eec:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ef6:	787a      	ldrb	r2, [r7, #1]
 8000ef8:	887b      	ldrh	r3, [r7, #2]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	fa02 f303 	lsl.w	r3, r2, r3
 8000f04:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000f06:	887b      	ldrh	r3, [r7, #2]
 8000f08:	08db      	lsrs	r3, r3, #3
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	3208      	adds	r2, #8
 8000f12:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f16:	887b      	ldrh	r3, [r7, #2]
 8000f18:	f003 0307 	and.w	r3, r3, #7
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	210f      	movs	r1, #15
 8000f20:	fa01 f303 	lsl.w	r3, r1, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	8879      	ldrh	r1, [r7, #2]
 8000f28:	08c9      	lsrs	r1, r1, #3
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	ea02 0103 	and.w	r1, r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f100 0208 	add.w	r2, r0, #8
 8000f38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000f3c:	887b      	ldrh	r3, [r7, #2]
 8000f3e:	08db      	lsrs	r3, r3, #3
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	461a      	mov	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f4c:	68fa      	ldr	r2, [r7, #12]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	08db      	lsrs	r3, r3, #3
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	461a      	mov	r2, r3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	3208      	adds	r2, #8
 8000f5e:	68b9      	ldr	r1, [r7, #8]
 8000f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000f64:	bf00      	nop
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000f7c:	78fb      	ldrb	r3, [r7, #3]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d006      	beq.n	8000f90 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000f82:	4b0a      	ldr	r3, [pc, #40]	@ (8000fac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f86:	4909      	ldr	r1, [pc, #36]	@ (8000fac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000f8e:	e006      	b.n	8000f9e <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000f90:	4b06      	ldr	r3, [pc, #24]	@ (8000fac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	43db      	mvns	r3, r3
 8000f98:	4904      	ldr	r1, [pc, #16]	@ (8000fac <RCC_AHB1PeriphClockCmd+0x3c>)
 8000f9a:	4013      	ands	r3, r2
 8000f9c:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40023800 	.word	0x40023800

08000fb0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	460b      	mov	r3, r1
 8000fba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000fbc:	78fb      	ldrb	r3, [r7, #3]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <RCC_APB1PeriphClockCmd+0x3c>)
 8000fc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fc6:	4909      	ldr	r1, [pc, #36]	@ (8000fec <RCC_APB1PeriphClockCmd+0x3c>)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	640b      	str	r3, [r1, #64]	@ 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000fce:	e006      	b.n	8000fde <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <RCC_APB1PeriphClockCmd+0x3c>)
 8000fd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	4904      	ldr	r1, [pc, #16]	@ (8000fec <RCC_APB1PeriphClockCmd+0x3c>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800

08000ff0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000ffc:	78fb      	ldrb	r3, [r7, #3]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d006      	beq.n	8001010 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <RCC_APB2PeriphClockCmd+0x3c>)
 8001004:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001006:	4909      	ldr	r1, [pc, #36]	@ (800102c <RCC_APB2PeriphClockCmd+0x3c>)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4313      	orrs	r3, r2
 800100c:	644b      	str	r3, [r1, #68]	@ 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800100e:	e006      	b.n	800101e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <RCC_APB2PeriphClockCmd+0x3c>)
 8001012:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	43db      	mvns	r3, r3
 8001018:	4904      	ldr	r1, [pc, #16]	@ (800102c <RCC_APB2PeriphClockCmd+0x3c>)
 800101a:	4013      	ands	r3, r2
 800101c:	644b      	str	r3, [r1, #68]	@ 0x44
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	40023800 	.word	0x40023800

08001030 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	881b      	ldrh	r3, [r3, #0]
 8001042:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	4a29      	ldr	r2, [pc, #164]	@ (80010ec <TIM_TimeBaseInit+0xbc>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d013      	beq.n	8001074 <TIM_TimeBaseInit+0x44>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4a28      	ldr	r2, [pc, #160]	@ (80010f0 <TIM_TimeBaseInit+0xc0>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d00f      	beq.n	8001074 <TIM_TimeBaseInit+0x44>
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800105a:	d00b      	beq.n	8001074 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a25      	ldr	r2, [pc, #148]	@ (80010f4 <TIM_TimeBaseInit+0xc4>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d007      	beq.n	8001074 <TIM_TimeBaseInit+0x44>
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4a24      	ldr	r2, [pc, #144]	@ (80010f8 <TIM_TimeBaseInit+0xc8>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d003      	beq.n	8001074 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	4a23      	ldr	r2, [pc, #140]	@ (80010fc <TIM_TimeBaseInit+0xcc>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d108      	bne.n	8001086 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8001074:	89fb      	ldrh	r3, [r7, #14]
 8001076:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800107a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	885a      	ldrh	r2, [r3, #2]
 8001080:	89fb      	ldrh	r3, [r7, #14]
 8001082:	4313      	orrs	r3, r2
 8001084:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4a1d      	ldr	r2, [pc, #116]	@ (8001100 <TIM_TimeBaseInit+0xd0>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d00c      	beq.n	80010a8 <TIM_TimeBaseInit+0x78>
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a1c      	ldr	r2, [pc, #112]	@ (8001104 <TIM_TimeBaseInit+0xd4>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d008      	beq.n	80010a8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8001096:	89fb      	ldrh	r3, [r7, #14]
 8001098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800109c:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	891a      	ldrh	r2, [r3, #8]
 80010a2:	89fb      	ldrh	r3, [r7, #14]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	89fa      	ldrh	r2, [r7, #14]
 80010ac:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	62da      	str	r2, [r3, #44]	@ 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	881a      	ldrh	r2, [r3, #0]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	851a      	strh	r2, [r3, #40]	@ 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a0a      	ldr	r2, [pc, #40]	@ (80010ec <TIM_TimeBaseInit+0xbc>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d003      	beq.n	80010ce <TIM_TimeBaseInit+0x9e>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a09      	ldr	r2, [pc, #36]	@ (80010f0 <TIM_TimeBaseInit+0xc0>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d104      	bne.n	80010d8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	7a9b      	ldrb	r3, [r3, #10]
 80010d2:	461a      	mov	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2201      	movs	r2, #1
 80010dc:	829a      	strh	r2, [r3, #20]
}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40010000 	.word	0x40010000
 80010f0:	40010400 	.word	0x40010400
 80010f4:	40000400 	.word	0x40000400
 80010f8:	40000800 	.word	0x40000800
 80010fc:	40000c00 	.word	0x40000c00
 8001100:	40001000 	.word	0x40001000
 8001104:	40001400 	.word	0x40001400

08001108 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	460b      	mov	r3, r1
 8001112:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d008      	beq.n	800112c <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	b29b      	uxth	r3, r3
 8001120:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001124:	b29a      	uxth	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 800112a:	e007      	b.n	800113c <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	881b      	ldrh	r3, [r3, #0]
 8001130:	b29b      	uxth	r3, r3
 8001132:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001136:	b29a      	uxth	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	801a      	strh	r2, [r3, #0]
}
 800113c:	bf00      	nop
 800113e:	370c      	adds	r7, #12
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr

08001148 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001154:	78fb      	ldrb	r3, [r7, #3]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	881b      	ldrh	r3, [r3, #0]
 800115e:	b29b      	uxth	r3, r3
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	b29a      	uxth	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800116a:	e007      	b.n	800117c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	881b      	ldrh	r3, [r3, #0]
 8001170:	b29b      	uxth	r3, r3
 8001172:	f023 0301 	bic.w	r3, r3, #1
 8001176:	b29a      	uxth	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	801a      	strh	r2, [r3, #0]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	817b      	strh	r3, [r7, #10]
 8001196:	2300      	movs	r3, #0
 8001198:	81fb      	strh	r3, [r7, #14]
 800119a:	2300      	movs	r3, #0
 800119c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	8c1b      	ldrh	r3, [r3, #32]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80011a8:	b29a      	uxth	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8c1b      	ldrh	r3, [r3, #32]
 80011b2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	889b      	ldrh	r3, [r3, #4]
 80011b8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	8b9b      	ldrh	r3, [r3, #28]
 80011be:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80011c0:	897b      	ldrh	r3, [r7, #10]
 80011c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80011c6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80011c8:	897b      	ldrh	r3, [r7, #10]
 80011ca:	f023 0303 	bic.w	r3, r3, #3
 80011ce:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	881a      	ldrh	r2, [r3, #0]
 80011d4:	897b      	ldrh	r3, [r7, #10]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80011da:	89fb      	ldrh	r3, [r7, #14]
 80011dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80011e0:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	899b      	ldrh	r3, [r3, #12]
 80011e6:	021b      	lsls	r3, r3, #8
 80011e8:	b29a      	uxth	r2, r3
 80011ea:	89fb      	ldrh	r3, [r7, #14]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	885b      	ldrh	r3, [r3, #2]
 80011f4:	021b      	lsls	r3, r3, #8
 80011f6:	b29a      	uxth	r2, r3
 80011f8:	89fb      	ldrh	r3, [r7, #14]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a22      	ldr	r2, [pc, #136]	@ (800128c <TIM_OC3Init+0x104>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d003      	beq.n	800120e <TIM_OC3Init+0x86>
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a21      	ldr	r2, [pc, #132]	@ (8001290 <TIM_OC3Init+0x108>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d12b      	bne.n	8001266 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800120e:	89fb      	ldrh	r3, [r7, #14]
 8001210:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001214:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	89db      	ldrh	r3, [r3, #14]
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	b29a      	uxth	r2, r3
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	4313      	orrs	r3, r2
 8001222:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8001224:	89fb      	ldrh	r3, [r7, #14]
 8001226:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800122a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	889b      	ldrh	r3, [r3, #4]
 8001230:	021b      	lsls	r3, r3, #8
 8001232:	b29a      	uxth	r2, r3
 8001234:	89fb      	ldrh	r3, [r7, #14]
 8001236:	4313      	orrs	r3, r2
 8001238:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800123a:	89bb      	ldrh	r3, [r7, #12]
 800123c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001240:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8001242:	89bb      	ldrh	r3, [r7, #12]
 8001244:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001248:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	8a1b      	ldrh	r3, [r3, #16]
 800124e:	011b      	lsls	r3, r3, #4
 8001250:	b29a      	uxth	r2, r3
 8001252:	89bb      	ldrh	r3, [r7, #12]
 8001254:	4313      	orrs	r3, r2
 8001256:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	8a5b      	ldrh	r3, [r3, #18]
 800125c:	011b      	lsls	r3, r3, #4
 800125e:	b29a      	uxth	r2, r3
 8001260:	89bb      	ldrh	r3, [r7, #12]
 8001262:	4313      	orrs	r3, r2
 8001264:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	89ba      	ldrh	r2, [r7, #12]
 800126a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	897a      	ldrh	r2, [r7, #10]
 8001270:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	689a      	ldr	r2, [r3, #8]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	63da      	str	r2, [r3, #60]	@ 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	89fa      	ldrh	r2, [r7, #14]
 800127e:	841a      	strh	r2, [r3, #32]
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	40010000 	.word	0x40010000
 8001290:	40010400 	.word	0x40010400

08001294 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	81bb      	strh	r3, [r7, #12]
 80012a2:	2300      	movs	r3, #0
 80012a4:	817b      	strh	r3, [r7, #10]
 80012a6:	2300      	movs	r3, #0
 80012a8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	8c1b      	ldrh	r3, [r3, #32]
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80012b4:	b29a      	uxth	r2, r3
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	8c1b      	ldrh	r3, [r3, #32]
 80012be:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	889b      	ldrh	r3, [r3, #4]
 80012c4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	8b9b      	ldrh	r3, [r3, #28]
 80012ca:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80012cc:	89bb      	ldrh	r3, [r7, #12]
 80012ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80012d2:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80012d4:	89bb      	ldrh	r3, [r7, #12]
 80012d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80012da:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	021b      	lsls	r3, r3, #8
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	89bb      	ldrh	r3, [r7, #12]
 80012e6:	4313      	orrs	r3, r2
 80012e8:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80012ea:	897b      	ldrh	r3, [r7, #10]
 80012ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80012f0:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	899b      	ldrh	r3, [r3, #12]
 80012f6:	031b      	lsls	r3, r3, #12
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	897b      	ldrh	r3, [r7, #10]
 80012fc:	4313      	orrs	r3, r2
 80012fe:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	885b      	ldrh	r3, [r3, #2]
 8001304:	031b      	lsls	r3, r3, #12
 8001306:	b29a      	uxth	r2, r3
 8001308:	897b      	ldrh	r3, [r7, #10]
 800130a:	4313      	orrs	r3, r2
 800130c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a12      	ldr	r2, [pc, #72]	@ (800135c <TIM_OC4Init+0xc8>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d003      	beq.n	800131e <TIM_OC4Init+0x8a>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a11      	ldr	r2, [pc, #68]	@ (8001360 <TIM_OC4Init+0xcc>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d10a      	bne.n	8001334 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800131e:	89fb      	ldrh	r3, [r7, #14]
 8001320:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001324:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	8a1b      	ldrh	r3, [r3, #16]
 800132a:	019b      	lsls	r3, r3, #6
 800132c:	b29a      	uxth	r2, r3
 800132e:	89fb      	ldrh	r3, [r7, #14]
 8001330:	4313      	orrs	r3, r2
 8001332:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	89fa      	ldrh	r2, [r7, #14]
 8001338:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	89ba      	ldrh	r2, [r7, #12]
 800133e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	897a      	ldrh	r2, [r7, #10]
 800134c:	841a      	strh	r2, [r3, #32]
}
 800134e:	bf00      	nop
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40010000 	.word	0x40010000
 8001360:	40010400 	.word	0x40010400

08001364 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	460b      	mov	r3, r1
 800136e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	8b9b      	ldrh	r3, [r3, #28]
 8001378:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 800137a:	89fb      	ldrh	r3, [r7, #14]
 800137c:	f023 0308 	bic.w	r3, r3, #8
 8001380:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8001382:	89fa      	ldrh	r2, [r7, #14]
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	4313      	orrs	r3, r2
 8001388:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	89fa      	ldrh	r2, [r7, #14]
 800138e:	839a      	strh	r2, [r3, #28]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	8b9b      	ldrh	r3, [r3, #28]
 80013b0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 80013b2:	89fb      	ldrh	r3, [r7, #14]
 80013b4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80013b8:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 80013ba:	887b      	ldrh	r3, [r7, #2]
 80013bc:	021b      	lsls	r3, r3, #8
 80013be:	b29a      	uxth	r2, r3
 80013c0:	89fb      	ldrh	r3, [r7, #14]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	89fa      	ldrh	r2, [r7, #14]
 80013ca:	839a      	strh	r2, [r3, #28]
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr

080013d8 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	460b      	mov	r3, r1
 80013e2:	807b      	strh	r3, [r7, #2]
 80013e4:	4613      	mov	r3, r2
 80013e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80013e8:	787b      	ldrb	r3, [r7, #1]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d008      	beq.n	8001400 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	899b      	ldrh	r3, [r3, #12]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	887b      	ldrh	r3, [r7, #2]
 80013f6:	4313      	orrs	r3, r2
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80013fe:	e009      	b.n	8001414 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	899b      	ldrh	r3, [r3, #12]
 8001404:	b29a      	uxth	r2, r3
 8001406:	887b      	ldrh	r3, [r7, #2]
 8001408:	43db      	mvns	r3, r3
 800140a:	b29b      	uxth	r3, r3
 800140c:	4013      	ands	r3, r2
 800140e:	b29a      	uxth	r2, r3
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	819a      	strh	r2, [r3, #12]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr

08001420 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800142c:	887b      	ldrh	r3, [r7, #2]
 800142e:	43db      	mvns	r3, r3
 8001430:	b29a      	uxth	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	821a      	strh	r2, [r3, #16]
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr

08001442 <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 8001442:	b480      	push	{r7}
 8001444:	b083      	sub	sp, #12
 8001446:	af00      	add	r7, sp, #0
 8001448:	6078      	str	r0, [r7, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	807b      	strh	r3, [r7, #2]
 800144e:	4613      	mov	r3, r2
 8001450:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001452:	787b      	ldrb	r3, [r7, #1]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d008      	beq.n	800146a <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	899b      	ldrh	r3, [r3, #12]
 800145c:	b29a      	uxth	r2, r3
 800145e:	887b      	ldrh	r3, [r7, #2]
 8001460:	4313      	orrs	r3, r2
 8001462:	b29a      	uxth	r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
  }
}
 8001468:	e009      	b.n	800147e <TIM_DMACmd+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	899b      	ldrh	r3, [r3, #12]
 800146e:	b29a      	uxth	r2, r3
 8001470:	887b      	ldrh	r3, [r7, #2]
 8001472:	43db      	mvns	r3, r3
 8001474:	b29b      	uxth	r3, r3
 8001476:	4013      	ands	r3, r2
 8001478:	b29a      	uxth	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	819a      	strh	r2, [r3, #12]
}
 800147e:	bf00      	nop
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_close>:
#include <sys/times.h>

#undef errno
extern int errno;

int _close(int file) {
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
  return -1;
 8001492:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_read>:

int _read(int file, char *ptr, int len) {
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  return 0;
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3714      	adds	r7, #20
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr

080014d6 <_write>:

int _write(int file, char *ptr, int len) {
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	60f8      	str	r0, [r7, #12]
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
  return len;
 80014e2:	687b      	ldr	r3, [r7, #4]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3714      	adds	r7, #20
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <_fstat>:

int _fstat(int file, struct stat *st) {
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  st->st_mode = S_IFCHR;
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001500:	605a      	str	r2, [r3, #4]
  return 0;
 8001502:	2300      	movs	r3, #0
}
 8001504:	4618      	mov	r0, r3
 8001506:	370c      	adds	r7, #12
 8001508:	46bd      	mov	sp, r7
 800150a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150e:	4770      	bx	lr

08001510 <_isatty>:

int _isatty(int file) {
 8001510:	b480      	push	{r7}
 8001512:	b083      	sub	sp, #12
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  return 1;
 8001518:	2301      	movs	r3, #1
}
 800151a:	4618      	mov	r0, r3
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800152c:	4b12      	ldr	r3, [pc, #72]	@ (8001578 <SystemInit+0x50>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a11      	ldr	r2, [pc, #68]	@ (8001578 <SystemInit+0x50>)
 8001532:	f043 0301 	orr.w	r3, r3, #1
 8001536:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001538:	4b0f      	ldr	r3, [pc, #60]	@ (8001578 <SystemInit+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800153e:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <SystemInit+0x50>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a0d      	ldr	r2, [pc, #52]	@ (8001578 <SystemInit+0x50>)
 8001544:	f023 7384 	bic.w	r3, r3, #17301504	@ 0x1080000
 8001548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800154c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800154e:	4b0a      	ldr	r3, [pc, #40]	@ (8001578 <SystemInit+0x50>)
 8001550:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <SystemInit+0x54>)
 8001552:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001554:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <SystemInit+0x50>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a07      	ldr	r2, [pc, #28]	@ (8001578 <SystemInit+0x50>)
 800155a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800155e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001560:	4b05      	ldr	r3, [pc, #20]	@ (8001578 <SystemInit+0x50>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */

  /* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001566:	f000 f80d 	bl	8001584 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800156a:	4b05      	ldr	r3, [pc, #20]	@ (8001580 <SystemInit+0x58>)
 800156c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001570:	609a      	str	r2, [r3, #8]
#endif
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023800 	.word	0x40023800
 800157c:	24003010 	.word	0x24003010
 8001580:	e000ed00 	.word	0xe000ed00

08001584 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	2300      	movs	r3, #0
 8001590:	603b      	str	r3, [r7, #0]

  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001592:	4b36      	ldr	r3, [pc, #216]	@ (800166c <SetSysClock+0xe8>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a35      	ldr	r2, [pc, #212]	@ (800166c <SetSysClock+0xe8>)
 8001598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800159c:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800159e:	4b33      	ldr	r3, [pc, #204]	@ (800166c <SetSysClock+0xe8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015a6:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	3301      	adds	r3, #1
 80015ac:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d103      	bne.n	80015bc <SetSysClock+0x38>
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80015ba:	d1f0      	bne.n	800159e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80015bc:	4b2b      	ldr	r3, [pc, #172]	@ (800166c <SetSysClock+0xe8>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d002      	beq.n	80015ce <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80015c8:	2301      	movs	r3, #1
 80015ca:	603b      	str	r3, [r7, #0]
 80015cc:	e001      	b.n	80015d2 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80015ce:	2300      	movs	r3, #0
 80015d0:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d142      	bne.n	800165e <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80015d8:	4b24      	ldr	r3, [pc, #144]	@ (800166c <SetSysClock+0xe8>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	4a23      	ldr	r2, [pc, #140]	@ (800166c <SetSysClock+0xe8>)
 80015de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e2:	6413      	str	r3, [r2, #64]	@ 0x40
    PWR->CR |= PWR_CR_PMODE;
 80015e4:	4b22      	ldr	r3, [pc, #136]	@ (8001670 <SetSysClock+0xec>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a21      	ldr	r2, [pc, #132]	@ (8001670 <SetSysClock+0xec>)
 80015ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ee:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80015f0:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <SetSysClock+0xe8>)
 80015f2:	4a1e      	ldr	r2, [pc, #120]	@ (800166c <SetSysClock+0xe8>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	6093      	str	r3, [r2, #8]

    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80015f8:	4b1c      	ldr	r3, [pc, #112]	@ (800166c <SetSysClock+0xe8>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	4a1b      	ldr	r2, [pc, #108]	@ (800166c <SetSysClock+0xe8>)
 80015fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001602:	6093      	str	r3, [r2, #8]

    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001604:	4b19      	ldr	r3, [pc, #100]	@ (800166c <SetSysClock+0xe8>)
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	4a18      	ldr	r2, [pc, #96]	@ (800166c <SetSysClock+0xe8>)
 800160a:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800160e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001610:	4b16      	ldr	r3, [pc, #88]	@ (800166c <SetSysClock+0xe8>)
 8001612:	4a18      	ldr	r2, [pc, #96]	@ (8001674 <SetSysClock+0xf0>)
 8001614:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001616:	4b15      	ldr	r3, [pc, #84]	@ (800166c <SetSysClock+0xe8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a14      	ldr	r2, [pc, #80]	@ (800166c <SetSysClock+0xe8>)
 800161c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001620:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001622:	bf00      	nop
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <SetSysClock+0xe8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f9      	beq.n	8001624 <SetSysClock+0xa0>
    {
    }

    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <SetSysClock+0xf4>)
 8001632:	f240 6205 	movw	r2, #1541	@ 0x605
 8001636:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001638:	4b0c      	ldr	r3, [pc, #48]	@ (800166c <SetSysClock+0xe8>)
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	4a0b      	ldr	r2, [pc, #44]	@ (800166c <SetSysClock+0xe8>)
 800163e:	f023 0303 	bic.w	r3, r3, #3
 8001642:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001644:	4b09      	ldr	r3, [pc, #36]	@ (800166c <SetSysClock+0xe8>)
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	4a08      	ldr	r2, [pc, #32]	@ (800166c <SetSysClock+0xe8>)
 800164a:	f043 0302 	orr.w	r3, r3, #2
 800164e:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001650:	bf00      	nop
 8001652:	4b06      	ldr	r3, [pc, #24]	@ (800166c <SetSysClock+0xe8>)
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	f003 030c 	and.w	r3, r3, #12
 800165a:	2b08      	cmp	r3, #8
 800165c:	d1f9      	bne.n	8001652 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800
 8001670:	40007000 	.word	0x40007000
 8001674:	03437e04 	.word	0x03437e04
 8001678:	40023c00 	.word	0x40023c00

0800167c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800167c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016b4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001680:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001682:	e003      	b.n	800168c <LoopCopyDataInit>

08001684 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001686:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001688:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800168a:	3104      	adds	r1, #4

0800168c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800168c:	480b      	ldr	r0, [pc, #44]	@ (80016bc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001690:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001692:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001694:	d3f6      	bcc.n	8001684 <CopyDataInit>
  ldr  r2, =_sbss
 8001696:	4a0b      	ldr	r2, [pc, #44]	@ (80016c4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001698:	e002      	b.n	80016a0 <LoopFillZerobss>

0800169a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800169a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800169c:	f842 3b04 	str.w	r3, [r2], #4

080016a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80016a0:	4b09      	ldr	r3, [pc, #36]	@ (80016c8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80016a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80016a4:	d3f9      	bcc.n	800169a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80016a6:	f7ff ff3f 	bl	8001528 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016aa:	f000 f977 	bl	800199c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016ae:	f7fe fec1 	bl	8000434 <main>
  bx  lr    
 80016b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016b4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80016b8:	08002798 	.word	0x08002798
  ldr  r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80016c0:	2000005c 	.word	0x2000005c
  ldr  r2, =_sbss
 80016c4:	2000005c 	.word	0x2000005c
  ldr  r3, = _ebss
 80016c8:	20012ec4 	.word	0x20012ec4

080016cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016cc:	e7fe      	b.n	80016cc <ADC_IRQHandler>
	...

080016d0 <std>:
 80016d0:	2300      	movs	r3, #0
 80016d2:	b510      	push	{r4, lr}
 80016d4:	4604      	mov	r4, r0
 80016d6:	e9c0 3300 	strd	r3, r3, [r0]
 80016da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80016de:	6083      	str	r3, [r0, #8]
 80016e0:	8181      	strh	r1, [r0, #12]
 80016e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80016e4:	81c2      	strh	r2, [r0, #14]
 80016e6:	6183      	str	r3, [r0, #24]
 80016e8:	4619      	mov	r1, r3
 80016ea:	2208      	movs	r2, #8
 80016ec:	305c      	adds	r0, #92	@ 0x5c
 80016ee:	f000 f906 	bl	80018fe <memset>
 80016f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <std+0x58>)
 80016f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80016f6:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <std+0x5c>)
 80016f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80016fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <std+0x60>)
 80016fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80016fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <std+0x64>)
 8001700:	6323      	str	r3, [r4, #48]	@ 0x30
 8001702:	4b0d      	ldr	r3, [pc, #52]	@ (8001738 <std+0x68>)
 8001704:	6224      	str	r4, [r4, #32]
 8001706:	429c      	cmp	r4, r3
 8001708:	d006      	beq.n	8001718 <std+0x48>
 800170a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800170e:	4294      	cmp	r4, r2
 8001710:	d002      	beq.n	8001718 <std+0x48>
 8001712:	33d0      	adds	r3, #208	@ 0xd0
 8001714:	429c      	cmp	r4, r3
 8001716:	d105      	bne.n	8001724 <std+0x54>
 8001718:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800171c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001720:	f000 b960 	b.w	80019e4 <__retarget_lock_init_recursive>
 8001724:	bd10      	pop	{r4, pc}
 8001726:	bf00      	nop
 8001728:	08001879 	.word	0x08001879
 800172c:	0800189b 	.word	0x0800189b
 8001730:	080018d3 	.word	0x080018d3
 8001734:	080018f7 	.word	0x080018f7
 8001738:	20012d74 	.word	0x20012d74

0800173c <stdio_exit_handler>:
 800173c:	4a02      	ldr	r2, [pc, #8]	@ (8001748 <stdio_exit_handler+0xc>)
 800173e:	4903      	ldr	r1, [pc, #12]	@ (800174c <stdio_exit_handler+0x10>)
 8001740:	4803      	ldr	r0, [pc, #12]	@ (8001750 <stdio_exit_handler+0x14>)
 8001742:	f000 b869 	b.w	8001818 <_fwalk_sglue>
 8001746:	bf00      	nop
 8001748:	20000000 	.word	0x20000000
 800174c:	08002281 	.word	0x08002281
 8001750:	20000010 	.word	0x20000010

08001754 <cleanup_stdio>:
 8001754:	6841      	ldr	r1, [r0, #4]
 8001756:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <cleanup_stdio+0x34>)
 8001758:	4299      	cmp	r1, r3
 800175a:	b510      	push	{r4, lr}
 800175c:	4604      	mov	r4, r0
 800175e:	d001      	beq.n	8001764 <cleanup_stdio+0x10>
 8001760:	f000 fd8e 	bl	8002280 <_fflush_r>
 8001764:	68a1      	ldr	r1, [r4, #8]
 8001766:	4b09      	ldr	r3, [pc, #36]	@ (800178c <cleanup_stdio+0x38>)
 8001768:	4299      	cmp	r1, r3
 800176a:	d002      	beq.n	8001772 <cleanup_stdio+0x1e>
 800176c:	4620      	mov	r0, r4
 800176e:	f000 fd87 	bl	8002280 <_fflush_r>
 8001772:	68e1      	ldr	r1, [r4, #12]
 8001774:	4b06      	ldr	r3, [pc, #24]	@ (8001790 <cleanup_stdio+0x3c>)
 8001776:	4299      	cmp	r1, r3
 8001778:	d004      	beq.n	8001784 <cleanup_stdio+0x30>
 800177a:	4620      	mov	r0, r4
 800177c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001780:	f000 bd7e 	b.w	8002280 <_fflush_r>
 8001784:	bd10      	pop	{r4, pc}
 8001786:	bf00      	nop
 8001788:	20012d74 	.word	0x20012d74
 800178c:	20012ddc 	.word	0x20012ddc
 8001790:	20012e44 	.word	0x20012e44

08001794 <global_stdio_init.part.0>:
 8001794:	b510      	push	{r4, lr}
 8001796:	4b0b      	ldr	r3, [pc, #44]	@ (80017c4 <global_stdio_init.part.0+0x30>)
 8001798:	4c0b      	ldr	r4, [pc, #44]	@ (80017c8 <global_stdio_init.part.0+0x34>)
 800179a:	4a0c      	ldr	r2, [pc, #48]	@ (80017cc <global_stdio_init.part.0+0x38>)
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	4620      	mov	r0, r4
 80017a0:	2200      	movs	r2, #0
 80017a2:	2104      	movs	r1, #4
 80017a4:	f7ff ff94 	bl	80016d0 <std>
 80017a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80017ac:	2201      	movs	r2, #1
 80017ae:	2109      	movs	r1, #9
 80017b0:	f7ff ff8e 	bl	80016d0 <std>
 80017b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80017b8:	2202      	movs	r2, #2
 80017ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017be:	2112      	movs	r1, #18
 80017c0:	f7ff bf86 	b.w	80016d0 <std>
 80017c4:	20012eac 	.word	0x20012eac
 80017c8:	20012d74 	.word	0x20012d74
 80017cc:	0800173d 	.word	0x0800173d

080017d0 <__sfp_lock_acquire>:
 80017d0:	4801      	ldr	r0, [pc, #4]	@ (80017d8 <__sfp_lock_acquire+0x8>)
 80017d2:	f000 b908 	b.w	80019e6 <__retarget_lock_acquire_recursive>
 80017d6:	bf00      	nop
 80017d8:	20012eb5 	.word	0x20012eb5

080017dc <__sfp_lock_release>:
 80017dc:	4801      	ldr	r0, [pc, #4]	@ (80017e4 <__sfp_lock_release+0x8>)
 80017de:	f000 b903 	b.w	80019e8 <__retarget_lock_release_recursive>
 80017e2:	bf00      	nop
 80017e4:	20012eb5 	.word	0x20012eb5

080017e8 <__sinit>:
 80017e8:	b510      	push	{r4, lr}
 80017ea:	4604      	mov	r4, r0
 80017ec:	f7ff fff0 	bl	80017d0 <__sfp_lock_acquire>
 80017f0:	6a23      	ldr	r3, [r4, #32]
 80017f2:	b11b      	cbz	r3, 80017fc <__sinit+0x14>
 80017f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017f8:	f7ff bff0 	b.w	80017dc <__sfp_lock_release>
 80017fc:	4b04      	ldr	r3, [pc, #16]	@ (8001810 <__sinit+0x28>)
 80017fe:	6223      	str	r3, [r4, #32]
 8001800:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <__sinit+0x2c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d1f5      	bne.n	80017f4 <__sinit+0xc>
 8001808:	f7ff ffc4 	bl	8001794 <global_stdio_init.part.0>
 800180c:	e7f2      	b.n	80017f4 <__sinit+0xc>
 800180e:	bf00      	nop
 8001810:	08001755 	.word	0x08001755
 8001814:	20012eac 	.word	0x20012eac

08001818 <_fwalk_sglue>:
 8001818:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800181c:	4607      	mov	r7, r0
 800181e:	4688      	mov	r8, r1
 8001820:	4614      	mov	r4, r2
 8001822:	2600      	movs	r6, #0
 8001824:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001828:	f1b9 0901 	subs.w	r9, r9, #1
 800182c:	d505      	bpl.n	800183a <_fwalk_sglue+0x22>
 800182e:	6824      	ldr	r4, [r4, #0]
 8001830:	2c00      	cmp	r4, #0
 8001832:	d1f7      	bne.n	8001824 <_fwalk_sglue+0xc>
 8001834:	4630      	mov	r0, r6
 8001836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800183a:	89ab      	ldrh	r3, [r5, #12]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d907      	bls.n	8001850 <_fwalk_sglue+0x38>
 8001840:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001844:	3301      	adds	r3, #1
 8001846:	d003      	beq.n	8001850 <_fwalk_sglue+0x38>
 8001848:	4629      	mov	r1, r5
 800184a:	4638      	mov	r0, r7
 800184c:	47c0      	blx	r8
 800184e:	4306      	orrs	r6, r0
 8001850:	3568      	adds	r5, #104	@ 0x68
 8001852:	e7e9      	b.n	8001828 <_fwalk_sglue+0x10>

08001854 <iprintf>:
 8001854:	b40f      	push	{r0, r1, r2, r3}
 8001856:	b507      	push	{r0, r1, r2, lr}
 8001858:	4906      	ldr	r1, [pc, #24]	@ (8001874 <iprintf+0x20>)
 800185a:	ab04      	add	r3, sp, #16
 800185c:	6808      	ldr	r0, [r1, #0]
 800185e:	f853 2b04 	ldr.w	r2, [r3], #4
 8001862:	6881      	ldr	r1, [r0, #8]
 8001864:	9301      	str	r3, [sp, #4]
 8001866:	f000 f9e3 	bl	8001c30 <_vfiprintf_r>
 800186a:	b003      	add	sp, #12
 800186c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001870:	b004      	add	sp, #16
 8001872:	4770      	bx	lr
 8001874:	2000000c 	.word	0x2000000c

08001878 <__sread>:
 8001878:	b510      	push	{r4, lr}
 800187a:	460c      	mov	r4, r1
 800187c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001880:	f000 f868 	bl	8001954 <_read_r>
 8001884:	2800      	cmp	r0, #0
 8001886:	bfab      	itete	ge
 8001888:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800188a:	89a3      	ldrhlt	r3, [r4, #12]
 800188c:	181b      	addge	r3, r3, r0
 800188e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001892:	bfac      	ite	ge
 8001894:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001896:	81a3      	strhlt	r3, [r4, #12]
 8001898:	bd10      	pop	{r4, pc}

0800189a <__swrite>:
 800189a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800189e:	461f      	mov	r7, r3
 80018a0:	898b      	ldrh	r3, [r1, #12]
 80018a2:	05db      	lsls	r3, r3, #23
 80018a4:	4605      	mov	r5, r0
 80018a6:	460c      	mov	r4, r1
 80018a8:	4616      	mov	r6, r2
 80018aa:	d505      	bpl.n	80018b8 <__swrite+0x1e>
 80018ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018b0:	2302      	movs	r3, #2
 80018b2:	2200      	movs	r2, #0
 80018b4:	f000 f83c 	bl	8001930 <_lseek_r>
 80018b8:	89a3      	ldrh	r3, [r4, #12]
 80018ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80018be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018c2:	81a3      	strh	r3, [r4, #12]
 80018c4:	4632      	mov	r2, r6
 80018c6:	463b      	mov	r3, r7
 80018c8:	4628      	mov	r0, r5
 80018ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80018ce:	f000 b853 	b.w	8001978 <_write_r>

080018d2 <__sseek>:
 80018d2:	b510      	push	{r4, lr}
 80018d4:	460c      	mov	r4, r1
 80018d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018da:	f000 f829 	bl	8001930 <_lseek_r>
 80018de:	1c43      	adds	r3, r0, #1
 80018e0:	89a3      	ldrh	r3, [r4, #12]
 80018e2:	bf15      	itete	ne
 80018e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80018e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80018ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80018ee:	81a3      	strheq	r3, [r4, #12]
 80018f0:	bf18      	it	ne
 80018f2:	81a3      	strhne	r3, [r4, #12]
 80018f4:	bd10      	pop	{r4, pc}

080018f6 <__sclose>:
 80018f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018fa:	f000 b809 	b.w	8001910 <_close_r>

080018fe <memset>:
 80018fe:	4402      	add	r2, r0
 8001900:	4603      	mov	r3, r0
 8001902:	4293      	cmp	r3, r2
 8001904:	d100      	bne.n	8001908 <memset+0xa>
 8001906:	4770      	bx	lr
 8001908:	f803 1b01 	strb.w	r1, [r3], #1
 800190c:	e7f9      	b.n	8001902 <memset+0x4>
	...

08001910 <_close_r>:
 8001910:	b538      	push	{r3, r4, r5, lr}
 8001912:	4d06      	ldr	r5, [pc, #24]	@ (800192c <_close_r+0x1c>)
 8001914:	2300      	movs	r3, #0
 8001916:	4604      	mov	r4, r0
 8001918:	4608      	mov	r0, r1
 800191a:	602b      	str	r3, [r5, #0]
 800191c:	f7ff fdb5 	bl	800148a <_close>
 8001920:	1c43      	adds	r3, r0, #1
 8001922:	d102      	bne.n	800192a <_close_r+0x1a>
 8001924:	682b      	ldr	r3, [r5, #0]
 8001926:	b103      	cbz	r3, 800192a <_close_r+0x1a>
 8001928:	6023      	str	r3, [r4, #0]
 800192a:	bd38      	pop	{r3, r4, r5, pc}
 800192c:	20012eb0 	.word	0x20012eb0

08001930 <_lseek_r>:
 8001930:	b538      	push	{r3, r4, r5, lr}
 8001932:	4d07      	ldr	r5, [pc, #28]	@ (8001950 <_lseek_r+0x20>)
 8001934:	4604      	mov	r4, r0
 8001936:	4608      	mov	r0, r1
 8001938:	4611      	mov	r1, r2
 800193a:	2200      	movs	r2, #0
 800193c:	602a      	str	r2, [r5, #0]
 800193e:	461a      	mov	r2, r3
 8001940:	f7ff fdaf 	bl	80014a2 <_lseek>
 8001944:	1c43      	adds	r3, r0, #1
 8001946:	d102      	bne.n	800194e <_lseek_r+0x1e>
 8001948:	682b      	ldr	r3, [r5, #0]
 800194a:	b103      	cbz	r3, 800194e <_lseek_r+0x1e>
 800194c:	6023      	str	r3, [r4, #0]
 800194e:	bd38      	pop	{r3, r4, r5, pc}
 8001950:	20012eb0 	.word	0x20012eb0

08001954 <_read_r>:
 8001954:	b538      	push	{r3, r4, r5, lr}
 8001956:	4d07      	ldr	r5, [pc, #28]	@ (8001974 <_read_r+0x20>)
 8001958:	4604      	mov	r4, r0
 800195a:	4608      	mov	r0, r1
 800195c:	4611      	mov	r1, r2
 800195e:	2200      	movs	r2, #0
 8001960:	602a      	str	r2, [r5, #0]
 8001962:	461a      	mov	r2, r3
 8001964:	f7ff fdaa 	bl	80014bc <_read>
 8001968:	1c43      	adds	r3, r0, #1
 800196a:	d102      	bne.n	8001972 <_read_r+0x1e>
 800196c:	682b      	ldr	r3, [r5, #0]
 800196e:	b103      	cbz	r3, 8001972 <_read_r+0x1e>
 8001970:	6023      	str	r3, [r4, #0]
 8001972:	bd38      	pop	{r3, r4, r5, pc}
 8001974:	20012eb0 	.word	0x20012eb0

08001978 <_write_r>:
 8001978:	b538      	push	{r3, r4, r5, lr}
 800197a:	4d07      	ldr	r5, [pc, #28]	@ (8001998 <_write_r+0x20>)
 800197c:	4604      	mov	r4, r0
 800197e:	4608      	mov	r0, r1
 8001980:	4611      	mov	r1, r2
 8001982:	2200      	movs	r2, #0
 8001984:	602a      	str	r2, [r5, #0]
 8001986:	461a      	mov	r2, r3
 8001988:	f7ff fda5 	bl	80014d6 <_write>
 800198c:	1c43      	adds	r3, r0, #1
 800198e:	d102      	bne.n	8001996 <_write_r+0x1e>
 8001990:	682b      	ldr	r3, [r5, #0]
 8001992:	b103      	cbz	r3, 8001996 <_write_r+0x1e>
 8001994:	6023      	str	r3, [r4, #0]
 8001996:	bd38      	pop	{r3, r4, r5, pc}
 8001998:	20012eb0 	.word	0x20012eb0

0800199c <__libc_init_array>:
 800199c:	b570      	push	{r4, r5, r6, lr}
 800199e:	4d0d      	ldr	r5, [pc, #52]	@ (80019d4 <__libc_init_array+0x38>)
 80019a0:	4c0d      	ldr	r4, [pc, #52]	@ (80019d8 <__libc_init_array+0x3c>)
 80019a2:	1b64      	subs	r4, r4, r5
 80019a4:	10a4      	asrs	r4, r4, #2
 80019a6:	2600      	movs	r6, #0
 80019a8:	42a6      	cmp	r6, r4
 80019aa:	d109      	bne.n	80019c0 <__libc_init_array+0x24>
 80019ac:	4d0b      	ldr	r5, [pc, #44]	@ (80019dc <__libc_init_array+0x40>)
 80019ae:	4c0c      	ldr	r4, [pc, #48]	@ (80019e0 <__libc_init_array+0x44>)
 80019b0:	f000 fdc4 	bl	800253c <_init>
 80019b4:	1b64      	subs	r4, r4, r5
 80019b6:	10a4      	asrs	r4, r4, #2
 80019b8:	2600      	movs	r6, #0
 80019ba:	42a6      	cmp	r6, r4
 80019bc:	d105      	bne.n	80019ca <__libc_init_array+0x2e>
 80019be:	bd70      	pop	{r4, r5, r6, pc}
 80019c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80019c4:	4798      	blx	r3
 80019c6:	3601      	adds	r6, #1
 80019c8:	e7ee      	b.n	80019a8 <__libc_init_array+0xc>
 80019ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80019ce:	4798      	blx	r3
 80019d0:	3601      	adds	r6, #1
 80019d2:	e7f2      	b.n	80019ba <__libc_init_array+0x1e>
 80019d4:	08002790 	.word	0x08002790
 80019d8:	08002790 	.word	0x08002790
 80019dc:	08002790 	.word	0x08002790
 80019e0:	08002794 	.word	0x08002794

080019e4 <__retarget_lock_init_recursive>:
 80019e4:	4770      	bx	lr

080019e6 <__retarget_lock_acquire_recursive>:
 80019e6:	4770      	bx	lr

080019e8 <__retarget_lock_release_recursive>:
 80019e8:	4770      	bx	lr
	...

080019ec <_free_r>:
 80019ec:	b538      	push	{r3, r4, r5, lr}
 80019ee:	4605      	mov	r5, r0
 80019f0:	2900      	cmp	r1, #0
 80019f2:	d041      	beq.n	8001a78 <_free_r+0x8c>
 80019f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80019f8:	1f0c      	subs	r4, r1, #4
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	bfb8      	it	lt
 80019fe:	18e4      	addlt	r4, r4, r3
 8001a00:	f000 f8e0 	bl	8001bc4 <__malloc_lock>
 8001a04:	4a1d      	ldr	r2, [pc, #116]	@ (8001a7c <_free_r+0x90>)
 8001a06:	6813      	ldr	r3, [r2, #0]
 8001a08:	b933      	cbnz	r3, 8001a18 <_free_r+0x2c>
 8001a0a:	6063      	str	r3, [r4, #4]
 8001a0c:	6014      	str	r4, [r2, #0]
 8001a0e:	4628      	mov	r0, r5
 8001a10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a14:	f000 b8dc 	b.w	8001bd0 <__malloc_unlock>
 8001a18:	42a3      	cmp	r3, r4
 8001a1a:	d908      	bls.n	8001a2e <_free_r+0x42>
 8001a1c:	6820      	ldr	r0, [r4, #0]
 8001a1e:	1821      	adds	r1, r4, r0
 8001a20:	428b      	cmp	r3, r1
 8001a22:	bf01      	itttt	eq
 8001a24:	6819      	ldreq	r1, [r3, #0]
 8001a26:	685b      	ldreq	r3, [r3, #4]
 8001a28:	1809      	addeq	r1, r1, r0
 8001a2a:	6021      	streq	r1, [r4, #0]
 8001a2c:	e7ed      	b.n	8001a0a <_free_r+0x1e>
 8001a2e:	461a      	mov	r2, r3
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	b10b      	cbz	r3, 8001a38 <_free_r+0x4c>
 8001a34:	42a3      	cmp	r3, r4
 8001a36:	d9fa      	bls.n	8001a2e <_free_r+0x42>
 8001a38:	6811      	ldr	r1, [r2, #0]
 8001a3a:	1850      	adds	r0, r2, r1
 8001a3c:	42a0      	cmp	r0, r4
 8001a3e:	d10b      	bne.n	8001a58 <_free_r+0x6c>
 8001a40:	6820      	ldr	r0, [r4, #0]
 8001a42:	4401      	add	r1, r0
 8001a44:	1850      	adds	r0, r2, r1
 8001a46:	4283      	cmp	r3, r0
 8001a48:	6011      	str	r1, [r2, #0]
 8001a4a:	d1e0      	bne.n	8001a0e <_free_r+0x22>
 8001a4c:	6818      	ldr	r0, [r3, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	6053      	str	r3, [r2, #4]
 8001a52:	4408      	add	r0, r1
 8001a54:	6010      	str	r0, [r2, #0]
 8001a56:	e7da      	b.n	8001a0e <_free_r+0x22>
 8001a58:	d902      	bls.n	8001a60 <_free_r+0x74>
 8001a5a:	230c      	movs	r3, #12
 8001a5c:	602b      	str	r3, [r5, #0]
 8001a5e:	e7d6      	b.n	8001a0e <_free_r+0x22>
 8001a60:	6820      	ldr	r0, [r4, #0]
 8001a62:	1821      	adds	r1, r4, r0
 8001a64:	428b      	cmp	r3, r1
 8001a66:	bf04      	itt	eq
 8001a68:	6819      	ldreq	r1, [r3, #0]
 8001a6a:	685b      	ldreq	r3, [r3, #4]
 8001a6c:	6063      	str	r3, [r4, #4]
 8001a6e:	bf04      	itt	eq
 8001a70:	1809      	addeq	r1, r1, r0
 8001a72:	6021      	streq	r1, [r4, #0]
 8001a74:	6054      	str	r4, [r2, #4]
 8001a76:	e7ca      	b.n	8001a0e <_free_r+0x22>
 8001a78:	bd38      	pop	{r3, r4, r5, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20012ebc 	.word	0x20012ebc

08001a80 <sbrk_aligned>:
 8001a80:	b570      	push	{r4, r5, r6, lr}
 8001a82:	4e0f      	ldr	r6, [pc, #60]	@ (8001ac0 <sbrk_aligned+0x40>)
 8001a84:	460c      	mov	r4, r1
 8001a86:	6831      	ldr	r1, [r6, #0]
 8001a88:	4605      	mov	r5, r0
 8001a8a:	b911      	cbnz	r1, 8001a92 <sbrk_aligned+0x12>
 8001a8c:	f000 fcb4 	bl	80023f8 <_sbrk_r>
 8001a90:	6030      	str	r0, [r6, #0]
 8001a92:	4621      	mov	r1, r4
 8001a94:	4628      	mov	r0, r5
 8001a96:	f000 fcaf 	bl	80023f8 <_sbrk_r>
 8001a9a:	1c43      	adds	r3, r0, #1
 8001a9c:	d103      	bne.n	8001aa6 <sbrk_aligned+0x26>
 8001a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	bd70      	pop	{r4, r5, r6, pc}
 8001aa6:	1cc4      	adds	r4, r0, #3
 8001aa8:	f024 0403 	bic.w	r4, r4, #3
 8001aac:	42a0      	cmp	r0, r4
 8001aae:	d0f8      	beq.n	8001aa2 <sbrk_aligned+0x22>
 8001ab0:	1a21      	subs	r1, r4, r0
 8001ab2:	4628      	mov	r0, r5
 8001ab4:	f000 fca0 	bl	80023f8 <_sbrk_r>
 8001ab8:	3001      	adds	r0, #1
 8001aba:	d1f2      	bne.n	8001aa2 <sbrk_aligned+0x22>
 8001abc:	e7ef      	b.n	8001a9e <sbrk_aligned+0x1e>
 8001abe:	bf00      	nop
 8001ac0:	20012eb8 	.word	0x20012eb8

08001ac4 <_malloc_r>:
 8001ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ac8:	1ccd      	adds	r5, r1, #3
 8001aca:	f025 0503 	bic.w	r5, r5, #3
 8001ace:	3508      	adds	r5, #8
 8001ad0:	2d0c      	cmp	r5, #12
 8001ad2:	bf38      	it	cc
 8001ad4:	250c      	movcc	r5, #12
 8001ad6:	2d00      	cmp	r5, #0
 8001ad8:	4606      	mov	r6, r0
 8001ada:	db01      	blt.n	8001ae0 <_malloc_r+0x1c>
 8001adc:	42a9      	cmp	r1, r5
 8001ade:	d904      	bls.n	8001aea <_malloc_r+0x26>
 8001ae0:	230c      	movs	r3, #12
 8001ae2:	6033      	str	r3, [r6, #0]
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001aea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001bc0 <_malloc_r+0xfc>
 8001aee:	f000 f869 	bl	8001bc4 <__malloc_lock>
 8001af2:	f8d8 3000 	ldr.w	r3, [r8]
 8001af6:	461c      	mov	r4, r3
 8001af8:	bb44      	cbnz	r4, 8001b4c <_malloc_r+0x88>
 8001afa:	4629      	mov	r1, r5
 8001afc:	4630      	mov	r0, r6
 8001afe:	f7ff ffbf 	bl	8001a80 <sbrk_aligned>
 8001b02:	1c43      	adds	r3, r0, #1
 8001b04:	4604      	mov	r4, r0
 8001b06:	d158      	bne.n	8001bba <_malloc_r+0xf6>
 8001b08:	f8d8 4000 	ldr.w	r4, [r8]
 8001b0c:	4627      	mov	r7, r4
 8001b0e:	2f00      	cmp	r7, #0
 8001b10:	d143      	bne.n	8001b9a <_malloc_r+0xd6>
 8001b12:	2c00      	cmp	r4, #0
 8001b14:	d04b      	beq.n	8001bae <_malloc_r+0xea>
 8001b16:	6823      	ldr	r3, [r4, #0]
 8001b18:	4639      	mov	r1, r7
 8001b1a:	4630      	mov	r0, r6
 8001b1c:	eb04 0903 	add.w	r9, r4, r3
 8001b20:	f000 fc6a 	bl	80023f8 <_sbrk_r>
 8001b24:	4581      	cmp	r9, r0
 8001b26:	d142      	bne.n	8001bae <_malloc_r+0xea>
 8001b28:	6821      	ldr	r1, [r4, #0]
 8001b2a:	1a6d      	subs	r5, r5, r1
 8001b2c:	4629      	mov	r1, r5
 8001b2e:	4630      	mov	r0, r6
 8001b30:	f7ff ffa6 	bl	8001a80 <sbrk_aligned>
 8001b34:	3001      	adds	r0, #1
 8001b36:	d03a      	beq.n	8001bae <_malloc_r+0xea>
 8001b38:	6823      	ldr	r3, [r4, #0]
 8001b3a:	442b      	add	r3, r5
 8001b3c:	6023      	str	r3, [r4, #0]
 8001b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	bb62      	cbnz	r2, 8001ba0 <_malloc_r+0xdc>
 8001b46:	f8c8 7000 	str.w	r7, [r8]
 8001b4a:	e00f      	b.n	8001b6c <_malloc_r+0xa8>
 8001b4c:	6822      	ldr	r2, [r4, #0]
 8001b4e:	1b52      	subs	r2, r2, r5
 8001b50:	d420      	bmi.n	8001b94 <_malloc_r+0xd0>
 8001b52:	2a0b      	cmp	r2, #11
 8001b54:	d917      	bls.n	8001b86 <_malloc_r+0xc2>
 8001b56:	1961      	adds	r1, r4, r5
 8001b58:	42a3      	cmp	r3, r4
 8001b5a:	6025      	str	r5, [r4, #0]
 8001b5c:	bf18      	it	ne
 8001b5e:	6059      	strne	r1, [r3, #4]
 8001b60:	6863      	ldr	r3, [r4, #4]
 8001b62:	bf08      	it	eq
 8001b64:	f8c8 1000 	streq.w	r1, [r8]
 8001b68:	5162      	str	r2, [r4, r5]
 8001b6a:	604b      	str	r3, [r1, #4]
 8001b6c:	4630      	mov	r0, r6
 8001b6e:	f000 f82f 	bl	8001bd0 <__malloc_unlock>
 8001b72:	f104 000b 	add.w	r0, r4, #11
 8001b76:	1d23      	adds	r3, r4, #4
 8001b78:	f020 0007 	bic.w	r0, r0, #7
 8001b7c:	1ac2      	subs	r2, r0, r3
 8001b7e:	bf1c      	itt	ne
 8001b80:	1a1b      	subne	r3, r3, r0
 8001b82:	50a3      	strne	r3, [r4, r2]
 8001b84:	e7af      	b.n	8001ae6 <_malloc_r+0x22>
 8001b86:	6862      	ldr	r2, [r4, #4]
 8001b88:	42a3      	cmp	r3, r4
 8001b8a:	bf0c      	ite	eq
 8001b8c:	f8c8 2000 	streq.w	r2, [r8]
 8001b90:	605a      	strne	r2, [r3, #4]
 8001b92:	e7eb      	b.n	8001b6c <_malloc_r+0xa8>
 8001b94:	4623      	mov	r3, r4
 8001b96:	6864      	ldr	r4, [r4, #4]
 8001b98:	e7ae      	b.n	8001af8 <_malloc_r+0x34>
 8001b9a:	463c      	mov	r4, r7
 8001b9c:	687f      	ldr	r7, [r7, #4]
 8001b9e:	e7b6      	b.n	8001b0e <_malloc_r+0x4a>
 8001ba0:	461a      	mov	r2, r3
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	42a3      	cmp	r3, r4
 8001ba6:	d1fb      	bne.n	8001ba0 <_malloc_r+0xdc>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	6053      	str	r3, [r2, #4]
 8001bac:	e7de      	b.n	8001b6c <_malloc_r+0xa8>
 8001bae:	230c      	movs	r3, #12
 8001bb0:	6033      	str	r3, [r6, #0]
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f000 f80c 	bl	8001bd0 <__malloc_unlock>
 8001bb8:	e794      	b.n	8001ae4 <_malloc_r+0x20>
 8001bba:	6005      	str	r5, [r0, #0]
 8001bbc:	e7d6      	b.n	8001b6c <_malloc_r+0xa8>
 8001bbe:	bf00      	nop
 8001bc0:	20012ebc 	.word	0x20012ebc

08001bc4 <__malloc_lock>:
 8001bc4:	4801      	ldr	r0, [pc, #4]	@ (8001bcc <__malloc_lock+0x8>)
 8001bc6:	f7ff bf0e 	b.w	80019e6 <__retarget_lock_acquire_recursive>
 8001bca:	bf00      	nop
 8001bcc:	20012eb4 	.word	0x20012eb4

08001bd0 <__malloc_unlock>:
 8001bd0:	4801      	ldr	r0, [pc, #4]	@ (8001bd8 <__malloc_unlock+0x8>)
 8001bd2:	f7ff bf09 	b.w	80019e8 <__retarget_lock_release_recursive>
 8001bd6:	bf00      	nop
 8001bd8:	20012eb4 	.word	0x20012eb4

08001bdc <__sfputc_r>:
 8001bdc:	6893      	ldr	r3, [r2, #8]
 8001bde:	3b01      	subs	r3, #1
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	b410      	push	{r4}
 8001be4:	6093      	str	r3, [r2, #8]
 8001be6:	da08      	bge.n	8001bfa <__sfputc_r+0x1e>
 8001be8:	6994      	ldr	r4, [r2, #24]
 8001bea:	42a3      	cmp	r3, r4
 8001bec:	db01      	blt.n	8001bf2 <__sfputc_r+0x16>
 8001bee:	290a      	cmp	r1, #10
 8001bf0:	d103      	bne.n	8001bfa <__sfputc_r+0x1e>
 8001bf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bf6:	f000 bb6b 	b.w	80022d0 <__swbuf_r>
 8001bfa:	6813      	ldr	r3, [r2, #0]
 8001bfc:	1c58      	adds	r0, r3, #1
 8001bfe:	6010      	str	r0, [r2, #0]
 8001c00:	7019      	strb	r1, [r3, #0]
 8001c02:	4608      	mov	r0, r1
 8001c04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <__sfputs_r>:
 8001c0a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c0c:	4606      	mov	r6, r0
 8001c0e:	460f      	mov	r7, r1
 8001c10:	4614      	mov	r4, r2
 8001c12:	18d5      	adds	r5, r2, r3
 8001c14:	42ac      	cmp	r4, r5
 8001c16:	d101      	bne.n	8001c1c <__sfputs_r+0x12>
 8001c18:	2000      	movs	r0, #0
 8001c1a:	e007      	b.n	8001c2c <__sfputs_r+0x22>
 8001c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c20:	463a      	mov	r2, r7
 8001c22:	4630      	mov	r0, r6
 8001c24:	f7ff ffda 	bl	8001bdc <__sfputc_r>
 8001c28:	1c43      	adds	r3, r0, #1
 8001c2a:	d1f3      	bne.n	8001c14 <__sfputs_r+0xa>
 8001c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c30 <_vfiprintf_r>:
 8001c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c34:	460d      	mov	r5, r1
 8001c36:	b09d      	sub	sp, #116	@ 0x74
 8001c38:	4614      	mov	r4, r2
 8001c3a:	4698      	mov	r8, r3
 8001c3c:	4606      	mov	r6, r0
 8001c3e:	b118      	cbz	r0, 8001c48 <_vfiprintf_r+0x18>
 8001c40:	6a03      	ldr	r3, [r0, #32]
 8001c42:	b90b      	cbnz	r3, 8001c48 <_vfiprintf_r+0x18>
 8001c44:	f7ff fdd0 	bl	80017e8 <__sinit>
 8001c48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c4a:	07d9      	lsls	r1, r3, #31
 8001c4c:	d405      	bmi.n	8001c5a <_vfiprintf_r+0x2a>
 8001c4e:	89ab      	ldrh	r3, [r5, #12]
 8001c50:	059a      	lsls	r2, r3, #22
 8001c52:	d402      	bmi.n	8001c5a <_vfiprintf_r+0x2a>
 8001c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c56:	f7ff fec6 	bl	80019e6 <__retarget_lock_acquire_recursive>
 8001c5a:	89ab      	ldrh	r3, [r5, #12]
 8001c5c:	071b      	lsls	r3, r3, #28
 8001c5e:	d501      	bpl.n	8001c64 <_vfiprintf_r+0x34>
 8001c60:	692b      	ldr	r3, [r5, #16]
 8001c62:	b99b      	cbnz	r3, 8001c8c <_vfiprintf_r+0x5c>
 8001c64:	4629      	mov	r1, r5
 8001c66:	4630      	mov	r0, r6
 8001c68:	f000 fb70 	bl	800234c <__swsetup_r>
 8001c6c:	b170      	cbz	r0, 8001c8c <_vfiprintf_r+0x5c>
 8001c6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c70:	07dc      	lsls	r4, r3, #31
 8001c72:	d504      	bpl.n	8001c7e <_vfiprintf_r+0x4e>
 8001c74:	f04f 30ff 	mov.w	r0, #4294967295
 8001c78:	b01d      	add	sp, #116	@ 0x74
 8001c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c7e:	89ab      	ldrh	r3, [r5, #12]
 8001c80:	0598      	lsls	r0, r3, #22
 8001c82:	d4f7      	bmi.n	8001c74 <_vfiprintf_r+0x44>
 8001c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c86:	f7ff feaf 	bl	80019e8 <__retarget_lock_release_recursive>
 8001c8a:	e7f3      	b.n	8001c74 <_vfiprintf_r+0x44>
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c90:	2320      	movs	r3, #32
 8001c92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c96:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c9a:	2330      	movs	r3, #48	@ 0x30
 8001c9c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001e4c <_vfiprintf_r+0x21c>
 8001ca0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001ca4:	f04f 0901 	mov.w	r9, #1
 8001ca8:	4623      	mov	r3, r4
 8001caa:	469a      	mov	sl, r3
 8001cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001cb0:	b10a      	cbz	r2, 8001cb6 <_vfiprintf_r+0x86>
 8001cb2:	2a25      	cmp	r2, #37	@ 0x25
 8001cb4:	d1f9      	bne.n	8001caa <_vfiprintf_r+0x7a>
 8001cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8001cba:	d00b      	beq.n	8001cd4 <_vfiprintf_r+0xa4>
 8001cbc:	465b      	mov	r3, fp
 8001cbe:	4622      	mov	r2, r4
 8001cc0:	4629      	mov	r1, r5
 8001cc2:	4630      	mov	r0, r6
 8001cc4:	f7ff ffa1 	bl	8001c0a <__sfputs_r>
 8001cc8:	3001      	adds	r0, #1
 8001cca:	f000 80a7 	beq.w	8001e1c <_vfiprintf_r+0x1ec>
 8001cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001cd0:	445a      	add	r2, fp
 8001cd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8001cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	f000 809f 	beq.w	8001e1c <_vfiprintf_r+0x1ec>
 8001cde:	2300      	movs	r3, #0
 8001ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ce8:	f10a 0a01 	add.w	sl, sl, #1
 8001cec:	9304      	str	r3, [sp, #16]
 8001cee:	9307      	str	r3, [sp, #28]
 8001cf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001cf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8001cf6:	4654      	mov	r4, sl
 8001cf8:	2205      	movs	r2, #5
 8001cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001cfe:	4853      	ldr	r0, [pc, #332]	@ (8001e4c <_vfiprintf_r+0x21c>)
 8001d00:	f7fe fa76 	bl	80001f0 <memchr>
 8001d04:	9a04      	ldr	r2, [sp, #16]
 8001d06:	b9d8      	cbnz	r0, 8001d40 <_vfiprintf_r+0x110>
 8001d08:	06d1      	lsls	r1, r2, #27
 8001d0a:	bf44      	itt	mi
 8001d0c:	2320      	movmi	r3, #32
 8001d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d12:	0713      	lsls	r3, r2, #28
 8001d14:	bf44      	itt	mi
 8001d16:	232b      	movmi	r3, #43	@ 0x2b
 8001d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8001d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d22:	d015      	beq.n	8001d50 <_vfiprintf_r+0x120>
 8001d24:	9a07      	ldr	r2, [sp, #28]
 8001d26:	4654      	mov	r4, sl
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f04f 0c0a 	mov.w	ip, #10
 8001d2e:	4621      	mov	r1, r4
 8001d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d34:	3b30      	subs	r3, #48	@ 0x30
 8001d36:	2b09      	cmp	r3, #9
 8001d38:	d94b      	bls.n	8001dd2 <_vfiprintf_r+0x1a2>
 8001d3a:	b1b0      	cbz	r0, 8001d6a <_vfiprintf_r+0x13a>
 8001d3c:	9207      	str	r2, [sp, #28]
 8001d3e:	e014      	b.n	8001d6a <_vfiprintf_r+0x13a>
 8001d40:	eba0 0308 	sub.w	r3, r0, r8
 8001d44:	fa09 f303 	lsl.w	r3, r9, r3
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	9304      	str	r3, [sp, #16]
 8001d4c:	46a2      	mov	sl, r4
 8001d4e:	e7d2      	b.n	8001cf6 <_vfiprintf_r+0xc6>
 8001d50:	9b03      	ldr	r3, [sp, #12]
 8001d52:	1d19      	adds	r1, r3, #4
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	9103      	str	r1, [sp, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	bfbb      	ittet	lt
 8001d5c:	425b      	neglt	r3, r3
 8001d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8001d62:	9307      	strge	r3, [sp, #28]
 8001d64:	9307      	strlt	r3, [sp, #28]
 8001d66:	bfb8      	it	lt
 8001d68:	9204      	strlt	r2, [sp, #16]
 8001d6a:	7823      	ldrb	r3, [r4, #0]
 8001d6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d6e:	d10a      	bne.n	8001d86 <_vfiprintf_r+0x156>
 8001d70:	7863      	ldrb	r3, [r4, #1]
 8001d72:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d74:	d132      	bne.n	8001ddc <_vfiprintf_r+0x1ac>
 8001d76:	9b03      	ldr	r3, [sp, #12]
 8001d78:	1d1a      	adds	r2, r3, #4
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	9203      	str	r2, [sp, #12]
 8001d7e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d82:	3402      	adds	r4, #2
 8001d84:	9305      	str	r3, [sp, #20]
 8001d86:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001e5c <_vfiprintf_r+0x22c>
 8001d8a:	7821      	ldrb	r1, [r4, #0]
 8001d8c:	2203      	movs	r2, #3
 8001d8e:	4650      	mov	r0, sl
 8001d90:	f7fe fa2e 	bl	80001f0 <memchr>
 8001d94:	b138      	cbz	r0, 8001da6 <_vfiprintf_r+0x176>
 8001d96:	9b04      	ldr	r3, [sp, #16]
 8001d98:	eba0 000a 	sub.w	r0, r0, sl
 8001d9c:	2240      	movs	r2, #64	@ 0x40
 8001d9e:	4082      	lsls	r2, r0
 8001da0:	4313      	orrs	r3, r2
 8001da2:	3401      	adds	r4, #1
 8001da4:	9304      	str	r3, [sp, #16]
 8001da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001daa:	4829      	ldr	r0, [pc, #164]	@ (8001e50 <_vfiprintf_r+0x220>)
 8001dac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001db0:	2206      	movs	r2, #6
 8001db2:	f7fe fa1d 	bl	80001f0 <memchr>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d03f      	beq.n	8001e3a <_vfiprintf_r+0x20a>
 8001dba:	4b26      	ldr	r3, [pc, #152]	@ (8001e54 <_vfiprintf_r+0x224>)
 8001dbc:	bb1b      	cbnz	r3, 8001e06 <_vfiprintf_r+0x1d6>
 8001dbe:	9b03      	ldr	r3, [sp, #12]
 8001dc0:	3307      	adds	r3, #7
 8001dc2:	f023 0307 	bic.w	r3, r3, #7
 8001dc6:	3308      	adds	r3, #8
 8001dc8:	9303      	str	r3, [sp, #12]
 8001dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001dcc:	443b      	add	r3, r7
 8001dce:	9309      	str	r3, [sp, #36]	@ 0x24
 8001dd0:	e76a      	b.n	8001ca8 <_vfiprintf_r+0x78>
 8001dd2:	fb0c 3202 	mla	r2, ip, r2, r3
 8001dd6:	460c      	mov	r4, r1
 8001dd8:	2001      	movs	r0, #1
 8001dda:	e7a8      	b.n	8001d2e <_vfiprintf_r+0xfe>
 8001ddc:	2300      	movs	r3, #0
 8001dde:	3401      	adds	r4, #1
 8001de0:	9305      	str	r3, [sp, #20]
 8001de2:	4619      	mov	r1, r3
 8001de4:	f04f 0c0a 	mov.w	ip, #10
 8001de8:	4620      	mov	r0, r4
 8001dea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001dee:	3a30      	subs	r2, #48	@ 0x30
 8001df0:	2a09      	cmp	r2, #9
 8001df2:	d903      	bls.n	8001dfc <_vfiprintf_r+0x1cc>
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d0c6      	beq.n	8001d86 <_vfiprintf_r+0x156>
 8001df8:	9105      	str	r1, [sp, #20]
 8001dfa:	e7c4      	b.n	8001d86 <_vfiprintf_r+0x156>
 8001dfc:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e00:	4604      	mov	r4, r0
 8001e02:	2301      	movs	r3, #1
 8001e04:	e7f0      	b.n	8001de8 <_vfiprintf_r+0x1b8>
 8001e06:	ab03      	add	r3, sp, #12
 8001e08:	9300      	str	r3, [sp, #0]
 8001e0a:	462a      	mov	r2, r5
 8001e0c:	4b12      	ldr	r3, [pc, #72]	@ (8001e58 <_vfiprintf_r+0x228>)
 8001e0e:	a904      	add	r1, sp, #16
 8001e10:	4630      	mov	r0, r6
 8001e12:	f3af 8000 	nop.w
 8001e16:	4607      	mov	r7, r0
 8001e18:	1c78      	adds	r0, r7, #1
 8001e1a:	d1d6      	bne.n	8001dca <_vfiprintf_r+0x19a>
 8001e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e1e:	07d9      	lsls	r1, r3, #31
 8001e20:	d405      	bmi.n	8001e2e <_vfiprintf_r+0x1fe>
 8001e22:	89ab      	ldrh	r3, [r5, #12]
 8001e24:	059a      	lsls	r2, r3, #22
 8001e26:	d402      	bmi.n	8001e2e <_vfiprintf_r+0x1fe>
 8001e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e2a:	f7ff fddd 	bl	80019e8 <__retarget_lock_release_recursive>
 8001e2e:	89ab      	ldrh	r3, [r5, #12]
 8001e30:	065b      	lsls	r3, r3, #25
 8001e32:	f53f af1f 	bmi.w	8001c74 <_vfiprintf_r+0x44>
 8001e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001e38:	e71e      	b.n	8001c78 <_vfiprintf_r+0x48>
 8001e3a:	ab03      	add	r3, sp, #12
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	462a      	mov	r2, r5
 8001e40:	4b05      	ldr	r3, [pc, #20]	@ (8001e58 <_vfiprintf_r+0x228>)
 8001e42:	a904      	add	r1, sp, #16
 8001e44:	4630      	mov	r0, r6
 8001e46:	f000 f879 	bl	8001f3c <_printf_i>
 8001e4a:	e7e4      	b.n	8001e16 <_vfiprintf_r+0x1e6>
 8001e4c:	08002752 	.word	0x08002752
 8001e50:	0800275c 	.word	0x0800275c
 8001e54:	00000000 	.word	0x00000000
 8001e58:	08001c0b 	.word	0x08001c0b
 8001e5c:	08002758 	.word	0x08002758

08001e60 <_printf_common>:
 8001e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e64:	4616      	mov	r6, r2
 8001e66:	4698      	mov	r8, r3
 8001e68:	688a      	ldr	r2, [r1, #8]
 8001e6a:	690b      	ldr	r3, [r1, #16]
 8001e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e70:	4293      	cmp	r3, r2
 8001e72:	bfb8      	it	lt
 8001e74:	4613      	movlt	r3, r2
 8001e76:	6033      	str	r3, [r6, #0]
 8001e78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e7c:	4607      	mov	r7, r0
 8001e7e:	460c      	mov	r4, r1
 8001e80:	b10a      	cbz	r2, 8001e86 <_printf_common+0x26>
 8001e82:	3301      	adds	r3, #1
 8001e84:	6033      	str	r3, [r6, #0]
 8001e86:	6823      	ldr	r3, [r4, #0]
 8001e88:	0699      	lsls	r1, r3, #26
 8001e8a:	bf42      	ittt	mi
 8001e8c:	6833      	ldrmi	r3, [r6, #0]
 8001e8e:	3302      	addmi	r3, #2
 8001e90:	6033      	strmi	r3, [r6, #0]
 8001e92:	6825      	ldr	r5, [r4, #0]
 8001e94:	f015 0506 	ands.w	r5, r5, #6
 8001e98:	d106      	bne.n	8001ea8 <_printf_common+0x48>
 8001e9a:	f104 0a19 	add.w	sl, r4, #25
 8001e9e:	68e3      	ldr	r3, [r4, #12]
 8001ea0:	6832      	ldr	r2, [r6, #0]
 8001ea2:	1a9b      	subs	r3, r3, r2
 8001ea4:	42ab      	cmp	r3, r5
 8001ea6:	dc26      	bgt.n	8001ef6 <_printf_common+0x96>
 8001ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001eac:	6822      	ldr	r2, [r4, #0]
 8001eae:	3b00      	subs	r3, #0
 8001eb0:	bf18      	it	ne
 8001eb2:	2301      	movne	r3, #1
 8001eb4:	0692      	lsls	r2, r2, #26
 8001eb6:	d42b      	bmi.n	8001f10 <_printf_common+0xb0>
 8001eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001ebc:	4641      	mov	r1, r8
 8001ebe:	4638      	mov	r0, r7
 8001ec0:	47c8      	blx	r9
 8001ec2:	3001      	adds	r0, #1
 8001ec4:	d01e      	beq.n	8001f04 <_printf_common+0xa4>
 8001ec6:	6823      	ldr	r3, [r4, #0]
 8001ec8:	6922      	ldr	r2, [r4, #16]
 8001eca:	f003 0306 	and.w	r3, r3, #6
 8001ece:	2b04      	cmp	r3, #4
 8001ed0:	bf02      	ittt	eq
 8001ed2:	68e5      	ldreq	r5, [r4, #12]
 8001ed4:	6833      	ldreq	r3, [r6, #0]
 8001ed6:	1aed      	subeq	r5, r5, r3
 8001ed8:	68a3      	ldr	r3, [r4, #8]
 8001eda:	bf0c      	ite	eq
 8001edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ee0:	2500      	movne	r5, #0
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	bfc4      	itt	gt
 8001ee6:	1a9b      	subgt	r3, r3, r2
 8001ee8:	18ed      	addgt	r5, r5, r3
 8001eea:	2600      	movs	r6, #0
 8001eec:	341a      	adds	r4, #26
 8001eee:	42b5      	cmp	r5, r6
 8001ef0:	d11a      	bne.n	8001f28 <_printf_common+0xc8>
 8001ef2:	2000      	movs	r0, #0
 8001ef4:	e008      	b.n	8001f08 <_printf_common+0xa8>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	4652      	mov	r2, sl
 8001efa:	4641      	mov	r1, r8
 8001efc:	4638      	mov	r0, r7
 8001efe:	47c8      	blx	r9
 8001f00:	3001      	adds	r0, #1
 8001f02:	d103      	bne.n	8001f0c <_printf_common+0xac>
 8001f04:	f04f 30ff 	mov.w	r0, #4294967295
 8001f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f0c:	3501      	adds	r5, #1
 8001f0e:	e7c6      	b.n	8001e9e <_printf_common+0x3e>
 8001f10:	18e1      	adds	r1, r4, r3
 8001f12:	1c5a      	adds	r2, r3, #1
 8001f14:	2030      	movs	r0, #48	@ 0x30
 8001f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001f1a:	4422      	add	r2, r4
 8001f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001f20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001f24:	3302      	adds	r3, #2
 8001f26:	e7c7      	b.n	8001eb8 <_printf_common+0x58>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	4622      	mov	r2, r4
 8001f2c:	4641      	mov	r1, r8
 8001f2e:	4638      	mov	r0, r7
 8001f30:	47c8      	blx	r9
 8001f32:	3001      	adds	r0, #1
 8001f34:	d0e6      	beq.n	8001f04 <_printf_common+0xa4>
 8001f36:	3601      	adds	r6, #1
 8001f38:	e7d9      	b.n	8001eee <_printf_common+0x8e>
	...

08001f3c <_printf_i>:
 8001f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f40:	7e0f      	ldrb	r7, [r1, #24]
 8001f42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001f44:	2f78      	cmp	r7, #120	@ 0x78
 8001f46:	4691      	mov	r9, r2
 8001f48:	4680      	mov	r8, r0
 8001f4a:	460c      	mov	r4, r1
 8001f4c:	469a      	mov	sl, r3
 8001f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001f52:	d807      	bhi.n	8001f64 <_printf_i+0x28>
 8001f54:	2f62      	cmp	r7, #98	@ 0x62
 8001f56:	d80a      	bhi.n	8001f6e <_printf_i+0x32>
 8001f58:	2f00      	cmp	r7, #0
 8001f5a:	f000 80d1 	beq.w	8002100 <_printf_i+0x1c4>
 8001f5e:	2f58      	cmp	r7, #88	@ 0x58
 8001f60:	f000 80b8 	beq.w	80020d4 <_printf_i+0x198>
 8001f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f6c:	e03a      	b.n	8001fe4 <_printf_i+0xa8>
 8001f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f72:	2b15      	cmp	r3, #21
 8001f74:	d8f6      	bhi.n	8001f64 <_printf_i+0x28>
 8001f76:	a101      	add	r1, pc, #4	@ (adr r1, 8001f7c <_printf_i+0x40>)
 8001f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f7c:	08001fd5 	.word	0x08001fd5
 8001f80:	08001fe9 	.word	0x08001fe9
 8001f84:	08001f65 	.word	0x08001f65
 8001f88:	08001f65 	.word	0x08001f65
 8001f8c:	08001f65 	.word	0x08001f65
 8001f90:	08001f65 	.word	0x08001f65
 8001f94:	08001fe9 	.word	0x08001fe9
 8001f98:	08001f65 	.word	0x08001f65
 8001f9c:	08001f65 	.word	0x08001f65
 8001fa0:	08001f65 	.word	0x08001f65
 8001fa4:	08001f65 	.word	0x08001f65
 8001fa8:	080020e7 	.word	0x080020e7
 8001fac:	08002013 	.word	0x08002013
 8001fb0:	080020a1 	.word	0x080020a1
 8001fb4:	08001f65 	.word	0x08001f65
 8001fb8:	08001f65 	.word	0x08001f65
 8001fbc:	08002109 	.word	0x08002109
 8001fc0:	08001f65 	.word	0x08001f65
 8001fc4:	08002013 	.word	0x08002013
 8001fc8:	08001f65 	.word	0x08001f65
 8001fcc:	08001f65 	.word	0x08001f65
 8001fd0:	080020a9 	.word	0x080020a9
 8001fd4:	6833      	ldr	r3, [r6, #0]
 8001fd6:	1d1a      	adds	r2, r3, #4
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6032      	str	r2, [r6, #0]
 8001fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e09c      	b.n	8002122 <_printf_i+0x1e6>
 8001fe8:	6833      	ldr	r3, [r6, #0]
 8001fea:	6820      	ldr	r0, [r4, #0]
 8001fec:	1d19      	adds	r1, r3, #4
 8001fee:	6031      	str	r1, [r6, #0]
 8001ff0:	0606      	lsls	r6, r0, #24
 8001ff2:	d501      	bpl.n	8001ff8 <_printf_i+0xbc>
 8001ff4:	681d      	ldr	r5, [r3, #0]
 8001ff6:	e003      	b.n	8002000 <_printf_i+0xc4>
 8001ff8:	0645      	lsls	r5, r0, #25
 8001ffa:	d5fb      	bpl.n	8001ff4 <_printf_i+0xb8>
 8001ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002000:	2d00      	cmp	r5, #0
 8002002:	da03      	bge.n	800200c <_printf_i+0xd0>
 8002004:	232d      	movs	r3, #45	@ 0x2d
 8002006:	426d      	negs	r5, r5
 8002008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800200c:	4858      	ldr	r0, [pc, #352]	@ (8002170 <_printf_i+0x234>)
 800200e:	230a      	movs	r3, #10
 8002010:	e011      	b.n	8002036 <_printf_i+0xfa>
 8002012:	6821      	ldr	r1, [r4, #0]
 8002014:	6833      	ldr	r3, [r6, #0]
 8002016:	0608      	lsls	r0, r1, #24
 8002018:	f853 5b04 	ldr.w	r5, [r3], #4
 800201c:	d402      	bmi.n	8002024 <_printf_i+0xe8>
 800201e:	0649      	lsls	r1, r1, #25
 8002020:	bf48      	it	mi
 8002022:	b2ad      	uxthmi	r5, r5
 8002024:	2f6f      	cmp	r7, #111	@ 0x6f
 8002026:	4852      	ldr	r0, [pc, #328]	@ (8002170 <_printf_i+0x234>)
 8002028:	6033      	str	r3, [r6, #0]
 800202a:	bf14      	ite	ne
 800202c:	230a      	movne	r3, #10
 800202e:	2308      	moveq	r3, #8
 8002030:	2100      	movs	r1, #0
 8002032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002036:	6866      	ldr	r6, [r4, #4]
 8002038:	60a6      	str	r6, [r4, #8]
 800203a:	2e00      	cmp	r6, #0
 800203c:	db05      	blt.n	800204a <_printf_i+0x10e>
 800203e:	6821      	ldr	r1, [r4, #0]
 8002040:	432e      	orrs	r6, r5
 8002042:	f021 0104 	bic.w	r1, r1, #4
 8002046:	6021      	str	r1, [r4, #0]
 8002048:	d04b      	beq.n	80020e2 <_printf_i+0x1a6>
 800204a:	4616      	mov	r6, r2
 800204c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002050:	fb03 5711 	mls	r7, r3, r1, r5
 8002054:	5dc7      	ldrb	r7, [r0, r7]
 8002056:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800205a:	462f      	mov	r7, r5
 800205c:	42bb      	cmp	r3, r7
 800205e:	460d      	mov	r5, r1
 8002060:	d9f4      	bls.n	800204c <_printf_i+0x110>
 8002062:	2b08      	cmp	r3, #8
 8002064:	d10b      	bne.n	800207e <_printf_i+0x142>
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	07df      	lsls	r7, r3, #31
 800206a:	d508      	bpl.n	800207e <_printf_i+0x142>
 800206c:	6923      	ldr	r3, [r4, #16]
 800206e:	6861      	ldr	r1, [r4, #4]
 8002070:	4299      	cmp	r1, r3
 8002072:	bfde      	ittt	le
 8002074:	2330      	movle	r3, #48	@ 0x30
 8002076:	f806 3c01 	strble.w	r3, [r6, #-1]
 800207a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800207e:	1b92      	subs	r2, r2, r6
 8002080:	6122      	str	r2, [r4, #16]
 8002082:	f8cd a000 	str.w	sl, [sp]
 8002086:	464b      	mov	r3, r9
 8002088:	aa03      	add	r2, sp, #12
 800208a:	4621      	mov	r1, r4
 800208c:	4640      	mov	r0, r8
 800208e:	f7ff fee7 	bl	8001e60 <_printf_common>
 8002092:	3001      	adds	r0, #1
 8002094:	d14a      	bne.n	800212c <_printf_i+0x1f0>
 8002096:	f04f 30ff 	mov.w	r0, #4294967295
 800209a:	b004      	add	sp, #16
 800209c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	f043 0320 	orr.w	r3, r3, #32
 80020a6:	6023      	str	r3, [r4, #0]
 80020a8:	4832      	ldr	r0, [pc, #200]	@ (8002174 <_printf_i+0x238>)
 80020aa:	2778      	movs	r7, #120	@ 0x78
 80020ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80020b0:	6823      	ldr	r3, [r4, #0]
 80020b2:	6831      	ldr	r1, [r6, #0]
 80020b4:	061f      	lsls	r7, r3, #24
 80020b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80020ba:	d402      	bmi.n	80020c2 <_printf_i+0x186>
 80020bc:	065f      	lsls	r7, r3, #25
 80020be:	bf48      	it	mi
 80020c0:	b2ad      	uxthmi	r5, r5
 80020c2:	6031      	str	r1, [r6, #0]
 80020c4:	07d9      	lsls	r1, r3, #31
 80020c6:	bf44      	itt	mi
 80020c8:	f043 0320 	orrmi.w	r3, r3, #32
 80020cc:	6023      	strmi	r3, [r4, #0]
 80020ce:	b11d      	cbz	r5, 80020d8 <_printf_i+0x19c>
 80020d0:	2310      	movs	r3, #16
 80020d2:	e7ad      	b.n	8002030 <_printf_i+0xf4>
 80020d4:	4826      	ldr	r0, [pc, #152]	@ (8002170 <_printf_i+0x234>)
 80020d6:	e7e9      	b.n	80020ac <_printf_i+0x170>
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	f023 0320 	bic.w	r3, r3, #32
 80020de:	6023      	str	r3, [r4, #0]
 80020e0:	e7f6      	b.n	80020d0 <_printf_i+0x194>
 80020e2:	4616      	mov	r6, r2
 80020e4:	e7bd      	b.n	8002062 <_printf_i+0x126>
 80020e6:	6833      	ldr	r3, [r6, #0]
 80020e8:	6825      	ldr	r5, [r4, #0]
 80020ea:	6961      	ldr	r1, [r4, #20]
 80020ec:	1d18      	adds	r0, r3, #4
 80020ee:	6030      	str	r0, [r6, #0]
 80020f0:	062e      	lsls	r6, r5, #24
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	d501      	bpl.n	80020fa <_printf_i+0x1be>
 80020f6:	6019      	str	r1, [r3, #0]
 80020f8:	e002      	b.n	8002100 <_printf_i+0x1c4>
 80020fa:	0668      	lsls	r0, r5, #25
 80020fc:	d5fb      	bpl.n	80020f6 <_printf_i+0x1ba>
 80020fe:	8019      	strh	r1, [r3, #0]
 8002100:	2300      	movs	r3, #0
 8002102:	6123      	str	r3, [r4, #16]
 8002104:	4616      	mov	r6, r2
 8002106:	e7bc      	b.n	8002082 <_printf_i+0x146>
 8002108:	6833      	ldr	r3, [r6, #0]
 800210a:	1d1a      	adds	r2, r3, #4
 800210c:	6032      	str	r2, [r6, #0]
 800210e:	681e      	ldr	r6, [r3, #0]
 8002110:	6862      	ldr	r2, [r4, #4]
 8002112:	2100      	movs	r1, #0
 8002114:	4630      	mov	r0, r6
 8002116:	f7fe f86b 	bl	80001f0 <memchr>
 800211a:	b108      	cbz	r0, 8002120 <_printf_i+0x1e4>
 800211c:	1b80      	subs	r0, r0, r6
 800211e:	6060      	str	r0, [r4, #4]
 8002120:	6863      	ldr	r3, [r4, #4]
 8002122:	6123      	str	r3, [r4, #16]
 8002124:	2300      	movs	r3, #0
 8002126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800212a:	e7aa      	b.n	8002082 <_printf_i+0x146>
 800212c:	6923      	ldr	r3, [r4, #16]
 800212e:	4632      	mov	r2, r6
 8002130:	4649      	mov	r1, r9
 8002132:	4640      	mov	r0, r8
 8002134:	47d0      	blx	sl
 8002136:	3001      	adds	r0, #1
 8002138:	d0ad      	beq.n	8002096 <_printf_i+0x15a>
 800213a:	6823      	ldr	r3, [r4, #0]
 800213c:	079b      	lsls	r3, r3, #30
 800213e:	d413      	bmi.n	8002168 <_printf_i+0x22c>
 8002140:	68e0      	ldr	r0, [r4, #12]
 8002142:	9b03      	ldr	r3, [sp, #12]
 8002144:	4298      	cmp	r0, r3
 8002146:	bfb8      	it	lt
 8002148:	4618      	movlt	r0, r3
 800214a:	e7a6      	b.n	800209a <_printf_i+0x15e>
 800214c:	2301      	movs	r3, #1
 800214e:	4632      	mov	r2, r6
 8002150:	4649      	mov	r1, r9
 8002152:	4640      	mov	r0, r8
 8002154:	47d0      	blx	sl
 8002156:	3001      	adds	r0, #1
 8002158:	d09d      	beq.n	8002096 <_printf_i+0x15a>
 800215a:	3501      	adds	r5, #1
 800215c:	68e3      	ldr	r3, [r4, #12]
 800215e:	9903      	ldr	r1, [sp, #12]
 8002160:	1a5b      	subs	r3, r3, r1
 8002162:	42ab      	cmp	r3, r5
 8002164:	dcf2      	bgt.n	800214c <_printf_i+0x210>
 8002166:	e7eb      	b.n	8002140 <_printf_i+0x204>
 8002168:	2500      	movs	r5, #0
 800216a:	f104 0619 	add.w	r6, r4, #25
 800216e:	e7f5      	b.n	800215c <_printf_i+0x220>
 8002170:	08002763 	.word	0x08002763
 8002174:	08002774 	.word	0x08002774

08002178 <__sflush_r>:
 8002178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800217c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002180:	0716      	lsls	r6, r2, #28
 8002182:	4605      	mov	r5, r0
 8002184:	460c      	mov	r4, r1
 8002186:	d454      	bmi.n	8002232 <__sflush_r+0xba>
 8002188:	684b      	ldr	r3, [r1, #4]
 800218a:	2b00      	cmp	r3, #0
 800218c:	dc02      	bgt.n	8002194 <__sflush_r+0x1c>
 800218e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002190:	2b00      	cmp	r3, #0
 8002192:	dd48      	ble.n	8002226 <__sflush_r+0xae>
 8002194:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002196:	2e00      	cmp	r6, #0
 8002198:	d045      	beq.n	8002226 <__sflush_r+0xae>
 800219a:	2300      	movs	r3, #0
 800219c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80021a0:	682f      	ldr	r7, [r5, #0]
 80021a2:	6a21      	ldr	r1, [r4, #32]
 80021a4:	602b      	str	r3, [r5, #0]
 80021a6:	d030      	beq.n	800220a <__sflush_r+0x92>
 80021a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021aa:	89a3      	ldrh	r3, [r4, #12]
 80021ac:	0759      	lsls	r1, r3, #29
 80021ae:	d505      	bpl.n	80021bc <__sflush_r+0x44>
 80021b0:	6863      	ldr	r3, [r4, #4]
 80021b2:	1ad2      	subs	r2, r2, r3
 80021b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80021b6:	b10b      	cbz	r3, 80021bc <__sflush_r+0x44>
 80021b8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021ba:	1ad2      	subs	r2, r2, r3
 80021bc:	2300      	movs	r3, #0
 80021be:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021c0:	6a21      	ldr	r1, [r4, #32]
 80021c2:	4628      	mov	r0, r5
 80021c4:	47b0      	blx	r6
 80021c6:	1c43      	adds	r3, r0, #1
 80021c8:	89a3      	ldrh	r3, [r4, #12]
 80021ca:	d106      	bne.n	80021da <__sflush_r+0x62>
 80021cc:	6829      	ldr	r1, [r5, #0]
 80021ce:	291d      	cmp	r1, #29
 80021d0:	d82b      	bhi.n	800222a <__sflush_r+0xb2>
 80021d2:	4a2a      	ldr	r2, [pc, #168]	@ (800227c <__sflush_r+0x104>)
 80021d4:	40ca      	lsrs	r2, r1
 80021d6:	07d6      	lsls	r6, r2, #31
 80021d8:	d527      	bpl.n	800222a <__sflush_r+0xb2>
 80021da:	2200      	movs	r2, #0
 80021dc:	6062      	str	r2, [r4, #4]
 80021de:	04d9      	lsls	r1, r3, #19
 80021e0:	6922      	ldr	r2, [r4, #16]
 80021e2:	6022      	str	r2, [r4, #0]
 80021e4:	d504      	bpl.n	80021f0 <__sflush_r+0x78>
 80021e6:	1c42      	adds	r2, r0, #1
 80021e8:	d101      	bne.n	80021ee <__sflush_r+0x76>
 80021ea:	682b      	ldr	r3, [r5, #0]
 80021ec:	b903      	cbnz	r3, 80021f0 <__sflush_r+0x78>
 80021ee:	6560      	str	r0, [r4, #84]	@ 0x54
 80021f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80021f2:	602f      	str	r7, [r5, #0]
 80021f4:	b1b9      	cbz	r1, 8002226 <__sflush_r+0xae>
 80021f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80021fa:	4299      	cmp	r1, r3
 80021fc:	d002      	beq.n	8002204 <__sflush_r+0x8c>
 80021fe:	4628      	mov	r0, r5
 8002200:	f7ff fbf4 	bl	80019ec <_free_r>
 8002204:	2300      	movs	r3, #0
 8002206:	6363      	str	r3, [r4, #52]	@ 0x34
 8002208:	e00d      	b.n	8002226 <__sflush_r+0xae>
 800220a:	2301      	movs	r3, #1
 800220c:	4628      	mov	r0, r5
 800220e:	47b0      	blx	r6
 8002210:	4602      	mov	r2, r0
 8002212:	1c50      	adds	r0, r2, #1
 8002214:	d1c9      	bne.n	80021aa <__sflush_r+0x32>
 8002216:	682b      	ldr	r3, [r5, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0c6      	beq.n	80021aa <__sflush_r+0x32>
 800221c:	2b1d      	cmp	r3, #29
 800221e:	d001      	beq.n	8002224 <__sflush_r+0xac>
 8002220:	2b16      	cmp	r3, #22
 8002222:	d11e      	bne.n	8002262 <__sflush_r+0xea>
 8002224:	602f      	str	r7, [r5, #0]
 8002226:	2000      	movs	r0, #0
 8002228:	e022      	b.n	8002270 <__sflush_r+0xf8>
 800222a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800222e:	b21b      	sxth	r3, r3
 8002230:	e01b      	b.n	800226a <__sflush_r+0xf2>
 8002232:	690f      	ldr	r7, [r1, #16]
 8002234:	2f00      	cmp	r7, #0
 8002236:	d0f6      	beq.n	8002226 <__sflush_r+0xae>
 8002238:	0793      	lsls	r3, r2, #30
 800223a:	680e      	ldr	r6, [r1, #0]
 800223c:	bf08      	it	eq
 800223e:	694b      	ldreq	r3, [r1, #20]
 8002240:	600f      	str	r7, [r1, #0]
 8002242:	bf18      	it	ne
 8002244:	2300      	movne	r3, #0
 8002246:	eba6 0807 	sub.w	r8, r6, r7
 800224a:	608b      	str	r3, [r1, #8]
 800224c:	f1b8 0f00 	cmp.w	r8, #0
 8002250:	dde9      	ble.n	8002226 <__sflush_r+0xae>
 8002252:	6a21      	ldr	r1, [r4, #32]
 8002254:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002256:	4643      	mov	r3, r8
 8002258:	463a      	mov	r2, r7
 800225a:	4628      	mov	r0, r5
 800225c:	47b0      	blx	r6
 800225e:	2800      	cmp	r0, #0
 8002260:	dc08      	bgt.n	8002274 <__sflush_r+0xfc>
 8002262:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002266:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800226a:	81a3      	strh	r3, [r4, #12]
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002274:	4407      	add	r7, r0
 8002276:	eba8 0800 	sub.w	r8, r8, r0
 800227a:	e7e7      	b.n	800224c <__sflush_r+0xd4>
 800227c:	20400001 	.word	0x20400001

08002280 <_fflush_r>:
 8002280:	b538      	push	{r3, r4, r5, lr}
 8002282:	690b      	ldr	r3, [r1, #16]
 8002284:	4605      	mov	r5, r0
 8002286:	460c      	mov	r4, r1
 8002288:	b913      	cbnz	r3, 8002290 <_fflush_r+0x10>
 800228a:	2500      	movs	r5, #0
 800228c:	4628      	mov	r0, r5
 800228e:	bd38      	pop	{r3, r4, r5, pc}
 8002290:	b118      	cbz	r0, 800229a <_fflush_r+0x1a>
 8002292:	6a03      	ldr	r3, [r0, #32]
 8002294:	b90b      	cbnz	r3, 800229a <_fflush_r+0x1a>
 8002296:	f7ff faa7 	bl	80017e8 <__sinit>
 800229a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d0f3      	beq.n	800228a <_fflush_r+0xa>
 80022a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80022a4:	07d0      	lsls	r0, r2, #31
 80022a6:	d404      	bmi.n	80022b2 <_fflush_r+0x32>
 80022a8:	0599      	lsls	r1, r3, #22
 80022aa:	d402      	bmi.n	80022b2 <_fflush_r+0x32>
 80022ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022ae:	f7ff fb9a 	bl	80019e6 <__retarget_lock_acquire_recursive>
 80022b2:	4628      	mov	r0, r5
 80022b4:	4621      	mov	r1, r4
 80022b6:	f7ff ff5f 	bl	8002178 <__sflush_r>
 80022ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022bc:	07da      	lsls	r2, r3, #31
 80022be:	4605      	mov	r5, r0
 80022c0:	d4e4      	bmi.n	800228c <_fflush_r+0xc>
 80022c2:	89a3      	ldrh	r3, [r4, #12]
 80022c4:	059b      	lsls	r3, r3, #22
 80022c6:	d4e1      	bmi.n	800228c <_fflush_r+0xc>
 80022c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022ca:	f7ff fb8d 	bl	80019e8 <__retarget_lock_release_recursive>
 80022ce:	e7dd      	b.n	800228c <_fflush_r+0xc>

080022d0 <__swbuf_r>:
 80022d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022d2:	460e      	mov	r6, r1
 80022d4:	4614      	mov	r4, r2
 80022d6:	4605      	mov	r5, r0
 80022d8:	b118      	cbz	r0, 80022e2 <__swbuf_r+0x12>
 80022da:	6a03      	ldr	r3, [r0, #32]
 80022dc:	b90b      	cbnz	r3, 80022e2 <__swbuf_r+0x12>
 80022de:	f7ff fa83 	bl	80017e8 <__sinit>
 80022e2:	69a3      	ldr	r3, [r4, #24]
 80022e4:	60a3      	str	r3, [r4, #8]
 80022e6:	89a3      	ldrh	r3, [r4, #12]
 80022e8:	071a      	lsls	r2, r3, #28
 80022ea:	d501      	bpl.n	80022f0 <__swbuf_r+0x20>
 80022ec:	6923      	ldr	r3, [r4, #16]
 80022ee:	b943      	cbnz	r3, 8002302 <__swbuf_r+0x32>
 80022f0:	4621      	mov	r1, r4
 80022f2:	4628      	mov	r0, r5
 80022f4:	f000 f82a 	bl	800234c <__swsetup_r>
 80022f8:	b118      	cbz	r0, 8002302 <__swbuf_r+0x32>
 80022fa:	f04f 37ff 	mov.w	r7, #4294967295
 80022fe:	4638      	mov	r0, r7
 8002300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	6922      	ldr	r2, [r4, #16]
 8002306:	1a98      	subs	r0, r3, r2
 8002308:	6963      	ldr	r3, [r4, #20]
 800230a:	b2f6      	uxtb	r6, r6
 800230c:	4283      	cmp	r3, r0
 800230e:	4637      	mov	r7, r6
 8002310:	dc05      	bgt.n	800231e <__swbuf_r+0x4e>
 8002312:	4621      	mov	r1, r4
 8002314:	4628      	mov	r0, r5
 8002316:	f7ff ffb3 	bl	8002280 <_fflush_r>
 800231a:	2800      	cmp	r0, #0
 800231c:	d1ed      	bne.n	80022fa <__swbuf_r+0x2a>
 800231e:	68a3      	ldr	r3, [r4, #8]
 8002320:	3b01      	subs	r3, #1
 8002322:	60a3      	str	r3, [r4, #8]
 8002324:	6823      	ldr	r3, [r4, #0]
 8002326:	1c5a      	adds	r2, r3, #1
 8002328:	6022      	str	r2, [r4, #0]
 800232a:	701e      	strb	r6, [r3, #0]
 800232c:	6962      	ldr	r2, [r4, #20]
 800232e:	1c43      	adds	r3, r0, #1
 8002330:	429a      	cmp	r2, r3
 8002332:	d004      	beq.n	800233e <__swbuf_r+0x6e>
 8002334:	89a3      	ldrh	r3, [r4, #12]
 8002336:	07db      	lsls	r3, r3, #31
 8002338:	d5e1      	bpl.n	80022fe <__swbuf_r+0x2e>
 800233a:	2e0a      	cmp	r6, #10
 800233c:	d1df      	bne.n	80022fe <__swbuf_r+0x2e>
 800233e:	4621      	mov	r1, r4
 8002340:	4628      	mov	r0, r5
 8002342:	f7ff ff9d 	bl	8002280 <_fflush_r>
 8002346:	2800      	cmp	r0, #0
 8002348:	d0d9      	beq.n	80022fe <__swbuf_r+0x2e>
 800234a:	e7d6      	b.n	80022fa <__swbuf_r+0x2a>

0800234c <__swsetup_r>:
 800234c:	b538      	push	{r3, r4, r5, lr}
 800234e:	4b29      	ldr	r3, [pc, #164]	@ (80023f4 <__swsetup_r+0xa8>)
 8002350:	4605      	mov	r5, r0
 8002352:	6818      	ldr	r0, [r3, #0]
 8002354:	460c      	mov	r4, r1
 8002356:	b118      	cbz	r0, 8002360 <__swsetup_r+0x14>
 8002358:	6a03      	ldr	r3, [r0, #32]
 800235a:	b90b      	cbnz	r3, 8002360 <__swsetup_r+0x14>
 800235c:	f7ff fa44 	bl	80017e8 <__sinit>
 8002360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002364:	0719      	lsls	r1, r3, #28
 8002366:	d422      	bmi.n	80023ae <__swsetup_r+0x62>
 8002368:	06da      	lsls	r2, r3, #27
 800236a:	d407      	bmi.n	800237c <__swsetup_r+0x30>
 800236c:	2209      	movs	r2, #9
 800236e:	602a      	str	r2, [r5, #0]
 8002370:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002374:	81a3      	strh	r3, [r4, #12]
 8002376:	f04f 30ff 	mov.w	r0, #4294967295
 800237a:	e033      	b.n	80023e4 <__swsetup_r+0x98>
 800237c:	0758      	lsls	r0, r3, #29
 800237e:	d512      	bpl.n	80023a6 <__swsetup_r+0x5a>
 8002380:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002382:	b141      	cbz	r1, 8002396 <__swsetup_r+0x4a>
 8002384:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002388:	4299      	cmp	r1, r3
 800238a:	d002      	beq.n	8002392 <__swsetup_r+0x46>
 800238c:	4628      	mov	r0, r5
 800238e:	f7ff fb2d 	bl	80019ec <_free_r>
 8002392:	2300      	movs	r3, #0
 8002394:	6363      	str	r3, [r4, #52]	@ 0x34
 8002396:	89a3      	ldrh	r3, [r4, #12]
 8002398:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800239c:	81a3      	strh	r3, [r4, #12]
 800239e:	2300      	movs	r3, #0
 80023a0:	6063      	str	r3, [r4, #4]
 80023a2:	6923      	ldr	r3, [r4, #16]
 80023a4:	6023      	str	r3, [r4, #0]
 80023a6:	89a3      	ldrh	r3, [r4, #12]
 80023a8:	f043 0308 	orr.w	r3, r3, #8
 80023ac:	81a3      	strh	r3, [r4, #12]
 80023ae:	6923      	ldr	r3, [r4, #16]
 80023b0:	b94b      	cbnz	r3, 80023c6 <__swsetup_r+0x7a>
 80023b2:	89a3      	ldrh	r3, [r4, #12]
 80023b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80023b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023bc:	d003      	beq.n	80023c6 <__swsetup_r+0x7a>
 80023be:	4621      	mov	r1, r4
 80023c0:	4628      	mov	r0, r5
 80023c2:	f000 f84f 	bl	8002464 <__smakebuf_r>
 80023c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023ca:	f013 0201 	ands.w	r2, r3, #1
 80023ce:	d00a      	beq.n	80023e6 <__swsetup_r+0x9a>
 80023d0:	2200      	movs	r2, #0
 80023d2:	60a2      	str	r2, [r4, #8]
 80023d4:	6962      	ldr	r2, [r4, #20]
 80023d6:	4252      	negs	r2, r2
 80023d8:	61a2      	str	r2, [r4, #24]
 80023da:	6922      	ldr	r2, [r4, #16]
 80023dc:	b942      	cbnz	r2, 80023f0 <__swsetup_r+0xa4>
 80023de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80023e2:	d1c5      	bne.n	8002370 <__swsetup_r+0x24>
 80023e4:	bd38      	pop	{r3, r4, r5, pc}
 80023e6:	0799      	lsls	r1, r3, #30
 80023e8:	bf58      	it	pl
 80023ea:	6962      	ldrpl	r2, [r4, #20]
 80023ec:	60a2      	str	r2, [r4, #8]
 80023ee:	e7f4      	b.n	80023da <__swsetup_r+0x8e>
 80023f0:	2000      	movs	r0, #0
 80023f2:	e7f7      	b.n	80023e4 <__swsetup_r+0x98>
 80023f4:	2000000c 	.word	0x2000000c

080023f8 <_sbrk_r>:
 80023f8:	b538      	push	{r3, r4, r5, lr}
 80023fa:	4d06      	ldr	r5, [pc, #24]	@ (8002414 <_sbrk_r+0x1c>)
 80023fc:	2300      	movs	r3, #0
 80023fe:	4604      	mov	r4, r0
 8002400:	4608      	mov	r0, r1
 8002402:	602b      	str	r3, [r5, #0]
 8002404:	f000 f88c 	bl	8002520 <_sbrk>
 8002408:	1c43      	adds	r3, r0, #1
 800240a:	d102      	bne.n	8002412 <_sbrk_r+0x1a>
 800240c:	682b      	ldr	r3, [r5, #0]
 800240e:	b103      	cbz	r3, 8002412 <_sbrk_r+0x1a>
 8002410:	6023      	str	r3, [r4, #0]
 8002412:	bd38      	pop	{r3, r4, r5, pc}
 8002414:	20012eb0 	.word	0x20012eb0

08002418 <__swhatbuf_r>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	460c      	mov	r4, r1
 800241c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002420:	2900      	cmp	r1, #0
 8002422:	b096      	sub	sp, #88	@ 0x58
 8002424:	4615      	mov	r5, r2
 8002426:	461e      	mov	r6, r3
 8002428:	da0d      	bge.n	8002446 <__swhatbuf_r+0x2e>
 800242a:	89a3      	ldrh	r3, [r4, #12]
 800242c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002430:	f04f 0100 	mov.w	r1, #0
 8002434:	bf14      	ite	ne
 8002436:	2340      	movne	r3, #64	@ 0x40
 8002438:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800243c:	2000      	movs	r0, #0
 800243e:	6031      	str	r1, [r6, #0]
 8002440:	602b      	str	r3, [r5, #0]
 8002442:	b016      	add	sp, #88	@ 0x58
 8002444:	bd70      	pop	{r4, r5, r6, pc}
 8002446:	466a      	mov	r2, sp
 8002448:	f000 f848 	bl	80024dc <_fstat_r>
 800244c:	2800      	cmp	r0, #0
 800244e:	dbec      	blt.n	800242a <__swhatbuf_r+0x12>
 8002450:	9901      	ldr	r1, [sp, #4]
 8002452:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002456:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800245a:	4259      	negs	r1, r3
 800245c:	4159      	adcs	r1, r3
 800245e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002462:	e7eb      	b.n	800243c <__swhatbuf_r+0x24>

08002464 <__smakebuf_r>:
 8002464:	898b      	ldrh	r3, [r1, #12]
 8002466:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002468:	079d      	lsls	r5, r3, #30
 800246a:	4606      	mov	r6, r0
 800246c:	460c      	mov	r4, r1
 800246e:	d507      	bpl.n	8002480 <__smakebuf_r+0x1c>
 8002470:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002474:	6023      	str	r3, [r4, #0]
 8002476:	6123      	str	r3, [r4, #16]
 8002478:	2301      	movs	r3, #1
 800247a:	6163      	str	r3, [r4, #20]
 800247c:	b003      	add	sp, #12
 800247e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002480:	ab01      	add	r3, sp, #4
 8002482:	466a      	mov	r2, sp
 8002484:	f7ff ffc8 	bl	8002418 <__swhatbuf_r>
 8002488:	9f00      	ldr	r7, [sp, #0]
 800248a:	4605      	mov	r5, r0
 800248c:	4639      	mov	r1, r7
 800248e:	4630      	mov	r0, r6
 8002490:	f7ff fb18 	bl	8001ac4 <_malloc_r>
 8002494:	b948      	cbnz	r0, 80024aa <__smakebuf_r+0x46>
 8002496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800249a:	059a      	lsls	r2, r3, #22
 800249c:	d4ee      	bmi.n	800247c <__smakebuf_r+0x18>
 800249e:	f023 0303 	bic.w	r3, r3, #3
 80024a2:	f043 0302 	orr.w	r3, r3, #2
 80024a6:	81a3      	strh	r3, [r4, #12]
 80024a8:	e7e2      	b.n	8002470 <__smakebuf_r+0xc>
 80024aa:	89a3      	ldrh	r3, [r4, #12]
 80024ac:	6020      	str	r0, [r4, #0]
 80024ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024b2:	81a3      	strh	r3, [r4, #12]
 80024b4:	9b01      	ldr	r3, [sp, #4]
 80024b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80024ba:	b15b      	cbz	r3, 80024d4 <__smakebuf_r+0x70>
 80024bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024c0:	4630      	mov	r0, r6
 80024c2:	f000 f81d 	bl	8002500 <_isatty_r>
 80024c6:	b128      	cbz	r0, 80024d4 <__smakebuf_r+0x70>
 80024c8:	89a3      	ldrh	r3, [r4, #12]
 80024ca:	f023 0303 	bic.w	r3, r3, #3
 80024ce:	f043 0301 	orr.w	r3, r3, #1
 80024d2:	81a3      	strh	r3, [r4, #12]
 80024d4:	89a3      	ldrh	r3, [r4, #12]
 80024d6:	431d      	orrs	r5, r3
 80024d8:	81a5      	strh	r5, [r4, #12]
 80024da:	e7cf      	b.n	800247c <__smakebuf_r+0x18>

080024dc <_fstat_r>:
 80024dc:	b538      	push	{r3, r4, r5, lr}
 80024de:	4d07      	ldr	r5, [pc, #28]	@ (80024fc <_fstat_r+0x20>)
 80024e0:	2300      	movs	r3, #0
 80024e2:	4604      	mov	r4, r0
 80024e4:	4608      	mov	r0, r1
 80024e6:	4611      	mov	r1, r2
 80024e8:	602b      	str	r3, [r5, #0]
 80024ea:	f7ff f801 	bl	80014f0 <_fstat>
 80024ee:	1c43      	adds	r3, r0, #1
 80024f0:	d102      	bne.n	80024f8 <_fstat_r+0x1c>
 80024f2:	682b      	ldr	r3, [r5, #0]
 80024f4:	b103      	cbz	r3, 80024f8 <_fstat_r+0x1c>
 80024f6:	6023      	str	r3, [r4, #0]
 80024f8:	bd38      	pop	{r3, r4, r5, pc}
 80024fa:	bf00      	nop
 80024fc:	20012eb0 	.word	0x20012eb0

08002500 <_isatty_r>:
 8002500:	b538      	push	{r3, r4, r5, lr}
 8002502:	4d06      	ldr	r5, [pc, #24]	@ (800251c <_isatty_r+0x1c>)
 8002504:	2300      	movs	r3, #0
 8002506:	4604      	mov	r4, r0
 8002508:	4608      	mov	r0, r1
 800250a:	602b      	str	r3, [r5, #0]
 800250c:	f7ff f800 	bl	8001510 <_isatty>
 8002510:	1c43      	adds	r3, r0, #1
 8002512:	d102      	bne.n	800251a <_isatty_r+0x1a>
 8002514:	682b      	ldr	r3, [r5, #0]
 8002516:	b103      	cbz	r3, 800251a <_isatty_r+0x1a>
 8002518:	6023      	str	r3, [r4, #0]
 800251a:	bd38      	pop	{r3, r4, r5, pc}
 800251c:	20012eb0 	.word	0x20012eb0

08002520 <_sbrk>:
 8002520:	4a04      	ldr	r2, [pc, #16]	@ (8002534 <_sbrk+0x14>)
 8002522:	6811      	ldr	r1, [r2, #0]
 8002524:	4603      	mov	r3, r0
 8002526:	b909      	cbnz	r1, 800252c <_sbrk+0xc>
 8002528:	4903      	ldr	r1, [pc, #12]	@ (8002538 <_sbrk+0x18>)
 800252a:	6011      	str	r1, [r2, #0]
 800252c:	6810      	ldr	r0, [r2, #0]
 800252e:	4403      	add	r3, r0
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	4770      	bx	lr
 8002534:	20012ec0 	.word	0x20012ec0
 8002538:	20012ec8 	.word	0x20012ec8

0800253c <_init>:
 800253c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800253e:	bf00      	nop
 8002540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002542:	bc08      	pop	{r3}
 8002544:	469e      	mov	lr, r3
 8002546:	4770      	bx	lr

08002548 <_fini>:
 8002548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254a:	bf00      	nop
 800254c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800254e:	bc08      	pop	{r3}
 8002550:	469e      	mov	lr, r3
 8002552:	4770      	bx	lr
