

================================================================
== Vivado HLS Report for 'dog_func_1'
================================================================
* Date:           Wed Dec  4 23:12:30 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      2.71|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     21|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      22|     22|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |delay_rp_V_write_assign_fu_123_p2  |     +    |      0|  0|  10|          10|           1|
    |delay_wp_V_write_assign_fu_118_p2  |     +    |      0|  0|  10|          10|           1|
    |ap_sig_37                          |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  21|          21|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |in_V_blk_n  |   1|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   1|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|   0|    1|          0|
    |delay_rp_V_read_1_reg_146  |  10|   0|   10|          0|
    |delay_wp_V_read_1_reg_151  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  22|   0|   22|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-------------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_start                 |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_done                  | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_idle                  | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_ready                 | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_ce                    |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_0              | out |    8| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_1              | out |   10| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_2              | out |   10| ap_ctrl_none |    dog_func.1   | return value |
|in_V_blk_n               | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|in_V_ap_vld              |  in |    1|    ap_vld    |       in_V      |    scalar    |
|in_V                     |  in |    8|    ap_vld    |       in_V      |    scalar    |
|delay_wp_V_read          |  in |   10|    ap_none   | delay_wp_V_read |    scalar    |
|delay_rp_V_read          |  in |   10|    ap_none   | delay_rp_V_read |    scalar    |
|delay_buffer_V_address0  | out |   12|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_ce0       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_q0        |  in |    8|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_address1  | out |   12|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_ce1       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_we1       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_d1        | out |    8|   ap_memory  |  delay_buffer_V |     array    |
|tmp_5                    |  in |    3|    ap_none   |      tmp_5      |    scalar    |
+-------------------------+-----+-----+--------------+-----------------+--------------+

