cocci_test_suite() {
	const struct dev_pm_ops cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 77 */;
	struct device *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 70 */;
	int __maybe_unused cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 70 */;
	struct drm_driver cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 49 */;
	struct pci_driver cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 383 */;
	struct pci_device_id cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 378 */[];
	u32 cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 36 */;
	struct hibmc_drm_private *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 34 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 33 */;
	const struct pci_device_id *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 325 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 31 */;
	void *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 31 */;
	int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 31 */;
	resource_size_t cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 210 */;
	struct pci_dev *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 209 */;
	unsigned int cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 175 */;
	void cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 173 */;
	void __iomem *cocci_id/* drivers/gpu/drm/hisilicon/hibmc/hibmc_drm_drv.c 151 */;
}
