$date
	Mon Apr  1 09:54:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Sumador4_tb $end
$scope module uut $end
$var wire 4 ! A [3:0] $end
$var wire 4 " B [3:0] $end
$var wire 1 # Ci $end
$var wire 4 $ S [3:0] $end
$var wire 1 % Co $end
$var wire 1 & C3 $end
$var wire 1 ' C2 $end
$var wire 1 ( C1 $end
$scope module sum0 $end
$var wire 1 ) A1 $end
$var wire 1 * A2 $end
$var wire 1 + X1 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 # ci $end
$var wire 1 ( co $end
$var wire 1 . s $end
$upscope $end
$scope module sum1 $end
$var wire 1 / A1 $end
$var wire 1 0 A2 $end
$var wire 1 1 X1 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ( ci $end
$var wire 1 ' co $end
$var wire 1 4 s $end
$upscope $end
$scope module sum2 $end
$var wire 1 5 A1 $end
$var wire 1 6 A2 $end
$var wire 1 7 X1 $end
$var wire 1 8 a $end
$var wire 1 9 b $end
$var wire 1 ' ci $end
$var wire 1 & co $end
$var wire 1 : s $end
$upscope $end
$scope module sum3 $end
$var wire 1 ; A1 $end
$var wire 1 < A2 $end
$var wire 1 = X1 $end
$var wire 1 > a $end
$var wire 1 ? b $end
$var wire 1 & ci $end
$var wire 1 % co $end
$var wire 1 @ s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
b0 $
0#
b0 "
b0 !
$end
#1
b10 $
14
1(
1)
1-
1,
b1 "
b1 !
#2
04
b100 $
1:
0(
1'
0)
1/
0-
13
0,
12
b10 "
b10 !
#3
b110 $
14
1(
1)
1-
1,
b11 "
b11 !
#4
04
0:
b1000 $
1@
0(
0'
1&
0)
0/
15
0-
03
19
0,
02
18
b100 "
b100 !
#5
b1010 $
14
1(
1)
1-
1,
b101 "
b101 !
#6
04
b1100 $
1:
0(
1'
0)
1/
0-
13
0,
12
b110 "
b110 !
#7
b1110 $
14
1(
1)
1-
1,
b111 "
b111 !
#8
04
0:
b0 $
0@
0(
0'
0&
1%
0)
0/
05
1;
0-
03
09
1?
0,
02
08
1>
b1000 "
b1000 !
#9
b10 $
14
1(
1)
1-
1,
b1001 "
b1001 !
#10
04
b100 $
1:
0(
1'
0)
1/
0-
13
0,
12
b1010 "
b1010 !
#11
b110 $
14
1(
1)
1-
1,
b1011 "
b1011 !
#12
04
0:
b1000 $
1@
0(
0'
1&
0)
0/
15
0-
03
19
0,
02
18
b1100 "
b1100 !
#13
b1010 $
14
1(
1)
1-
1,
b1101 "
b1101 !
#14
04
b1100 $
1:
0(
1'
0)
1/
0-
13
0,
12
b1110 "
b1110 !
#15
b1110 $
14
1(
1)
1-
1,
b1111 "
b1111 !
#18
