# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../first_project.srcs/sim_1/new/first_system2_tb.vhd" \

# Do not sort compile order
nosort
