{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633358856684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358856685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:47:36 2021 " "Processing started: Mon Oct  4 16:47:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358856685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633358856685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633358856686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633358856928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_assembly " "Found design unit 1: micro_assembly" {  } { { "Instruction.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Instruction.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-tset_tse_tes_s " "Found design unit 1: test-tset_tse_tes_s" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857500 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test_rf.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_rf.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_datapath-test " "Found design unit 1: test_datapath-test" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857501 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_datapath " "Found entity 1: test_datapath" {  } { { "test_datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ALU-test " "Found design unit 1: test_ALU-test" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857502 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_ALU " "Found entity 1: test_ALU" {  } { { "test_ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/test_ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register_File.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-rf " "Found design unit 1: Register_File-rf" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Register_File.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-dp " "Found design unit 1: Datapath-dp" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857505 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Clock_Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Clock_Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Divider-count " "Found design unit 1: Clock_Divider-count" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857506 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Clock_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behave " "Found design unit 1: ALU-behave" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857507 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MCU_FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MCU_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCU_FSM-mcu " "Found design unit 1: MCU_FSM-mcu" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857509 ""} { "Info" "ISGN_ENTITY_NAME" "1 MCU_FSM " "Found entity 1: MCU_FSM" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Micro_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Micro_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro_code-ROM " "Found design unit 1: micro_code-ROM" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857511 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro_code " "Found entity 1: micro_code" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1633358857511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1633358857511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCU_FSM " "Elaborating entity \"MCU_FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1633358857589 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_reg MCU_FSM.vhd(79) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(79): object \"instruction_reg\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358857592 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel MCU_FSM.vhd(85) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(85): object \"sel\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z MCU_FSM.vhd(89) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(89): object \"Z\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Neg MCU_FSM.vhd(89) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(89): object \"Neg\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "O MCU_FSM.vhd(89) " "Verilog HDL or VHDL warning at MCU_FSM.vhd(89): object \"O\" assigned a value but never read" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Z_N_O MCU_FSM.vhd(90) " "VHDL Signal Declaration warning at MCU_FSM.vhd(90): used implicit default value for signal \"Z_N_O\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Din MCU_FSM.vhd(94) " "VHDL Signal Declaration warning at MCU_FSM.vhd(94): used implicit default value for signal \"Din\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OFFSET MCU_FSM.vhd(96) " "VHDL Signal Declaration warning at MCU_FSM.vhd(96): used implicit default value for signal \"OFFSET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RA MCU_FSM.vhd(101) " "VHDL Signal Declaration warning at MCU_FSM.vhd(101): used implicit default value for signal \"RA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RB MCU_FSM.vhd(102) " "VHDL Signal Declaration warning at MCU_FSM.vhd(102): used implicit default value for signal \"RB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "WAddr MCU_FSM.vhd(103) " "VHDL Signal Declaration warning at MCU_FSM.vhd(103): used implicit default value for signal \"WAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857593 "|MCU_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:dp\"" {  } { { "MCU_FSM.vhd" "dp" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358857620 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk1hz Datapath.vhd(93) " "VHDL Signal Declaration warning at Datapath.vhd(93): used implicit default value for signal \"clk1hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1633358857621 "|MCU_FSM|Datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath:dp\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"Datapath:dp\|Register_File:rf\"" {  } { { "Datapath.vhd" "rf" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358857632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:dp\|ALU:the_best_alu_in_kista " "Elaborating entity \"ALU\" for hierarchy \"Datapath:dp\|ALU:the_best_alu_in_kista\"" {  } { { "Datapath.vhd" "the_best_alu_in_kista" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358857660 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_overflow ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): inferring latch(es) for signal or variable \"sub_overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1633358857662 "|MCU_FSM|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_overflow ALU.vhd(60) " "Inferred latch for \"sub_overflow\" at ALU.vhd(60)" {  } { { "ALU.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/ALU.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1633358857664 "|MCU_FSM|Datapath:dp|ALU:the_best_alu_in_kista"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_code micro_code:ucode " "Elaborating entity \"micro_code\" for hierarchy \"micro_code:ucode\"" {  } { { "MCU_FSM.vhd" "ucode" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1633358857672 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADD_INSTRUCTION Micro_code.vhd(28) " "VHDL Signal Declaration warning at Micro_code.vhd(28): used explicit default value for signal \"ADD_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857673 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SUB_INSTRUCTION Micro_code.vhd(35) " "VHDL Signal Declaration warning at Micro_code.vhd(35): used explicit default value for signal \"SUB_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "AND_INSTRUCTION Micro_code.vhd(42) " "VHDL Signal Declaration warning at Micro_code.vhd(42): used explicit default value for signal \"AND_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OR_INSTRUCTION Micro_code.vhd(49) " "VHDL Signal Declaration warning at Micro_code.vhd(49): used explicit default value for signal \"OR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 49 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "XOR_INSTRUCTION Micro_code.vhd(56) " "VHDL Signal Declaration warning at Micro_code.vhd(56): used explicit default value for signal \"XOR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NOR_INSTRUCTION Micro_code.vhd(63) " "VHDL Signal Declaration warning at Micro_code.vhd(63): used explicit default value for signal \"NOR_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MOV_INSTRUCTION Micro_code.vhd(70) " "VHDL Signal Declaration warning at Micro_code.vhd(70): used explicit default value for signal \"MOV_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857674 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "NOP_INSTRUCTION Micro_code.vhd(77) " "VHDL Signal Declaration warning at Micro_code.vhd(77): used explicit default value for signal \"NOP_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LD_INSTRUCTION Micro_code.vhd(84) " "VHDL Signal Declaration warning at Micro_code.vhd(84): used explicit default value for signal \"LD_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ST_INSTRUCTION Micro_code.vhd(91) " "VHDL Signal Declaration warning at Micro_code.vhd(91): used explicit default value for signal \"ST_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 91 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LDI_INSTRUCTION Micro_code.vhd(98) " "VHDL Signal Declaration warning at Micro_code.vhd(98): used explicit default value for signal \"LDI_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRZ_INSTRUCTION_NO_Z Micro_code.vhd(105) " "VHDL Signal Declaration warning at Micro_code.vhd(105): used explicit default value for signal \"BRZ_INSTRUCTION_NO_Z\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRZ_INSTRUCTION_Z Micro_code.vhd(112) " "VHDL Signal Declaration warning at Micro_code.vhd(112): used explicit default value for signal \"BRZ_INSTRUCTION_Z\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRN_INSTRUCTION_NO_N Micro_code.vhd(119) " "VHDL Signal Declaration warning at Micro_code.vhd(119): used explicit default value for signal \"BRN_INSTRUCTION_NO_N\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 119 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857675 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRN_INSTRUCTION_N Micro_code.vhd(126) " "VHDL Signal Declaration warning at Micro_code.vhd(126): used explicit default value for signal \"BRN_INSTRUCTION_N\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857676 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRO_INSTRUCTION_NO_O Micro_code.vhd(133) " "VHDL Signal Declaration warning at Micro_code.vhd(133): used explicit default value for signal \"BRO_INSTRUCTION_NO_O\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857676 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRO_INSTRUCTION_O Micro_code.vhd(140) " "VHDL Signal Declaration warning at Micro_code.vhd(140): used explicit default value for signal \"BRO_INSTRUCTION_O\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857676 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BRA_INSTRUCTION Micro_code.vhd(147) " "VHDL Signal Declaration warning at Micro_code.vhd(147): used explicit default value for signal \"BRA_INSTRUCTION\" because signal was never assigned a value" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1633358857676 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"1111-\" Micro_code.vhd(201) " "VHDL Choice warning at Micro_code.vhd(201): ignored choice containing meta-value \"\"1111-\"\"" {  } { { "Micro_code.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Micro_code.vhd" 201 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358857677 "|MCU_FSM|micro_code:ucode"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[1\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[1\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[0\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[0\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[2\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[2\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[3\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[3\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[4\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[4\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[5\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[5\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[6\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[6\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[7\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[7\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[8\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[8\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[9\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[9\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[10\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[10\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[11\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[11\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[12\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[12\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[13\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[13\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[14\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[14\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Datapath:dp\|OUTPUT\[15\] " "Converted tri-state buffer \"Datapath:dp\|OUTPUT\[15\]\" feeding internal logic into a wire" {  } { { "Datapath.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/Datapath.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1633358857929 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1633358857929 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[0\] GND " "Pin \"Data_out\[0\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[1\] GND " "Pin \"Data_out\[1\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[2\] GND " "Pin \"Data_out\[2\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[3\] GND " "Pin \"Data_out\[3\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[4\] GND " "Pin \"Data_out\[4\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[5\] GND " "Pin \"Data_out\[5\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[6\] GND " "Pin \"Data_out\[6\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[7\] GND " "Pin \"Data_out\[7\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[8\] GND " "Pin \"Data_out\[8\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[9\] GND " "Pin \"Data_out\[9\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[10\] GND " "Pin \"Data_out\[10\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[11\] GND " "Pin \"Data_out\[11\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[12\] GND " "Pin \"Data_out\[12\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[13\] GND " "Pin \"Data_out\[13\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[14\] GND " "Pin \"Data_out\[14\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Data_out\[15\] GND " "Pin \"Data_out\[15\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[0\] GND " "Pin \"Address_out\[0\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[1\] GND " "Pin \"Address_out\[1\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[2\] GND " "Pin \"Address_out\[2\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[3\] GND " "Pin \"Address_out\[3\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[4\] GND " "Pin \"Address_out\[4\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[5\] GND " "Pin \"Address_out\[5\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[6\] GND " "Pin \"Address_out\[6\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[7\] GND " "Pin \"Address_out\[7\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[8\] GND " "Pin \"Address_out\[8\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[9\] GND " "Pin \"Address_out\[9\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[10\] GND " "Pin \"Address_out\[10\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[11\] GND " "Pin \"Address_out\[11\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[12\] GND " "Pin \"Address_out\[12\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[13\] GND " "Pin \"Address_out\[13\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[14\] GND " "Pin \"Address_out\[14\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out\[15\] GND " "Pin \"Address_out\[15\]\" is stuck at GND" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1633358858301 "|MCU_FSM|Address_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1633358858301 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1633358858437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1633358858720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[0\] " "No output dependent on input pin \"Instruction\[0\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[1\] " "No output dependent on input pin \"Instruction\[1\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[2\] " "No output dependent on input pin \"Instruction\[2\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[3\] " "No output dependent on input pin \"Instruction\[3\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[4\] " "No output dependent on input pin \"Instruction\[4\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[5\] " "No output dependent on input pin \"Instruction\[5\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[6\] " "No output dependent on input pin \"Instruction\[6\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[7\] " "No output dependent on input pin \"Instruction\[7\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[8\] " "No output dependent on input pin \"Instruction\[8\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[9\] " "No output dependent on input pin \"Instruction\[9\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[10\] " "No output dependent on input pin \"Instruction\[10\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Instruction\[11\] " "No output dependent on input pin \"Instruction\[11\]\"" {  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1633358858792 "|MCU_FSM|Instruction[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1633358858792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1633358858793 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1633358858793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1633358858793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1633358858793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358858808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:47:38 2021 " "Processing ended: Mon Oct  4 16:47:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358858808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358858808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358858808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633358858808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633358860940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358860941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:47:40 2021 " "Processing started: Mon Oct  4 16:47:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358860941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1633358860941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1633358860942 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1633358860975 ""}
{ "Info" "0" "" "Project  = Lab3" {  } {  } 0 0 "Project  = Lab3" 0 0 "Fitter" 0 0 1633358860976 ""}
{ "Info" "0" "" "Revision = Lab3" {  } {  } 0 0 "Revision = Lab3" 0 0 "Fitter" 0 0 1633358860977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1633358861084 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab3 EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design Lab3" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1633358861668 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1633358861668 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633358861722 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633358861722 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633358862016 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633358862032 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1633358862271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633358862271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633358862281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633358862281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633358862281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633358862281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1633358862281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633358862281 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633358862285 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RESET } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 12 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[0\] " "Pin Instruction\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[0] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[1\] " "Pin Instruction\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[1] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[2\] " "Pin Instruction\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[2] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[3\] " "Pin Instruction\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[3] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[4\] " "Pin Instruction\[4\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[4] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[5\] " "Pin Instruction\[5\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[5] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[6\] " "Pin Instruction\[6\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[6] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[7\] " "Pin Instruction\[7\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[7] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[8\] " "Pin Instruction\[8\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[8] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[9\] " "Pin Instruction\[9\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[9] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[10\] " "Pin Instruction\[10\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[10] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[11\] " "Pin Instruction\[11\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[11] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read_NWrite " "Pin Read_NWrite not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Read_NWrite } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 16 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Read_NWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[0\] " "Pin Data_out\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[0] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[1\] " "Pin Data_out\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[1] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[2\] " "Pin Data_out\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[2] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[3\] " "Pin Data_out\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[3] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[4\] " "Pin Data_out\[4\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[4] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[5\] " "Pin Data_out\[5\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[5] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[6\] " "Pin Data_out\[6\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[6] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[7\] " "Pin Data_out\[7\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[7] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[8\] " "Pin Data_out\[8\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[8] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[9\] " "Pin Data_out\[9\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[9] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[10\] " "Pin Data_out\[10\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[10] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[11\] " "Pin Data_out\[11\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[11] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[12\] " "Pin Data_out\[12\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[12] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[13\] " "Pin Data_out\[13\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[13] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[14\] " "Pin Data_out\[14\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[14] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_out\[15\] " "Pin Data_out\[15\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Data_out[15] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[0\] " "Pin Address_out\[0\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[0] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[1\] " "Pin Address_out\[1\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[1] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[2\] " "Pin Address_out\[2\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[2] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[3\] " "Pin Address_out\[3\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[3] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[4\] " "Pin Address_out\[4\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[4] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[5\] " "Pin Address_out\[5\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[5] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[6\] " "Pin Address_out\[6\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[6] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[7\] " "Pin Address_out\[7\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[7] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[8\] " "Pin Address_out\[8\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[8] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[9\] " "Pin Address_out\[9\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[9] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[10\] " "Pin Address_out\[10\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[10] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[11\] " "Pin Address_out\[11\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[11] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[12\] " "Pin Address_out\[12\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[12] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[13\] " "Pin Address_out\[13\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[13] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[14\] " "Pin Address_out\[14\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[14] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Address_out\[15\] " "Pin Address_out\[15\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Address_out[15] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 119 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Address_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[13\] " "Pin Instruction\[13\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[13] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[12\] " "Pin Instruction\[12\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[12] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[14\] " "Pin Instruction\[14\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[14] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction\[15\] " "Pin Instruction\[15\] not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { Instruction[15] } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 14 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1633358862729 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1633358862729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633358863000 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633358863001 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633358863003 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1633358863003 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633358863003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node CLK~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1633358863014 ""}  } { { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633358863014 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633358863346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633358863347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633358863347 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633358863348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633358863349 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633358863349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633358863349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633358863349 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633358863349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1633358863350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633358863350 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 17 33 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 17 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1633358863352 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1633358863352 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633358863352 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1633358863354 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1633358863354 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633358863354 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633358863376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633358864615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633358864698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633358864707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633358865044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633358865044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633358865404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y31 X12_Y41 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y31 to location X12_Y41" {  } { { "loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y31 to location X12_Y41"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y31 to location X12_Y41"} 0 31 13 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1633358866225 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633358866225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633358866392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1633358866393 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1633358866393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633358866393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1633358866403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633358866465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633358866668 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633358866726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633358866906 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633358867266 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 2.5 V M10 " "Pin CLK uses I/O standard 2.5 V at M10" {  } { { "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/morgan/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLK } } } { "MCU_FSM.vhd" "" { Text "/home/morgan/git/IL2203/Lab3/MCU_FSM.vhd" 11 0 0 } } { "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/morgan/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/morgan/git/IL2203/Lab3/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1633358867640 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1633358867640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/morgan/git/IL2203/Lab3/output_files/Lab3.fit.smsg " "Generated suppressed messages file /home/morgan/git/IL2203/Lab3/output_files/Lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633358867712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358867933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:47:47 2021 " "Processing ended: Mon Oct  4 16:47:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358867933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358867933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358867933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633358867933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1633358869521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358869522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:47:49 2021 " "Processing started: Mon Oct  4 16:47:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358869522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1633358869522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1633358869523 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1633358870503 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1633358870532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "582 " "Peak virtual memory: 582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358870765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:47:50 2021 " "Processing ended: Mon Oct  4 16:47:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358870765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358870765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358870765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1633358870765 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1633358870857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1633358872021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:47:51 2021 " "Processing started: Mon Oct  4 16:47:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358872022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633358872022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab3 -c Lab3 " "Command: quartus_sta Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633358872022 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1633358872044 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1633358872154 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633358872203 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1633358872203 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab3.sdc " "Synopsys Design Constraints File file not found: 'Lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1633358872466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1633358872466 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872467 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1633358872579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872579 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1633358872580 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1633358872585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.232 " "Worst-case setup slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 CLK  " "    0.232         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 CLK  " "    0.355         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358872590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358872591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633358872591 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633358872591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.000 CLK  " "   -3.000        -5.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633358872600 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1633358872625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1633358872876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.312 " "Worst-case setup slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLK  " "    0.312         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 CLK  " "    0.310         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358872904 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358872905 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633358872905 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633358872905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.000 CLK  " "   -3.000        -5.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358872906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358872906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1633358872913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.569 " "Worst-case setup slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569         0.000 CLK  " "    0.569         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358873084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 CLK  " "    0.185         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358873085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358873086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1633358873087 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1633358873087 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1633358873087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.052 CLK  " "   -3.000        -5.052 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1633358873088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1633358873088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633358873517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1633358873517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358873546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:47:53 2021 " "Processing ended: Mon Oct  4 16:47:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358873546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358873546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358873546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633358873546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633358875514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358875515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:47:55 2021 " "Processing started: Mon Oct  4 16:47:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358875515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633358875515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633358875516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_85c_slow.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_85c_slow.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_0c_slow.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_0c_slow.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875865 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_fast.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_fast.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3.vho /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3.vho in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_85c_vhd_slow.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_85c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_6_1200mv_0c_vhd_slow.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_6_1200mv_0c_vhd_slow.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875944 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_min_1200mv_0c_vhd_fast.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_min_1200mv_0c_vhd_fast.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab3_vhd.sdo /home/morgan/git/IL2203/Lab3/simulation/modelsim/ simulation " "Generated file Lab3_vhd.sdo in folder \"/home/morgan/git/IL2203/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633358875978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358876026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:47:56 2021 " "Processing ended: Mon Oct  4 16:47:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358876026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358876026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358876026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633358876026 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633358876118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633358888682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633358888684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  4 16:48:08 2021 " "Processing started: Mon Oct  4 16:48:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633358888684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633358888684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Lab3 -c Lab3 --netlist_type=sgate " "Command: quartus_rpp Lab3 -c Lab3 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633358888684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633358888817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  4 16:48:08 2021 " "Processing ended: Mon Oct  4 16:48:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633358888817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633358888817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633358888817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1633358888817 ""}
