#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 14 10:12:02 2024
# Process ID: 4880
# Current directory: F:/qbit/qubit_1.0/RISCQ/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14876 F:\qbit\qubit_1.0\RISCQ\project_1\project_1.xpr
# Log file: F:/qbit/qubit_1.0/RISCQ/project_1/vivado.log
# Journal file: F:/qbit/qubit_1.0/RISCQ/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/qbit/qubit_1.0/RISCQ/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/riscq_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 10:17:24 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscq_tb_behav -key {Behavioral:sim_1:Functional:riscq_tb} -tclbatch {riscq_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source riscq_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscq_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 987.316 ; gain = 29.414
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 987.316 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_inst_rom/MEM}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v at line 36 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1042.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.449 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.449 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_inst_rom/o_idata}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_pc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_nxpc2}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_clk}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_rst}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_gen_regs}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_ddata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_idata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_xmcc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_mcc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_dptr}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_xuimm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_xsimm}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_rmdata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_xres}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_hlt}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_lcc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_auipc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_jalr}} {{/riscq_tb/u_riscq/w_jal}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_pcsimm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_lui}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_simm}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_rcc}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_mcc}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.418 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/w_ldata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.418 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_xres}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1066.418 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/r_flush}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:90]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1066.418 ; gain = 0.000
add_files -norecurse F:/qbit/qubit_1.0/RISCQ/src/hdl/darkriscv.v
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/darkriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module darkriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'DADDR' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:97]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'DLEN' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.darkriscv
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.176 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_darkriscv}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'DADDR' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:97]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'DLEN' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/darkriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module darkriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'DADDR' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:97]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'DLEN' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.darkriscv
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/darkriscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module darkriscv
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'DADDR' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:97]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'DLEN' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.darkriscv
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1085.176 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.043 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.043 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.461 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2458] undeclared symbol o_das, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v:211]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1140.461 ; gain = 0.000
run 1 ms
close [ open F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v w ]
add_files F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol i_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'odas' on this module [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:78]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol i_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 1 for port 'i_addr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol i_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 1 for port 'i_addr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-3283] element index 31 into 'o_daddr' is out of bounds [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol i_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 1 for port 'i_addr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-3283] element index 31 into 'o_daddr' is out of bounds [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.293 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_riscq/i_ddata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 1 for port 'i_addr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'o_rdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-3283] element index 31 into 'o_daddr' is out of bounds [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1169.293 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/riscq_tb/u_data_ram}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 1 for port 'i_addr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'o_rdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-3283] element index 31 into 'o_daddr' is out of bounds [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 32 for port 'o_daddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:73]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-3283] element index 31 into 'o_daddr' is out of bounds [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.293 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.859 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name riscq_rom -dir F:/qbit/qubit_1.0/RISCQ/ip_repos
set_property -dict [list CONFIG.Component_Name {riscq_rom} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips riscq_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'riscq_rom' to 'riscq_rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/riscq_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'riscq_rom'...
generate_target all [get_files  f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/riscq_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'riscq_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'riscq_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'riscq_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'riscq_rom'...
catch { config_ip_cache -export [get_ips -all riscq_rom] }
export_ip_user_files -of_objects [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/riscq_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/riscq_rom.xci]
launch_runs -jobs 20 riscq_rom_synth_1
[Thu Nov 14 16:26:22 2024] Launched riscq_rom_synth_1...
Run output will be captured here: F:/qbit/qubit_1.0/RISCQ/project_1/project_1.runs/riscq_rom_synth_1/runme.log
export_simulation -of_objects [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/riscq_rom.xci] -directory F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files -ipstatic_source_dir F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/modelsim} {questa=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v w ]
add_files -fileset sim_1 F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 3 for port 'o_dlen' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'i_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_wdata' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
WARNING: [VRFC 10-5021] port 'i_wdata' is not connected on this instance [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscq_tb_behav -key {Behavioral:sim_1:Functional:riscq_tb} -tclbatch {riscq_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source riscq_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module riscq_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscq_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top inst_rom_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/inst_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 17:21:39 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "inst_rom_tb_behav -key {Behavioral:sim_1:Functional:inst_rom_tb} -tclbatch {inst_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source inst_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'inst_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1270.367 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/inst_rom_tb/u_inst_rom}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1362.500 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1374.773 ; gain = 0.000
run 1 ms
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name riscq_ram -dir F:/qbit/qubit_1.0/RISCQ/ip_repos
set_property -dict [list CONFIG.Component_Name {riscq_ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {4096} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips riscq_ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'riscq_ram' to 'riscq_ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/riscq_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'riscq_ram'...
generate_target all [get_files  f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/riscq_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'riscq_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'riscq_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'riscq_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'riscq_ram'...
catch { config_ip_cache -export [get_ips -all riscq_ram] }
export_ip_user_files -of_objects [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/riscq_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/riscq_ram.xci]
launch_runs -jobs 20 riscq_ram_synth_1
[Fri Nov 15 09:42:17 2024] Launched riscq_ram_synth_1...
Run output will be captured here: F:/qbit/qubit_1.0/RISCQ/project_1/project_1.runs/riscq_ram_synth_1/runme.log
export_simulation -of_objects [get_files f:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/riscq_ram.xci] -directory F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files -ipstatic_source_dir F:/qbit/qubit_1.0/RISCQ/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/modelsim} {questa=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/questa} {riviera=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/riviera} {activehdl=F:/qbit/qubit_1.0/RISCQ/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'inst_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj inst_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/inst_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inst_rom_tb_behav xil_defaultlib.inst_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.inst_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot inst_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 115000, Instance: inst_rom_tb.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1388.496 ; gain = 0.000
run 1 ms
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v w ]
add_files -fileset sim_1 F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v
update_compile_order -fileset sim_1
set_property top data_ram_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/data_ram_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 15 11:32:45 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_ram_tb_behav -key {Behavioral:sim_1:Functional:data_ram_tb} -tclbatch {data_ram_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source data_ram_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_ram_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1388.496 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/data_ram_tb/u_data_ram}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.719 ; gain = 38.863
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'data_ram_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_ram_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot data_ram_tb_behav xil_defaultlib.data_ram_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.data_ram_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_ram_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module data_ram_tb.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
close [ open F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v w ]
add_files F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v
update_compile_order -fileset sources_1
close [ open F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v w ]
add_files F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v w ]
add_files -fileset sim_1 F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v
update_compile_order -fileset sim_1
set_property top riscq_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_tb
INFO: [VRFC 10-2458] undeclared symbol o_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_tb_behav xil_defaultlib.riscq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'i_wdata' on this module [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:121]
ERROR: [VRFC 10-3180] cannot find port 'i_we' on this module [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:120]
ERROR: [VRFC 10-3180] cannot find port 'o_rdata' on this module [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:119]
ERROR: [VRFC 10-3180] cannot find port 'i_addr' on this module [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_tb.v:118]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top riscq_soc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2458] undeclared symbol o_ureg_waddr, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:123]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:124]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_we, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:125]
INFO: [VRFC 10-2458] undeclared symbol i_ureg_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:126]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:127]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_raddr, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'o_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_ureg_waddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_ureg_wdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_ureg_rdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_ureg_rdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_ureg_raddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:128]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'i_raddr_cpu' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'i_rdata_cpu' is not permitted [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2458] undeclared symbol o_ureg_waddr, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:123]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_wdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:124]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_we, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:125]
INFO: [VRFC 10-2458] undeclared symbol i_ureg_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:126]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_rdata, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:127]
INFO: [VRFC 10-2458] undeclared symbol o_ureg_raddr, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:128]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 32 for port 'o_iaddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_ureg_waddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_ureg_wdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:124]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'i_ureg_rdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:126]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'o_ureg_rdata' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'o_ureg_raddr' [F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v:128]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'i_raddr_cpu' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/riscq_soc_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 17 10:27:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "riscq_soc_tb_behav -key {Behavioral:sim_1:Functional:riscq_soc_tb} -tclbatch {riscq_soc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source riscq_soc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 81 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data_ram.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 82 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'riscq_soc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:121]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'i_raddr_cpu' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_waddr_ext' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 81 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data_ram.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 82 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'i_raddr_cpu' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'i_waddr_ext' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:131]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 81 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data_ram.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 82 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'i_raddr_cpu' [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 81 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data_ram.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 82 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: File inst_rom.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 81 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File data_ram.mem referenced on F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v at line 82 cannot be opened for reading. Please ensure that this file is available in the current working directory.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:124]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol i_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:125]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:125]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_inst_rom}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_riscq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_inst_rom}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_data_ram}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 50 us
run 50 us
run 50 us
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.906 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_riscq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 135000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 135000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 135000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 135000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_data_ram}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_data_ram}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_inst_rom}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.641 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_inst_rom}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 135000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 1, B  read address: 1
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_ram/sim/riscq_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/ip_repos/riscq_rom/sim/riscq_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/riscq_soc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/hdl/user_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscq_soc_tb
INFO: [VRFC 10-2458] undeclared symbol w_we_cpu, assumed default net type wire [F:/qbit/qubit_1.0/RISCQ/src/sim/riscq_soc_tb.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.riscq
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_rom
Compiling module xil_defaultlib.inst_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="kin...
Compiling module xil_defaultlib.riscq_ram
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.riscq_soc
Compiling module xil_defaultlib.user_regs
Compiling module xil_defaultlib.riscq_soc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscq_soc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1589.172 ; gain = 0.000
run 50 us
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/riscq_soc_tb/u_riscq_soc/u_riscq}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.531 ; gain = 0.000
run 50 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'riscq_soc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj riscq_soc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/qbit/qubit_1.0/RISCQ/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b2a814ebb4794e98af5c74d585965e10 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot riscq_soc_tb_behav xil_defaultlib.riscq_soc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module riscq_soc_tb.u_riscq_soc.u_data_ram.u_riscq_ram.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_4 collision detected at time: 125000, Instance: riscq_soc_tb.u_riscq_soc.u_inst_rom.u_riscq_rom.inst.native_mem_module.blk_mem_gen_v8_4_4_inst, A write address: 0, B  read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.531 ; gain = 0.000
run 50 us
