
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040007                       # Number of seconds simulated
sim_ticks                                 40007439000                       # Number of ticks simulated
final_tick                               8875121499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146563                       # Simulator instruction rate (inst/s)
host_op_rate                                   194736                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58635953                       # Simulator tick rate (ticks/s)
host_mem_usage                                2221076                       # Number of bytes of host memory used
host_seconds                                   682.30                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     132869130                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             11840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           5196224                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5208064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        11840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       598528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            598528                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                185                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              81191                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 81376                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9352                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9352                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               295945                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            129881445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               130177390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          295945                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             295945                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14960418                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14960418                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14960418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              295945                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           129881445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145137808                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          81692                       # number of replacements
system.l2.tagsinuse                       1014.376122                       # Cycle average of tags in use
system.l2.total_refs                           768883                       # Total number of references to valid blocks.
system.l2.sampled_refs                          82712                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.295906                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   8835735357500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            45.274205                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.938951                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             968.162966                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.044213                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000917                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.945472                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.990602                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               621051                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  621051                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           152116                       # number of Writeback hits
system.l2.Writeback_hits::total                152116                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              23013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23013                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                644064                       # number of demand (read+write) hits
system.l2.demand_hits::total                   644064                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               644064                       # number of overall hits
system.l2.overall_hits::total                  644064                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                185                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data              79347                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 79532                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             1844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1844                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 185                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               81191                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81376                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                185                       # number of overall misses
system.l2.overall_misses::cpu.data              81191                       # number of overall misses
system.l2.overall_misses::total                 81376                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     10003000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data   4244466500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4254469500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     96513500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      96513500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      10003000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4340980000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4350983000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     10003000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4340980000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4350983000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           700398                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              700583                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       152116                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            152116                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          24857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             24857                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               185                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            725255                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               725440                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              185                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           725255                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              725440                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.113288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.113523                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.074184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.074184                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.111948                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112175                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.111948                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112175                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54070.270270                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53492.463483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53493.807524                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52339.208243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52339.208243                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54070.270270                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53466.270892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53467.644023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54070.270270                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53466.270892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53467.644023                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9352                       # number of writebacks
system.l2.writebacks::total                      9352                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           185                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data         79347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            79532                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1844                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1844                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          81191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             81376                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         81191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            81376                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      7750500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data   3274659500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3282410000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     74035000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     74035000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      7750500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3348694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3356445000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      7750500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3348694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3356445000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.113288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.113523                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.074184                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.074184                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.111948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.111948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112175                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41894.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41270.111031                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41271.563647                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40149.132321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40149.132321                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41894.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41244.651501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41246.129080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41894.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41244.651501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41246.129080                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 7088813                       # Number of BP lookups
system.cpu.branchPred.condPredicted           7088813                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            194063                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5154381                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 5142112                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.761969                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                         80014878                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10224527                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      113892653                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     7088813                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            5142112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      24035859                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2356317                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               42172154                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  10121688                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22890                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           78586092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.938550                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.172836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 55142985     70.17%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   333458      0.42%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1023161      1.30%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2306456      2.93%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   705478      0.90%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1777609      2.26%     77.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2074467      2.64%     80.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2892631      3.68%     84.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12329847     15.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             78586092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.088594                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.423393                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 16545884                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              36571092                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18626336                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4689270                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2153509                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              151549250                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2153509                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21421912                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                10885391                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  18145298                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              25979981                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              150442976                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               5962677                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               15426532                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1848519                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           175538938                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             393286443                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        144537807                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         248748636                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             153629897                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21908899                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  47889475                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24200044                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4819842                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2963151                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            58043                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  149369475                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 143298811                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            453846                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16492658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     19898902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      78586092                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.823463                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.366059                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10404178     13.24%     13.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28230980     35.92%     49.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            19363259     24.64%     73.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10981213     13.97%     87.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6466003      8.23%     96.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1966577      2.50%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              520641      0.66%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              648997      0.83%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                4244      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        78586092                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3143438      6.03%      6.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              48349973     92.81%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 604677      1.16%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    69      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             17530      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              51294705     35.80%     35.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     35.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     35.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            63210641     44.11%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23976739     16.73%     96.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             4799196      3.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              143298811                       # Type of FU issued
system.cpu.iq.rate                           1.790902                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    52098157                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.363563                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          199437102                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          69125561                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     58488806                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           218298611                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           96737475                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     84297010                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               61881123                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               133498315                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           637572                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2008980                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       214570                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         14674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2153509                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3960800                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                102505                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           149369491                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             28575                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24200044                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              4819842                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  38116                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   642                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            888                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         108234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88069                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               196303                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             143065423                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23902473                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            233384                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     28697151                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6373625                       # Number of branches executed
system.cpu.iew.exec_stores                    4794678                       # Number of stores executed
system.cpu.iew.exec_rate                     1.787985                       # Inst execution rate
system.cpu.iew.wb_sent                      142826178                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     142785816                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 112318413                       # num instructions producing a value
system.cpu.iew.wb_consumers                 203282414                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.784491                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.552524                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        16500436                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            194063                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     76432583                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.738383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.205356                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     27736423     36.29%     36.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     19204818     25.13%     61.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     12989533     16.99%     78.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4384133      5.74%     84.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2625010      3.43%     87.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3223430      4.22%     91.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       925482      1.21%     93.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       387267      0.51%     93.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4956487      6.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     76432583                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              132869130                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       26796323                       # Number of memory references committed
system.cpu.commit.loads                      22191051                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    5672435                       # Number of branches committed
system.cpu.commit.fp_insts                   82142745                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  73405045                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               4956487                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    220845662                       # The number of ROB reads
system.cpu.rob.rob_writes                   300893097                       # The number of ROB writes
system.cpu.timesIdled                           39119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1428786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     132869130                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.800149                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.800149                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.249768                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.249768                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                163583348                       # number of integer regfile reads
system.cpu.int_regfile_writes                88589961                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 165125633                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 78387623                       # number of floating regfile writes
system.cpu.misc_regfile_reads                42528855                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.tagsinuse                141.582202                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10121441                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    185                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               54710.491892                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     141.582202                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.276528                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.276528                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10121441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10121441                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10121441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10121441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10121441                       # number of overall hits
system.cpu.icache.overall_hits::total        10121441                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          247                       # number of overall misses
system.cpu.icache.overall_misses::total           247                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     13182000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13182000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     13182000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13182000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     13182000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13182000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10121688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10121688                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10121688                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10121688                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10121688                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10121688                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000024                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000024                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53368.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53368.421053                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53368.421053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53368.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53368.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53368.421053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           62                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           62                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     10191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10191000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     10191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10191000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     10191000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10191000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55086.486486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55086.486486                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55086.486486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55086.486486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55086.486486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55086.486486                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 724743                       # number of replacements
system.cpu.dcache.tagsinuse                511.829236                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 25694974                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 725255                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  35.428882                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           8835258075000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.829236                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999666                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999666                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21114791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21114791                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4580183                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4580183                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      25694974                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25694974                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25694974                       # number of overall hits
system.cpu.dcache.overall_hits::total        25694974                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2135788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2135788                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25089                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25089                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2160877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2160877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2160877                       # number of overall misses
system.cpu.dcache.overall_misses::total       2160877                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  37056010000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37056010000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    403876494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    403876494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  37459886494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37459886494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  37459886494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37459886494                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     23250579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23250579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4605272                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     27855851                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27855851                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     27855851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27855851                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.091860                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.091860                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005448                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.077574                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077574                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.077574                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077574                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17350.041296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17350.041296                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16097.751764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16097.751764                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17335.501509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17335.501509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17335.501509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17335.501509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194657                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12064                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.135361                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       152116                       # number of writebacks
system.cpu.dcache.writebacks::total            152116                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1435381                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1435381                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          241                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1435622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1435622                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1435622                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1435622                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       700407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       700407                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        24848                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        24848                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       725255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       725255                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       725255                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       725255                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11204383500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11204383500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    351966494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    351966494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11556349994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11556349994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11556349994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11556349994                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.030124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.026036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.026036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026036                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15996.961053                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15996.961053                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14164.781632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14164.781632                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15934.188656                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15934.188656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15934.188656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15934.188656                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
