verilog xil_defaultlib --include "../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/ec67/hdl" --include "../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/5bb9/hdl/verilog" --include "../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/70fd/hdl" \
"../../../bd/Block_design/ip/Block_design_xlconstant_3_0_1/sim/Block_design_xlconstant_3_0.v" \
"../../../bd/Block_design/ip/Block_design_xlconstant_2_0_1/sim/Block_design_xlconstant_2_0.v" \
"../../../bd/Block_design/ip/Block_design_xlconstant_0_0_1/sim/Block_design_xlconstant_0_0.v" \
"../../../bd/Block_design/ip/Block_design_xbar_1_1/sim/Block_design_xbar_1.v" \
"../../../bd/Block_design/ip/Block_design_processing_system7_0_0/sim/Block_design_processing_system7_0_0.v" \
"../../../bd/Block_design/ip/Block_design_auto_pc_0/sim/Block_design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
