<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sizeNeeded_fu_91_p2" SOURCE="ECE418FinalProject/fullCode.c:202" VARIABLE="sizeNeeded" MODULE="padv4_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_102_p2" SOURCE="ECE418FinalProject/fullCode.c:14" VARIABLE="add_ln14" MODULE="padv4_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_118_p2" SOURCE="ECE418FinalProject/fullCode.c:10" VARIABLE="icmp_ln10" MODULE="padv4_Pipeline_VITIS_LOOP_10_1" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln203_fu_93_p2" SOURCE="ECE418FinalProject/fullCode.c:203" VARIABLE="sub_ln203" MODULE="padv4_Pipeline_VITIS_LOOP_203_1" LOOP="VITIS_LOOP_203_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln203_1_fu_112_p2" SOURCE="ECE418FinalProject/fullCode.c:203" VARIABLE="sub_ln203_1" MODULE="padv4_Pipeline_VITIS_LOOP_203_1" LOOP="VITIS_LOOP_203_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln203_fu_126_p3" SOURCE="ECE418FinalProject/fullCode.c:203" VARIABLE="select_ln203" MODULE="padv4_Pipeline_VITIS_LOOP_203_1" LOOP="VITIS_LOOP_203_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln203_fu_134_p2" SOURCE="ECE418FinalProject/fullCode.c:203" VARIABLE="icmp_ln203" MODULE="padv4_Pipeline_VITIS_LOOP_203_1" LOOP="VITIS_LOOP_203_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sizeNeeded_2_fu_140_p2" SOURCE="ECE418FinalProject/fullCode.c:204" VARIABLE="sizeNeeded_2" MODULE="padv4_Pipeline_VITIS_LOOP_203_1" LOOP="VITIS_LOOP_203_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln209_fu_89_p2" SOURCE="ECE418FinalProject/fullCode.c:209" VARIABLE="icmp_ln209" MODULE="padv4_Pipeline_VITIS_LOOP_209_2" LOOP="VITIS_LOOP_209_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="iter_fu_95_p2" SOURCE="ECE418FinalProject/fullCode.c:211" VARIABLE="iter" MODULE="padv4_Pipeline_VITIS_LOOP_209_2" LOOP="VITIS_LOOP_209_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_fu_136_p2" SOURCE="ECE418FinalProject/fullCode.c:210" VARIABLE="add_ln210" MODULE="padv4_Pipeline_VITIS_LOOP_209_2" LOOP="VITIS_LOOP_209_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln210_1_fu_146_p2" SOURCE="ECE418FinalProject/fullCode.c:210" VARIABLE="add_ln210_1" MODULE="padv4_Pipeline_VITIS_LOOP_209_2" LOOP="VITIS_LOOP_209_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="iter_1_fu_90_p2" SOURCE="ECE418FinalProject/fullCode.c:208" VARIABLE="iter_1" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln215_fu_116_p2" SOURCE="ECE418FinalProject/fullCode.c:215" VARIABLE="xor_ln215" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln215_fu_130_p2" SOURCE="ECE418FinalProject/fullCode.c:215" VARIABLE="sub_ln215" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln215_fu_136_p3" SOURCE="ECE418FinalProject/fullCode.c:215" VARIABLE="select_ln215" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln215_fu_148_p2" SOURCE="ECE418FinalProject/fullCode.c:215" VARIABLE="icmp_ln215" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_1_fu_158_p2" SOURCE="ECE418FinalProject/fullCode.c:208" VARIABLE="add_ln208_1" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_174_p2" SOURCE="ECE418FinalProject/fullCode.c:216" VARIABLE="add_ln216" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln216_fu_190_p3" SOURCE="ECE418FinalProject/fullCode.c:216" VARIABLE="select_ln216" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_1_fu_212_p2" SOURCE="ECE418FinalProject/fullCode.c:216" VARIABLE="add_ln216_1" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_2_fu_218_p2" SOURCE="ECE418FinalProject/fullCode.c:216" VARIABLE="add_ln216_2" MODULE="padv4_Pipeline_VITIS_LOOP_215_3" LOOP="VITIS_LOOP_215_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln223_fu_79_p2" SOURCE="ECE418FinalProject/fullCode.c:223" VARIABLE="icmp_ln223" MODULE="padv4_Pipeline_VITIS_LOOP_223_4" LOOP="VITIS_LOOP_223_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_85_p2" SOURCE="ECE418FinalProject/fullCode.c:223" VARIABLE="add_ln223" MODULE="padv4_Pipeline_VITIS_LOOP_223_4" LOOP="VITIS_LOOP_223_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln224_fu_101_p2" SOURCE="ECE418FinalProject/fullCode.c:224" VARIABLE="xor_ln224" MODULE="padv4_Pipeline_VITIS_LOOP_223_4" LOOP="VITIS_LOOP_223_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_114_p2" SOURCE="ECE418FinalProject/fullCode.c:224" VARIABLE="add_ln224_1" MODULE="padv4_Pipeline_VITIS_LOOP_223_4" LOOP="VITIS_LOOP_223_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="messageLengthInBinary2_U" SOURCE="" VARIABLE="messageLengthInBinary2" MODULE="padv4_Pipeline_VITIS_LOOP_223_4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln207_fu_187_p2" SOURCE="ECE418FinalProject/fullCode.c:207" VARIABLE="sub_ln207" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln207_fu_207_p3" SOURCE="ECE418FinalProject/fullCode.c:207" VARIABLE="select_ln207" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="blocksNeeded_fu_219_p2" SOURCE="ECE418FinalProject/fullCode.c:207" VARIABLE="blocksNeeded" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln209_fu_225_p2" SOURCE="ECE418FinalProject/fullCode.c:209" VARIABLE="icmp_ln209" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_fu_252_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="sub_ln213" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_1_fu_268_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="sub_ln213_1" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln213_fu_284_p3" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="select_ln213" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_fu_362_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="add_ln213" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_2_fu_300_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="sub_ln213_2" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln213_3_fu_314_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="sub_ln213_3" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln213_1_fu_320_p3" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="select_ln213_1" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln213_1_fu_368_p2" SOURCE="ECE418FinalProject/fullCode.c:213" VARIABLE="add_ln213_1" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_342_p2" SOURCE="ECE418FinalProject/fullCode.c:224" VARIABLE="add_ln224" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln226_fu_377_p2" SOURCE="ECE418FinalProject/fullCode.c:226" VARIABLE="add_ln226" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="message5binary_U" SOURCE="" VARIABLE="message5binary" MODULE="padv4" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln275_fu_89_p2" SOURCE="ECE418FinalProject/fullCode.c:275" VARIABLE="icmp_ln275" MODULE="prep_Pipeline_VITIS_LOOP_275_2" LOOP="VITIS_LOOP_275_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_95_p2" SOURCE="ECE418FinalProject/fullCode.c:275" VARIABLE="add_ln275" MODULE="prep_Pipeline_VITIS_LOOP_275_2" LOOP="VITIS_LOOP_275_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_105_p2" SOURCE="ECE418FinalProject/fullCode.c:276" VARIABLE="add_ln276" MODULE="prep_Pipeline_VITIS_LOOP_275_2" LOOP="VITIS_LOOP_275_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_2_fu_119_p2" SOURCE="ECE418FinalProject/fullCode.c:276" VARIABLE="add_ln276_2" MODULE="prep_Pipeline_VITIS_LOOP_275_2" LOOP="VITIS_LOOP_275_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln243_fu_72_p2" SOURCE="ECE418FinalProject/fullCode.c:243" VARIABLE="icmp_ln243" MODULE="prep_Pipeline_VITIS_LOOP_243_1" LOOP="VITIS_LOOP_243_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_78_p2" SOURCE="ECE418FinalProject/fullCode.c:253" VARIABLE="add_ln253" MODULE="prep_Pipeline_VITIS_LOOP_243_1" LOOP="VITIS_LOOP_243_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln248_fu_92_p2" SOURCE="ECE418FinalProject/fullCode.c:248" VARIABLE="icmp_ln248" MODULE="prep_Pipeline_VITIS_LOOP_243_1" LOOP="VITIS_LOOP_243_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_2_fu_104_p3" SOURCE="ECE418FinalProject/fullCode.c:248" VARIABLE="val_2" MODULE="prep_Pipeline_VITIS_LOOP_243_1" LOOP="VITIS_LOOP_243_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln285_fu_54_p2" SOURCE="ECE418FinalProject/fullCode.c:285" VARIABLE="icmp_ln285" MODULE="prep_Pipeline_VITIS_LOOP_285_3" LOOP="VITIS_LOOP_285_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_65_p2" SOURCE="ECE418FinalProject/fullCode.c:285" VARIABLE="add_ln285" MODULE="prep_Pipeline_VITIS_LOOP_285_3" LOOP="VITIS_LOOP_285_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln292_fu_131_p2" SOURCE="ECE418FinalProject/fullCode.c:292" VARIABLE="icmp_ln292" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_141_p2" SOURCE="ECE418FinalProject/fullCode.c:293" VARIABLE="add_ln293" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln293_fu_232_p2" SOURCE="ECE418FinalProject/fullCode.c:293" VARIABLE="xor_ln293" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="s0_fu_238_p2" SOURCE="ECE418FinalProject/fullCode.c:293" VARIABLE="s0" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_152_p2" SOURCE="ECE418FinalProject/fullCode.c:294" VARIABLE="add_ln294" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_fu_302_p2" SOURCE="ECE418FinalProject/fullCode.c:294" VARIABLE="xor_ln294" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="s1_fu_308_p2" SOURCE="ECE418FinalProject/fullCode.c:294" VARIABLE="s1" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_fu_314_p2" SOURCE="ECE418FinalProject/fullCode.c:296" VARIABLE="add_ln296" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_1_fu_324_p2" SOURCE="ECE418FinalProject/fullCode.c:296" VARIABLE="add_ln296_1" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_2_fu_340_p2" SOURCE="ECE418FinalProject/fullCode.c:296" VARIABLE="add_ln296_2" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_3_fu_334_p2" SOURCE="ECE418FinalProject/fullCode.c:296" VARIABLE="add_ln296_3" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln296_4_fu_344_p2" SOURCE="ECE418FinalProject/fullCode.c:296" VARIABLE="add_ln296_4" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_163_p2" SOURCE="ECE418FinalProject/fullCode.c:292" VARIABLE="add_ln292" MODULE="prep_Pipeline_VITIS_LOOP_292_4" LOOP="VITIS_LOOP_292_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln334_fu_318_p2" SOURCE="ECE418FinalProject/fullCode.c:334" VARIABLE="icmp_ln334" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln334_fu_324_p2" SOURCE="ECE418FinalProject/fullCode.c:334" VARIABLE="add_ln334" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln335_fu_429_p2" SOURCE="ECE418FinalProject/fullCode.c:335" VARIABLE="xor_ln335" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="S1_fu_435_p2" SOURCE="ECE418FinalProject/fullCode.c:335" VARIABLE="S1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln303_fu_441_p2" SOURCE="ECE418FinalProject/fullCode.c:303" VARIABLE="and_ln303" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln303_fu_447_p2" SOURCE="ECE418FinalProject/fullCode.c:303" VARIABLE="xor_ln303" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln303_1_fu_453_p2" SOURCE="ECE418FinalProject/fullCode.c:303" VARIABLE="and_ln303_1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ch_fu_459_p2" SOURCE="ECE418FinalProject/fullCode.c:303" VARIABLE="ch" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_465_p2" SOURCE="ECE418FinalProject/fullCode.c:337" VARIABLE="add_ln337_1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_344_p2" SOURCE="ECE418FinalProject/fullCode.c:337" VARIABLE="add_ln337" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_2_fu_348_p2" SOURCE="ECE418FinalProject/fullCode.c:337" VARIABLE="add_ln337_2" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="temp1_fu_471_p2" SOURCE="ECE418FinalProject/fullCode.c:337" VARIABLE="temp1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln338_fu_571_p2" SOURCE="ECE418FinalProject/fullCode.c:338" VARIABLE="xor_ln338" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="S0_fu_577_p2" SOURCE="ECE418FinalProject/fullCode.c:338" VARIABLE="S0" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln307_fu_583_p2" SOURCE="ECE418FinalProject/fullCode.c:307" VARIABLE="xor_ln307" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln307_fu_589_p2" SOURCE="ECE418FinalProject/fullCode.c:307" VARIABLE="and_ln307" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln307_1_fu_595_p2" SOURCE="ECE418FinalProject/fullCode.c:307" VARIABLE="and_ln307_1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="maj_fu_601_p2" SOURCE="ECE418FinalProject/fullCode.c:307" VARIABLE="maj" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_607_p2" SOURCE="ECE418FinalProject/fullCode.c:344" VARIABLE="add_ln344" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_1_fu_612_p2" SOURCE="ECE418FinalProject/fullCode.c:348" VARIABLE="add_ln348_1" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="tadder" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln348_fu_617_p2" SOURCE="ECE418FinalProject/fullCode.c:348" VARIABLE="add_ln348" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="VITIS_LOOP_334_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="constants_U" SOURCE="" VARIABLE="constants" MODULE="prep_Pipeline_VITIS_LOOP_334_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="splitBlock_U" SOURCE="ECE418FinalProject/fullCode.c:272" VARIABLE="splitBlock" MODULE="prep" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="messageBlocks_U" SOURCE="ECE418FinalProject/fullCode.c:373" VARIABLE="messageBlocks" MODULE="prep" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="40" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="messageSchedule_U" SOURCE="ECE418FinalProject/fullCode.c:383" VARIABLE="messageSchedule" MODULE="prep" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln382_fu_309_p2" SOURCE="ECE418FinalProject/fullCode.c:382" VARIABLE="icmp_ln382" MODULE="prep" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln382_1_fu_367_p2" SOURCE="ECE418FinalProject/fullCode.c:382" VARIABLE="icmp_ln382_1" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln382_fu_372_p2" SOURCE="ECE418FinalProject/fullCode.c:382" VARIABLE="add_ln382" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_1_fu_394_p2" SOURCE="ECE418FinalProject/fullCode.c:276" VARIABLE="add_ln276_1" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln274_fu_400_p2" SOURCE="ECE418FinalProject/fullCode.c:274" VARIABLE="icmp_ln274" MODULE="prep" LOOP="VITIS_LOOP_274_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_406_p2" SOURCE="ECE418FinalProject/fullCode.c:274" VARIABLE="add_ln274" MODULE="prep" LOOP="VITIS_LOOP_274_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_462_p2" SOURCE="ECE418FinalProject/fullCode.c:393" VARIABLE="add_ln393" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_467_p2" SOURCE="ECE418FinalProject/fullCode.c:394" VARIABLE="add_ln394" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln395_fu_472_p2" SOURCE="ECE418FinalProject/fullCode.c:395" VARIABLE="add_ln395" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_477_p2" SOURCE="ECE418FinalProject/fullCode.c:396" VARIABLE="add_ln396" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_482_p2" SOURCE="ECE418FinalProject/fullCode.c:397" VARIABLE="add_ln397" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_487_p2" SOURCE="ECE418FinalProject/fullCode.c:398" VARIABLE="add_ln398" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_492_p2" SOURCE="ECE418FinalProject/fullCode.c:399" VARIABLE="add_ln399" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_497_p2" SOURCE="ECE418FinalProject/fullCode.c:400" VARIABLE="add_ln400" MODULE="prep" LOOP="VITIS_LOOP_382_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="hash_U" SOURCE="" VARIABLE="hash" MODULE="prep" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_64_p2" SOURCE="ECE418FinalProject/fullCode.c:14" VARIABLE="add_ln14" MODULE="main" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_75_p2" SOURCE="ECE418FinalProject/fullCode.c:10" VARIABLE="add_ln10" MODULE="main" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln10_fu_91_p2" SOURCE="ECE418FinalProject/fullCode.c:10" VARIABLE="icmp_ln10" MODULE="main" LOOP="VITIS_LOOP_10_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
