git clone --depth 1 --no-tags https://github.com/halftop/code_of_Verilog_HDL99.git f:/verilog_sva_gh_scraper/data/full_repos/184845238
git clone --depth 1 --no-tags https://github.com/htlabnet/DRSSTC_SFP_Transceiver_For_v1.git f:/verilog_sva_gh_scraper/data/full_repos/179647027
git clone --depth 1 --no-tags https://github.com/yflyl613/USTC_COD_LAB_2019.git f:/verilog_sva_gh_scraper/data/full_repos/183595632
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Universal-Synchronous-Receiver-Transmitter-USRT-.git f:/verilog_sva_gh_scraper/data/full_repos/185287421
git clone --depth 1 --no-tags https://github.com/TheSonders/EaterComp.git f:/verilog_sva_gh_scraper/data/full_repos/179862438
git clone --depth 1 --no-tags https://github.com/axel223/8-bit-cpu-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/185032237
git clone --depth 1 --no-tags https://github.com/agkrut/FPGA-Connect4-EE354-Final.git f:/verilog_sva_gh_scraper/data/full_repos/180258054
git clone --depth 1 --no-tags https://github.com/shayan-taheri/MTJ_TFET_Works.git f:/verilog_sva_gh_scraper/data/full_repos/183666662
git clone --depth 1 --no-tags https://github.com/sorkhemiri/binryCodeToSevenSegment.git f:/verilog_sva_gh_scraper/data/full_repos/182364845
git clone --depth 1 --no-tags https://github.com/dustcat/IIR_m.git f:/verilog_sva_gh_scraper/data/full_repos/181694793
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/cse140l_lib.git f:/verilog_sva_gh_scraper/data/full_repos/181731543
git clone --depth 1 --no-tags https://github.com/alphan24/3-phase-SPWM-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/183779709
git clone --depth 1 --no-tags https://github.com/Lollipop/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/180579900
git clone --depth 1 --no-tags https://github.com/lts25/matrixMathEngine.git f:/verilog_sva_gh_scraper/data/full_repos/180678097
git clone --depth 1 --no-tags https://github.com/Treaa/Audio-controlled-video-game-based-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/179424058
git clone --depth 1 --no-tags https://github.com/irenezhang-utexas/verif_proj.git f:/verilog_sva_gh_scraper/data/full_repos/181606158
git clone --depth 1 --no-tags https://github.com/sultansidhu/VeriSynth.git f:/verilog_sva_gh_scraper/data/full_repos/179305244
git clone --depth 1 --no-tags https://github.com/JoshGelua/Asteroid-Blaster.git f:/verilog_sva_gh_scraper/data/full_repos/181561364
git clone --depth 1 --no-tags https://github.com/saqibkh/OR1200_Formal_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/181807589
git clone --depth 1 --no-tags https://github.com/dslavineccsl/pci-core.git f:/verilog_sva_gh_scraper/data/full_repos/181921997
git clone --depth 1 --no-tags https://github.com/alecamaracm/AVR-in-FPGA-Emulator-Debugger.git f:/verilog_sva_gh_scraper/data/full_repos/183271732
git clone --depth 1 --no-tags https://github.com/wangweivid/RSA-Montgomery-Algorithm-Hardware-implement.git f:/verilog_sva_gh_scraper/data/full_repos/183184010
git clone --depth 1 --no-tags https://github.com/saqibkh/Fast_Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/184907990
git clone --depth 1 --no-tags https://github.com/jeanjonatas/tictactoe-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/185283244
git clone --depth 1 --no-tags https://github.com/neverjust/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/180752848
git clone --depth 1 --no-tags https://github.com/chenxl03/BC-MAC.git f:/verilog_sva_gh_scraper/data/full_repos/180423340
git clone --depth 1 --no-tags https://github.com/z4yx/DE2iBasedDanmaku.git f:/verilog_sva_gh_scraper/data/full_repos/181415525
git clone --depth 1 --no-tags https://github.com/reisdev/INF450.git f:/verilog_sva_gh_scraper/data/full_repos/181252980
git clone --depth 1 --no-tags https://github.com/vishalraj3112/LcdVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/179810054
git clone --depth 1 --no-tags https://github.com/ynaffitgnay/CascadeBenches.git f:/verilog_sva_gh_scraper/data/full_repos/179584484
git clone --depth 1 --no-tags https://github.com/darisoy/Mux-Based-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/184830685
git clone --depth 1 --no-tags https://github.com/stephaniegarcia/ARQUI.git f:/verilog_sva_gh_scraper/data/full_repos/181940597
git clone --depth 1 --no-tags https://github.com/ozan-san/formula1_tester.git f:/verilog_sva_gh_scraper/data/full_repos/181544444
git clone --depth 1 --no-tags https://github.com/xfong/StdCellTemplates.git f:/verilog_sva_gh_scraper/data/full_repos/184431263
git clone --depth 1 --no-tags https://github.com/halftop/New-Verilog-Punch.git f:/verilog_sva_gh_scraper/data/full_repos/182813516
git clone --depth 1 --no-tags https://github.com/ghlkm/digital-logic.git f:/verilog_sva_gh_scraper/data/full_repos/182095562
git clone --depth 1 --no-tags https://github.com/donayam1/Tirur.git f:/verilog_sva_gh_scraper/data/full_repos/184552566
git clone --depth 1 --no-tags https://github.com/AngelTerrones/Mirfak.git f:/verilog_sva_gh_scraper/data/full_repos/179844171
git clone --depth 1 --no-tags https://github.com/B0WEN-HU/Finite-field-systolic-array-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/179810446
git clone --depth 1 --no-tags https://github.com/nganinho/Basys3---hid_controller.git f:/verilog_sva_gh_scraper/data/full_repos/183400208
git clone --depth 1 --no-tags https://github.com/nganinho/Basys3---sht10_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/185113374
git clone --depth 1 --no-tags https://github.com/AlmirNeeto99/Sistemas-Digitais-Problema1.git f:/verilog_sva_gh_scraper/data/full_repos/182597949
git clone --depth 1 --no-tags https://github.com/brockboe/ECE385.git f:/verilog_sva_gh_scraper/data/full_repos/184861395
git clone --depth 1 --no-tags https://github.com/JiangYiyang/Huawei-digital-watermark-embedding.git f:/verilog_sva_gh_scraper/data/full_repos/180967262
git clone --depth 1 --no-tags https://github.com/kartik-hegde/buffets.git f:/verilog_sva_gh_scraper/data/full_repos/180723143
git clone --depth 1 --no-tags https://github.com/joaoeen/risc-V_xilinx.git f:/verilog_sva_gh_scraper/data/full_repos/180683885
git clone --depth 1 --no-tags https://github.com/EricSchonauer/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/183542226
git clone --depth 1 --no-tags https://github.com/tanvir9476/32bitMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/185240317
git clone --depth 1 --no-tags https://github.com/jemoralesuvg/simpleuProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/183476132
git clone --depth 1 --no-tags https://github.com/wallace-f-rosa-old/INF450.git f:/verilog_sva_gh_scraper/data/full_repos/181999347
git clone --depth 1 --no-tags https://github.com/Jestice08/UVM_Based_Verif_of_XGMACCORE.git f:/verilog_sva_gh_scraper/data/full_repos/182911145
git clone --depth 1 --no-tags https://github.com/ece-176-group-5/ECE176-RSA.git f:/verilog_sva_gh_scraper/data/full_repos/182497916
git clone --depth 1 --no-tags https://github.com/porterpan/FPGA-C430.git f:/verilog_sva_gh_scraper/data/full_repos/184995945
git clone --depth 1 --no-tags https://github.com/TejbeerBhullar/Catch-the-brick.git f:/verilog_sva_gh_scraper/data/full_repos/184846620
git clone --depth 1 --no-tags https://github.com/starwaredesign/ip_repo.git f:/verilog_sva_gh_scraper/data/full_repos/181312504
git clone --depth 1 --no-tags https://github.com/rambodrahmani/dalle_porte_and_or_not_al_sistema_calcolatore.git f:/verilog_sva_gh_scraper/data/full_repos/181665138
git clone --depth 1 --no-tags https://github.com/PraveenW/UART.git f:/verilog_sva_gh_scraper/data/full_repos/183172751
git clone --depth 1 --no-tags https://github.com/duck2/conway.git f:/verilog_sva_gh_scraper/data/full_repos/179580715
git clone --depth 1 --no-tags https://github.com/CanKorkut/Implementation-of-Back-Propagation-Algorithm-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/184901277
git clone --depth 1 --no-tags https://github.com/RohitBandaru/ECE5760Final.git f:/verilog_sva_gh_scraper/data/full_repos/181028572
git clone --depth 1 --no-tags https://github.com/eranas97/16-bit-basic-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/185053702
git clone --depth 1 --no-tags https://github.com/shreyanshukumar/Introduction-to-VLSI-Design-EEL316.git f:/verilog_sva_gh_scraper/data/full_repos/179858320
git clone --depth 1 --no-tags https://github.com/QingqingX/GhostSZ.git f:/verilog_sva_gh_scraper/data/full_repos/181543226
git clone --depth 1 --no-tags https://github.com/muhammad20/Hardware-AES.git f:/verilog_sva_gh_scraper/data/full_repos/181523754
git clone --depth 1 --no-tags https://github.com/ABADY1000/DES-AO.git f:/verilog_sva_gh_scraper/data/full_repos/180505387
git clone --depth 1 --no-tags https://github.com/bjethro/simongame.git f:/verilog_sva_gh_scraper/data/full_repos/180145371
git clone --depth 1 --no-tags https://github.com/vipinkmenon/cannoc.git f:/verilog_sva_gh_scraper/data/full_repos/182563353
git clone --depth 1 --no-tags https://github.com/damithkawshan/Cache-Design-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/184447252
git clone --depth 1 --no-tags https://github.com/ryos36/retro-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/181355943
git clone --depth 1 --no-tags https://github.com/LHesperus/FIFO-AsynchronousClockDomin.git f:/verilog_sva_gh_scraper/data/full_repos/184790710
git clone --depth 1 --no-tags https://github.com/June-Sixth/xilinx_FPGA_BASYS2.git f:/verilog_sva_gh_scraper/data/full_repos/183847916
git clone --depth 1 --no-tags https://github.com/cbovar/iCEstickPong.git f:/verilog_sva_gh_scraper/data/full_repos/180539119
git clone --depth 1 --no-tags https://github.com/PraveenW/S8SP.git f:/verilog_sva_gh_scraper/data/full_repos/183132145
git clone --depth 1 --no-tags https://github.com/masc-ucsc/lgraph_HDL_files.git f:/verilog_sva_gh_scraper/data/full_repos/182366599
git clone --depth 1 --no-tags https://github.com/DinaEzz/-PCI-communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/183661169
git clone --depth 1 --no-tags https://github.com/ryos36/polyphony-with-tf-mnist.git f:/verilog_sva_gh_scraper/data/full_repos/181335389
git clone --depth 1 --no-tags https://github.com/nimamg/UT-DLD-FrequencyMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/185078264
git clone --depth 1 --no-tags https://github.com/pantao1227/DES_Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/180132896
git clone --depth 1 --no-tags https://github.com/galicia6tw/NNY.git f:/verilog_sva_gh_scraper/data/full_repos/182209537
git clone --depth 1 --no-tags https://github.com/sdr-tx/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/182316693
git clone --depth 1 --no-tags https://github.com/fast-codesign/FAST-UniMon.git f:/verilog_sva_gh_scraper/data/full_repos/181841752
git clone --depth 1 --no-tags https://github.com/JasonLukose/Genesys_HA_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/183552315
git clone --depth 1 --no-tags https://github.com/kafaichueng/deblocking_filter.git f:/verilog_sva_gh_scraper/data/full_repos/184761547
git clone --depth 1 --no-tags https://github.com/sheershaka/EE371.git f:/verilog_sva_gh_scraper/data/full_repos/184954987
git clone --depth 1 --no-tags https://github.com/miladHakimi/VLIS_CA2_Brent_Kung_adder.git f:/verilog_sva_gh_scraper/data/full_repos/182510326
git clone --depth 1 --no-tags https://github.com/WangYuNeng/ICLab_Final.git f:/verilog_sva_gh_scraper/data/full_repos/181464850
git clone --depth 1 --no-tags https://github.com/miladHakimi/Kogge_Stone_adder.git f:/verilog_sva_gh_scraper/data/full_repos/182785883
git clone --depth 1 --no-tags https://github.com/siwazaki/hello-verilog-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/180730574
git clone --depth 1 --no-tags https://github.com/dandymon2600/ECEN-489-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/180479356
git clone --depth 1 --no-tags https://github.com/Gabriel-Sa-Barreto/CoLendaFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/182560545
git clone --depth 1 --no-tags https://github.com/galgx/projectA.git f:/verilog_sva_gh_scraper/data/full_repos/180540717
git clone --depth 1 --no-tags https://github.com/fast-codesign/FAST-USG.git f:/verilog_sva_gh_scraper/data/full_repos/181844760
git clone --depth 1 --no-tags https://github.com/PraveenW/RMS.git f:/verilog_sva_gh_scraper/data/full_repos/181823657
git clone --depth 1 --no-tags https://github.com/danmunhoz/40GBE.git f:/verilog_sva_gh_scraper/data/full_repos/185253090
git clone --depth 1 --no-tags https://github.com/amazingabc/VC707-MIG-Design.git f:/verilog_sva_gh_scraper/data/full_repos/181269410
git clone --depth 1 --no-tags https://github.com/zahramo/multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/184096388
git clone --depth 1 --no-tags https://github.com/SamReji123/Hetero-systolic-array-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/183469982
git clone --depth 1 --no-tags https://github.com/mukheshpugal/EE2001__Digital_Systems_and_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/181122383
git clone --depth 1 --no-tags https://github.com/zhiyuann/USC-EE209.git f:/verilog_sva_gh_scraper/data/full_repos/182234853
git clone --depth 1 --no-tags https://github.com/beenfhb/soc.git f:/verilog_sva_gh_scraper/data/full_repos/185221172
