# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SCSDDR_TT.srcs/sources_1/ip/sddrtt_timer/sim/sddrtt_timer.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/imports/new/SDDR_TT.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/imports/new/DDR_WRAPPER.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/new/SDDR_DLR.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_TT_0_0/sim/TEST_SDDR_TT_0_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_DLR_0_0/sim/TEST_SDDR_DLR_0_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_DLR_0_1/sim/TEST_SDDR_DLR_0_1.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_DLR_1_0/sim/TEST_SDDR_DLR_1_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_DLR_2_0/sim/TEST_SDDR_DLR_2_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/ip/TEST_SDDR_DLR_3_0/sim/TEST_SDDR_DLR_3_0.vhd" \
"../../../../SCSDDR_TT.ip_user_files/bd/TEST/sim/TEST.vhd" \
"../../../../SCSDDR_TT.srcs/sources_1/bd/TEST/hdl/TEST_wrapper.vhd" \
"../../../../SCSDDR_TT.srcs/sim_1/new/test_tb.vhd" \

# Do not sort compile order
nosort
