Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 08 14:26:14 2016
| Host         : RM132B6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Device_Wrapper_timing_summary_routed.rpt -rpx Device_Wrapper_timing_summary_routed.rpx
| Design       : Device_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[0]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DifficultyDriver/PS_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[15]/G (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DifficultyDriver/difficulty_reg[7]/G (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GameDriver/CountdownTimer/out_of_time_reg/C (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: GameDriver/TrapSystem/clk_out_flag_reg/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GameDriver/reset_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: LeftButton/control_out_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RightButton/control_out_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TopButton/control_out_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 95 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.607        0.000                      0                  907        0.171        0.000                      0                  907        4.500        0.000                       0                   441  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.607        0.000                      0                  851        0.171        0.000                      0                  851        4.500        0.000                       0                   441  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.908        0.000                      0                   56        0.421        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 StateController/PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 1.541ns (24.338%)  route 4.791ns (75.662%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  StateController/PS_reg[1]/Q
                         net (fo=52, routed)          1.400     6.929    StateController/PS_reg[1]_0[1]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     7.083 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           1.079     8.162    StateController/state[0]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.356     8.518 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          1.302     9.819    StateController/current_input_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.327    10.146 r  StateController/current_input[3]_i_7/O
                         net (fo=1, routed)           0.446    10.593    SSEGDriver/to_display3[2]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.717 r  SSEGDriver/current_input[3]_i_3/O
                         net (fo=1, routed)           0.564    11.281    SSEGDriver/current_input[3]_i_3_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I4_O)        0.124    11.405 r  SSEGDriver/current_input[3]_i_1/O
                         net (fo=1, routed)           0.000    11.405    SSEGDriver/current_input[3]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.778    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[3]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y29         FDRE (Setup_fdre_C_D)        0.081    15.012    SSEGDriver/current_input_reg[3]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 StateController/PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 1.541ns (25.639%)  route 4.469ns (74.361%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  StateController/PS_reg[1]/Q
                         net (fo=52, routed)          1.400     6.929    StateController/PS_reg[1]_0[1]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     7.083 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           1.079     8.162    StateController/state[0]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.356     8.518 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          1.152     9.670    StateController/current_input_reg[0]
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.327     9.997 r  StateController/current_input[2]_i_8/O
                         net (fo=1, routed)           0.431    10.428    StateController/current_input[2]_i_8_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.552 f  StateController/current_input[2]_i_4/O
                         net (fo=1, routed)           0.407    10.960    SSEGDriver/sseg_out0_reg[2]
    SLICE_X46Y29         LUT6 (Prop_lut6_I5_O)        0.124    11.084 r  SSEGDriver/current_input[2]_i_1/O
                         net (fo=1, routed)           0.000    11.084    SSEGDriver/current_input[2]_i_1_n_0
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.778    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[2]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y29         FDRE (Setup_fdre_C_D)        0.077    15.008    SSEGDriver/current_input_reg[2]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 StateController/PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 1.804ns (30.932%)  route 4.028ns (69.068%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  StateController/PS_reg[1]/Q
                         net (fo=52, routed)          1.400     6.929    StateController/PS_reg[1]_0[1]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     7.083 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           1.079     8.162    StateController/state[0]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.356     8.518 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          1.001     9.519    StateController/current_input_reg[0]
    SLICE_X44Y27         LUT6 (Prop_lut6_I0_O)        0.327     9.846 r  StateController/current_input[4]_i_5/O
                         net (fo=1, routed)           0.000     9.846    SSEGDriver/to_display3[3]
    SLICE_X44Y27         MUXF7 (Prop_muxf7_I0_O)      0.212    10.058 r  SSEGDriver/current_input_reg[4]_i_3/O
                         net (fo=1, routed)           0.549    10.606    SSEGDriver/current_input_reg[4]_i_3_n_0
    SLICE_X47Y27         LUT6 (Prop_lut6_I4_O)        0.299    10.905 r  SSEGDriver/current_input[4]_i_1/O
                         net (fo=1, routed)           0.000    10.905    SSEGDriver/current_input[4]_i_1_n_0
    SLICE_X47Y27         FDRE                                         r  SSEGDriver/current_input_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.434    14.775    SSEGDriver/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  SSEGDriver/current_input_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X47Y27         FDRE (Setup_fdre_C_D)        0.029    14.957    SSEGDriver/current_input_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.207ns  (required time - arrival time)
  Source:                 StateController/PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 1.809ns (31.858%)  route 3.869ns (68.142%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  StateController/PS_reg[1]/Q
                         net (fo=52, routed)          1.400     6.929    StateController/PS_reg[1]_0[1]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     7.083 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           1.079     8.162    StateController/state[0]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.356     8.518 r  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.842     9.360    StateController/current_input_reg[0]
    SLICE_X45Y28         LUT6 (Prop_lut6_I0_O)        0.327     9.687 r  StateController/current_input[5]_i_9/O
                         net (fo=1, routed)           0.000     9.687    SSEGDriver/to_display2[1]
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.217     9.904 r  SSEGDriver/current_input_reg[5]_i_4/O
                         net (fo=1, routed)           0.549    10.453    StateController/FSM_onehot_sseg_an_wire_reg[2]_0
    SLICE_X47Y28         LUT6 (Prop_lut6_I2_O)        0.299    10.752 r  StateController/current_input[5]_i_2/O
                         net (fo=1, routed)           0.000    10.752    SSEGDriver/D[2]
    SLICE_X47Y28         FDRE                                         r  SSEGDriver/current_input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.436    14.777    SSEGDriver/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  SSEGDriver/current_input_reg[5]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)        0.029    14.959    SSEGDriver/current_input_reg[5]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.207    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 StateController/PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEGDriver/current_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 1.541ns (27.708%)  route 4.021ns (72.292%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  StateController/PS_reg[1]/Q
                         net (fo=52, routed)          1.400     6.929    StateController/PS_reg[1]_0[1]
    SLICE_X45Y31         LUT2 (Prop_lut2_I1_O)        0.154     7.083 r  StateController/current_input[5]_i_10/O
                         net (fo=5, routed)           1.079     8.162    StateController/state[0]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.356     8.518 f  StateController/current_input[5]_i_6/O
                         net (fo=21, routed)          0.800     9.317    StateController/current_input_reg[0]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.327     9.644 r  StateController/current_input[1]_i_6/O
                         net (fo=1, routed)           0.433    10.078    SSEGDriver/to_display3[0]
    SLICE_X45Y30         LUT6 (Prop_lut6_I5_O)        0.124    10.202 r  SSEGDriver/current_input[1]_i_3/O
                         net (fo=1, routed)           0.309    10.511    StateController/sseg_out2_reg[1]
    SLICE_X46Y29         LUT6 (Prop_lut6_I2_O)        0.124    10.635 r  StateController/current_input[1]_i_1/O
                         net (fo=1, routed)           0.000    10.635    SSEGDriver/D[1]
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.437    14.778    SSEGDriver/clk_IBUF_BUFG
    SLICE_X46Y29         FDRE                                         r  SSEGDriver/current_input_reg[1]/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X46Y29         FDRE (Setup_fdre_C_D)        0.079    15.010    SSEGDriver/current_input_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -10.635    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 GameDriver/TrapSystem/clk_out_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.019ns (36.739%)  route 3.477ns (63.261%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.562     5.083    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  GameDriver/TrapSystem/clk_out_count_reg[10]/Q
                         net (fo=2, routed)           1.259     6.860    GameDriver/TrapSystem/clk_out_count[10]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.984 r  GameDriver/TrapSystem/clk_out_count1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    GameDriver/TrapSystem/clk_out_count1_carry_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  GameDriver/TrapSystem/clk_out_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    GameDriver/TrapSystem/clk_out_count1_carry_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  GameDriver/TrapSystem/clk_out_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    GameDriver/TrapSystem/clk_out_count1_carry__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.656 f  GameDriver/TrapSystem/clk_out_count1_carry__1/CO[1]
                         net (fo=29, routed)          1.475     9.132    GameDriver/TrapSystem/clk_out_count1
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.357     9.489 f  GameDriver/TrapSystem/clk_out_count[1]_i_2/O
                         net (fo=1, routed)           0.742    10.231    GameDriver/PatternSystem/clk_out_count_reg[0]_0
    SLICE_X33Y35         LUT6 (Prop_lut6_I5_O)        0.348    10.579 r  GameDriver/PatternSystem/clk_out_count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.579    GameDriver/TrapSystem/prev_error_sum_reg[2]_0[1]
    SLICE_X33Y35         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440    14.781    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X33Y35         FDCE (Setup_fdce_C_D)        0.029    15.035    GameDriver/TrapSystem/clk_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 GameDriver/ConvertToBCD/binary_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.282ns (28.074%)  route 3.285ns (71.926%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.553     5.074    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  GameDriver/ConvertToBCD/binary_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  GameDriver/ConvertToBCD/binary_stored_reg[3]/Q
                         net (fo=2, routed)           1.229     6.759    GameDriver/CountdownTimer/Q[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.883 r  GameDriver/CountdownTimer/thousands_tmp1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.883    GameDriver/ConvertToBCD/S[1]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.433 f  GameDriver/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           1.284     8.717    GameDriver/CountdownTimer/CO[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.152     8.869 r  GameDriver/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.771     9.641    GameDriver/ConvertToBCD/SS[0]
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.434    14.775    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y30         FDSE (Setup_fdse_C_S)       -0.732    14.196    GameDriver/ConvertToBCD/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 GameDriver/ConvertToBCD/binary_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.282ns (28.074%)  route 3.285ns (71.926%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.553     5.074    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  GameDriver/ConvertToBCD/binary_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  GameDriver/ConvertToBCD/binary_stored_reg[3]/Q
                         net (fo=2, routed)           1.229     6.759    GameDriver/CountdownTimer/Q[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.883 r  GameDriver/CountdownTimer/thousands_tmp1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.883    GameDriver/ConvertToBCD/S[1]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.433 f  GameDriver/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           1.284     8.717    GameDriver/CountdownTimer/CO[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.152     8.869 r  GameDriver/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.771     9.641    GameDriver/ConvertToBCD/SS[0]
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.434    14.775    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X38Y30         FDSE (Setup_fdse_C_S)       -0.732    14.196    GameDriver/ConvertToBCD/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.196    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 GameDriver/TrapSystem/clk_out_count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.767ns (32.901%)  route 3.604ns (67.099%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.562     5.083    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.518     5.601 r  GameDriver/TrapSystem/clk_out_count_reg[10]/Q
                         net (fo=2, routed)           1.259     6.860    GameDriver/TrapSystem/clk_out_count[10]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.124     6.984 r  GameDriver/TrapSystem/clk_out_count1_carry_i_1/O
                         net (fo=1, routed)           0.000     6.984    GameDriver/TrapSystem/clk_out_count1_carry_i_1_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.385 r  GameDriver/TrapSystem/clk_out_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.385    GameDriver/TrapSystem/clk_out_count1_carry_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.499 r  GameDriver/TrapSystem/clk_out_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.499    GameDriver/TrapSystem/clk_out_count1_carry__0_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.656 f  GameDriver/TrapSystem/clk_out_count1_carry__1/CO[1]
                         net (fo=29, routed)          1.475     9.132    GameDriver/TrapSystem/clk_out_count1
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.329     9.461 f  GameDriver/TrapSystem/clk_out_count[2]_i_2/O
                         net (fo=1, routed)           0.869    10.330    GameDriver/PatternSystem/clk_out_count_reg[0]_1
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.454 r  GameDriver/PatternSystem/clk_out_count[2]_i_1/O
                         net (fo=1, routed)           0.000    10.454    GameDriver/TrapSystem/prev_error_sum_reg[2]_0[2]
    SLICE_X34Y36         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.439    14.780    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[2]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y36         FDCE (Setup_fdce_C_D)        0.077    15.097    GameDriver/TrapSystem/clk_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 GameDriver/ConvertToBCD/binary_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.282ns (28.074%)  route 3.285ns (71.926%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.553     5.074    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  GameDriver/ConvertToBCD/binary_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  GameDriver/ConvertToBCD/binary_stored_reg[3]/Q
                         net (fo=2, routed)           1.229     6.759    GameDriver/CountdownTimer/Q[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.124     6.883 r  GameDriver/CountdownTimer/thousands_tmp1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.883    GameDriver/ConvertToBCD/S[1]
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.433 f  GameDriver/ConvertToBCD/thousands_tmp1_carry/CO[3]
                         net (fo=4, routed)           1.284     8.717    GameDriver/CountdownTimer/CO[0]
    SLICE_X36Y30         LUT1 (Prop_lut1_I0_O)        0.152     8.869 r  GameDriver/CountdownTimer/ones_tmp[3]_i_1/O
                         net (fo=20, routed)          0.771     9.641    GameDriver/ConvertToBCD/SS[0]
    SLICE_X39Y30         FDRE                                         r  GameDriver/ConvertToBCD/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.434    14.775    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  GameDriver/ConvertToBCD/count_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X39Y30         FDRE (Setup_fdre_C_R)       -0.637    14.291    GameDriver/ConvertToBCD/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                          -9.641    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/clk_out_top_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.561     1.444    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  GameDriver/TrapSystem/clk_out_top_reg[10]/Q
                         net (fo=2, routed)           0.125     1.710    GameDriver/TrapSystem/clk_out_top[10]
    SLICE_X34Y37         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.827     1.954    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[9]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.063     1.539    GameDriver/TrapSystem/clk_out_top_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/ones_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.823%)  route 0.142ns (50.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.555     1.438    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  GameDriver/ConvertToBCD/ones_tmp_reg[3]/Q
                         net (fo=5, routed)           0.142     1.721    GameDriver/ConvertToBCD/ones_tmp_reg_n_0_[3]
    SLICE_X44Y30         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     1.951    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  GameDriver/ConvertToBCD/ones_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.075     1.548    GameDriver/ConvertToBCD/ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/thousands_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/thousands_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.683%)  route 0.137ns (49.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.556     1.439    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  GameDriver/ConvertToBCD/thousands_tmp_reg[3]/Q
                         net (fo=4, routed)           0.137     1.717    GameDriver/ConvertToBCD/thousands_tmp[3]
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     1.951    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_reg[3]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.071     1.544    GameDriver/ConvertToBCD/thousands_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/count_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.555     1.438    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  GameDriver/ConvertToBCD/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  GameDriver/ConvertToBCD/count_reg[2]/Q
                         net (fo=6, routed)           0.144     1.723    GameDriver/ConvertToBCD/count_reg__0[2]
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.048     1.771 r  GameDriver/ConvertToBCD/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.771    GameDriver/ConvertToBCD/count[3]_i_2_n_0
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.822     1.949    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X38Y30         FDSE                                         r  GameDriver/ConvertToBCD/count_reg[3]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.131     1.582    GameDriver/ConvertToBCD/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/prev_error_sum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.559     1.442    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y35         FDRE                                         r  GameDriver/TrapSystem/prev_error_sum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  GameDriver/TrapSystem/prev_error_sum_reg[2]/Q
                         net (fo=31, routed)          0.109     1.692    GameDriver/PatternSystem/prev_error_sum_reg[3][2]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.737 r  GameDriver/PatternSystem/clk_out_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    GameDriver/TrapSystem/prev_error_sum_reg[2]_0[1]
    SLICE_X33Y35         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.827     1.954    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y35         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X33Y35         FDCE (Hold_fdce_C_D)         0.091     1.546    GameDriver/TrapSystem/clk_out_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/hundreds_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/hundreds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.035%)  route 0.135ns (48.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.556     1.439    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  GameDriver/ConvertToBCD/hundreds_tmp_reg[2]/Q
                         net (fo=5, routed)           0.135     1.715    GameDriver/ConvertToBCD/hundreds_tmp[2]
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     1.951    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/hundreds_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.047     1.520    GameDriver/ConvertToBCD/hundreds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 GameDriver/TrapSystem/clk_out_top_reg[19]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.760%)  route 0.120ns (42.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.560     1.443    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y38         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDPE (Prop_fdpe_C_Q)         0.164     1.607 r  GameDriver/TrapSystem/clk_out_top_reg[19]/Q
                         net (fo=2, routed)           0.120     1.727    GameDriver/TrapSystem/clk_out_top[19]
    SLICE_X34Y37         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.827     1.954    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y37         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[18]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.059     1.516    GameDriver/TrapSystem/clk_out_top_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/binary_stored_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/ones_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.864%)  route 0.334ns (59.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.555     1.438    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  GameDriver/ConvertToBCD/binary_stored_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  GameDriver/ConvertToBCD/binary_stored_reg[3]/Q
                         net (fo=2, routed)           0.170     1.749    GameDriver/ConvertToBCD/Q[3]
    SLICE_X33Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.794 r  GameDriver/ConvertToBCD/ones_tmp[0]_i_4/O
                         net (fo=1, routed)           0.164     1.958    GameDriver/ConvertToBCD/ones_tmp[0]_i_4_n_0
    SLICE_X37Y30         LUT5 (Prop_lut5_I4_O)        0.045     2.003 r  GameDriver/ConvertToBCD/ones_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.003    GameDriver/ConvertToBCD/ones_tmp[0]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.822     1.949    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X37Y30         FDRE                                         r  GameDriver/ConvertToBCD/ones_tmp_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.091     1.791    GameDriver/ConvertToBCD/ones_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/thousands_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/thousands_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.402%)  route 0.148ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.556     1.439    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  GameDriver/ConvertToBCD/thousands_tmp_reg[0]/Q
                         net (fo=4, routed)           0.148     1.715    GameDriver/ConvertToBCD/thousands_tmp[0]
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     1.951    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X41Y31         FDRE                                         r  GameDriver/ConvertToBCD/thousands_reg[0]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.018     1.491    GameDriver/ConvertToBCD/thousands_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 GameDriver/ConvertToBCD/tens_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/ConvertToBCD/tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.246%)  route 0.193ns (57.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.555     1.438    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  GameDriver/ConvertToBCD/tens_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  GameDriver/ConvertToBCD/tens_tmp_reg[1]/Q
                         net (fo=5, routed)           0.193     1.772    GameDriver/ConvertToBCD/tens_tmp[1]
    SLICE_X44Y30         FDRE                                         r  GameDriver/ConvertToBCD/tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.824     1.951    GameDriver/ConvertToBCD/clk_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  GameDriver/ConvertToBCD/tens_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X44Y30         FDRE (Hold_fdre_C_D)         0.071     1.544    GameDriver/ConvertToBCD/tens_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y28   BottomButton/control_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y29   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y30   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y27   DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y32   DifficultyDriver/GenExpression/sseg_out0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   DifficultyDriver/GenExpression/sseg_out0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   RightButton/control_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   RightButton/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   RightButton/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   BottomButton/control_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y30   DifficultyDriver/GenExpression/FSM_sequential_scroll_point_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   DifficultyDriver/GenExpression/sseg_out0_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   DifficultyDriver/GenExpression/sseg_out0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y27   DifficultyDriver/GenExpression/sseg_out0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   DifficultyDriver/GenExpression/sseg_out0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out0_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   DifficultyDriver/GenExpression/sseg_out0_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y27   DifficultyDriver/GenExpression/sseg_out1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y32   DifficultyDriver/GenExpression/sseg_out1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   DifficultyDriver/GenExpression/sseg_out1_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y26   DifficultyDriver/GenExpression/sseg_out1_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y31   EndDriver/GenExpression/clock_divider_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.690ns (15.162%)  route 3.861ns (84.838%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.773     9.624    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443    14.784    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[13]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    GameDriver/TrapSystem/clk_out_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.690ns (15.162%)  route 3.861ns (84.838%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.773     9.624    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443    14.784    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[14]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    GameDriver/TrapSystem/clk_out_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.690ns (15.162%)  route 3.861ns (84.838%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.773     9.624    GameDriver/TrapSystem/AR[0]
    SLICE_X32Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443    14.784    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X32Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[17]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X32Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    GameDriver/TrapSystem/clk_out_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.690ns (15.180%)  route 3.856ns (84.820%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.767     9.619    GameDriver/TrapSystem/AR[0]
    SLICE_X31Y38         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[6]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X31Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    GameDriver/TrapSystem/clk_out_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.690ns (15.186%)  route 3.854ns (84.814%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.765     9.617    GameDriver/TrapSystem/AR[0]
    SLICE_X31Y36         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440    14.781    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X31Y36         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[8]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X31Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.529    GameDriver/TrapSystem/clk_out_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.690ns (15.180%)  route 3.856ns (84.820%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.767     9.619    GameDriver/TrapSystem/AR[0]
    SLICE_X31Y38         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X31Y38         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[9]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X31Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    GameDriver/TrapSystem/clk_out_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.690ns (15.180%)  route 3.856ns (84.820%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.767     9.619    GameDriver/TrapSystem/AR[0]
    SLICE_X33Y38         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[10]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X33Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    GameDriver/TrapSystem/clk_out_top_reg[10]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.690ns (15.180%)  route 3.856ns (84.820%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.767     9.619    GameDriver/TrapSystem/AR[0]
    SLICE_X33Y38         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.442    14.783    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y38         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[11]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X33Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.531    GameDriver/TrapSystem/clk_out_top_reg[11]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.690ns (15.186%)  route 3.854ns (84.814%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.765     9.617    GameDriver/TrapSystem/AR[0]
    SLICE_X35Y37         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.440    14.781    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X35Y37         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[16]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X35Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.529    GameDriver/TrapSystem/clk_out_top_reg[16]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 0.690ns (15.176%)  route 3.857ns (84.824%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.552     5.073    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.419     5.492 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          2.088     7.581    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271     7.852 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          1.768     9.620    GameDriver/TrapSystem/AR[0]
    SLICE_X33Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_top_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         1.443    14.784    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X33Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_top_reg[24]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X33Y39         FDCE (Recov_fdce_C_CLR)     -0.405    14.532    GameDriver/TrapSystem/clk_out_top_reg[24]
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  4.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.832%)  route 0.222ns (61.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    BottomButton/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.222     1.799    StateController/AR[0]
    SLICE_X33Y29         FDCE                                         f  StateController/PS_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.821     1.948    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[0]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    StateController/PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 BottomButton/control_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateController/PS_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.832%)  route 0.222ns (61.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    BottomButton/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  BottomButton/control_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  BottomButton/control_out_reg/Q
                         net (fo=2, routed)           0.222     1.799    StateController/AR[0]
    SLICE_X33Y29         FDCE                                         f  StateController/PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.821     1.948    StateController/clk_IBUF_BUFG
    SLICE_X33Y29         FDCE                                         r  StateController/PS_reg[1]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X33Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.378    StateController/PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.208ns (12.077%)  route 1.514ns (87.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.622     3.158    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y40         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.830     1.957    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    GameDriver/TrapSystem/clk_out_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.208ns (12.084%)  route 1.513ns (87.916%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.621     3.157    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.829     1.956    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[15]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    GameDriver/TrapSystem/clk_out_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.208ns (12.084%)  route 1.513ns (87.916%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.621     3.157    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y39         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.829     1.956    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y39         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[16]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y39         FDCE (Remov_fdce_C_CLR)     -0.067     1.640    GameDriver/TrapSystem/clk_out_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.208ns (12.077%)  route 1.514ns (87.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.622     3.158    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y40         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.830     1.957    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[19]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    GameDriver/TrapSystem/clk_out_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.517ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.208ns (12.077%)  route 1.514ns (87.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.622     3.158    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y40         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.830     1.957    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y40         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[20]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X34Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.641    GameDriver/TrapSystem/clk_out_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  1.517    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.208ns (12.098%)  route 1.511ns (87.902%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.619     3.155    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y36         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.826     1.953    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[0]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    GameDriver/TrapSystem/clk_out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.208ns (12.098%)  route 1.511ns (87.902%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.619     3.155    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y36         FDCE                                         f  GameDriver/TrapSystem/clk_out_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.826     1.953    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y36         FDCE                                         r  GameDriver/TrapSystem/clk_out_count_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    GameDriver/TrapSystem/clk_out_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.521ns  (arrival time - required time)
  Source:                 GameDriver/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GameDriver/TrapSystem/clk_out_top_reg[19]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.721ns  (logic 0.208ns (12.084%)  route 1.513ns (87.916%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.553     1.436    GameDriver/clk_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  GameDriver/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  GameDriver/reset_reg/Q
                         net (fo=15, routed)          0.892     2.456    GameDriver_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.080     2.536 f  pattern_reg[15]_i_1/O
                         net (fo=70, routed)          0.621     3.157    GameDriver/TrapSystem/AR[0]
    SLICE_X34Y38         FDPE                                         f  GameDriver/TrapSystem/clk_out_top_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=440, routed)         0.829     1.956    GameDriver/TrapSystem/clk_IBUF_BUFG
    SLICE_X34Y38         FDPE                                         r  GameDriver/TrapSystem/clk_out_top_reg[19]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X34Y38         FDPE (Remov_fdpe_C_PRE)     -0.071     1.636    GameDriver/TrapSystem/clk_out_top_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           3.157    
  -------------------------------------------------------------------
                         slack                                  1.521    





