library verilog;
use verilog.vl_types.all;
entity Registers is
    port(
        RsData          : out    vl_logic_vector(31 downto 0);
        RtData          : out    vl_logic_vector(31 downto 0);
        clk             : in     vl_logic;
        WriteData       : in     vl_logic_vector(31 downto 0);
        WriteAddr       : in     vl_logic_vector(4 downto 0);
        RegWrite        : in     vl_logic;
        RsAddr          : in     vl_logic_vector(4 downto 0);
        RtAddr          : in     vl_logic_vector(4 downto 0)
    );
end Registers;
