Running: /opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/contador203_tb_isim_beh.exe -prj /home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/contador203_tb_beh.prj work.contador203_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/ffT_reset.vhd" into library work
Parsing VHDL file "/home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/../../Prac3/contador/ffD_reset.vhd" into library work
Parsing VHDL file "/home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/contador203.vhd" into library work
Parsing VHDL file "/home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/contador203_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95956 KB
Fuse CPU Usage: 1010 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ffT_reset [fft_reset_default]
Compiling architecture behavioral of entity ffD_reset [ffd_reset_default]
Compiling architecture behavioral of entity contador [contador_default]
Compiling architecture behavior of entity contador203_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /home/dani/Desktop/Segundo cuatri/Sed/Prac4/contador203/contador203_tb_isim_beh.exe
Fuse Memory Usage: 1185956 KB
Fuse CPU Usage: 1070 ms
GCC CPU Usage: 470 ms
