<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>WPILib: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">WPILib&#160;<span id="projectnumber">2012</span></div>
   <div id="projectbrief">WPILibRoboticsLibraryforFRC</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><b>nFPGA</b>      </li>
      <li class="navelem"><b>nFRC_2012_1_6_4</b>      </li>
      <li class="navelem"><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">tSPI</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">nFPGA::nFRC_2012_1_6_4::tSPI Member List</div>  </div>
</div>
<div class="contents">
This is the complete list of members for <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>, including all inherited members.<table>
  <tr bgcolor="#f0f0f0"><td><b>create</b>(tRioStatusCode *status) (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [static]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>getSystemInterface</b>()=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>kNumSystems</b> enum value (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readAvailableToLoad</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_MISO_Channel</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_MISO_Module</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_MOSI_Channel</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_MOSI_Module</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_SCLK_Channel</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_SCLK_Module</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_SS_Channel</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readChannels_SS_Module</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_BusBitWidth</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_ClockHalfPeriodDelay</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_ClockPolarity</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_DataOnFalling</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_FramePolarity</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_LatchFirst</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_LatchLast</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_MSBfirst</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readConfig_WriteOnly</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readDataToLoad</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readReceivedData</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readReceivedElements</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readStatus</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readStatus_Idle</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>readStatus_ReceivedDataOverflow</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>strobeClearReceivedData</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>strobeLoad</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>strobeReadReceivedData</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>strobeReset</b>(tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tAvailableToLoad_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tChannels_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tClearReceivedData_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tConfig_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tDataToLoad_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tIfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tLoad_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tReadReceivedData_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tReceivedData_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tReceivedElements_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tReset_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tSPI</b>() (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [inline]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>tStatus_IfaceConstants</b> enum name (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels</b>(tChannels value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_MISO_Channel</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_MISO_Module</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_MOSI_Channel</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_MOSI_Module</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_SCLK_Channel</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_SCLK_Module</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_SS_Channel</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeChannels_SS_Module</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig</b>(tConfig value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_BusBitWidth</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_ClockHalfPeriodDelay</b>(unsigned char value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_ClockPolarity</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_DataOnFalling</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_FramePolarity</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_LatchFirst</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_LatchLast</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_MSBfirst</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeConfig_WriteOnly</b>(bool value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>writeDataToLoad</b>(unsigned int value, tRioStatusCode *status)=0 (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [pure virtual]</code></td></tr>
  <tr bgcolor="#f0f0f0"><td><b>~tSPI</b>() (defined in <a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a>)</td><td><a class="el" href="classnFPGA_1_1nFRC__2012__1__6__4_1_1tSPI.html">nFPGA::nFRC_2012_1_6_4::tSPI</a></td><td><code> [inline, virtual]</code></td></tr>
</table></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Mon Jan 16 2012 16:29:53 for WPILib by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
