// Seed: 2074506265
module module_1;
  wor  module_0 = 1;
  wire id_2;
  timeprecision 1ps;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    output tri id_6,
    input wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    output tri0 id_13,
    input tri0 id_14,
    input tri0 id_15
    , id_17
);
  always @(negedge 1) force id_5 = 1;
  module_0();
endmodule
