

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Fri Dec 14 14:26:53 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_newone
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  198530|  198530|  198530|  198530|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |    4032|    4032|        42|          -|          -|    96|    no    |
        | + Loop 1.1              |      40|      40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |       8|       8|         2|          -|          -|     4|    no    |
        |- Loop 2                 |  194496|  194496|      2026|          -|          -|    96|    no    |
        | + Loop 2.1              |    2024|    2024|       506|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1          |     504|     504|       126|          -|          -|     4|    no    |
        |   +++ Loop 2.1.1.1      |     117|     117|        39|          -|          -|     3|    no    |
        |    ++++ Loop 2.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     792|    378|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    293|
|Register         |        -|      -|     457|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1597|   1382|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U98  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U99  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_5_fu_239_p2       |     +    |      0|  26|  12|           7|           1|
    |co_6_fu_362_p2       |     +    |      0|  26|  12|           7|           1|
    |h_5_fu_346_p2        |     +    |      0|  14|   9|           3|           1|
    |h_6_fu_475_p2        |     +    |      0|  14|   9|           3|           1|
    |m_3_fu_487_p2        |     +    |      0|  11|   8|           2|           1|
    |n_3_fu_582_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp1_fu_502_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp2_fu_597_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_33_fu_512_p2     |     +    |      0|  14|   9|           3|           3|
    |tmp_36_fu_607_p2     |     +    |      0|  14|   9|           3|           3|
    |tmp_62_fu_294_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_64_fu_438_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_66_fu_335_p2     |     +    |      0|  44|  18|          13|          13|
    |tmp_67_fu_522_p2     |     +    |      0|  44|  18|          13|          13|
    |tmp_68_fu_497_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_70_fu_545_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_73_fu_592_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_74_fu_617_p2     |     +    |      0|  44|  18|          13|          13|
    |w_5_fu_340_p2        |     +    |      0|  14|   9|           3|           1|
    |w_6_fu_630_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_56_fu_274_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_59_fu_396_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_61_fu_418_p2     |     -    |      0|  35|  15|          10|          10|
    |tmp_63_fu_319_p2     |     -    |      0|  44|  18|          13|          13|
    |tmp_65_fu_463_p2     |     -    |      0|  44|  18|          13|          13|
    |tmp_69_fu_537_p2     |     -    |      0|  38|  16|          11|          11|
    |tmp_72_fu_570_p2     |     -    |      0|  44|  18|          13|          13|
    |exitcond1_fu_481_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_469_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_428_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_356_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond5_fu_325_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond6_fu_284_p2  |   icmp   |      0|   0|   1|           3|           3|
    |exitcond7_fu_233_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_576_p2   |   icmp   |      0|   0|   1|           2|           2|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 792| 378|         249|         227|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  137|         30|    1|         30|
    |co1_reg_142        |    9|          2|    7|         14|
    |co_reg_108         |    9|          2|    7|         14|
    |grp_fu_223_p0      |   15|          3|   32|         96|
    |grp_fu_223_p1      |   15|          3|   32|         96|
    |h2_reg_153         |    9|          2|    3|          6|
    |h_reg_119          |    9|          2|    3|          6|
    |m_reg_189          |    9|          2|    2|          4|
    |n_reg_212          |    9|          2|    2|          4|
    |output_r_address0  |   21|          4|   12|         48|
    |output_r_d0        |   15|          3|   32|         96|
    |sum_1_reg_200      |    9|          2|   32|         64|
    |sum_reg_177        |    9|          2|   32|         64|
    |w3_reg_165         |    9|          2|    3|          6|
    |w_reg_131          |    9|          2|    3|          6|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  293|         63|  203|        554|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  29|   0|   29|          0|
    |bias_addr_reg_649      |   7|   0|    7|          0|
    |co1_reg_142            |   7|   0|    7|          0|
    |co_5_reg_639           |   7|   0|    7|          0|
    |co_6_reg_683           |   7|   0|    7|          0|
    |co_reg_108             |   7|   0|    7|          0|
    |h2_reg_153             |   3|   0|    3|          0|
    |h_reg_119              |   3|   0|    3|          0|
    |input_load_reg_782     |  32|   0|   32|          0|
    |m_3_reg_718            |   2|   0|    2|          0|
    |m_reg_189              |   2|   0|    2|          0|
    |n_3_reg_752            |   2|   0|    2|          0|
    |n_reg_212              |   2|   0|    2|          0|
    |output_addr_3_reg_734  |  12|   0|   12|          0|
    |output_load_reg_797    |  32|   0|   32|          0|
    |sum_1_reg_200          |  32|   0|   32|          0|
    |sum_reg_177            |  32|   0|   32|          0|
    |tmp_31_reg_807         |  32|   0|   32|          0|
    |tmp_33_reg_729         |   3|   0|    3|          0|
    |tmp_38_reg_787         |  32|   0|   32|          0|
    |tmp_63_reg_657         |  12|   0|   13|          1|
    |tmp_65_reg_702         |  12|   0|   13|          1|
    |tmp_66_reg_665         |  13|   0|   13|          0|
    |tmp_68_reg_723         |  11|   0|   11|          0|
    |tmp_69_reg_739         |  11|   0|   11|          0|
    |tmp_72_reg_744         |  12|   0|   13|          1|
    |tmp_73_reg_757         |  11|   0|   11|          0|
    |tmp_74_cast_reg_644    |  11|   0|   12|          1|
    |tmp_74_reg_762         |  13|   0|   13|          0|
    |tmp_77_cast_reg_688    |  11|   0|   12|          1|
    |tmp_79_cast_reg_694    |  11|   0|   11|          0|
    |w3_reg_165             |   3|   0|    3|          0|
    |w_5_reg_670            |   3|   0|    3|          0|
    |w_6_reg_802            |   3|   0|    3|          0|
    |w_reg_131              |   3|   0|    3|          0|
    |weight_load_reg_777    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 457|   0|  462|          5|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|input_r_address0   | out |   12|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   12|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
|output_r_q0        |  in |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

