Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug  7 16:18:34 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    213         
TIMING-18  Warning           Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (213)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (513)
5. checking no_input_delay (6)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (213)
--------------------------
 There are 213 register/latch pins with no clock driven by root clock pin: Clock_100MHz_to_25MHz_Instance/r_clk_25MHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (513)
--------------------------------------------------
 There are 513 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.397        0.000                      0                  343        0.176        0.000                      0                  343        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.397        0.000                      0                  343        0.176        0.000                      0                  343        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.403ns (27.816%)  route 3.641ns (72.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624    10.191    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART_RX_Instance/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.403ns (27.816%)  route 3.641ns (72.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624    10.191    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART_RX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.403ns (27.816%)  route 3.641ns (72.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624    10.191    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART_RX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.403ns (27.816%)  route 3.641ns (72.184%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624    10.191    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.403ns (27.770%)  route 3.649ns (72.230%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632    10.199    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.646    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.403ns (27.770%)  route 3.649ns (72.230%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632    10.199    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.646    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 1.403ns (27.770%)  route 3.649ns (72.230%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.463     9.219    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X58Y18         LUT5 (Prop_lut5_I4_O)        0.348     9.567 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632    10.199    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.646    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.399ns (27.977%)  route 3.602ns (72.023%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.485     9.242    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.344     9.586 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.562    10.148    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.408    14.667    UART_RX_Instance/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.399ns (27.977%)  route 3.602ns (72.023%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.485     9.242    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.344     9.586 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.562    10.148    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.408    14.667    UART_RX_Instance/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 1.399ns (27.977%)  route 3.602ns (72.023%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.626     5.147    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.478     5.625 f  UART_RX_Instance/r_Clock_Count_reg[4]/Q
                         net (fo=8, routed)           1.149     6.774    UART_RX_Instance/r_Clock_Count_reg_n_0_[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I1_O)        0.301     7.075 r  UART_RX_Instance/r_SM_Main[1]_i_3/O
                         net (fo=1, routed)           0.582     7.658    UART_RX_Instance/r_SM_Main[1]_i_3_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124     7.782 r  UART_RX_Instance/r_SM_Main[1]_i_2/O
                         net (fo=3, routed)           0.823     8.605    UART_RX_Instance/r_SM_Main[1]_i_2_n_0
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.757 r  UART_RX_Instance/r_Clock_Count[8]_i_5/O
                         net (fo=8, routed)           0.485     9.242    UART_RX_Instance/r_Clock_Count[8]_i_5_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I1_O)        0.344     9.586 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.562    10.148    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509    14.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y18         FDRE (Setup_fdre_C_CE)      -0.408    14.667    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  4.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.591     1.474    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_TX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=6, routed)           0.095     1.710    UART_TX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X63Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  UART_TX_Instance/r_Clock_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.755    UART_TX_Instance/r_Clock_Count[4]_i_1_n_0
    SLICE_X63Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     1.988    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X63Y13         FDRE (Hold_fdre_C_D)         0.092     1.579    UART_TX_Instance/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  UART_RX_Instance/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.124     1.737    UART_TX_Instance/D[1]
    SLICE_X61Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[1]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X61Y15         FDRE (Hold_fdre_C_D)         0.066     1.553    UART_TX_Instance/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.633%)  route 0.132ns (48.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.591     1.474    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_RX_Instance/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.132     1.747    UART_TX_Instance/D[5]
    SLICE_X60Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.052     1.559    UART_TX_Instance/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Bit_Index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.473    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  UART_TX_Instance/r_Bit_Index_reg[0]/Q
                         net (fo=6, routed)           0.084     1.722    UART_TX_Instance/r_Bit_Index_reg_n_0_[0]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  UART_TX_Instance/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    UART_TX_Instance/r_Bit_Index[2]_i_1_n_0
    SLICE_X61Y14         FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.092     1.578    UART_TX_Instance/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/o_TX_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.473    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.144     1.758    UART_TX_Instance/r_SM_Main[0]
    SLICE_X60Y14         LUT5 (Prop_lut5_I1_O)        0.048     1.806 r  UART_TX_Instance/o_TX_Active_i_1/O
                         net (fo=1, routed)           0.000     1.806    UART_TX_Instance/o_TX_Active_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/o_TX_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/o_TX_Active_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.131     1.617    UART_TX_Instance/o_TX_Active_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.591     1.474    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  UART_TX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=3, routed)           0.071     1.693    UART_TX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X64Y13         LUT6 (Prop_lut6_I2_O)        0.098     1.791 r  UART_TX_Instance/r_Clock_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.791    UART_TX_Instance/r_Clock_Count[9]_i_2__0_n_0
    SLICE_X64Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     1.988    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.121     1.595    UART_TX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.473    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.144     1.758    UART_TX_Instance/r_SM_Main[0]
    SLICE_X60Y14         LUT3 (Prop_lut3_I2_O)        0.045     1.803 r  UART_TX_Instance/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    UART_TX_Instance/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.120     1.606    UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.473    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=9, routed)           0.148     1.762    UART_TX_Instance/r_SM_Main[0]
    SLICE_X60Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.807 r  UART_TX_Instance/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.807    UART_TX_Instance/o_TX_Serial_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     1.986    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.121     1.607    UART_TX_Instance/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.829%)  route 0.125ns (40.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.590     1.473    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Binary_To_7_Segment_Display_Instance/r_Digit_reg[2]/Q
                         net (fo=7, routed)           0.125     1.739    Binary_To_7_Segment_Display_Instance/r_Digit[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.045     1.784 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.784    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding[6]
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     1.985    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.092     1.578    Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y16         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  UART_RX_Instance/r_RX_Byte_reg[3]/Q
                         net (fo=2, routed)           0.122     1.758    UART_TX_Instance/D[3]
    SLICE_X60Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     1.985    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y15         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[3]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y15         FDRE (Hold_fdre_C_D)         0.059     1.546    UART_TX_Instance/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y9    Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y11   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y12   Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y9    Binary_To_7_Segment_Display_Instance/r_Clock_Count_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           463 Endpoints
Min Delay           463 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_HSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.766ns  (logic 4.146ns (61.268%)  route 2.621ns (38.732%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_HSync_reg/C
    SLICE_X14Y14         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_HSync_reg/Q
                         net (fo=1, routed)           2.621     3.099    o_VGA_HSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.668     6.766 r  o_VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000     6.766    o_VGA_HSync
    P19                                                               r  o_VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_VSync_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            o_VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.747ns  (logic 4.152ns (61.545%)  route 2.594ns (38.455%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDSE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_VSync_reg/C
    SLICE_X14Y15         FDSE (Prop_fdse_C_Q)         0.478     0.478 r  VGA_Sync_Porch_Inst/o_VSync_reg/Q
                         net (fo=1, routed)           2.594     3.072    o_VGA_VSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.674     6.747 r  o_VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000     6.747    o_VGA_VSync
    R19                                                               r  o_VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.061ns  (logic 3.986ns (65.776%)  route 2.074ns (34.224%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_8/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_8/Q
                         net (fo=1, routed)           2.074     2.530    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.061 r  o_VGA_Grn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.061    o_VGA_Grn[3]
    D17                                                               r  o_VGA_Grn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P2_Inst/o_Paddle_Y_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 1.138ns (19.393%)  route 4.730ns (80.607%))
  Logic Levels:           6  (FDRE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/Q
                         net (fo=2, routed)           0.947     1.465    Pong_Inst/P2_Inst/r_Paddle_Count_reg_n_0_[21]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.124     1.589 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     1.990    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.114 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0/O
                         net (fo=1, routed)           1.084     3.199    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     3.323 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0/O
                         net (fo=4, routed)           1.071     4.393    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0/O
                         net (fo=6, routed)           0.678     5.195    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.319 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0/O
                         net (fo=6, routed)           0.549     5.868    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0_n_0
    SLICE_X6Y11          FDRE                                         r  Pong_Inst/P2_Inst/o_Paddle_Y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.975ns (68.078%)  route 1.864ns (31.922%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_10/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_10/Q
                         net (fo=1, routed)           1.864     2.320    lopt_9
    H19                  OBUF (Prop_obuf_I_O)         3.519     5.839 r  o_VGA_Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.839    o_VGA_Red[1]
    H19                                                               r  o_VGA_Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.837ns  (logic 3.980ns (68.185%)  route 1.857ns (31.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_9/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_9/Q
                         net (fo=1, routed)           1.857     2.313    lopt_8
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.837 r  o_VGA_Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.837    o_VGA_Red[0]
    G19                                                               r  o_VGA_Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_VGA_Grn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.812ns  (logic 3.985ns (68.570%)  route 1.827ns (31.430%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_7/C
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VGA_Sync_Porch_Inst/o_Red_Video_reg[1]_lopt_replica_7/Q
                         net (fo=1, routed)           1.827     2.283    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.812 r  o_VGA_Grn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.812    o_VGA_Grn[2]
    G17                                                               r  o_VGA_Grn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P2_Inst/o_Paddle_Y_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 1.138ns (19.585%)  route 4.673ns (80.415%))
  Logic Levels:           6  (FDRE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/Q
                         net (fo=2, routed)           0.947     1.465    Pong_Inst/P2_Inst/r_Paddle_Count_reg_n_0_[21]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.124     1.589 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     1.990    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.114 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0/O
                         net (fo=1, routed)           1.084     3.199    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     3.323 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0/O
                         net (fo=4, routed)           1.071     4.393    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0/O
                         net (fo=6, routed)           0.678     5.195    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.319 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0/O
                         net (fo=6, routed)           0.492     5.811    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0_n_0
    SLICE_X4Y11          FDRE                                         r  Pong_Inst/P2_Inst/o_Paddle_Y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P2_Inst/o_Paddle_Y_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 1.138ns (19.585%)  route 4.673ns (80.415%))
  Logic Levels:           6  (FDRE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/Q
                         net (fo=2, routed)           0.947     1.465    Pong_Inst/P2_Inst/r_Paddle_Count_reg_n_0_[21]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.124     1.589 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     1.990    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.114 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0/O
                         net (fo=1, routed)           1.084     3.199    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     3.323 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0/O
                         net (fo=4, routed)           1.071     4.393    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0/O
                         net (fo=6, routed)           0.678     5.195    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.319 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0/O
                         net (fo=6, routed)           0.492     5.811    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0_n_0
    SLICE_X4Y11          FDRE                                         r  Pong_Inst/P2_Inst/o_Paddle_Y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/P2_Inst/o_Paddle_Y_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.811ns  (logic 1.138ns (19.585%)  route 4.673ns (80.415%))
  Logic Levels:           6  (FDRE=1 LUT4=3 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE                         0.000     0.000 r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/C
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/Q
                         net (fo=2, routed)           0.947     1.465    Pong_Inst/P2_Inst/r_Paddle_Count_reg_n_0_[21]
    SLICE_X3Y19          LUT4 (Prop_lut4_I2_O)        0.124     1.589 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0/O
                         net (fo=1, routed)           0.401     1.990    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_10__0_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     2.114 f  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0/O
                         net (fo=1, routed)           1.084     3.199    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_6__0_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I2_O)        0.124     3.323 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0/O
                         net (fo=4, routed)           1.071     4.393    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_3__0_n_0
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.124     4.517 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0/O
                         net (fo=6, routed)           0.678     5.195    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_3__0_n_0
    SLICE_X3Y11          LUT4 (Prop_lut4_I0_O)        0.124     5.319 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0/O
                         net (fo=6, routed)           0.492     5.811    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0_n_0
    SLICE_X4Y11          FDRE                                         r  Pong_Inst/P2_Inst/o_Paddle_Y_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.468%)  route 0.098ns (34.532%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/C
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[5]/Q
                         net (fo=7, routed)           0.098     0.239    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg_n_0_[5]
    SLICE_X12Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__1/O
                         net (fo=1, routed)           0.000     0.284    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count[9]_i_2__1_n_0
    SLICE_X12Y12         FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.521%)  route 0.150ns (51.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[1]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[1]/Q
                         net (fo=9, routed)           0.150     0.291    Pong_Inst/Pong_Ball_Ctrl_Inst/Q[1]
    SLICE_X2Y7           FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/P1_Inst/o_Draw_Paddle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/r_Red_Video_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.337%)  route 0.112ns (37.663%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE                         0.000     0.000 r  Pong_Inst/P1_Inst/o_Draw_Paddle_reg/C
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/P1_Inst/o_Draw_Paddle_reg/Q
                         net (fo=1, routed)           0.112     0.253    Pong_Inst/o_Draw_Paddle
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.045     0.298 r  Pong_Inst/w_Draw_Any/O
                         net (fo=1, routed)           0.000     0.298    VGA_Sync_Porch_Inst/w_Blu_Video_Pong[0]
    SLICE_X1Y8           FDRE                                         r  VGA_Sync_Porch_Inst/r_Red_Video_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.010%)  route 0.165ns (53.990%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE                         0.000     0.000 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[3]/C
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[3]/Q
                         net (fo=10, routed)          0.165     0.306    Pong_Inst/Pong_Ball_Ctrl_Inst/w_Ball_X[3]
    SLICE_X4Y7           FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_X_Prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE                         0.000     0.000 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[0]/C
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[0]/Q
                         net (fo=10, routed)          0.121     0.262    Pong_Inst/Pong_Ball_Ctrl_Inst/Q[0]
    SLICE_X5Y7           LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X[1]_i_1_n_0
    SLICE_X5Y7           FDRE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_X_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[6]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[6]/Q
                         net (fo=8, routed)           0.125     0.266    Pong_Inst/Sync_To_Count_Inst/w_Col_Count[6]
    SLICE_X2Y8           LUT5 (Prop_lut5_I2_O)        0.045     0.311 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.311    Pong_Inst/Sync_To_Count_Inst/p_1_in[9]
    SLICE_X2Y8           FDRE                                         r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE                         0.000     0.000 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/C
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[7]/Q
                         net (fo=6, routed)           0.073     0.221    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg_n_0_[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.319 r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     0.319    VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count[8]_i_1__1_n_0
    SLICE_X14Y13         FDRE                                         r  VGA_Sync_Porch_Inst/Sync_To_Count_Instance/r_Row_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_Y_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Y_Prev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.164ns (51.372%)  route 0.155ns (48.628%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDSE                         0.000     0.000 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_Y_reg[1]/C
    SLICE_X8Y9           FDSE (Prop_fdse_C_Q)         0.164     0.164 r  Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_Y_reg[1]/Q
                         net (fo=19, routed)          0.155     0.319    Pong_Inst/Pong_Ball_Ctrl_Inst/o_Ball_Y_reg[5]_0[1]
    SLICE_X8Y10          FDSE                                         r  Pong_Inst/Pong_Ball_Ctrl_Inst/r_Ball_Y_Prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.909%)  route 0.098ns (30.091%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[7]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[7]/Q
                         net (fo=7, routed)           0.098     0.226    Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[9]_0[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I5_O)        0.099     0.325 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.325    Pong_Inst/Sync_To_Count_Inst/p_1_in[8]
    SLICE_X3Y8           FDRE                                         r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.260%)  route 0.116ns (35.740%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE                         0.000     0.000 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[4]/C
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[4]/Q
                         net (fo=10, routed)          0.116     0.280    Pong_Inst/Sync_To_Count_Inst/w_Col_Count[4]
    SLICE_X3Y8           LUT4 (Prop_lut4_I2_O)        0.045     0.325 r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.325    Pong_Inst/Sync_To_Count_Inst/p_1_in[6]
    SLICE_X3Y8           FDRE                                         r  Pong_Inst/Sync_To_Count_Inst/r_Col_Count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_Instance/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.949ns  (logic 4.160ns (37.992%)  route 6.789ns (62.008%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.632     5.153    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  UART_TX_Instance/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.715     6.387    UART_TX_Instance/w_TX_Serial
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.124     6.511 r  UART_TX_Instance/o_UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.074    12.585    o_UART_TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    16.102 r  o_UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    16.102    o_UART_TX
    A18                                                               r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 4.152ns (65.888%)  route 2.150ns (34.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDSE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.478     5.628 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           2.150     7.778    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.674    11.452 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.452    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.127ns  (logic 4.041ns (65.957%)  route 2.086ns (34.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y17         FDSE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.518     5.668 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           2.086     7.754    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.277 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.277    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 4.017ns (65.825%)  route 2.086ns (34.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.630     5.151    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y16         FDSE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDSE (Prop_fdse_C_Q)         0.518     5.669 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           2.086     7.755    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    11.254 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.254    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.055ns  (logic 3.966ns (65.500%)  route 2.089ns (34.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.630     5.151    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Binary_To_7_Segment_Display_Instance/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           2.089     7.696    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    11.207 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.207    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 4.127ns (68.417%)  route 1.905ns (31.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.905     7.474    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708    11.182 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.182    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 4.121ns (68.845%)  route 1.865ns (31.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.865     7.434    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.702    11.136 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.136    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.981ns  (logic 3.967ns (66.321%)  route 2.014ns (33.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           2.014     7.621    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.131 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.131    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.987ns (68.273%)  route 1.853ns (31.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           1.853     7.459    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.991 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.991    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 4.098ns (71.124%)  route 1.664ns (28.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.629     5.150    Binary_To_7_Segment_Display_Instance/i_clk_IBUF_BUFG
    SLICE_X65Y17         FDRE                                         r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.419     5.569 r  Binary_To_7_Segment_Display_Instance/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           1.664     7.233    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.679    10.913 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.913    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Switch_Start/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/FSM_sequential_r_SM_Main_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.186ns (44.804%)  route 0.229ns (55.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.587     1.470    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  Switch_Start/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Switch_Start/r_State_reg/Q
                         net (fo=3, routed)           0.229     1.840    Pong_Inst/P1_Inst/w_Switch_Start
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.045     1.885 r  Pong_Inst/P1_Inst/FSM_sequential_r_SM_Main[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.885    Pong_Inst/P1_Inst_n_20
    SLICE_X6Y15          FDRE                                         r  Pong_Inst/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_Start/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/r_Game_Active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.754%)  route 0.307ns (62.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.587     1.470    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  Switch_Start/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  Switch_Start/r_State_reg/Q
                         net (fo=3, routed)           0.307     1.918    Pong_Inst/w_Switch_Start
    SLICE_X6Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.963 r  Pong_Inst/r_Game_Active_i_1/O
                         net (fo=1, routed)           0.000     1.963    Pong_Inst/r_Game_Active_i_1_n_0
    SLICE_X6Y15          FDRE                                         r  Pong_Inst/r_Game_Active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Switch_P2_Up/w_Switch_3
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.173     2.007    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X2Y13          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Switch_P2_Up/w_Switch_3
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.173     2.007    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X2Y13          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Switch_P2_Up/w_Switch_3
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.173     2.007    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X2Y13          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Switch_P2_Up/w_Switch_3
    SLICE_X4Y13          LUT2 (Prop_lut2_I1_O)        0.045     1.833 r  Switch_P2_Up/r_Paddle_Count[31]_i_2__0/O
                         net (fo=32, routed)          0.173     2.007    Pong_Inst/P2_Inst/r_Paddle_Count_reg[0]_0
    SLICE_X2Y13          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/o_Paddle_Y_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.186ns (33.191%)  route 0.374ns (66.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.246     1.860    Pong_Inst/P2_Inst/w_Switch_3
    SLICE_X3Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.905 r  Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0/O
                         net (fo=6, routed)           0.128     2.033    Pong_Inst/P2_Inst/o_Paddle_Y[5]_i_1__0_n_0
    SLICE_X2Y11          FDRE                                         r  Pong_Inst/P2_Inst/o_Paddle_Y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.189ns (33.391%)  route 0.377ns (66.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Pong_Inst/P2_Inst/w_Switch_3
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.048     1.836 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          0.202     2.038    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[22]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.189ns (33.391%)  route 0.377ns (66.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Pong_Inst/P2_Inst/w_Switch_3
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.048     1.836 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          0.202     2.038    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Switch_P2_Dn/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_Inst/P2_Inst/r_Paddle_Count_reg[23]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.189ns (33.391%)  route 0.377ns (66.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.589     1.472    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Switch_P2_Dn/r_State_reg/Q
                         net (fo=4, routed)           0.175     1.788    Pong_Inst/P2_Inst/w_Switch_3
    SLICE_X4Y13          LUT3 (Prop_lut3_I1_O)        0.048     1.836 r  Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1/O
                         net (fo=32, routed)          0.202     2.038    Pong_Inst/P2_Inst/r_Paddle_Count[31]_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  Pong_Inst/P2_Inst/r_Paddle_Count_reg[23]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.580ns (18.295%)  route 7.057ns (81.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632     8.638    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509     4.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.580ns (18.295%)  route 7.057ns (81.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632     8.638    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509     4.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.638ns  (logic 1.580ns (18.295%)  route 7.057ns (81.705%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.632     8.638    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509     4.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.629ns  (logic 1.580ns (18.312%)  route 7.049ns (81.688%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624     8.629    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.629ns  (logic 1.580ns (18.312%)  route 7.049ns (81.688%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624     8.629    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.629ns  (logic 1.580ns (18.312%)  route 7.049ns (81.688%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624     8.629    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.629ns  (logic 1.580ns (18.312%)  route 7.049ns (81.688%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.425     7.882    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.006 r  UART_RX_Instance/r_Clock_Count[8]_i_1__0/O
                         net (fo=7, routed)           0.624     8.629    UART_RX_Instance/r_Clock_Count[8]_i_1__0_n_0
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.624ns  (logic 1.936ns (22.450%)  route 6.688ns (77.550%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.389     7.845    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.153     7.998 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.299     8.297    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I4_O)        0.327     8.624 r  UART_RX_Instance/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.624    UART_RX_Instance/r_Clock_Count[2]_i_1_n_0
    SLICE_X59Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.508     4.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.560ns  (logic 1.609ns (18.800%)  route 6.950ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.389     7.845    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.153     7.998 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.562     8.560    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509     4.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.560ns  (logic 1.609ns (18.800%)  route 6.950ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=16, routed)          6.389     7.845    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X59Y18         LUT4 (Prop_lut4_I2_O)        0.153     7.998 r  UART_RX_Instance/r_Clock_Count[8]_i_2/O
                         net (fo=8, routed)           0.562     8.560    UART_RX_Instance/r_Clock_Count[8]_i_2_n_0
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.509     4.850    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.219ns (37.330%)  route 0.368ns (62.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.368     0.587    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y16          FDRE                                         r  Switch_P2_Up/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.857     1.984    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X5Y16          FDRE                                         r  Switch_P2_Up/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch[3]
                            (input port)
  Destination:            Switch_P2_Dn/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.221ns (33.681%)  route 0.434ns (66.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i_Switch[3] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_Switch_IBUF[3]_inst/O
                         net (fo=2, routed)           0.434     0.655    Switch_P2_Dn/i_Switch_IBUF[0]
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.859     1.986    Switch_P2_Dn/i_clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Switch_P2_Dn/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch_Start
                            (input port)
  Destination:            Switch_Start/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.210ns (31.624%)  route 0.453ns (68.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_Switch_Start (IN)
                         net (fo=0)                   0.000     0.000    i_Switch_Start
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_Switch_Start_IBUF_inst/O
                         net (fo=2, routed)           0.453     0.663    Switch_Start/i_Switch_Start_IBUF
    SLICE_X7Y17          FDRE                                         r  Switch_Start/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.856     1.983    Switch_Start/i_clk_IBUF_BUFG
    SLICE_X7Y17          FDRE                                         r  Switch_Start/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch[0]
                            (input port)
  Destination:            Switch_P1_Up/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.222ns (30.597%)  route 0.503ns (69.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_Switch[0] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[0]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  i_Switch_IBUF[0]_inst/O
                         net (fo=2, routed)           0.503     0.725    Switch_P1_Up/i_Switch_IBUF[0]
    SLICE_X10Y15         FDRE                                         r  Switch_P1_Up/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.830     1.957    Switch_P1_Up/i_clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  Switch_P1_Up/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch[1]
                            (input port)
  Destination:            Switch_P1_Dn/r_State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.219ns (25.421%)  route 0.644ns (74.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  i_Switch[1] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[1]_inst/O
                         net (fo=2, routed)           0.644     0.863    Switch_P1_Dn/i_Switch_IBUF[0]
    SLICE_X10Y12         FDRE                                         r  Switch_P1_Dn/r_State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.832     1.959    Switch_P1_Dn/i_clk_IBUF_BUFG
    SLICE_X10Y12         FDRE                                         r  Switch_P1_Dn/r_State_reg/C

Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.264ns (27.090%)  route 0.711ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.524     0.743    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  Switch_P2_Up/r_Count[0]_i_1__1/O
                         net (fo=20, routed)          0.187     0.975    Switch_P2_Up/p_0_in
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.856     1.983    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[12]/C

Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.264ns (27.090%)  route 0.711ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.524     0.743    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  Switch_P2_Up/r_Count[0]_i_1__1/O
                         net (fo=20, routed)          0.187     0.975    Switch_P2_Up/p_0_in
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.856     1.983    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[13]/C

Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.264ns (27.090%)  route 0.711ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.524     0.743    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  Switch_P2_Up/r_Count[0]_i_1__1/O
                         net (fo=20, routed)          0.187     0.975    Switch_P2_Up/p_0_in
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.856     1.983    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[14]/C

Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.264ns (27.090%)  route 0.711ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.524     0.743    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  Switch_P2_Up/r_Count[0]_i_1__1/O
                         net (fo=20, routed)          0.187     0.975    Switch_P2_Up/p_0_in
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.856     1.983    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Switch_P2_Up/r_Count_reg[15]/C

Slack:                    inf
  Source:                 i_Switch[2]
                            (input port)
  Destination:            Switch_P2_Up/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.264ns (26.886%)  route 0.719ns (73.114%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  i_Switch[2] (IN)
                         net (fo=0)                   0.000     0.000    i_Switch[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_Switch_IBUF[2]_inst/O
                         net (fo=2, routed)           0.524     0.743    Switch_P2_Up/i_Switch_IBUF[0]
    SLICE_X5Y17          LUT5 (Prop_lut5_I3_O)        0.045     0.788 r  Switch_P2_Up/r_Count[0]_i_1__1/O
                         net (fo=20, routed)          0.194     0.983    Switch_P2_Up/p_0_in
    SLICE_X4Y16          FDRE                                         r  Switch_P2_Up/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.857     1.984    Switch_P2_Up/i_clk_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  Switch_P2_Up/r_Count_reg[10]/C





