===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.6234 seconds

  ----Wall Time----  ----Name----
    3.5031 ( 17.0%)  FIR Parser
    8.4004 ( 40.7%)  'firrtl.circuit' Pipeline
    1.1611 (  5.6%)    'firrtl.module' Pipeline
    1.1611 (  5.6%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1069 (  0.5%)    InferWidths
    0.5967 (  2.9%)    LowerFIRRTLTypes
    5.1546 ( 25.0%)    'firrtl.module' Pipeline
    0.7501 (  3.6%)      ExpandWhens
    4.4045 ( 21.4%)      Canonicalizer
    0.3730 (  1.8%)    Inliner
    1.0081 (  4.9%)    IMConstProp
    0.0339 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    2.1897 ( 10.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.7989 ( 18.4%)  'hw.module' Pipeline
    0.0872 (  0.4%)    HWCleanup
    1.0088 (  4.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.7029 ( 13.1%)    Canonicalizer
    0.3192 (  1.5%)  HWLegalizeNames
    0.7732 (  3.7%)  'hw.module' Pipeline
    0.7732 (  3.7%)    PrettifyVerilog
    1.6373 (  7.9%)  Output
    0.0016 (  0.0%)  Rest
   20.6234 (100.0%)  Total

{
  totalTime: 20.648,
  maxMemory: 598876160
}
