#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul 26 11:43:17 2021
# Process ID: 6604
# Current directory: E:/Memristor_testboard/FPGA_test/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent936 E:\Memristor_testboard\FPGA_test\managed_ip_project\managed_ip_project.xpr
# Log file: E:/Memristor_testboard/FPGA_test/managed_ip_project/vivado.log
# Journal file: E:/Memristor_testboard/FPGA_test/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Memristor_testboard/FPGA_test/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 919.727 ; gain = 263.949
create_ip -name pingpong_clk -vendor xilinx.com -library user -version 1.0 -module_name pingpong_clk_0 -dir e:/Memristor_testboard/FPGA_test
generate_target {instantiation_template} [get_files e:/Memristor_testboard/FPGA_test/pingpong_clk_0/pingpong_clk_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pingpong_clk_0'...
ipx::edit_ip_in_project -upgrade true -name pingpong_clk_v1_0_project -directory E:/Memristor_testboard/FPGA_test/managed_ip_project/managed_ip_project.tmp/pingpong_clk_v1_0_project e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/memristor_testboard/fpga_test/managed_ip_project/managed_ip_project.tmp/pingpong_clk_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Xilinx2019.2/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 977.371 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0/hdl/pingpong_clk_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [e:/Memristor_testboard/FPGA_test/ip_repo/pingpong_clk_1.0/hdl/pingpong_clk_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 995.586 ; gain = 18.215
update_compile_order -fileset sources_1
current_project managed_ip_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 11:49:26 2021...
