\subsection{arch Architecture Reference}
\label{classddr2__tester_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{da/ddc/classddr2__tester_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+390}{\bfseries  ( {\bfseries {\bfseries {\bf global\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf pll\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2}  {\bfseries }  
\item 
{\bf ddr2\+\_\+traffic\+\_\+gen}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf avl\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+addr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+rdata\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+write\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+be} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf avl\+\_\+burstbegin} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr2\+\_\+phy\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf local\+\_\+init\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf begin\+\_\+test\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf begin\+\_\+test\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf ddr2\+\_\+inst}  {\bfseries ddr2}   
\item 
{\bf traffic\+\_\+gen\+\_\+inst}  {\bfseries ddr2\+\_\+traffic\+\_\+gen}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 54} of file {\bf ddr2\+\_\+tester.\+vhd}.



\subsubsection{Member Function Documentation}
\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+390@{P\+R\+O\+C\+E\+S\+S\+\_\+390}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+390@{P\+R\+O\+C\+E\+S\+S\+\_\+390}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+390global\+\_\+reset\+\_\+n,pll\+\_\+ref\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+390(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf global\+\_\+reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf pll\+\_\+ref\+\_\+clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classddr2__tester_1_1arch_ab99aad77ae28a56943a9eafda2b62ddc}


Definition at line {\bf 139} of file {\bf ddr2\+\_\+tester.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+addr@{avl\+\_\+addr}}
\index{avl\+\_\+addr@{avl\+\_\+addr}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+addr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+addr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{24} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_aa9e80dac1c979ae84856ecfc705c2fd8}


Definition at line {\bf 58} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+be@{avl\+\_\+be}}
\index{avl\+\_\+be@{avl\+\_\+be}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+be}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+be} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a51ab5e0abd1dd5ec3bc505e569950345}


Definition at line {\bf 65} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+burstbegin@{avl\+\_\+burstbegin}}
\index{avl\+\_\+burstbegin@{avl\+\_\+burstbegin}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+burstbegin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+burstbegin} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a57a846b959fac97f3cdb5af37f4c66e8}


Definition at line {\bf 66} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+rdata@{avl\+\_\+rdata}}
\index{avl\+\_\+rdata@{avl\+\_\+rdata}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+rdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+rdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a1573ee708453ecd01034a2efe01d215e}


Definition at line {\bf 61} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+rdata\+\_\+error@{avl\+\_\+rdata\+\_\+error}}
\index{avl\+\_\+rdata\+\_\+error@{avl\+\_\+rdata\+\_\+error}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+rdata\+\_\+error}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+rdata\+\_\+error} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a4f73130eba3199c64f0a00f0aadec4bc}


Definition at line {\bf 61} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+rdata\+\_\+valid@{avl\+\_\+rdata\+\_\+valid}}
\index{avl\+\_\+rdata\+\_\+valid@{avl\+\_\+rdata\+\_\+valid}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+rdata\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+rdata\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a71a38d40c8e48285e417153f7bf83579}


Definition at line {\bf 64} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+read\+\_\+req@{avl\+\_\+read\+\_\+req}}
\index{avl\+\_\+read\+\_\+req@{avl\+\_\+read\+\_\+req}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+read\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+read\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_aa095ec763bc9dcbcfe7cdd1b50395b41}


Definition at line {\bf 63} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+ready@{avl\+\_\+ready}}
\index{avl\+\_\+ready@{avl\+\_\+ready}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+ready}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+ready} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a2ca50af779d633fd61eb8e4a53f5b17e}


Definition at line {\bf 57} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+size@{avl\+\_\+size}}
\index{avl\+\_\+size@{avl\+\_\+size}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_ad529d43538de3ba8f0806f11a6117379}


Definition at line {\bf 59} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+wdata@{avl\+\_\+wdata}}
\index{avl\+\_\+wdata@{avl\+\_\+wdata}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a6654199a8a7be9dccc1d785482ce7ded}


Definition at line {\bf 60} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!avl\+\_\+write\+\_\+req@{avl\+\_\+write\+\_\+req}}
\index{avl\+\_\+write\+\_\+req@{avl\+\_\+write\+\_\+req}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{avl\+\_\+write\+\_\+req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf avl\+\_\+write\+\_\+req} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a30122d38f057d395f599e4bbeaedbb13}


Definition at line {\bf 62} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!begin\+\_\+test\+\_\+reg0@{begin\+\_\+test\+\_\+reg0}}
\index{begin\+\_\+test\+\_\+reg0@{begin\+\_\+test\+\_\+reg0}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{begin\+\_\+test\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf begin\+\_\+test\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a55e73a53f5b17b37724452a666985e8b}


Definition at line {\bf 72} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!begin\+\_\+test\+\_\+reg1@{begin\+\_\+test\+\_\+reg1}}
\index{begin\+\_\+test\+\_\+reg1@{begin\+\_\+test\+\_\+reg1}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{begin\+\_\+test\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf begin\+\_\+test\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a44f510ccc98720de65681d6b5f5d1794}


Definition at line {\bf 72} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!ddr2@{ddr2}}
\index{ddr2@{ddr2}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{ddr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__tester_1_1arch_a95bbaaa9a174d50ff53e4940bebf6605}


Definition at line {\bf 75} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!ddr2\+\_\+inst@{ddr2\+\_\+inst}}
\index{ddr2\+\_\+inst@{ddr2\+\_\+inst}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{ddr2\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ddr2}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__tester_1_1arch_a27f606e2594c4c5d7f750254584a9345}


Definition at line {\bf 185} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!ddr2\+\_\+phy\+\_\+clk@{ddr2\+\_\+phy\+\_\+clk}}
\index{ddr2\+\_\+phy\+\_\+clk@{ddr2\+\_\+phy\+\_\+clk}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{ddr2\+\_\+phy\+\_\+clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+phy\+\_\+clk} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a772a3688f0f8cb74243b2854759b3563}


Definition at line {\bf 69} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!ddr2\+\_\+traffic\+\_\+gen@{ddr2\+\_\+traffic\+\_\+gen}}
\index{ddr2\+\_\+traffic\+\_\+gen@{ddr2\+\_\+traffic\+\_\+gen}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{ddr2\+\_\+traffic\+\_\+gen}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr2\+\_\+traffic\+\_\+gen} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classddr2__tester_1_1arch_abefec9fc93ec1a8d0fb32fd161efaa1b}


Definition at line {\bf 114} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}}
\index{local\+\_\+init\+\_\+done@{local\+\_\+init\+\_\+done}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{local\+\_\+init\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf local\+\_\+init\+\_\+done} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classddr2__tester_1_1arch_a0eee8e94eb37a696902043166c79b21c}


Definition at line {\bf 70} of file {\bf ddr2\+\_\+tester.\+vhd}.

\index{ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}!traffic\+\_\+gen\+\_\+inst@{traffic\+\_\+gen\+\_\+inst}}
\index{traffic\+\_\+gen\+\_\+inst@{traffic\+\_\+gen\+\_\+inst}!ddr2\+\_\+tester\+::arch@{ddr2\+\_\+tester\+::arch}}
\paragraph[{traffic\+\_\+gen\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf traffic\+\_\+gen\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ddr2\+\_\+traffic\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classddr2__tester_1_1arch_a030388a31daca212211c9e152a315e04}


Definition at line {\bf 206} of file {\bf ddr2\+\_\+tester.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf ddr2\+\_\+tester.\+vhd}\end{DoxyCompactItemize}
