;-------------------------------------------------------------------------------
;Constraints File
;   Device  : Altera Stratix II EP2S60F1020C5/EP2S60F1020C5ES
;   Board   : Altera Stratix II Nios II Dev Board
;   Project : Altera_Stratix_II_Nios_II_Dev_Board.PrjFpg
;
;   Created 05-April-2006
;   Altium Limited
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=FileHeader | Id=DXP Constraints v1.0
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=PCB  | TargetId=Altera Stratix II Nios II Dev Board
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Clocks
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_PINNUM=AF15
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK_FREQUENCY=50 MHz
Record=Constraint | TargetKind=Port | TargetId=CLK0                 | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=CLK1                 | FPGA_PINNUM=B13
Record=Constraint | TargetKind=Port | TargetId=CLK1                 | FPGA_CLOCK_PIN=TRUE
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; NEXUS JTAG Soft-Device Chain Connections
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_PINNUM=E9
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK=True
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK_FREQUENCY=1 MHz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK       | FPGA_CLOCK_PIN=TRUE
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDI       | FPGA_PINNUM=B3
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TDO       | FPGA_PINNUM=H11
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TMS       | FPGA_PINNUM=A10           
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Push-Button Switches (SW0 - SW3)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=PB[3..0]             | FPGA_PINNUM=Y23,Y24,W23,W24
;-------------------------------------------------------------------------------

;-------------------------------------------------------------------------------
; Individual LEDs (D0 - D7)
;-------------------------------------------------------------------------------
Record=Constraint | TargetKind=Port | TargetId=LED[7..0]            | FPGA_PINNUM=AB25,AB26,AB23,AB24,AC24,AC25,AD25,AD26
;-------------------------------------------------------------------------------


























































































