Selecting top level module counter_top
@N: CG364 :"E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\hdl\counter_top.v":1:7:1:17|Synthesizing module counter_top in library work.

@N: CG364 :"E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\hdl\counter.v":1:7:1:13|Synthesizing module counter in library work.

@W: CG532 :"E:\repos\ECEN5863_HW\HW7_Practical\Libero\counter\hdl\counter.v":10:0:10:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
