INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/HD_SW_IMAGE_INVERSION/HD_SW_IMAGE_INVERSION.srcs/sources_1/new/send_receive_image.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module send_recive_image
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Projects/HD_SW_IMAGE_INVERSION/HD_SW_IMAGE_INVERSION.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
