$date
	Sun Jun 15 17:11:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_p_enc $end
$var wire 2 ! y [1:0] $end
$var wire 1 " v $end
$var reg 4 # d [3:0] $end
$scope module uut $end
$var wire 4 $ d [3:0] $end
$var wire 1 % d2_n $end
$var wire 1 & i $end
$var wire 1 " v $end
$var wire 2 ' y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
1%
b0 $
b0 #
0"
b0 !
$end
#10000
1"
b1 #
b1 $
#20000
b1 !
b1 '
1&
b10 #
b10 $
#30000
0%
b10 !
b10 '
0&
b100 #
b100 $
#40000
1%
b11 !
b11 '
b1000 #
b1000 $
#50000
1&
b1 !
b1 '
b11 #
b11 $
#60000
0&
0%
b10 !
b10 '
b110 #
b110 $
#70000
b11 !
b11 '
b1111 #
b1111 $
#80000
