<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: include/experimental/kernel/mha_core_attention/mha_core_attn.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.4</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('mha__core__attn_8hpp_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">mha_core_attn.hpp</div></div>
</div><!--header-->
<div class="contents">
<a href="mha__core__attn_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">* Copyright (c) 2022-2023 Intel Corporation</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">* Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">* you may not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">* You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">*     http://www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">*</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">* Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">* distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">* See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">* limitations under the License.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">*******************************************************************************/</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#pragma once</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;common/common.hpp&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;group/group.hpp&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;subgroup/subgroup.hpp&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="mha__core__attn_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">   25</a></span><span class="preprocessor">#define list_width 16</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="mha__core__attn_8hpp.html#a2d9e08055323a5f600e6e91b4152fd08">   26</a></span><span class="preprocessor">#define rand_threshold_const 0x80000000</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="mha__core__attn_8hpp.html#ae9c7f5fe18d9d9cff69456b319509e10">   27</a></span><span class="preprocessor">#define SIGN_BIT_DW 0x80000000</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="mha__core__attn_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">   28</a></span><span class="preprocessor">#define SIGN_BIT_W16 0x8000</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="mha__core__attn_8hpp.html#ac284be450c72124b93279c75716fd2c6">   29</a></span><span class="preprocessor">#define SIGN_BIT_B8 0x80</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_bin_, <span class="keyword">typename</span> dtype_bot_, <span class="keyword">typename</span> dtype_sfx_,</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>        <span class="keyword">typename</span> dtype_acc_, <span class="keywordtype">int</span> HWThreadNum, <span class="keywordtype">bool</span> Dopt_RandGenflag = <span class="keyword">true</span>,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>        uint16_t RandSIMD = 16, <span class="keywordtype">int</span> Max_SeqLen = 512&gt;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">   44</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">xetla_mha_core_attn_fwd_t</a> {</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">   45</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a> = dtype_bin_;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">   46</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a> = dtype_bot_;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">   47</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a> = dtype_sfx_;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">   48</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">dtype_acc</a> = dtype_acc_;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">   50</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">ThreadNum</a> = HWThreadNum;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">   51</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> = Max_SeqLen;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">   52</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">mem_space_a</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">   53</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">mem_space_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">   54</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1e0fd9b89e83677c5993720c0c88406a">   55</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint16_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1e0fd9b89e83677c5993720c0c88406a">Rand_SIMD</a> = RandSIMD;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">   57</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">mem_layout_a</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">   58</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">mem_layout_QKT_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">   59</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">mem_layout_out_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">   60</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">   62</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">brgemm_mem_space_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">mem_space_a</a>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">   63</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">brgemm_mem_layout_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">mem_layout_a</a>;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">   65</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">mem_space_b</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">   66</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">brgemm_mem_layout_QKT_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">mem_layout_QKT_b</a>;</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">   67</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">brgemm_mem_layout_out_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">mem_layout_out_b</a>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">   69</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">periodic_sync_interval</a> = 0;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">   70</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">prefetch_distance</a> = 3;</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">   71</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>            = 32 / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>); <span class="comment">//brgemm_config::k_stride;</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">   73</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">bgm_perf_tuning_knob</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">prefetch_distance</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">periodic_sync_interval</a>&gt;;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">   76</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x128</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;128, 128, 32, 16&gt;</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">   77</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x256</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;256, 128, 32, 32&gt;</a>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">   78</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x64</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;64, 128, 16, 16&gt;</a>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">   80</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_a_QKT</a></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_bin, brgemm_mem_layout_a, brgemm_mem_space_a&gt;</a>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">   82</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_b_QKT</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">brgemm_mem_layout_QKT_b</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a>&gt;;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">   84</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_QKT</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t&lt;dtype_bin, dtype_bin, dtype_acc&gt;</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">   88</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_a_out</a></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_sfx, brgemm_mem_layout_a, brgemm_mem_space_a&gt;</a>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">   90</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_b_out</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">brgemm_mem_layout_out_b</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">brgemm_mem_space_b</a>&gt;;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">   92</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_out</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t&lt;dtype_sfx, dtype_bin, dtype_acc&gt;</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">bgm_perf_tuning_knob</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a210ce0e225a44adec0c17728ad939abc">   96</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t&lt;gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">   97</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> = 1;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">   98</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint16_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="keyword">static_assert</span>((<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) || (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2)</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>            || (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 4));</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">  102</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t&lt;ThreadNum&gt;</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf2589bd9b8e25f3cfdd4a97af10a0f">  104</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x128</a></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_128x128, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0ecdc7062a264de222178fcb717dcfa6">  106</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x256</a></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_128x256, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8751476e58bd347fb2cf6e127bba1918">  108</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_128x64</a></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                    <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a07f8f1806b9e8f7ade7f2011ff9d37ed">  112</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x128_t</a></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">tile_attr_128x128</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x128</a>&gt;;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a45e6851b4a04ed51cd2ed698f586676f">  115</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x256_t</a></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">compute_policy_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">tile_attr_128x256</a>,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">mem_desc_a_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">mem_desc_b_QKT</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x256</a>&gt;;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a75228ec987d975579526248aba52e57f">  118</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_t</a></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">compute_policy_out</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">mem_desc_a_out</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">mem_desc_b_out</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_128x64</a>&gt;;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a89bac46ac12149264d560d8e86a1372b">  122</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a89bac46ac12149264d560d8e86a1372b">brgemm_arguments_128x128</a> = <span class="keyword">typename</span> brgemm_op_128x128_t::arguments_t;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a094aa943d27bc92a7bef88ad3a28b891">  123</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a094aa943d27bc92a7bef88ad3a28b891">brgemm_arguments_128x256</a> = <span class="keyword">typename</span> brgemm_op_128x256_t::arguments_t;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a64f58635054c009d43936992194d7391">  124</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a64f58635054c009d43936992194d7391">brgemm_arguments_128x64</a> = <span class="keyword">typename</span> brgemm_op_128x64_t::arguments_t;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0e004f7216057da97de05fbd93f503cc">  126</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0e004f7216057da97de05fbd93f503cc">matAcc_128x128_t</a> = <span class="keyword">typename</span> brgemm_op_128x128_t::matAcc_t;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a73dda5cba5f5dbded3953589a71820c1">  127</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a73dda5cba5f5dbded3953589a71820c1">matAcc_128x256_t</a> = <span class="keyword">typename</span> brgemm_op_128x256_t::matAcc_t;</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1a0e31e0b091a81d136f14b53420d854">  128</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1a0e31e0b091a81d136f14b53420d854">matAcc_128x64_t</a> = <span class="keyword">typename</span> brgemm_op_128x64_t::matAcc_t;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">  130</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x128_tile_desc_t</a></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                    matAcc_128x128_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                    matAcc_128x128_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                    matAcc_128x128_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">  136</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x256_tile_desc_t</a></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>                    matAcc_128x256_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                    matAcc_128x256_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                    matAcc_128x256_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">  142</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_tile_desc_t</a></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                    matAcc_128x64_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                    matAcc_128x64_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                    matAcc_128x64_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a02cdb2faa13baeac56ec26a306eafe15">  148</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x128_t</a></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_sfx, matC_128x128_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a95cb16f69870fba46cd95bf658ad7eda">  150</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x256_t</a></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_sfx, matC_128x256_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8c381fe6971a072eba88066d49696a4a">  152</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_128x64_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa15d37326528997fbc8535605095c1d4">  153</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x128_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">matC_128x128_tile_desc_t</a>,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af3b5cfefa048bfb29cb05555e3f51896">  157</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x256_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">matC_128x256_tile_desc_t</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a492b9622bb6f48725ce6bd86e39bba30">  161</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">matC_128x64_tile_desc_t</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a> : <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">//512 = 16x32 or 8x64</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">  167</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matElem_tile_desc_t</a></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                    8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>, 8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ae6843f2537525d4e8fd515aa416e07fe">  171</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_ld_t</a></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t&lt;dtype_sfx, matElem_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6111e91c9bd2a90b6bc0c66ffc6f2fda">  173</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_ld_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>            subgroup::msg_type_v&lt;matElem_tile_desc_t, mem_space::global&gt;,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abbd863dd763f7b31e9f25033eab7d168">  177</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_st_t</a></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t&lt;dtype_sfx, matElem_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a162433e0bbfb018d8c40992f51e8624a">  179</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_st_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a>,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">matElem_tile_desc_t</a>,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>            subgroup::msg_type_v&lt;matElem_tile_desc_t, mem_space::global&gt;,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa53f1bf95989e8b1e63af8afdb8bb0c7">  183</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_reg_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;float,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 16, 32, 16,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">  190</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">arguments_t</a> {</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>        <span class="comment">// assume base address, surface width, height, pitch, start coordinate was set</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4c11ab3c5fe0a390f2c8975cb341faad">  192</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4c11ab3c5fe0a390f2c8975cb341faad">mList_ptr</a>;</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a528e718e86bd8fa4ed53094e9ce9b1ea">  193</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a528e718e86bd8fa4ed53094e9ce9b1ea">matQ_ptr</a>;</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a00fb2927057cb1af7f67767662c03938">  194</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a00fb2927057cb1af7f67767662c03938">matK_ptr</a>;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a5030ef41eba3a12a07a4625dd98fd0d2">  195</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a5030ef41eba3a12a07a4625dd98fd0d2">matV_ptr</a>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a234a87c1aa5ea882200beac07bb57835">  196</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a234a87c1aa5ea882200beac07bb57835">matMkin_ptr</a>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a65ac14cfb5a90b0db9488b81e9922abe">  197</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a65ac14cfb5a90b0db9488b81e9922abe">matMkdpot_ptr</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">  198</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">dtype_sfx</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a509ed4c297f244f8b417015de848687e">  199</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">dtype_bot</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a509ed4c297f244f8b417015de848687e">matOut_ptr</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a9dcb652fe9e7b273ec3befca2d6ee318">  200</a></span>        <span class="keywordtype">float</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a9dcb652fe9e7b273ec3befca2d6ee318">Pinv</a>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#afa4d53824082d7ac33bdf90967ed0a6f">  201</a></span>        <span class="keywordtype">float</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#afa4d53824082d7ac33bdf90967ed0a6f">Scaling</a>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>    };</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a7c3e4d3ef76f00a414bf7244a127dfdf">  210</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a7c3e4d3ef76f00a414bf7244a127dfdf">call</a>(<a class="code hl_class" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item&lt;3&gt;</a> &amp;ei, <a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">arguments_t</a> *args) {</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>        <span class="keywordtype">int</span> tru_seqlen = 0;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        <span class="keywordtype">int</span> tru_seqlen_ex = 0;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>        <span class="keywordtype">int</span> seqlen_entry = 0;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>        <span class="keywordtype">int</span> groupid = ei.<a class="code hl_function" href="classgpu_1_1xetla_1_1xetla__exec__item.html#ac46733b57cc482439c9f7e13916c1514">get_group</a>(0);</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        <span class="keywordtype">int</span> hiddensize = 1024;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>        <span class="keywordtype">int</span> numhead = 16;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>        <span class="keywordtype">int</span> hdsz = 64;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>        <span class="keywordtype">int</span> wg_tile_QKT_k = hdsz; <span class="comment">//args-&gt;matrix_k;</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>        <span class="keywordtype">int</span> wg_tile_out_k;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>        <span class="keywordtype">int</span> batchid = groupid / numhead;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>        <span class="keywordtype">int</span> headid = groupid % numhead;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">work_group_t</a> g_thd32_tid;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>        <span class="keywordtype">int</span> tid_linear = ei.<a class="code hl_function" href="classgpu_1_1xetla_1_1xetla__exec__item.html#a740f63e18f312690bfae48783da27644">get_local_linear_id</a>();</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>        g_thd32_tid.init(tid_linear);</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        uint32_t batch_offset = <span class="keyword">sizeof</span>(uint32_t) * <a class="code hl_define" href="mha__attn__reg_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">list_width</a> * batchid;</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, list_width&gt;</a> list_offsets</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                = xetla_vector_gen&lt;uint32_t, list_width&gt;(0, 1);</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        list_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>        list_offsets += batch_offset;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, list_width&gt;</a> list_vec</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                        <a class="code hl_define" href="mha__attn__reg_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">list_width</a>&gt;(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4c11ab3c5fe0a390f2c8975cb341faad">mList_ptr</a>, list_offsets);</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>        tru_seqlen = list_vec[0];</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>        seqlen_entry = list_vec[1];</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        wg_tile_out_k = tru_seqlen;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>        tru_seqlen_ex = tru_seqlen; <span class="comment">//DW align</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2)</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>            tru_seqlen_ex = (((tru_seqlen + 1) &gt;&gt; 1) &lt;&lt; 1);</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1)</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>            tru_seqlen_ex = (((tru_seqlen + 3) &gt;&gt; 2) &lt;&lt; 2);</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        <span class="comment">//float totalscaling = args-&gt;Pinv * args-&gt;Scaling;</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__rand__t.html">xetla_rand_t&lt;Rand_SIMD&gt;</a> Rand_Gen;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        uint32_t rand_threshold = <a class="code hl_define" href="mha__attn__reg_8hpp.html#a2d9e08055323a5f600e6e91b4152fd08">rand_threshold_const</a>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">true</span>) {</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>            uint64_t rand_seed = 67280421310721;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>            uint64_t rand_subseq</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                    = (groupid * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">ThreadNum</a> + tid_linear) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1e0fd9b89e83677c5993720c0c88406a">Rand_SIMD</a>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>            uint64_t rand_offset = list_vec.xetla_format&lt;uint64_t&gt;()[1];</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>            <span class="keywordflow">if</span> (list_vec[4] != 0) rand_threshold = list_vec[4];</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>            <span class="keywordflow">if</span> (rand_offset == 0) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 4&gt;</a> time_stamp = <a class="code hl_function" href="group__xetla__util__misc.html#ga22d18fb3710da7ef004c8a3e5c53d365">get_time_stamp</a>();</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                rand_offset = time_stamp.xetla_format&lt;uint64_t&gt;()[0];</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>            }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>            Rand_Gen.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__rand__t.html#aa88bcc8bbcbb4f60c15b4edbd60b093f">init</a>(rand_seed, rand_subseq, rand_offset);</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>        <span class="comment">//std_leqlen = 256</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <span class="keywordtype">int</span> all_vert_loop_num = 2;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>        <span class="keywordtype">int</span> blk_128x128_one = 0;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>        <span class="keywordtype">int</span> blk_128x256_loop_num = 1;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        <span class="keywordtype">int</span> offset_blk_128x128 = 0;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>        <span class="keywordtype">int</span> std_seqlen;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        <span class="keywordflow">if</span> (tru_seqlen &lt;= 128) {</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>            std_seqlen = 128;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>            all_vert_loop_num = 1;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>            blk_128x128_one = 1;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>            blk_128x256_loop_num = 0;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tru_seqlen &lt;= 256)</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>            std_seqlen = 256;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tru_seqlen &lt;= 384) {</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>            std_seqlen = 384;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>            all_vert_loop_num = 3;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>            blk_128x128_one = 1;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>            blk_128x256_loop_num = 1;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>            offset_blk_128x128 = 256;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>            std_seqlen = 512;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>            all_vert_loop_num = 4;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>            blk_128x128_one = 0;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>            blk_128x256_loop_num = 2;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>        }</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span> </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;32, 32&gt;</a> first_nbarr;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;32, 32&gt;</a> second_nbarr;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>        first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(0, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>        second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(1, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> all_vert128_loop = 0; all_vert128_loop &lt; all_vert_loop_num;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                all_vert128_loop++) {</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> hor_256_loop = 0; hor_256_loop &lt; blk_128x256_loop_num;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                    hor_256_loop++) {</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a094aa943d27bc92a7bef88ad3a28b891">brgemm_arguments_128x256</a> brgemm_arg_128x256;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a73dda5cba5f5dbded3953589a71820c1">matAcc_128x256_t</a> matAcc_128x256;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x256_t</a> matC_128x256;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x256_payload_t</a> matC_128x256_payload;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                uint32_t width_a = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                uint32_t height_a = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                uint32_t pitch_a = hiddensize;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>                <span class="keywordtype">int</span> start_x_a = headid * hdsz;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                <span class="keywordtype">int</span> start_y_a = all_vert128_loop * 128 + seqlen_entry;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                brgemm_arg_128x256.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a528e718e86bd8fa4ed53094e9ce9b1ea">matQ_ptr</a>},</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>                <span class="keywordtype">int</span> start_y_b = hor_256_loop * 256 + seqlen_entry;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                <span class="comment">//B transpose</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>                brgemm_arg_128x256.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a00fb2927057cb1af7f67767662c03938">matK_ptr</a>},</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>                        {height_b, width_b, pitch_b}, {start_y_b, start_x_b});</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>                brgemm_arg_128x256.inner_loop_count</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>                        = (wg_tile_QKT_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>                matAcc_128x256.init(0);</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x256_t</a> brgemm_op_128x256;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>                brgemm_op_128x256(</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>                        g_thd32_tid, matAcc_128x256, brgemm_arg_128x256);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>                uint32_t width_c = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a>;</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>                uint32_t height_c</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>                        = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> * (batchid * numhead + headid + 1);</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>                uint32_t pitch_c = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>                <span class="keywordtype">int</span> start_x_c</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>                        = brgemm_op_128x256_t::get_matC_offset_x(g_thd32_tid)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>                        + hor_256_loop * 256;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>                <span class="keywordtype">int</span> start_y_c = (batchid * numhead + headid) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>                        + all_vert128_loop * 128</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span>                        + brgemm_op_128x256_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>                matC_128x256_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>                subgroup::elemwise_cvt&lt;matC_128x256_t, matAcc_128x256_t&gt;(</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                        matC_128x256, matAcc_128x256);</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x256, matC_128x256_payload);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>            }</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> blk_128x128_loop = 0; blk_128x128_loop &lt; blk_128x128_one;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                    blk_128x128_loop++) {</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a89bac46ac12149264d560d8e86a1372b">brgemm_arguments_128x128</a> brgemm_arg_128x128;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0e004f7216057da97de05fbd93f503cc">matAcc_128x128_t</a> matAcc_128x128;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x128_t</a> matC_128x128;</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x128_payload_t</a> matC_128x128_payload;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                uint32_t width_a = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                uint32_t height_a = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>                uint32_t pitch_a = hiddensize;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>                <span class="keywordtype">int</span> start_x_a = headid * hdsz;</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                <span class="keywordtype">int</span> start_y_a = all_vert128_loop * 128 + seqlen_entry;</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                brgemm_arg_128x128.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a528e718e86bd8fa4ed53094e9ce9b1ea">matQ_ptr</a>},</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>                <span class="keywordtype">int</span> start_y_b = offset_blk_128x128 + seqlen_entry;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                <span class="comment">//B transpose</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>                brgemm_arg_128x128.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a00fb2927057cb1af7f67767662c03938">matK_ptr</a>},</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>                        {height_b, width_b, pitch_b}, {start_y_b, start_x_b});</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>                brgemm_arg_128x128.inner_loop_count</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>                        = (wg_tile_QKT_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>;</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>                matAcc_128x128.init(0);</div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x128_t</a> brgemm_op_128x128;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>                brgemm_op_128x128(</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>                        g_thd32_tid, matAcc_128x128, brgemm_arg_128x128);</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>                uint32_t width_c = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a>;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                uint32_t height_c</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                        = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> * (batchid * numhead + headid + 1);</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>                uint32_t pitch_c = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a>;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                <span class="keywordtype">int</span> start_x_c = offset_blk_128x128</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                        + brgemm_op_128x128_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>                <span class="keywordtype">int</span> start_y_c = (batchid * numhead + headid) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                        + all_vert128_loop * 128</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                        + brgemm_op_128x128_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                matC_128x128_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                subgroup::elemwise_cvt&lt;matC_128x128_t, matAcc_128x128_t&gt;(</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                        matC_128x128, matAcc_128x128);</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x128, matC_128x128_payload);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>            }</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>            <span class="comment">//fwd softmax</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>            {</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                <span class="keywordtype">int</span> elem_Ln512_loop_num = 4;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                <span class="keywordtype">int</span> height_8x64_512 = 8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>                <span class="keywordtype">int</span> width_8x16_512 = 64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>                <span class="keywordtype">int</span> height_elem_offset</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>                        = (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> * (batchid * numhead + headid)</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>                                  + (all_vert128_loop * 128) + (tid_linear * 4))</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>                        * height_8x64_512;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>                <span class="keywordtype">int</span> width_elem = width_8x16_512;</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>                <span class="keywordtype">int</span> height_elem;</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>                <span class="keywordtype">int</span> pitch_elem = width_elem;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>                <span class="keywordtype">int</span> start_x_elem = 0;</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>                <span class="keywordtype">int</span> start_y_elem;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>                <span class="keywordtype">int</span> bndy_mk_lp_start = (tru_seqlen + 31) &gt;&gt; 5; <span class="comment">//32</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>                <span class="keywordtype">int</span> bndy_mk_lp_shift</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>                        = 32 - (bndy_mk_lp_start &lt;&lt; 5) + tru_seqlen;</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mkin_vec16;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>                uint32_t mk_attn_all</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>                        = <span class="keyword">sizeof</span>(uint32_t) * (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> / 32) * (batchid);</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mk_attn_offsets</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>                        = xetla_vector_gen&lt;uint32_t, 16&gt;(0, 1);</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>                mk_attn_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                mk_attn_offsets += mk_attn_all;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>                mkin_vec16 = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1,</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>,</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>, 16&gt;(</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                        args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a234a87c1aa5ea882200beac07bb57835">matMkin_ptr</a>, mk_attn_offsets);</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                uint32_t mk_offset_all = <span class="keyword">sizeof</span>(uint32_t) * (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> / 32)</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                        * ((batchid * numhead + headid) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>                                + (all_vert128_loop * 128) + tid_linear * 4);</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mk_offsets</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                        = xetla_vector_gen&lt;uint32_t, 16&gt;(0, 1);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>                mk_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                mk_offsets += mk_offset_all;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>                first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> elem_Ln512_loop = 0;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                        elem_Ln512_loop &lt; elem_Ln512_loop_num;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>                        elem_Ln512_loop++) {</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_ld_t</a> matQKT_rd;</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_ld_payload_t</a> matQKT_rd_payload;</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_st_t</a> matQKT_st;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_st_payload_t</a> matQKT_st_payload;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_reg_t</a> matQKT_reg16x32;</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mkdpot_vec16;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>                    start_y_elem = height_elem_offset</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                            + elem_Ln512_loop * height_8x64_512;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>                    height_elem = start_y_elem</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>                            + ((std_seqlen * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a>) / 64);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>                    matQKT_rd_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>, width_elem,</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>                            height_elem, pitch_elem, start_x_elem,</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>                            start_y_elem);</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>                    matQKT_st_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>, width_elem,</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>                            height_elem, pitch_elem, start_x_elem,</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>                            start_y_elem);</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                    subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>                            matQKT_rd, matQKT_rd_payload);</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">false</span>) {</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                        mkdpot_vec16 = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>                                <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>,</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>                                <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>,</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>                                16&gt;(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a65ac14cfb5a90b0db9488b81e9922abe">matMkdpot_ptr</a>, mk_offsets);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>                    }</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>                    mk_offsets += <span class="keyword">sizeof</span>(uint32_t) * (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a> / 32);</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = bndy_mk_lp_start; j &lt; 16; j++)</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                        mkin_vec16[j] = 0xFFFFFFFF;</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>                    <span class="keywordflow">if</span> (bndy_mk_lp_shift &lt; 32) {</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                        uint32_t tmp = 0xFFFFFFFF;</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>                        tmp &gt;&gt;= bndy_mk_lp_shift;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>                        tmp &lt;&lt;= bndy_mk_lp_shift;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>                        mkin_vec16[bndy_mk_lp_start - 1] |= tmp;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>                        <span class="comment">//mkin_vec16[bndy_mk_lp_start - 1] &lt;&lt;= bndy_mk_lp_shift;</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>                        <span class="comment">//mkin_vec16[bndy_mk_lp_start - 1] &gt;&gt;= bndy_mk_lp_shift;</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                    }</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>                    matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>                            = xetla_cvt&lt;float, dtype_sfx&gt;(matQKT_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                    matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a9dcb652fe9e7b273ec3befca2d6ee318">Pinv</a>;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++) {</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>                        uint32_t mkdata_i = mkin_vec16[j];</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>                        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga12efbb645d6aa25ef72da8f42f2316e9">xetla_mask_int&lt;32&gt;</a> mkdata</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>                                = xetla_mask_int_gen&lt;32&gt;(mkdata_i);</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>                                .xetla_merge(-1e32,</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>                                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>                                                .xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>                                                .xetla_select&lt;32, 1&gt;(j * 32),</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>                                        mkdata);</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>                    }</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;float, 16&gt;</a> QKT_reg16_f;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                    QKT_reg16_f = -1e32;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 32; j++) {</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>                        <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;16&gt;</a> filter_max = (QKT_reg16_f</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>                                &gt; matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>                                          .xetla_select&lt;16, 1&gt;(j * 16));</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>                        QKT_reg16_f.xetla_merge(QKT_reg16_f,</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>                                matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>                                        .xetla_select&lt;16, 1&gt;(j * 16),</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                                filter_max);</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>                    }</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;8&gt;</a> filter_max8</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>                            = (QKT_reg16_f.xetla_select&lt;8, 1&gt;(0)</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>                                    &gt; QKT_reg16_f.xetla_select&lt;8, 1&gt;(8));</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                    QKT_reg16_f.xetla_select&lt;8, 1&gt;(0).<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>                            QKT_reg16_f.select&lt;8, 1&gt;(0),</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>                            QKT_reg16_f.select&lt;8, 1&gt;(8), filter_max8);</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;4&gt;</a> filter_max4</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>                            = (QKT_reg16_f.xetla_select&lt;4, 1&gt;(0)</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>                                    &gt; QKT_reg16_f.xetla_select&lt;4, 1&gt;(4));</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>                    QKT_reg16_f.xetla_select&lt;4, 1&gt;(0).<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>                            QKT_reg16_f.select&lt;4, 1&gt;(0),</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>                            QKT_reg16_f.select&lt;4, 1&gt;(4), filter_max4);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;2&gt;</a> filter_max2</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>                            = (QKT_reg16_f.xetla_select&lt;2, 1&gt;(0)</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>                                    &gt; QKT_reg16_f.xetla_select&lt;2, 1&gt;(2));</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>                    QKT_reg16_f.xetla_select&lt;2, 1&gt;(0).<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>                            QKT_reg16_f.select&lt;2, 1&gt;(0),</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>                            QKT_reg16_f.select&lt;2, 1&gt;(2), filter_max2);</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;1&gt;</a> filter_max1</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>                            = (QKT_reg16_f.xetla_select&lt;1, 1&gt;(0)</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>                                    &gt; QKT_reg16_f.xetla_select&lt;1, 1&gt;(1));</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                    QKT_reg16_f.xetla_select&lt;1, 1&gt;(0).<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>                            QKT_reg16_f.xetla_select&lt;1, 1&gt;(0),</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>                            QKT_reg16_f.xetla_select&lt;1, 1&gt;(1), filter_max1);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>                    {</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>                        <span class="keywordtype">float</span> tmp_max = QKT_reg16_f[0];</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> - tmp_max;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                    }</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span> </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++)</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>                                = xetla_exp&lt;float, 32&gt;(</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>                                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>                                                .xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>                                                .xetla_select&lt;32, 1&gt;(j * 32));</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>                    QKT_reg16_f = matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>                                          .xetla_select&lt;16, 1&gt;(0)</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>                            + matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>                                      .xetla_select&lt;16, 1&gt;(16);</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 2; j &lt; 32; j++)</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>                        QKT_reg16_f = QKT_reg16_f</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>                                + matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>                                          .xetla_select&lt;16, 1&gt;(j * 16);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>                    QKT_reg16_f.xetla_select&lt;8, 1&gt;(0)</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>                            += QKT_reg16_f.xetla_select&lt;8, 1&gt;(8);</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>                    QKT_reg16_f.xetla_select&lt;4, 1&gt;(0)</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>                            += QKT_reg16_f.xetla_select&lt;4, 1&gt;(4);</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                    QKT_reg16_f.xetla_select&lt;2, 1&gt;(0)</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                            += QKT_reg16_f.xetla_select&lt;2, 1&gt;(2);</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                    QKT_reg16_f.xetla_select&lt;1, 1&gt;(0)</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>                            += QKT_reg16_f.xetla_select&lt;1, 1&gt;(1);</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>                    QKT_reg16_f.xetla_select&lt;1, 1&gt;(0) = xetla_inv&lt;float, 1&gt;(</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>                            QKT_reg16_f.xetla_select&lt;1, 1&gt;(0));</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>                    {</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>                        <span class="keywordtype">float</span> tmp = QKT_reg16_f[0];</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                        QKT_reg16_f = tmp;</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                    }</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span> </div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 32; j++)</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>                        matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                                .xetla_select&lt;16, 1&gt;(j * 16)</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                                *= QKT_reg16_f;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask</a>&lt;(Max_SeqLen &gt;&gt; 2)&gt; rand_bit;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>                    <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 4 * RandSIMD&gt;</a> rand_data;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                    matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#afa4d53824082d7ac33bdf90967ed0a6f">Scaling</a>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>                    <span class="keyword">using </span>matElem_reg_w_t = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint16_t,</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;32, 1, 32, 1,</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                    <span class="keyword">using </span>matElem_reg_b_t = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t</a>&lt;uint8_t,</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;32, 1, 32, 1,</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>                                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                    matElem_reg_w_t drop_mk_w;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>                    matElem_reg_b_t drop_mk_b;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">true</span>) {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                        matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;dtype_sfx, float&gt;(</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                                matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                        <span class="keyword">using </span>matElem_reg_w_t</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>                                = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;uint16_t,</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>                                        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 1,</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>                                                32, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>                        <span class="keyword">using </span>matElem_reg_b_t</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                                = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;uint8_t,</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                                        <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 1,</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                                                32, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                        matElem_reg_w_t drop_mk_w;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>                        matElem_reg_b_t drop_mk_b;</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>                        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; (Max_SeqLen / (4 * 4 * RandSIMD));</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>                                i++) {</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>                            rand_data = Rand_Gen.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__rand__t.html#a45a498e44c9818191d8a4d4b192d4f48">rand</a>();</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>                            rand_bit.xetla_select&lt;4 * RandSIMD, 1&gt;(</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                                    i * (4 * RandSIMD))</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                    = rand_data &gt; rand_threshold;</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>                        }</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>                        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 4; j++) {</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span> </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>                            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                                drop_mk_w.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>                                        .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a>, 0,</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>                                                rand_bit.xetla_select&lt;32, 1&gt;(</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>                                                        j * 32));</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>                                matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>                                        .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>                                        |= drop_mk_w.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>                            }</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>                            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>                                drop_mk_b.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>                                        .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a>, 0,</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>                                                rand_bit.xetla_select&lt;32, 1&gt;(</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>                                                        j * 32));</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>                                matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                                        .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                                        |= drop_mk_b.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>                            }</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>                        }</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>                        <span class="keywordflow">if</span> (std_seqlen &gt; 128) {</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>                            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>                                    i &lt; (Max_SeqLen / (4 * 4 * RandSIMD));</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>                                    i++) {</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>                                rand_data = Rand_Gen.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__rand__t.html#a45a498e44c9818191d8a4d4b192d4f48">rand</a>();</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>                                rand_bit.xetla_select&lt;4 * RandSIMD, 1&gt;(</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>                                        i * (4 * RandSIMD))</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>                                        = rand_data &gt; rand_threshold;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>                            }</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>                            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 4; j &lt; 8; j++) {</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>                                <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>                                    drop_mk_w.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>                                            .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a>, 0,</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>                                                    rand_bit.xetla_select&lt;32,</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>                                                            1&gt;((j - 4) * 32));</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>                                    matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>                                            .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>                                            |= drop_mk_w.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>                                                       .xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                                }</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                                <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>                                    drop_mk_b.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>                                            .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a>, 0,</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>                                                    rand_bit.xetla_select&lt;32,</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>                                                            1&gt;((j - 4) * 32));</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>                                    matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>                                            .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>                                            |= drop_mk_b.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>                                                       .xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>                                }</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>                            }</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>                            <span class="keywordflow">if</span> (std_seqlen &gt; 256) {</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>                                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0;</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>                                        i &lt; (Max_SeqLen / (4 * 4 * RandSIMD));</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                                        i++) {</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>                                    rand_data = Rand_Gen.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__rand__t.html#a45a498e44c9818191d8a4d4b192d4f48">rand</a>();</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                                    rand_bit.xetla_select&lt;4 * RandSIMD, 1&gt;(</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>                                            i * (4 * RandSIMD))</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>                                            = rand_data &gt; rand_threshold;</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>                                }</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>                                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 8; j &lt; 12; j++) {</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>                                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>                                        drop_mk_w.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>                                                .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a>, 0,</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>                                                        rand_bit.xetla_select&lt;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>                                                                32, 1&gt;(</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>                                                                (j - 8) * 32));</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>                                        matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>                                                |= drop_mk_w.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>                                                           .xetla_select&lt;32, 1&gt;(</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>                                                                   0);</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>                                    }</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>                                    <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>                                        drop_mk_b.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>                                                .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a>, 0,</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                                                        rand_bit.xetla_select&lt;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>                                                                32, 1&gt;(</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>                                                                (j - 8) * 32));</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>                                        matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>                                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>                                                |= drop_mk_b.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>                                                           .xetla_select&lt;32, 1&gt;(</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>                                                                   0);</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>                                    }</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>                                }</div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>                                <span class="keywordflow">if</span> (std_seqlen &gt; 384) {</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>                                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                                            &lt; (Max_SeqLen / (4 * 4 * RandSIMD));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                                            i++) {</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>                                        rand_data = Rand_Gen.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__rand__t.html#a45a498e44c9818191d8a4d4b192d4f48">rand</a>();</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>                                        rand_bit.xetla_select&lt;4 * RandSIMD, 1&gt;(</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>                                                i * (4 * RandSIMD))</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>                                                = rand_data &gt; rand_threshold;</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>                                    }</div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>                                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 12; j &lt; 16; j++) {</div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>                                        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>                                            drop_mk_w.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                                                    .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a>,</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>                                                            0,</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>                                                            rand_bit.xetla_select&lt;</div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>                                                                    32, 1&gt;(</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                                                                    (j - 12)</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                                                                    * 32));</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                            matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>                                                    .xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>                                                    .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>                                                    |= drop_mk_w.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>                                                               .xetla_select&lt;32,</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>                                                                       1&gt;(0);</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>                                        }</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>                                        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>                                            drop_mk_b.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>                                                    .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a>, 0,</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>                                                            rand_bit.xetla_select&lt;</div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>                                                                    32, 1&gt;(</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>                                                                    (j - 12)</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                                                                    * 32));</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>                                            matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>                                                    .xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>                                                    .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>                                                    |= drop_mk_b.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>                                                               .xetla_select&lt;32,</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>                                                                       1&gt;(0);</div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>                                        }</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>                                    }</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                                }</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                            }</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>                        }</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>                    } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>                        matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;dtype_sfx, float&gt;(</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>                                matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++) {</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                            uint32_t mkdata_i = mkdpot_vec16[j];</div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>                            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga12efbb645d6aa25ef72da8f42f2316e9">xetla_mask_int&lt;32&gt;</a> mkdata</div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>                                    = xetla_mask_int_gen&lt;32&gt;(mkdata_i);</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span>                            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>                                drop_mk_w.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>                                        .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a>, 0, mkdata);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>                                matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>                                        .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>                                        |= drop_mk_w.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                            }</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>                            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>                                drop_mk_b.reg.xetla_select&lt;32, 1&gt;(0)</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>                                        .<a class="code hl_define" href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a>(<a class="code hl_define" href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a>, 0, mkdata);</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>                                matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>                                        .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>                                        |= drop_mk_b.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;32, 1&gt;(0);</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>                            }</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>                        }</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span> </div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>                        matQKT_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;dtype_sfx, float&gt;(</div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>                                matQKT_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>                    }</div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span> </div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>                    <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matQKT_st, matQKT_st_payload);</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>                    xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>                }</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>                second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>                second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>            }</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>            <span class="comment">//QKtV</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>            {</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a64f58635054c009d43936992194d7391">brgemm_arguments_128x64</a> brgemm_arg_128x64;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1a0e31e0b091a81d136f14b53420d854">matAcc_128x64_t</a> matAcc_128x64;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_t</a> matC_128x64;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_payload_t</a> matC_128x64_payload;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span> </div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>                uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                uint32_t height_a = (batchid * numhead + headid) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                        + tru_seqlen;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                uint32_t pitch_a = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a>;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>                <span class="keywordtype">int</span> start_x_a = 0;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>                <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">max_seqlen</a></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>                        + all_vert128_loop * 128;</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span>                brgemm_arg_128x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">matQKT_ptr</a>},</div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>                <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>                brgemm_arg_128x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a5030ef41eba3a12a07a4625dd98fd0d2">matV_ptr</a>},</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>                        {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>                brgemm_arg_128x64.inner_loop_count</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>                        = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">k_stride</a>;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span> </div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>                matAcc_128x64.init(0);</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_t</a> brgemm_op_128x64;</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>                brgemm_op_128x64(g_thd32_tid, matAcc_128x64, brgemm_arg_128x64);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>                uint32_t width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>                uint32_t height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>                uint32_t pitch_c = hiddensize;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>                <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>                        + brgemm_op_128x64_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>                <span class="keywordtype">int</span> start_y_c = all_vert128_loop * 128 + seqlen_entry</div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>                        + brgemm_op_128x64_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span> </div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>                matC_128x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a509ed4c297f244f8b417015de848687e">matOut_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>                subgroup::elemwise_cvt&lt;matC_128x64_t, matAcc_128x64_t&gt;(</div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>                        matC_128x64, matAcc_128x64);</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x64, matC_128x64_payload);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>            }</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        } <span class="comment">//all_vert128_loop</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>    } <span class="comment">//xetla_softmax_fwd_t::call()</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>}; <span class="comment">//struct xetla_softmax_fwd_t</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> dtype_bwd_bin_, <span class="keyword">typename</span> dtype_bwd_bot_,</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        <span class="keyword">typename</span> dtype_bwd_sfx_, <span class="keyword">typename</span> dtype_bwd_acc_, <span class="keywordtype">int</span> HWThreadNum,</div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>        <span class="keywordtype">bool</span> Dopt_RandGenflag = <span class="keyword">true</span>, <span class="keywordtype">bool</span> Mkin_flag = <span class="keyword">false</span>&gt;</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">  871</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">xetla_mha_core_attn_bwd_t</a> {</div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">  872</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> = dtype_bwd_bin_;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">  873</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a> = dtype_bwd_bot_;</div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">  874</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a> = dtype_bwd_sfx_;</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">  875</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">dtype_acc</a> = dtype_bwd_acc_;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">  877</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> = HWThreadNum;</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>    <span class="keyword">static_assert</span>(<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> == 32);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">  879</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">  880</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">mem_space_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">  881</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>;</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">  883</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">mem_layout_a</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">  884</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">mem_layout_trnp_a</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">  885</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">mem_layout_QKT_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a>;</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">  886</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">mem_layout_out_b</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">  887</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a> = <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">  889</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">brgemm_mem_space_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a>;</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">  890</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">brgemm_mem_space_trnp_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">mem_space_a</a>;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">  891</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">brgemm_mem_layout_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">mem_layout_a</a>;</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">  892</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">brgemm_mem_layout_trnp_a</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">mem_layout_trnp_a</a>;</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">  894</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">mem_space_b</a>;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">  895</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">brgemm_mem_layout_QKT_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">mem_layout_QKT_b</a>;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">  896</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> <a class="code hl_enumeration" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a> = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">mem_layout_out_b</a>;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">  898</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">periodic_sync_interval</a> = 0;</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">  899</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">prefetch_distance</a> = 3;</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span> </div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">  901</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>            = 32 / <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>); <span class="comment">//brgemm_config::k_stride;</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">  903</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">bgm_perf_tuning_knob</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">group::perf_tuning_knob_t</a>&lt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>,</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">prefetch_distance</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">periodic_sync_interval</a>&gt;;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">  905</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x128</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;128, 128, 32, 16&gt;</a>;</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">  906</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x256</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;256, 128, 32, 32&gt;</a>;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">  907</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_256x64</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;64, 256, 16, 32&gt;</a>;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">  908</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">tile_attr_128x64</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">group::tile_shape_t&lt;64, 128, 16, 16&gt;</a>;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">  910</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_a_QKT</a></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_bin, brgemm_mem_layout_a, brgemm_mem_space_a&gt;</a>;</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">  912</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_b_QKT</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">brgemm_mem_layout_QKT_b</a>,</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;;</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">  914</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_QKT</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt;</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t&lt;dtype_bin, dtype_bin, dtype_acc&gt;</a>,</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">  918</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_a_out</a></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t&lt;dtype_sfx, brgemm_mem_layout_a, brgemm_mem_space_a&gt;</a>;</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">  920</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_b_out</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>,</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;;</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">  922</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_out</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t&lt;dtype_sfx, dtype_bin, dtype_acc&gt;</a>,</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">  926</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_a_out_b_trnp_a</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>,</div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">brgemm_mem_layout_trnp_a</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">brgemm_mem_space_trnp_a</a>&gt;;</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">  928</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_b_out_b_trnp_a</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1mem__desc__t.html">mem_desc_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a>,</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">brgemm_mem_layout_out_b</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">brgemm_mem_space_b</a>&gt;;</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">  930</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">compute_policy_out_b_trnp_a</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">group::compute_policy_default_xmx</a>&lt;</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">group::compute_attr_t&lt;dtype_sfx, dtype_bin, dtype_acc&gt;</a>,</div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">bgm_perf_tuning_knob</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a56bb956d6f00e9bb323fb40c921f2b55">  934</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1arch__attr__t.html">arch_attr_t&lt;gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">  935</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint32_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> = 1;</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">  936</a></span>    <span class="keyword">static</span> <span class="keyword">constexpr</span> uint16_t <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> = <span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>);</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>    <span class="keyword">static_assert</span>((<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 1) || (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 2)</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>            || (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 4));</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span> </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">  940</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t</a> = <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t&lt;ThreadNum&gt;</a>;</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span> </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abef824c036ee7cf21ddde5d668a3ef2c">  942</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x128</a></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_128x128, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97e067c64ea5734e8c8702c9b65b22b7">  944</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x256</a></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_128x256, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac6756d37b558004ff3952904e6c7b455">  946</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x64</a></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_128x64, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a753274d22be0cdedbcb1b7dd0ac0f5c7">  948</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_256x64</a></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">group::pre_processing_default_t&lt;tile_attr_256x64, gpu_arch::Xe&gt;</a>;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0aeb9636e17cbe0fe733b4b098c69232">  950</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_128x64_af</a></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>                    <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a35d4d3cba0f62d5a5cb70a32decf0906">  953</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_256x64_af</a></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">group::pre_processing_matA_neg_filter_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>,</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>                    <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a23baff3ec99b021371bb6f38ea9a6aab">  957</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x128_t</a></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">tile_attr_128x128</a>,</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x128</a>&gt;;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d29c55ef0622120982554f4dcb68d8">  960</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x256_t</a></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">compute_policy_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">tile_attr_128x256</a>,</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">mem_desc_a_QKT</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">mem_desc_b_QKT</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x256</a>&gt;;</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a6e3497938dbac03a136623ac4032112f">  963</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_t</a></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">compute_policy_out</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">mem_desc_a_out</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">mem_desc_b_out</a>, <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x64</a>&gt;;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeabc24b3578c808e386f114b9be4516e">  966</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_trnp_a_t</a></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>,</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_128x64</a>&gt;;</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0dd08a48b346d42b88f498d5f04b7d9b">  970</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_256x64_trnp_a_t</a></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>,</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>,</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">pre_processing_256x64</a>&gt;;</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af19ca58914eeb57dc9000a6cd0f553fe">  974</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_trnp_af_t</a></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">tile_attr_128x64</a>,</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>,</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_128x64_af</a>&gt;;</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afd3be1d14f552f09726f16247c461042">  978</a></span>    <span class="keyword">using </span><a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_256x64_trnp_af_t</a></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>            = <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">group::brgemm_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">compute_policy_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">tile_attr_256x64</a>,</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">mem_desc_a_out_b_trnp_a</a>, <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">mem_desc_b_out_b_trnp_a</a>,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                    <a class="code hl_struct" href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">pre_processing_256x64_af</a>&gt;;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a453567cf5d743041312cbb8bf9ac9eb9">  983</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a453567cf5d743041312cbb8bf9ac9eb9">brgemm_arguments_128x128</a> = <span class="keyword">typename</span> brgemm_op_128x128_t::arguments_t;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#acd0f39a94d69c26cb720947e83087e03">  984</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#acd0f39a94d69c26cb720947e83087e03">brgemm_arguments_128x256</a> = <span class="keyword">typename</span> brgemm_op_128x256_t::arguments_t;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8e55149e2a2658e68133d9c9babc7964">  985</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8e55149e2a2658e68133d9c9babc7964">brgemm_arguments_128x64</a> = <span class="keyword">typename</span> brgemm_op_128x64_t::arguments_t;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a963ca8a02236f93862126761fc4b1abf">  986</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a963ca8a02236f93862126761fc4b1abf">brgemm_arguments_128x64_trnp_a</a> =</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>            <span class="keyword">typename</span> brgemm_op_128x64_trnp_a_t::arguments_t;</div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a177977005fd2083a01d71fe58e132fac">  988</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a177977005fd2083a01d71fe58e132fac">brgemm_arguments_256x64_trnp_a</a> =</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>            <span class="keyword">typename</span> brgemm_op_256x64_trnp_a_t::arguments_t;</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a956beff4c4632de14325399fa62d8c1d">  990</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a956beff4c4632de14325399fa62d8c1d">brgemm_arguments_128x64_trnp_af</a> =</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>            <span class="keyword">typename</span> brgemm_op_128x64_trnp_af_t::arguments_t;</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a352b6981f21cfcf01a612c7a962d2e50">  992</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a352b6981f21cfcf01a612c7a962d2e50">brgemm_arguments_256x64_trnp_af</a> =</div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>            <span class="keyword">typename</span> brgemm_op_256x64_trnp_af_t::arguments_t;</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a65d9fd9a52ffff8d5ae96c3e590984aa">  995</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a65d9fd9a52ffff8d5ae96c3e590984aa">matAcc_128x128_t</a> = <span class="keyword">typename</span> brgemm_op_128x128_t::matAcc_t;</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abc148649a18cb76df80300c0697714ad">  996</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abc148649a18cb76df80300c0697714ad">matAcc_128x256_t</a> = <span class="keyword">typename</span> brgemm_op_128x256_t::matAcc_t;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a777a0b07a93d6083857a11c61680abd8">  997</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a777a0b07a93d6083857a11c61680abd8">matAcc_128x64_t</a> = <span class="keyword">typename</span> brgemm_op_128x64_t::matAcc_t;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">  998</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">matAcc_128x64_trnp_a_t</a> = <span class="keyword">typename</span> brgemm_op_128x64_trnp_a_t::matAcc_t;</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">  999</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">matAcc_256x64_trnp_a_t</a> = <span class="keyword">typename</span> brgemm_op_256x64_trnp_a_t::matAcc_t;</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7"> 1000</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7">matAcc_128x64_trnp_af_t</a> =</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>            <span class="keyword">typename</span> brgemm_op_128x64_trnp_af_t::matAcc_t;</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e"> 1002</a></span>    <span class="keyword">using </span><a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e">matAcc_256x64_trnp_af_t</a> =</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>            <span class="keyword">typename</span> brgemm_op_256x64_trnp_af_t::matAcc_t;</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93"> 1005</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x128_tile_desc_t</a></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x128_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>                    matAcc_128x128_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                    matAcc_128x128_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>                    matAcc_128x128_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448"> 1011</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x256_tile_desc_t</a></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x256_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>                    matAcc_128x256_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>                    matAcc_128x256_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>                    matAcc_128x256_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1"> 1017</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_tile_desc_t</a></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;matAcc_128x64_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>                    matAcc_128x64_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>                    matAcc_128x64_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>                    matAcc_128x64_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42"> 1023</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_trnp_a_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>            matAcc_128x64_trnp_a_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>            matAcc_128x64_trnp_a_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>            matAcc_128x64_trnp_a_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>            matAcc_128x64_trnp_a_t::tile_desc::block_size_y, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3"> 1028</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_256x64_trnp_a_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>            matAcc_256x64_trnp_a_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span>            matAcc_256x64_trnp_a_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>            matAcc_256x64_trnp_a_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>            matAcc_256x64_trnp_a_t::tile_desc::block_size_y, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d"> 1033</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_trnp_af_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>            matAcc_128x64_trnp_af_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>            matAcc_128x64_trnp_af_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>            matAcc_128x64_trnp_af_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>            matAcc_128x64_trnp_af_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d"> 1039</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_256x64_trnp_af_tile_desc_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">subgroup::tile_desc_t</a>&lt;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>            matAcc_256x64_trnp_af_t::tile_desc::tile_size_x,</div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>            matAcc_256x64_trnp_af_t::tile_desc::tile_size_y,</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>            matAcc_256x64_trnp_af_t::tile_desc::block_size_x,</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>            matAcc_256x64_trnp_af_t::tile_desc::block_size_y,</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a7315ff35bc55f906b5fda77bbb1b2daa"> 1045</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x128_t</a></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_sfx, matC_128x128_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c0c6e629995a86dbed854e05962f547"> 1047</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x256_t</a></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_sfx, matC_128x256_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9c5c6faef49fb341d2bdd4d07de68df1"> 1049</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_128x64_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9eb1f6055a3062343490d847c9a1f03b"> 1050</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_trnp_a_t</a></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_128x64_trnp_a_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeea99b057a9ef666302f8d958e37695e"> 1052</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_256x64_trnp_a_t</a></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_256x64_trnp_a_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2a3ed786ec2f4903b57e24e66135edb0"> 1054</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_trnp_af_t</a></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_128x64_trnp_af_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a64fa91eacfa13cb3d4418410946ba72c"> 1056</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_256x64_trnp_af_t</a></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">subgroup::tile_t&lt;dtype_bot, matC_256x64_trnp_af_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span> </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2bdcae52992daa1492f19837eaefbdd0"> 1059</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x128_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>,</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">matC_128x128_tile_desc_t</a>,</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>                              : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x128_tile_desc_t</a>,</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>                                      <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a89dd08ff0bc71f9cd918d311df2b821a"> 1065</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x256_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>,</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">matC_128x256_tile_desc_t</a>,</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>                              : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x256_tile_desc_t</a>,</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>                                      <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5e561b156e904ca8047f0d79bacb3011"> 1071</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>,</div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">matC_128x64_tile_desc_t</a>,</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1) ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>                              : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_tile_desc_t</a>,</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>                                      <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a91d8d9b58a16dfed5cc36e70c389e11a"> 1077</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_trnp_a_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>,</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">matC_128x64_trnp_a_tile_desc_t</a>,</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1)</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>                    ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>                    : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_trnp_a_tile_desc_t</a>,</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>                            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a05e367e0324fd5fc852f55ad5d74c3f9"> 1084</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_256x64_trnp_a_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>,</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">matC_256x64_trnp_a_tile_desc_t</a>,</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1)</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>                    ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                    : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_256x64_trnp_a_tile_desc_t</a>,</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>                            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0287af93d7bc02903278406105c8f5f9"> 1091</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_trnp_af_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>,</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">matC_128x64_trnp_af_tile_desc_t</a>,</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1)</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>                    ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>                    : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_128x64_trnp_af_tile_desc_t</a>,</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span>                            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad1ce2787c265a811d5a3ee26b7b8f8a7"> 1098</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_256x64_trnp_af_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a>,</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">matC_256x64_trnp_af_tile_desc_t</a>,</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>            (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">l3_kslicing</a> &gt; 1)</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span>                    ? <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">msg_type::atomic_add</a></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>                    : <a class="code hl_variable" href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">subgroup::msg_type_v</a>&lt;<a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matC_256x64_trnp_af_tile_desc_t</a>,</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>                            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>&gt;,</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>            <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">mem_layout_c</a>, <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">mem_space_c</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span> </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    <span class="comment">//512 = 16x32 or 8x64</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131"> 1107</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">matElem_tile_desc_t</a></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>,</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>                    8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>, 8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>,</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73cf643d1b487159379de9c9bfb0b206"> 1111</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_ld_t</a></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t&lt;dtype_sfx, matElem_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3747e8a660c5af9cae0646c8f5964014"> 1113</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_st_t</a></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>            = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t&lt;dtype_sfx, matElem_tile_desc_t&gt;</a>;</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff4ba741115ce8d1bb6fc58c0dbc4d7c"> 1115</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_ld_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>,</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>,</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>            subgroup::msg_type_v&lt;matElem_tile_desc_t, mem_space::global&gt;,</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aec3923df3d4c9f1815ab0ad57aa552a5"> 1119</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_st_payload_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a>,</div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">matElem_tile_desc_t</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">msg_type::block_2d</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">mem_layout::row_major</a>,</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, <a class="code hl_enumvalue" href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>&gt;;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a03e00f128f2b8fb8a2d75b977c208c49"> 1122</a></span>    <span class="keyword">using </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_reg_t</a> = <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a>&lt;float,</div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a>&lt;32, 16, 32, 16,</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                    <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">reg_layout::tiled</a>&gt;&gt;;</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html"> 1127</a></span>    <span class="keyword">struct </span><a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">arguments_t</a> {</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>        <span class="comment">// assume base address, surface width, height, pitch, start coordinate was set</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aa6b3926713c8b8f00885462b652afef9"> 1129</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aa6b3926713c8b8f00885462b652afef9">mList_ptr</a>;</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7ffc8cd57746bd90c216197a0836f1c7"> 1130</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7ffc8cd57746bd90c216197a0836f1c7">matQ_ptr</a>;</div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6392dffed096a3480fc65bca2ba283be"> 1131</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6392dffed096a3480fc65bca2ba283be">matK_ptr</a>;</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6f5433569892043dd2d3df9625e2b37f"> 1132</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6f5433569892043dd2d3df9625e2b37f">matV_ptr</a>;</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a073b3c1a45d875375843e21c8554282c"> 1133</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a073b3c1a45d875375843e21c8554282c">matMkin_ptr</a>;</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aeea3da8d7e279762f9df4b33ab9021fd"> 1134</a></span>        uint32_t *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aeea3da8d7e279762f9df4b33ab9021fd">matMkdpot_ptr</a>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e"> 1135</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">dtype_bin</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">matdO_ptr</a>;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b"> 1136</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b">matW_ptr</a>;</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead"> 1137</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">dtype_sfx</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>;</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ad676edd2fb3672f1beb744af1c03c6ee"> 1138</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ad676edd2fb3672f1beb744af1c03c6ee">matdV_ptr</a>;</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a5cf15af06fcf98b7163c39f6b0f1f06c"> 1139</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a5cf15af06fcf98b7163c39f6b0f1f06c">matdQ_ptr</a>;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ac1a198c08e3a4bb33193d813d5ab509f"> 1140</a></span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">dtype_bot</a> *<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ac1a198c08e3a4bb33193d813d5ab509f">matdK_ptr</a>;</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7eaeffef833310170b45a25751c72fbb"> 1141</a></span>        <span class="keywordtype">float</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7eaeffef833310170b45a25751c72fbb">Pinv</a>;</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a0c212bd49232ca8be09bdb83b3cf9aef"> 1142</a></span>        <span class="keywordtype">float</span> <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a0c212bd49232ca8be09bdb83b3cf9aef">Scaling</a>;</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>    };</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span> </div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad589fa989afeebe5af80dd8660fb5dd0"> 1151</a></span>    <a class="code hl_define" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code hl_function" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad589fa989afeebe5af80dd8660fb5dd0">call</a>(<a class="code hl_class" href="classgpu_1_1xetla_1_1xetla__exec__item.html">xetla_exec_item&lt;3&gt;</a> &amp;ei, <a class="code hl_struct" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">arguments_t</a> *args) {</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span> </div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>        <span class="keywordtype">int</span> tru_seqlen = 0;</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span>        <span class="keywordtype">int</span> tru_seqlen_ex = 0;</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>        <span class="keywordtype">int</span> seqlen_entry = 0;</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>        <span class="keywordtype">int</span> hiddensize = 1024;</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>        <span class="keywordtype">int</span> numhead = 16;</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>        <span class="keywordtype">int</span> hdsz = 64;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>        <span class="keywordtype">int</span> max_seqlen = 512;</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>        <span class="keywordtype">int</span> wg_tile_QKT_k = hdsz; <span class="comment">//args-&gt;matrix_k;</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>        <span class="keywordtype">int</span> wg_tile_out_k;</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span> </div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>        <span class="keywordtype">int</span> groupid = ei.<a class="code hl_function" href="classgpu_1_1xetla_1_1xetla__exec__item.html#ac46733b57cc482439c9f7e13916c1514">get_group</a>(0);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>        <span class="keywordtype">int</span> batchid = groupid / numhead;</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>        <span class="keywordtype">int</span> headid = groupid % numhead;</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>        <span class="comment">//float totalscaling = args-&gt;Pinv * args-&gt;Scaling;</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>        uint32_t batch_offset = <span class="keyword">sizeof</span>(uint32_t) * <a class="code hl_define" href="mha__attn__reg_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">list_width</a> * batchid;</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, list_width&gt;</a> list_offsets</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>                = xetla_vector_gen&lt;uint32_t, list_width&gt;(0, 1);</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>        list_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>        list_offsets += batch_offset;</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, list_width&gt;</a> list_vec</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>                = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>,</div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>,</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span>                        <a class="code hl_define" href="mha__attn__reg_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">list_width</a>&gt;(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aa6b3926713c8b8f00885462b652afef9">mList_ptr</a>, list_offsets);</div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>        tru_seqlen = list_vec[0];</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>        seqlen_entry = list_vec[1];</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>        wg_tile_out_k = tru_seqlen;</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>        tru_seqlen_ex = tru_seqlen; <span class="comment">//4: dw aligned</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 2)</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>            tru_seqlen_ex = ((tru_seqlen + 1) &gt;&gt; 1) &lt;&lt; 1;</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 1)</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>            tru_seqlen_ex = ((tru_seqlen + 3) &gt;&gt; 2) &lt;&lt; 2;</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>        <span class="comment">//reset for all std_seqlen</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        <span class="keywordtype">int</span> all_vert_loop_num = 0;</div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        <span class="keywordtype">int</span> transp128_loop_num = 0;</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        <span class="keywordtype">int</span> transp256_loop_num = 0;</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>        <span class="keywordtype">int</span> blk_128x128_one = 0;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>        <span class="keywordtype">int</span> blk_128x256_loop_num = 0;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>        <span class="keywordtype">int</span> offset_blk_128x128 = 0;</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        <span class="keywordtype">int</span> std_seqlen;</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>        <span class="keywordflow">if</span> (tru_seqlen &lt;= 128) {</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>            std_seqlen = 128;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>            all_vert_loop_num = 1;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>            transp128_loop_num = 1;</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>            blk_128x128_one = 1;</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tru_seqlen &lt;= 256) {</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>            std_seqlen = 256;</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>            all_vert_loop_num = 2;</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>            transp256_loop_num = 1;</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>            blk_128x256_loop_num = 1;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tru_seqlen &lt;= 384) {</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>            std_seqlen = 384;</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>            all_vert_loop_num = 3;</div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>            transp128_loop_num = 1;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>            transp256_loop_num = 1;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>            blk_128x128_one = 1;</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>            blk_128x256_loop_num = 1;</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>            offset_blk_128x128 = 256;</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>            std_seqlen = 512;</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>            all_vert_loop_num = 4;</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>            transp256_loop_num = 2;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>            blk_128x256_loop_num = 2;</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        }</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>        <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">work_group_t</a> g_thd32_tid;</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        <span class="keywordtype">int</span> tid_linear = ei.<a class="code hl_function" href="classgpu_1_1xetla_1_1xetla__exec__item.html#a740f63e18f312690bfae48783da27644">get_local_linear_id</a>();</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>        g_thd32_tid.init(tid_linear);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span> </div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        <span class="keyword">static_assert</span>(<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> == 32, <span class="stringliteral">&quot;All Thread Sync&quot;</span>);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;ThreadNum, ThreadNum&gt;</a> first_nbarr;</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;ThreadNum, ThreadNum&gt;</a> second_nbarr;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span> </div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>        <span class="keywordtype">int</span> max_2d_nbar_id = <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> &gt;&gt; 1;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>        first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>                max_2d_nbar_id, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>        second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>                max_2d_nbar_id + 1, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>        <a class="code hl_struct" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">xetla_nbarrier_t&lt;ThreadNum, ThreadNum&gt;</a> all_nbarr;</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>        all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">init_nbarrier</a>(</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>                <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">ThreadNum</a> - 1, <a class="code hl_enumvalue" href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">nbarrier_role::producer_consumer</a>);</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span> </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> transp128_loop = 0; transp128_loop &lt; transp128_loop_num;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>                transp128_loop++) {</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a956beff4c4632de14325399fa62d8c1d">brgemm_arguments_128x64_trnp_af</a> brgemm_arg_128x64;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7">matAcc_128x64_trnp_af_t</a> matAcc_128x64;</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_trnp_af_t</a> matC_128x64;</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_trnp_af_payload_t</a> matC_128x64_payload;</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>            uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>            uint32_t height_a</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>                    = (batchid * numhead + headid) * max_seqlen + tru_seqlen;</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>            uint32_t pitch_a = max_seqlen;</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>            <span class="keywordtype">int</span> start_x_a = transp128_loop * 128 + offset_blk_128x128;</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>            <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * max_seqlen;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span> </div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>            brgemm_arg_128x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b">matW_ptr</a>},</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>                    {height_a, width_a, pitch_a}, {start_y_a, start_x_a});</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>            uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>            uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>            uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>            <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>            <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>            brgemm_arg_128x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">matdO_ptr</a>},</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>                    {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>            brgemm_arg_128x64.inner_loop_count</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>                    = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>            matAcc_128x64.init(0);</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>            <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_trnp_af_t</a> brgemm_op_128x64_trnp_af;</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>            brgemm_op_128x64_trnp_af(</div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>                    g_thd32_tid, matAcc_128x64, brgemm_arg_128x64);</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span> </div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>            <span class="keywordtype">int</span> width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>            <span class="keywordtype">int</span> height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>            <span class="keywordtype">int</span> pitch_c = hiddensize;</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span>            <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>                    + brgemm_op_128x64_trnp_af_t::get_matC_offset_x(</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>                            g_thd32_tid);</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>            <span class="keywordtype">int</span> start_y_c = transp128_loop * 128 + seqlen_entry</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>                    + offset_blk_128x128</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span>                    + brgemm_op_128x64_trnp_af_t::get_matC_offset_y(</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>                            g_thd32_tid);</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span> </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>            matC_128x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ad676edd2fb3672f1beb744af1c03c6ee">matdV_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>                    pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">subgroup::elemwise_cvt</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2a3ed786ec2f4903b57e24e66135edb0">matC_128x64_trnp_af_t</a>,</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7">matAcc_128x64_trnp_af_t</a>&gt;(matC_128x64, matAcc_128x64);</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x64, matC_128x64_payload);</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>            <span class="comment">//add global sync if nbarr used inside brgemm</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>        }</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span> </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> transp256_loop = 0; transp256_loop &lt; transp256_loop_num;</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>                transp256_loop++) {</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a352b6981f21cfcf01a612c7a962d2e50">brgemm_arguments_256x64_trnp_af</a> brgemm_arg_256x64;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e">matAcc_256x64_trnp_af_t</a> matAcc_256x64;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_256x64_trnp_af_t</a> matC_256x64;</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_256x64_trnp_af_payload_t</a> matC_256x64_payload;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>            uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>            uint32_t height_a</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>                    = (batchid * numhead + headid) * max_seqlen + tru_seqlen;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>            uint32_t pitch_a = max_seqlen;</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>            <span class="keywordtype">int</span> start_x_a = transp256_loop * 256;</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>            <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * max_seqlen;</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>            brgemm_arg_256x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b">matW_ptr</a>},</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>                    {height_a, width_a, pitch_a}, {start_y_a, start_x_a});</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>            uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>            uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>            uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>            <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>            <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>            brgemm_arg_256x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">matdO_ptr</a>},</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                    {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span> </div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>            brgemm_arg_256x64.inner_loop_count</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>                    = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>            matAcc_256x64.init(0);</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>            <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_256x64_trnp_af_t</a> brgemm_op_256x64_trnp_af;</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>            brgemm_op_256x64_trnp_af(</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>                    g_thd32_tid, matAcc_256x64, brgemm_arg_256x64);</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>            <span class="keywordtype">int</span> width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>            <span class="keywordtype">int</span> height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>            <span class="keywordtype">int</span> pitch_c = hiddensize;</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>            <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>                    + brgemm_op_256x64_trnp_af_t::get_matC_offset_x(</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>                            g_thd32_tid);</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>            <span class="keywordtype">int</span> start_y_c = transp256_loop * 256 + seqlen_entry</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>                    + brgemm_op_256x64_trnp_af_t::get_matC_offset_y(</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>                            g_thd32_tid);</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>            matC_256x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ad676edd2fb3672f1beb744af1c03c6ee">matdV_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span>                    pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">subgroup::elemwise_cvt</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a64fa91eacfa13cb3d4418410946ba72c">matC_256x64_trnp_af_t</a>,</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e">matAcc_256x64_trnp_af_t</a>&gt;(matC_256x64, matAcc_256x64);</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_256x64, matC_256x64_payload);</div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span> </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>            <span class="comment">//add global sync if nbarr used inside brgemm</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>        }</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> all_vert128_loop = 0; all_vert128_loop &lt; all_vert_loop_num;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>                all_vert128_loop++) {</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>            <span class="comment">//dW</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> hor_256_loop = 0; hor_256_loop &lt; blk_128x256_loop_num;</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>                    hor_256_loop++) {</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#acd0f39a94d69c26cb720947e83087e03">brgemm_arguments_128x256</a> brgemm_arg_128x256;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abc148649a18cb76df80300c0697714ad">matAcc_128x256_t</a> matAcc_128x256;</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x256_t</a> matC_128x256;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x256_payload_t</a> matC_128x256_payload;</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>                uint32_t width_a = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>                uint32_t height_a = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>                uint32_t pitch_a = hiddensize;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>                <span class="keywordtype">int</span> start_x_a = headid * hdsz;</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>                <span class="keywordtype">int</span> start_y_a = all_vert128_loop * 128 + seqlen_entry;</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>                brgemm_arg_128x256.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">matdO_ptr</a>},</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>                <span class="keywordtype">int</span> start_y_b = hor_256_loop * 256 + seqlen_entry;</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span> </div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span>                <span class="comment">//B transpose, be swapped in init</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>                brgemm_arg_128x256.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6f5433569892043dd2d3df9625e2b37f">matV_ptr</a>},</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>                        {height_b, width_b, pitch_b}, {start_y_b, start_x_b});</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span> </div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>                brgemm_arg_128x256.inner_loop_count</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>                        = (wg_tile_QKT_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>                matAcc_128x256.init(0);</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x256_t</a> brgemm_op_128x256;</div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>                brgemm_op_128x256(</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>                        g_thd32_tid, matAcc_128x256, brgemm_arg_128x256);</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span> </div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span>                <span class="keywordtype">int</span> width_c = max_seqlen;</div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>                <span class="keywordtype">int</span> height_c = max_seqlen * (batchid * numhead + headid + 1);</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>                <span class="keywordtype">int</span> pitch_c = max_seqlen;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>                <span class="keywordtype">int</span> start_x_c</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>                        = brgemm_op_128x256_t::get_matC_offset_x(g_thd32_tid)</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>                        + hor_256_loop * 256;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>                <span class="keywordtype">int</span> start_y_c = (batchid * numhead + headid) * max_seqlen</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>                        + all_vert128_loop * 128</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>                        + brgemm_op_128x256_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>                matC_128x256_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>                subgroup::elemwise_cvt&lt;matC_128x256_t, matAcc_128x256_t&gt;(</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>                        matC_128x256, matAcc_128x256);</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x256, matC_128x256_payload);</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>                xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>            }</div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> blk_128x128_loop = 0; blk_128x128_loop &lt; blk_128x128_one;</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>                    blk_128x128_loop++) {</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a453567cf5d743041312cbb8bf9ac9eb9">brgemm_arguments_128x128</a> brgemm_arg_128x128;</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a65d9fd9a52ffff8d5ae96c3e590984aa">matAcc_128x128_t</a> matAcc_128x128;</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x128_t</a> matC_128x128;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x128_payload_t</a> matC_128x128_payload;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>                uint32_t width_a = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>                uint32_t height_a = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>                uint32_t pitch_a = hiddensize;</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>                <span class="keywordtype">int</span> start_x_a = headid * hdsz;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>                <span class="keywordtype">int</span> start_y_a = all_vert128_loop * 128 + seqlen_entry;</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>                brgemm_arg_128x128.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">matdO_ptr</a>},</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>                <span class="keywordtype">int</span> start_y_b = offset_blk_128x128 + seqlen_entry;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span> </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>                <span class="comment">//B transpose, be swapped in init</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>                brgemm_arg_128x128.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6f5433569892043dd2d3df9625e2b37f">matV_ptr</a>},</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>                        {height_b, width_b, pitch_b}, {start_y_b, start_x_b});</div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>                brgemm_arg_128x128.inner_loop_count</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>                        = (wg_tile_QKT_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span> </div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>                matAcc_128x128.init(0);</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x128_t</a> brgemm_op_128x128;</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>                brgemm_op_128x128(</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>                        g_thd32_tid, matAcc_128x128, brgemm_arg_128x128);</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>                <span class="keywordtype">int</span> width_c = max_seqlen;</div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>                <span class="keywordtype">int</span> height_c = max_seqlen * (batchid * numhead + headid + 1);</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>                <span class="keywordtype">int</span> pitch_c = max_seqlen;</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>                <span class="keywordtype">int</span> start_x_c = offset_blk_128x128</div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>                        + brgemm_op_128x128_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>                <span class="keywordtype">int</span> start_y_c = (batchid * numhead + headid) * max_seqlen</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>                        + all_vert128_loop * 128</div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>                        + brgemm_op_128x128_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span> </div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>                matC_128x128_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>                subgroup::elemwise_cvt&lt;matC_128x128_t, matAcc_128x128_t&gt;(</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>                        matC_128x128, matAcc_128x128);</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x128, matC_128x128_payload);</div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>                xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>            }</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span> </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>            <span class="keywordtype">int</span> elem_Ln512_loop_num = 4;</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>            <span class="keywordtype">int</span> height_8x64_512 = 8 * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>;</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>            <span class="keywordtype">int</span> width_8x16_512 = 64 / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>;</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>            <span class="keywordtype">int</span> height_elem_offset</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>                    = (max_seqlen * (batchid * numhead + headid)</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>                              + (all_vert128_loop * 128) + (tid_linear * 4))</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>                    * height_8x64_512;</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>            <span class="keywordtype">int</span> width_elem = width_8x16_512;</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>            <span class="keywordtype">int</span> height_elem;</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>            <span class="keywordtype">int</span> pitch_elem = width_elem;</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>            <span class="keywordtype">int</span> start_x_elem = 0;</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>            <span class="keywordtype">int</span> start_y_elem;</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mkin_vec16;</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Mkin_flag == <span class="keyword">true</span>) {</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>                uint32_t mk_attn_all</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>                        = <span class="keyword">sizeof</span>(uint32_t) * (max_seqlen / 32) * (batchid);</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mk_attn_offsets</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>                        = xetla_vector_gen&lt;uint32_t, 16&gt;(0, 1);</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>                mk_attn_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>                mk_attn_offsets += mk_attn_all;</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>                mkin_vec16 = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1,</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>,</div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>                        <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>, 16&gt;(</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>                        args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a073b3c1a45d875375843e21c8554282c">matMkin_ptr</a>, mk_attn_offsets);</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>            }</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>            uint32_t mk_offset_all;</div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>            <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mk_offsets</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>                    = xetla_vector_gen&lt;uint32_t, 16&gt;(0, 1);</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>            <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">false</span>) {</div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>                mk_offset_all = <span class="keyword">sizeof</span>(uint32_t) * (max_seqlen / 32)</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>                        * ((batchid * numhead + headid) * max_seqlen</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>                                + (all_vert128_loop * 128) + tid_linear * 4);</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>                mk_offsets *= <span class="keyword">sizeof</span>(uint32_t);</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>                mk_offsets += mk_offset_all;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>            }</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span>            first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>            first_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> elem_Ln512_loop = 0; elem_Ln512_loop &lt; elem_Ln512_loop_num;</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>                    elem_Ln512_loop++) {</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_ld_t</a> matdW_rd;</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_ld_payload_t</a> matdW_rd_payload;</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_ld_t</a> matW_rd;</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_ld_payload_t</a> matW_rd_payload;</div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_st_t</a> matdW_st;</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matElem_st_payload_t</a> matdW_st_payload;</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_reg_t</a> matdW_reg16x32;</div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matElem_reg_t</a> matW_reg16x32;</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;uint32_t, 16&gt;</a> mkdpot_vec16;</div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>                start_y_elem = height_elem_offset</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>                        + elem_Ln512_loop * height_8x64_512;</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>                height_elem</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>                        = start_y_elem + ((std_seqlen * <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a>) / 64);</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>                matdW_rd_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>, width_elem, height_elem,</div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>                        pitch_elem, start_x_elem, start_y_elem);</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>                matW_rd_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b">matW_ptr</a>, width_elem, height_elem,</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span>                        pitch_elem, start_x_elem, start_y_elem);</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>                matdW_st_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>, width_elem, height_elem,</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>                        pitch_elem, start_x_elem, start_y_elem);</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span> </div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>                subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>                        matdW_rd, matdW_rd_payload);</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>                subgroup::tile_load&lt;cache_hint::cached, cache_hint::cached&gt;(</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>                        matW_rd, matW_rd_payload);</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>                <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">false</span>) {</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>                    mkdpot_vec16 = <a class="code hl_function" href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">xetla_load_global</a>&lt;uint32_t, 1,</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>                            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">data_size::default_size</a>,</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>                            <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">cache_hint::read_invalidate</a>, <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">cache_hint::cached</a>,</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>                            16&gt;(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aeea3da8d7e279762f9df4b33ab9021fd">matMkdpot_ptr</a>, mk_offsets);</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>                    mk_offsets += <span class="keyword">sizeof</span>(uint32_t) * (max_seqlen / 32);</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>                }</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>                matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;float, dtype_sfx&gt;(matdW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>                matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;float, dtype_sfx&gt;(matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span> </div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span>                <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Dopt_RandGenflag == <span class="keyword">false</span>) {</div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++) {</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>                        uint32_t mkdata_i = mkdpot_vec16[j];</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>                        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga12efbb645d6aa25ef72da8f42f2316e9">xetla_mask_int&lt;32&gt;</a> mkdata</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>                                = xetla_mask_int_gen&lt;32&gt;(mkdata_i);</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>                        matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>                                .xetla_merge(0.0,</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>                                        matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>                                                .xetla_select&lt;32, 1&gt;(j * 32),</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>                                        mkdata);</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>                    }</div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>                    matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>;</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>                } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++) {</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>                        <a class="code hl_typedef" href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">xetla_mask&lt;32&gt;</a> mask;</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>                        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 2) {</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>                            mask = matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;int16_t&gt;()</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>                                            .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span>                                    &lt; 0;</div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>                            matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint16_t&gt;()</div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>                                    .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>                                    &amp;= 0x7FFF;</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>                        }</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>                        <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">sfx_type_size</a> == 1) {</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>                            mask = matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;int8_t&gt;()</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>                                            .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>                                    &lt; 0;</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>                            matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;uint8_t&gt;()</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>                                    .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>                                    &amp;= 0x7F;</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>                        }</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>                        matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>                                .xetla_merge(0.0, mask);</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>                    }</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span> </div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>                    matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>;</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>                    matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>                            = xetla_cvt&lt;float, dtype_sfx&gt;(matW_rd.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>                    matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> *= args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a0c212bd49232ca8be09bdb83b3cf9aef">Scaling</a>;</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>                }</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span> </div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>                <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector&lt;float, 16&gt;</a> mdw_sum</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>                        = matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;16, 1&gt;(0);</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 1; j &lt; 32; j++)</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>                    mdw_sum = mdw_sum</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>                            + matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_select&lt;16, 1&gt;(j * 16);</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span> </div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>                mdw_sum.xetla_select&lt;8, 1&gt;(0) = mdw_sum.xetla_select&lt;8, 1&gt;(0)</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>                        + mdw_sum.xetla_select&lt;8, 1&gt;(8);</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>                mdw_sum.xetla_select&lt;4, 1&gt;(0) = mdw_sum.xetla_select&lt;4, 1&gt;(0)</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>                        + mdw_sum.xetla_select&lt;4, 1&gt;(4);</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span>                mdw_sum.xetla_select&lt;2, 1&gt;(0) = mdw_sum.xetla_select&lt;2, 1&gt;(0)</div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span>                        + mdw_sum.xetla_select&lt;2, 1&gt;(2);</div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span>                mdw_sum.xetla_select&lt;1, 1&gt;(0) = mdw_sum.xetla_select&lt;1, 1&gt;(0)</div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span>                        + mdw_sum.xetla_select&lt;1, 1&gt;(1);</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>                {</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>                    <span class="keywordtype">float</span> sumtmp = mdw_sum[0];</div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>                    matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * sumtmp;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>                }</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span> </div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>                matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> -= matW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>;</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>                matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> * args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7eaeffef833310170b45a25751c72fbb">Pinv</a>;</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span> </div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>                <span class="keywordflow">if</span> <span class="keyword">constexpr</span> (Mkin_flag == <span class="keyword">true</span>) {</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#pragma unroll</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> j = 0; j &lt; 16; j++) {</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>                        uint32_t mkdata_i = mkin_vec16[j];</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>                        <a class="code hl_typedef" href="group__xetla__core__base__types.html#ga12efbb645d6aa25ef72da8f42f2316e9">xetla_mask_int&lt;32&gt;</a> mkdata</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>                                = xetla_mask_int_gen&lt;32&gt;(mkdata_i);</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>                        matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span>                                .xetla_select&lt;32, 1&gt;(j * 32)</div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>                                .xetla_merge(0.0,</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>                                        matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>.xetla_format&lt;<span class="keywordtype">float</span>&gt;()</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>                                                .xetla_select&lt;32, 1&gt;(j * 32),</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>                                        mkdata);</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>                    }</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>                }</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>                matdW_st.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a> = xetla_cvt&lt;dtype_sfx, float&gt;(matdW_reg16x32.<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">reg</a>);</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matdW_st, matdW_st_payload);</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>                xetla_fence&lt;memory_kind::untyped_global&gt;();</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span>            }</div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span> </div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>            second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>            second_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span> </div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>            { <span class="comment">//dQ</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8e55149e2a2658e68133d9c9babc7964">brgemm_arguments_128x64</a> brgemm_arg_128x64;</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>                <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a777a0b07a93d6083857a11c61680abd8">matAcc_128x64_t</a> matAcc_128x64;</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_t</a> matC_128x64;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>                <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_payload_t</a> matC_128x64_payload;</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span> </div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>                uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>                uint32_t height_a = (batchid * numhead + headid) * max_seqlen</div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>                        + tru_seqlen;</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>                uint32_t pitch_a = max_seqlen;</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>                <span class="keywordtype">int</span> start_x_a = 0;</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>                <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * max_seqlen</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>                        + all_vert128_loop * 128;</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>                brgemm_arg_128x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>},</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>                        {width_a, height_a, pitch_a}, {start_x_a, start_y_a});</div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span> </div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>                uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>                uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>                uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>                <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>                <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>                brgemm_arg_128x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6392dffed096a3480fc65bca2ba283be">matK_ptr</a>},</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>                        {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span> </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>                brgemm_arg_128x64.inner_loop_count</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>                        = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span> </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>                matAcc_128x64.init(0);</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>                <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_t</a> brgemm_op_128x64;</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>                brgemm_op_128x64(g_thd32_tid, matAcc_128x64, brgemm_arg_128x64);</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span> </div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>                <span class="keywordtype">int</span> width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>                <span class="keywordtype">int</span> height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>                <span class="keywordtype">int</span> pitch_c = hiddensize;</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>                <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>                        + brgemm_op_128x64_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span>                <span class="keywordtype">int</span> start_y_c = all_vert128_loop * 128 + seqlen_entry</div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>                        + brgemm_op_128x64_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span> </div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>                matC_128x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a5cf15af06fcf98b7163c39f6b0f1f06c">matdQ_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>                        pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>                subgroup::elemwise_cvt&lt;matC_128x64_t, matAcc_128x64_t&gt;(</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>                        matC_128x64, matAcc_128x64);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>                <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x64, matC_128x64_payload);</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>            }</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>        } <span class="comment">//all_vert128_loop</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span> </div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> transp256_loop = 0; transp256_loop &lt; transp256_loop_num;</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>                transp256_loop++) {</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a177977005fd2083a01d71fe58e132fac">brgemm_arguments_256x64_trnp_a</a> brgemm_arg_256x64;</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">matAcc_256x64_trnp_a_t</a> matAcc_256x64;</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_256x64_trnp_a_t</a> matC_256x64;</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_256x64_trnp_a_payload_t</a> matC_256x64_payload;</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span>            uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span>            uint32_t height_a</div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>                    = (batchid * numhead + headid) * max_seqlen + tru_seqlen;</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>            uint32_t pitch_a = max_seqlen;</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>            <span class="keywordtype">int</span> start_x_a = transp256_loop * 256;</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span>            <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * max_seqlen;</div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>            brgemm_arg_256x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>},</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>                    {height_a, width_a, pitch_a}, {start_y_a, start_x_a});</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span> </div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>            uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>            uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>            uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>            <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>            <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>            brgemm_arg_256x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7ffc8cd57746bd90c216197a0836f1c7">matQ_ptr</a>},</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>                    {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>            brgemm_arg_256x64.inner_loop_count</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>                    = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span> </div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>            matAcc_256x64.init(0);</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>            <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_256x64_trnp_a_t</a> brgemm_op_256x64_trnp_a;</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>            brgemm_op_256x64_trnp_a(</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>                    g_thd32_tid, matAcc_256x64, brgemm_arg_256x64);</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>            <span class="keywordtype">int</span> width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>            <span class="keywordtype">int</span> height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>            <span class="keywordtype">int</span> pitch_c = hiddensize;</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>            <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>                    + brgemm_op_256x64_trnp_a_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>            <span class="keywordtype">int</span> start_y_c = transp256_loop * 256 + seqlen_entry</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>                    + brgemm_op_256x64_trnp_a_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>            matC_256x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ac1a198c08e3a4bb33193d813d5ab509f">matdK_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>                    pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">subgroup::elemwise_cvt</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeea99b057a9ef666302f8d958e37695e">matC_256x64_trnp_a_t</a>,</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">matAcc_256x64_trnp_a_t</a>&gt;(matC_256x64, matAcc_256x64);</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_256x64, matC_256x64_payload);</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span> </div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>        }</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span> </div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> transp128_loop = 0; transp128_loop &lt; transp128_loop_num;</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>                transp128_loop++) {</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a963ca8a02236f93862126761fc4b1abf">brgemm_arguments_128x64_trnp_a</a> brgemm_arg_128x64;</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>            <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">matAcc_128x64_trnp_a_t</a> matAcc_128x64;</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">matC_128x64_trnp_a_t</a> matC_128x64;</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>            <a class="code hl_struct" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">matC_128x64_trnp_a_payload_t</a> matC_128x64_payload;</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span> </div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>            uint32_t width_a = tru_seqlen_ex;</div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>            uint32_t height_a</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span>                    = (batchid * numhead + headid) * max_seqlen + tru_seqlen;</div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span>            uint32_t pitch_a = max_seqlen;</div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>            <span class="keywordtype">int</span> start_x_a = transp128_loop * 128 + offset_blk_128x128;</div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>            <span class="keywordtype">int</span> start_y_a = (batchid * numhead + headid) * max_seqlen;</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span> </div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>            brgemm_arg_128x64.matA_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">matdW_ptr</a>},</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>                    {height_a, width_a, pitch_a}, {start_y_a, start_x_a});</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>            uint32_t width_b = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>            uint32_t height_b = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>            uint32_t pitch_b = hiddensize;</div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>            <span class="keywordtype">int</span> start_x_b = headid * hdsz;</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>            <span class="keywordtype">int</span> start_y_b = seqlen_entry;</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>            brgemm_arg_128x64.matB_base_desc.init({args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7ffc8cd57746bd90c216197a0836f1c7">matQ_ptr</a>},</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>                    {width_b, height_b, pitch_b}, {start_x_b, start_y_b});</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>            brgemm_arg_128x64.inner_loop_count</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>                    = (wg_tile_out_k + <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a> - 1) / <a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">k_stride</a>;</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>            matAcc_128x64.init(0);</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span> </div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>            <a class="code hl_class" href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">brgemm_op_128x64_trnp_a_t</a> brgemm_op_128x64_trnp_a;</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>            brgemm_op_128x64_trnp_a(</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span>                    g_thd32_tid, matAcc_128x64, brgemm_arg_128x64);</div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span>            <span class="keywordtype">int</span> width_c = (headid + 1) * hdsz;</div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span>            <span class="keywordtype">int</span> height_c = tru_seqlen + seqlen_entry;</div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>            <span class="keywordtype">int</span> pitch_c = hiddensize;</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>            <span class="keywordtype">int</span> start_x_c = headid * hdsz</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>                    + brgemm_op_128x64_trnp_a_t::get_matC_offset_x(g_thd32_tid);</div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>            <span class="keywordtype">int</span> start_y_c = transp128_loop * 128 + seqlen_entry</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>                    + offset_blk_128x128</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>                    + brgemm_op_128x64_trnp_a_t::get_matC_offset_y(g_thd32_tid);</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span> </div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>            matC_128x64_payload.init(args-&gt;<a class="code hl_variable" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ac1a198c08e3a4bb33193d813d5ab509f">matdK_ptr</a>, width_c, height_c,</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span>                    pitch_c, start_x_c, start_y_c);</div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">subgroup::elemwise_cvt</a>&lt;<a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9eb1f6055a3062343490d847c9a1f03b">matC_128x64_trnp_a_t</a>,</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>                    <a class="code hl_typedef" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">matAcc_128x64_trnp_a_t</a>&gt;(matC_128x64, matAcc_128x64);</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>            <a class="code hl_function" href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">subgroup::tile_store</a>(matC_128x64, matC_128x64_payload);</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span> </div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">arrive</a>();</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span>            all_nbarr.<a class="code hl_function" href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">wait</a>();</div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span>        } <span class="comment">//transp128_loop</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span> </div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>    } <span class="comment">//xetla_softmax_bwd_t::call</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>}; <span class="comment">//struct xetla_softmax_bwd_t</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>} <span class="comment">// namespace gpu::xetla::kernel</span></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1group_1_1brgemm__t_html"><div class="ttname"><a href="classgpu_1_1xetla_1_1group_1_1brgemm__t.html">gpu::xetla::group::brgemm_t</a></div><div class="ttdoc">Brgemm functor.</div><div class="ttdef"><b>Definition:</b> api.hpp:50</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1xetla__exec__item_html"><div class="ttname"><a href="classgpu_1_1xetla_1_1xetla__exec__item.html">gpu::xetla::xetla_exec_item</a></div><div class="ttdoc">The item struct to explict identify the group / local id information.</div><div class="ttdef"><b>Definition:</b> execution_item.hpp:31</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1xetla__exec__item_html_a740f63e18f312690bfae48783da27644"><div class="ttname"><a href="classgpu_1_1xetla_1_1xetla__exec__item.html#a740f63e18f312690bfae48783da27644">gpu::xetla::xetla_exec_item::get_local_linear_id</a></div><div class="ttdeci">uint32_t get_local_linear_id() const</div><div class="ttdoc">Returns local linear id in the work group.</div><div class="ttdef"><b>Definition:</b> execution_item.hpp:66</div></div>
<div class="ttc" id="aclassgpu_1_1xetla_1_1xetla__exec__item_html_ac46733b57cc482439c9f7e13916c1514"><div class="ttname"><a href="classgpu_1_1xetla_1_1xetla__exec__item.html#ac46733b57cc482439c9f7e13916c1514">gpu::xetla::xetla_exec_item::get_group</a></div><div class="ttdeci">uint32_t get_group(int dimension) const</div><div class="ttdoc">Returns the group id for the requested dimensions.</div><div class="ttdef"><b>Definition:</b> execution_item.hpp:40</div></div>
<div class="ttc" id="acommon_2core_2common_8hpp_html_a9ed53999886ec13b86a4fe2e0fc16765"><div class="ttname"><a href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a></div><div class="ttdeci">#define __XETLA_API</div><div class="ttdef"><b>Definition:</b> common.hpp:43</div></div>
<div class="ttc" id="agroup__xetla__core__arch__config_html_ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130"><div class="ttname"><a href="group__xetla__core__arch__config.html#ggaa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu::xetla::gpu_arch::Xe</a></div><div class="ttdeci">@ Xe</div></div>
<div class="ttc" id="agroup__xetla__core__base__ops_html_ga452b9278a544d41d4f5113a3eb639538"><div class="ttname"><a href="group__xetla__core__base__ops.html#ga452b9278a544d41d4f5113a3eb639538">xetla_merge</a></div><div class="ttdeci">#define xetla_merge</div><div class="ttdoc">xetla merge.</div><div class="ttdef"><b>Definition:</b> base_ops.hpp:60</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga12efbb645d6aa25ef72da8f42f2316e9"><div class="ttname"><a href="group__xetla__core__base__types.html#ga12efbb645d6aa25ef72da8f42f2316e9">gpu::xetla::xetla_mask_int</a></div><div class="ttdeci">__ESIMD_NS::simd_mask&lt; N &gt; xetla_mask_int</div><div class="ttdoc">wrapper for xetla_mask_int.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:181</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_ga8cf5d016d24c8870706e20c376287e04"><div class="ttname"><a href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">gpu::xetla::xetla_vector</a></div><div class="ttdeci">__ESIMD_NS::simd&lt; native_type_t&lt; Ty &gt;, N &gt; xetla_vector</div><div class="ttdoc">wrapper for xetla_vector.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:167</div></div>
<div class="ttc" id="agroup__xetla__core__base__types_html_gaf7f6ada235a6c3ab30aa12c97f5d7459"><div class="ttname"><a href="group__xetla__core__base__types.html#gaf7f6ada235a6c3ab30aa12c97f5d7459">gpu::xetla::xetla_mask</a></div><div class="ttdeci">__ESIMD_NS::simd_mask&lt; N &gt; xetla_mask</div><div class="ttdoc">wrapper for xetla_mask.</div><div class="ttdef"><b>Definition:</b> base_types.hpp:174</div></div>
<div class="ttc" id="agroup__xetla__core__memory_html_ga103379b76c960b4967704e057b7969ba"><div class="ttname"><a href="group__xetla__core__memory.html#ga103379b76c960b4967704e057b7969ba">gpu::xetla::xetla_load_global</a></div><div class="ttdeci">__XETLA_API xetla_vector&lt; Ty, N *NElts &gt; xetla_load_global(Ty *p, xetla_vector&lt; uint32_t, N &gt; offsets, xetla_mask&lt; N &gt; pred=1)</div><div class="ttdoc">Stateless scattered load.</div><div class="ttdef"><b>Definition:</b> memory.hpp:242</div></div>
<div class="ttc" id="agroup__xetla__util__misc_html_ga22d18fb3710da7ef004c8a3e5c53d365"><div class="ttname"><a href="group__xetla__util__misc.html#ga22d18fb3710da7ef004c8a3e5c53d365">gpu::xetla::get_time_stamp</a></div><div class="ttdeci">__XETLA_API xetla_vector&lt; uint32_t, 4 &gt; get_time_stamp()</div><div class="ttdoc">Returns time stamp.</div><div class="ttdef"><b>Definition:</b> misc.hpp:32</div></div>
<div class="ttc" id="agroup__xetla__util__named__barrier_html_ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f"><div class="ttname"><a href="group__xetla__util__named__barrier.html#ggaad562941909edcd788dd091e31841fe1a4c44b0011c9c00f486a2d65f1293de8f">gpu::xetla::nbarrier_role::producer_consumer</a></div><div class="ttdeci">@ producer_consumer</div></div>
<div class="ttc" id="amha__attn__reg_8hpp_html_a2d9e08055323a5f600e6e91b4152fd08"><div class="ttname"><a href="mha__attn__reg_8hpp.html#a2d9e08055323a5f600e6e91b4152fd08">rand_threshold_const</a></div><div class="ttdeci">#define rand_threshold_const</div><div class="ttdef"><b>Definition:</b> mha_attn_reg.hpp:26</div></div>
<div class="ttc" id="amha__attn__reg_8hpp_html_a3f45da0f42ea8b62ef09b76d78fa4ef7"><div class="ttname"><a href="mha__attn__reg_8hpp.html#a3f45da0f42ea8b62ef09b76d78fa4ef7">list_width</a></div><div class="ttdeci">#define list_width</div><div class="ttdef"><b>Definition:</b> mha_attn_reg.hpp:25</div></div>
<div class="ttc" id="amha__attn__reg_8hpp_html_a94aa45418daebca02aa97e0c809b8d02"><div class="ttname"><a href="mha__attn__reg_8hpp.html#a94aa45418daebca02aa97e0c809b8d02">SIGN_BIT_W16</a></div><div class="ttdeci">#define SIGN_BIT_W16</div><div class="ttdef"><b>Definition:</b> mha_attn_reg.hpp:28</div></div>
<div class="ttc" id="amha__attn__reg_8hpp_html_ac284be450c72124b93279c75716fd2c6"><div class="ttname"><a href="mha__attn__reg_8hpp.html#ac284be450c72124b93279c75716fd2c6">SIGN_BIT_B8</a></div><div class="ttdeci">#define SIGN_BIT_B8</div><div class="ttdef"><b>Definition:</b> mha_attn_reg.hpp:29</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1kernel_html"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1kernel.html">gpu::xetla::kernel</a></div><div class="ttdef"><b>Definition:</b> api.hpp:24</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_a1e9e69210058a1e1b63e722d4c3a40b5"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#a1e9e69210058a1e1b63e722d4c3a40b5">gpu::xetla::subgroup::msg_type_v</a></div><div class="ttdeci">constexpr msg_type msg_type_v</div><div class="ttdef"><b>Definition:</b> common.hpp:227</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_a22a0afd860b0ea831449e77c19f36a4b"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#a22a0afd860b0ea831449e77c19f36a4b">gpu::xetla::subgroup::elemwise_cvt</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt;(T_src::register_layout !=reg_layout::linear) &amp;&amp;(T_dst::register_layout !=reg_layout::linear) &amp;&amp;(T_src::block_size_y==T_dst::block_size_y) &amp;&amp;(T_src::block_size_x==T_dst::block_size_x) &amp;&amp;(T_src::tile_size_y==T_dst::tile_size_y) &amp;&amp;(T_src::tile_size_x==T_dst::tile_size_x)&gt; elemwise_cvt(T_dst &amp;dst, T_src &amp;src)</div><div class="ttdoc">Is the element wise data conversion, the src and dst tile should have the same layout.</div><div class="ttdef"><b>Definition:</b> op_function.hpp:41</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_1_1subgroup_html_aca86d85d16cd70ce167a4819af5d29ef"><div class="ttname"><a href="namespacegpu_1_1xetla_1_1subgroup.html#aca86d85d16cd70ce167a4819af5d29ef">gpu::xetla::subgroup::tile_store</a></div><div class="ttdeci">__XETLA_API std::enable_if_t&lt; detail::check_store_type&lt; tile_t, payload_t &gt;::is_global_2d_xe &gt; tile_store(tile_t &amp;tile, payload_t &amp;payload)</div><div class="ttdoc">Is the func storing data from register file to global memory.</div><div class="ttdef"><b>Definition:</b> store_xe.hpp:156</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a1fb1a060534164a18a99494122825190">gpu::xetla::cache_hint::cached</a></div><div class="ttdeci">@ cached</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a23ee6c8b836eb63360633951d75d7e30a2f45cbd63698443b09ad479d71ae024c">gpu::xetla::cache_hint::read_invalidate</a></div><div class="ttdeci">@ read_invalidate</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a2cf716afc0eaf0c0a87c572193d7ca76a6bad67b5e8990b5f40b54dddd984ea08">gpu::xetla::data_size::default_size</a></div><div class="ttdeci">@ default_size</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa78506882d645395a052df8b01a927395">gpu::xetla::reg_layout::tiled</a></div><div class="ttdeci">@ tiled</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59d"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">gpu::xetla::mem_space</a></div><div class="ttdeci">mem_space</div><div class="ttdef"><b>Definition:</b> common.hpp:107</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">gpu::xetla::mem_space::global</a></div><div class="ttdeci">@ global</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a482b36a4abeb767ddd4d552020cf2174">gpu::xetla::msg_type::atomic_add</a></div><div class="ttdeci">@ atomic_add</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6"><div class="ttname"><a href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7af359df7632214793e086fdf1885d5db6">gpu::xetla::msg_type::block_2d</a></div><div class="ttdeci">@ block_2d</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">gpu::xetla::mem_layout</a></div><div class="ttdeci">mem_layout</div><div class="ttdef"><b>Definition:</b> common.hpp:106</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">gpu::xetla::mem_layout::col_major</a></div><div class="ttdeci">@ col_major</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c"><div class="ttname"><a href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a641fabb8e5e7d1d0333e2c9c384f959c">gpu::xetla::mem_layout::row_major</a></div><div class="ttdeci">@ row_major</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1arch__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1arch__attr__t.html">gpu::xetla::arch_attr_t</a></div><div class="ttdef"><b>Definition:</b> arch_config.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__attr__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__attr__t.html">gpu::xetla::group::compute_attr_t</a></div><div class="ttdoc">Compute attribute for brgemm.</div><div class="ttdef"><b>Definition:</b> common.hpp:32</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1compute__policy__default__xmx.html">gpu::xetla::group::compute_policy_default_xmx</a></div><div class="ttdoc">Compute policy for xmx engine.</div><div class="ttdef"><b>Definition:</b> compute_policy.hpp:35</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1perf__tuning__knob__t.html">gpu::xetla::group::perf_tuning_knob_t</a></div><div class="ttdoc">Fine-tune knobs for brgemm.</div><div class="ttdef"><b>Definition:</b> common.hpp:43</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1pre__processing__default__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1pre__processing__default__t.html">gpu::xetla::group::pre_processing_default_t</a></div><div class="ttdoc">Brgemm default pre_processing functor.</div><div class="ttdef"><b>Definition:</b> api.hpp:33</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1pre__processing__matA__neg__filter__t.html">gpu::xetla::group::pre_processing_matA_neg_filter_t</a></div><div class="ttdoc">Brgemm pre_processing functor with applying relu op to matA.</div><div class="ttdef"><b>Definition:</b> api.hpp:39</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1group_1_1tile__shape__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1group_1_1tile__shape__t.html">gpu::xetla::group::tile_shape_t</a></div><div class="ttdoc">Workgroup level tile shape description.</div><div class="ttdef"><b>Definition:</b> tile_shape.hpp:34</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t</a></div><div class="ttdoc">Arguments for xetla_softmax_bwd_t::run.</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1127</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a073b3c1a45d875375843e21c8554282c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a073b3c1a45d875375843e21c8554282c">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matMkin_ptr</a></div><div class="ttdeci">uint32_t * matMkin_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1133</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a0c212bd49232ca8be09bdb83b3cf9aef"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a0c212bd49232ca8be09bdb83b3cf9aef">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::Scaling</a></div><div class="ttdeci">float Scaling</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1142</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a3344281114fe005b0f5d30d85857e76e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a3344281114fe005b0f5d30d85857e76e">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matdO_ptr</a></div><div class="ttdeci">dtype_bin * matdO_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1135</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a4415d2d3b3b1df3f81558062d9fb8ead"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a4415d2d3b3b1df3f81558062d9fb8ead">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matdW_ptr</a></div><div class="ttdeci">dtype_sfx * matdW_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1137</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a5cf15af06fcf98b7163c39f6b0f1f06c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a5cf15af06fcf98b7163c39f6b0f1f06c">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matdQ_ptr</a></div><div class="ttdeci">dtype_bot * matdQ_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1139</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a6392dffed096a3480fc65bca2ba283be"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6392dffed096a3480fc65bca2ba283be">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matK_ptr</a></div><div class="ttdeci">dtype_bin * matK_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1131</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a6f5433569892043dd2d3df9625e2b37f"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a6f5433569892043dd2d3df9625e2b37f">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matV_ptr</a></div><div class="ttdeci">dtype_bin * matV_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1132</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a7069655324ed101a06ab3e87058ffc8b"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7069655324ed101a06ab3e87058ffc8b">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matW_ptr</a></div><div class="ttdeci">dtype_sfx * matW_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1136</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a7eaeffef833310170b45a25751c72fbb"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7eaeffef833310170b45a25751c72fbb">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::Pinv</a></div><div class="ttdeci">float Pinv</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1141</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_a7ffc8cd57746bd90c216197a0836f1c7"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#a7ffc8cd57746bd90c216197a0836f1c7">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matQ_ptr</a></div><div class="ttdeci">dtype_bin * matQ_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1130</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_aa6b3926713c8b8f00885462b652afef9"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aa6b3926713c8b8f00885462b652afef9">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::mList_ptr</a></div><div class="ttdeci">uint32_t * mList_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1129</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_ac1a198c08e3a4bb33193d813d5ab509f"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ac1a198c08e3a4bb33193d813d5ab509f">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matdK_ptr</a></div><div class="ttdeci">dtype_bot * matdK_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1140</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_ad676edd2fb3672f1beb744af1c03c6ee"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#ad676edd2fb3672f1beb744af1c03c6ee">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matdV_ptr</a></div><div class="ttdeci">dtype_bot * matdV_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1138</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t_html_aeea3da8d7e279762f9df4b33ab9021fd"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_1_1arguments__t.html#aeea3da8d7e279762f9df4b33ab9021fd">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::arguments_t::matMkdpot_ptr</a></div><div class="ttdeci">uint32_t * matMkdpot_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1134</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t</a></div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:871</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a02e66883cb4c5630318aa3509d573c93"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a02e66883cb4c5630318aa3509d573c93">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x128_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x128_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1010</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a0963be968dde2758b767df4944817e5d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0963be968dde2758b767df4944817e5d">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_a_QKT</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_a, brgemm_mem_space_a &gt; mem_desc_a_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:911</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a0b7581a762d45dc96c41d31dcf0a035d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a0b7581a762d45dc96c41d31dcf0a035d">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::ThreadNum</a></div><div class="ttdeci">static constexpr int ThreadNum</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:877</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a1125db41dae05858f7b4cf66ce8fda09"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a1125db41dae05858f7b4cf66ce8fda09">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_a_out_b_trnp_a</a></div><div class="ttdeci">mem_desc_t&lt; dtype_sfx, brgemm_mem_layout_trnp_a, brgemm_mem_space_trnp_a &gt; mem_desc_a_out_b_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:927</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a177977005fd2083a01d71fe58e132fac"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a177977005fd2083a01d71fe58e132fac">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_256x64_trnp_a</a></div><div class="ttdeci">typename brgemm_op_256x64_trnp_a_t::arguments_t brgemm_arguments_256x64_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:989</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a2a3ed786ec2f4903b57e24e66135edb0"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2a3ed786ec2f4903b57e24e66135edb0">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x64_trnp_af_t</a></div><div class="ttdeci">subgroup::tile_t&lt; dtype_bot, matC_128x64_trnp_af_tile_desc_t &gt; matC_128x64_trnp_af_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1055</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a2c8ac4438d38abf95006262e0b29321c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a2c8ac4438d38abf95006262e0b29321c">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::compute_policy_QKT</a></div><div class="ttdeci">group::compute_policy_default_xmx&lt; group::compute_attr_t&lt; dtype_bin, dtype_bin, dtype_acc &gt;, bgm_perf_tuning_knob, gpu_arch::Xe &gt; compute_policy_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:916</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a33b51838376cabc2e2ce7a7886d3d057"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a33b51838376cabc2e2ce7a7886d3d057">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::l3_kslicing</a></div><div class="ttdeci">static constexpr uint32_t l3_kslicing</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:935</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a352b6981f21cfcf01a612c7a962d2e50"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a352b6981f21cfcf01a612c7a962d2e50">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_256x64_trnp_af</a></div><div class="ttdeci">typename brgemm_op_256x64_trnp_af_t::arguments_t brgemm_arguments_256x64_trnp_af</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:993</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3586feccd0fe27bec556573ddda3f4c5"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3586feccd0fe27bec556573ddda3f4c5">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_layout_QKT_b</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_QKT_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:885</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3b245c2b05d954d2f3b15e4da19c4139"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3b245c2b05d954d2f3b15e4da19c4139">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_layout_a</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:883</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3c01ce68e2e51654053257bfcf4afe03"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3c01ce68e2e51654053257bfcf4afe03">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_layout_trnp_a</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:884</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3dc7a347e200704fa01a6f1de76329a3"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3dc7a347e200704fa01a6f1de76329a3">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_256x64_trnp_a_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_256x64_trnp_a_t::tile_desc::tile_size_x, matAcc_256x64_trnp_a_t::tile_desc::tile_size_y, matAcc_256x64_trnp_a_t::tile_desc::block_size_x, matAcc_256x64_trnp_a_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_256x64_trnp_a_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1032</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3de9910576dae4fa535335bdd2d42b55"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3de9910576dae4fa535335bdd2d42b55">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::bgm_perf_tuning_knob</a></div><div class="ttdeci">group::perf_tuning_knob_t&lt; k_stride, prefetch_distance, periodic_sync_interval &gt; bgm_perf_tuning_knob</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:904</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a3fafc29a298a267e811911ebbd3ffea0"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a3fafc29a298a267e811911ebbd3ffea0">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_space_trnp_a</a></div><div class="ttdeci">static constexpr mem_space brgemm_mem_space_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:890</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a453567cf5d743041312cbb8bf9ac9eb9"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a453567cf5d743041312cbb8bf9ac9eb9">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_128x128</a></div><div class="ttdeci">typename brgemm_op_128x128_t::arguments_t brgemm_arguments_128x128</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:983</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a4a02e298bfab238edad265ed3aa05896"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4a02e298bfab238edad265ed3aa05896">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::compute_policy_out</a></div><div class="ttdeci">group::compute_policy_default_xmx&lt; group::compute_attr_t&lt; dtype_sfx, dtype_bin, dtype_acc &gt;, bgm_perf_tuning_knob, gpu_arch::Xe &gt; compute_policy_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:924</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a4cf7278ce55c77934960d519355ff420"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4cf7278ce55c77934960d519355ff420">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_256x64_trnp_a_t</a></div><div class="ttdeci">typename brgemm_op_256x64_trnp_a_t::matAcc_t matAcc_256x64_trnp_a_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:999</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a4f6da51adabfd723264a62faa795d66a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a4f6da51adabfd723264a62faa795d66a">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::periodic_sync_interval</a></div><div class="ttdeci">static constexpr uint32_t periodic_sync_interval</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:898</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a53bb51eeb79886a1940643ed97404131"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a53bb51eeb79886a1940643ed97404131">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matElem_tile_desc_t</a></div><div class="ttdeci">gpu::xetla::subgroup::tile_desc_t&lt; 64/sfx_type_size, 8 *sfx_type_size, 64/sfx_type_size, 8 *sfx_type_size, reg_layout::tiled &gt; matElem_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1110</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a5b43aaede50b5b4c5cd3008ad439db99"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a5b43aaede50b5b4c5cd3008ad439db99">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_a_out</a></div><div class="ttdeci">mem_desc_t&lt; dtype_sfx, brgemm_mem_layout_a, brgemm_mem_space_a &gt; mem_desc_a_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:919</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a63c801edd516e53d4e618626c8b80bc1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a63c801edd516e53d4e618626c8b80bc1">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::dtype_acc</a></div><div class="ttdeci">dtype_bwd_acc_ dtype_acc</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:875</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a64fa91eacfa13cb3d4418410946ba72c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a64fa91eacfa13cb3d4418410946ba72c">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_256x64_trnp_af_t</a></div><div class="ttdeci">subgroup::tile_t&lt; dtype_bot, matC_256x64_trnp_af_tile_desc_t &gt; matC_256x64_trnp_af_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1057</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a65d9fd9a52ffff8d5ae96c3e590984aa"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a65d9fd9a52ffff8d5ae96c3e590984aa">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_128x128_t</a></div><div class="ttdeci">typename brgemm_op_128x128_t::matAcc_t matAcc_128x128_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:995</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a73c9dbb81d6f4c1b2b171a545ee9168a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a73c9dbb81d6f4c1b2b171a545ee9168a">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::sfx_type_size</a></div><div class="ttdeci">static constexpr uint16_t sfx_type_size</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:936</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a777a0b07a93d6083857a11c61680abd8"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a777a0b07a93d6083857a11c61680abd8">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_128x64_t</a></div><div class="ttdeci">typename brgemm_op_128x64_t::matAcc_t matAcc_128x64_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:997</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a78de676f2c7d46e9dcd658859d450eea"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a78de676f2c7d46e9dcd658859d450eea">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_layout_out_b</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_out_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:896</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a8220ab650cb14104f09fd36ea71f47d1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8220ab650cb14104f09fd36ea71f47d1">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::k_stride</a></div><div class="ttdeci">static constexpr uint32_t k_stride</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:902</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a8849f9c3872121bd81d0450f0d42fdd3"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8849f9c3872121bd81d0450f0d42fdd3">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::tile_attr_128x256</a></div><div class="ttdeci">group::tile_shape_t&lt; 256, 128, 32, 32 &gt; tile_attr_128x256</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:906</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a8d01bf07960728439df749bc436717dd"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8d01bf07960728439df749bc436717dd">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::tile_attr_256x64</a></div><div class="ttdeci">group::tile_shape_t&lt; 64, 256, 16, 32 &gt; tile_attr_256x64</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:907</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a8e55149e2a2658e68133d9c9babc7964"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8e55149e2a2658e68133d9c9babc7964">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_128x64</a></div><div class="ttdeci">typename brgemm_op_128x64_t::arguments_t brgemm_arguments_128x64</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:985</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a8eb626b430fa3ed5ab3760d5f9674dc6"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a8eb626b430fa3ed5ab3760d5f9674dc6">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_layout_trnp_a</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:892</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a90c41ee57ac6517289a86f3c411cfde2"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a90c41ee57ac6517289a86f3c411cfde2">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_space_c</a></div><div class="ttdeci">static constexpr mem_space mem_space_c</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:881</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a956beff4c4632de14325399fa62d8c1d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a956beff4c4632de14325399fa62d8c1d">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_128x64_trnp_af</a></div><div class="ttdeci">typename brgemm_op_128x64_trnp_af_t::arguments_t brgemm_arguments_128x64_trnp_af</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:991</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a963ca8a02236f93862126761fc4b1abf"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a963ca8a02236f93862126761fc4b1abf">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_128x64_trnp_a</a></div><div class="ttdeci">typename brgemm_op_128x64_trnp_a_t::arguments_t brgemm_arguments_128x64_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:987</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a97d163055ff18fd22ee708612a2ea88e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a97d163055ff18fd22ee708612a2ea88e">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_256x64_trnp_af_t</a></div><div class="ttdeci">typename brgemm_op_256x64_trnp_af_t::matAcc_t matAcc_256x64_trnp_af_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1003</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a9982d7347f465dac286be074ef415896"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9982d7347f465dac286be074ef415896">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_b_QKT</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_QKT_b, brgemm_mem_space_b &gt; mem_desc_b_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:913</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a99c8d86953d01749ea56d5ef7dbc9bcd"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a99c8d86953d01749ea56d5ef7dbc9bcd">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_layout_QKT_b</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_QKT_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:895</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_a9eb1f6055a3062343490d847c9a1f03b"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#a9eb1f6055a3062343490d847c9a1f03b">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x64_trnp_a_t</a></div><div class="ttdeci">subgroup::tile_t&lt; dtype_bot, matC_128x64_trnp_a_tile_desc_t &gt; matC_128x64_trnp_a_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1051</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aa9c43340a6ac4097c4b31974e9be138d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aa9c43340a6ac4097c4b31974e9be138d">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_256x64_trnp_af_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_256x64_trnp_af_t::tile_desc::tile_size_x, matAcc_256x64_trnp_af_t::tile_desc::tile_size_y, matAcc_256x64_trnp_af_t::tile_desc::block_size_x, matAcc_256x64_trnp_af_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_256x64_trnp_af_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1044</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aac6b15f3c6c67825bc84b5d23e7b131e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aac6b15f3c6c67825bc84b5d23e7b131e">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_space_b</a></div><div class="ttdeci">static constexpr mem_space brgemm_mem_space_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:894</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aacb40fe2e00a4c06558ce7ea5302ed71"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aacb40fe2e00a4c06558ce7ea5302ed71">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_128x64_trnp_a_t</a></div><div class="ttdeci">typename brgemm_op_128x64_trnp_a_t::matAcc_t matAcc_128x64_trnp_a_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:998</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aafe461ce3c66227fd79a46469a72f1c5"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aafe461ce3c66227fd79a46469a72f1c5">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::dtype_sfx</a></div><div class="ttdeci">dtype_bwd_sfx_ dtype_sfx</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:874</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ab0843d9245199e6a3d8b750da3ea3f42"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab0843d9245199e6a3d8b750da3ea3f42">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x64_trnp_a_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x64_trnp_a_t::tile_desc::tile_size_x, matAcc_128x64_trnp_a_t::tile_desc::tile_size_y, matAcc_128x64_trnp_a_t::tile_desc::block_size_x, matAcc_128x64_trnp_a_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x64_trnp_a_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1027</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ab34635cd882bb2da4fa8e383e4fa8050"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab34635cd882bb2da4fa8e383e4fa8050">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::compute_policy_out_b_trnp_a</a></div><div class="ttdeci">group::compute_policy_default_xmx&lt; group::compute_attr_t&lt; dtype_sfx, dtype_bin, dtype_acc &gt;, bgm_perf_tuning_knob, gpu_arch::Xe &gt; compute_policy_out_b_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:932</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ab4daa9fda48898ba5baad04aaab7b7ab"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab4daa9fda48898ba5baad04aaab7b7ab">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_space_a</a></div><div class="ttdeci">static constexpr mem_space mem_space_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:879</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ab53788244dff3240ebf4500b8fcd912b"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab53788244dff3240ebf4500b8fcd912b">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_b_out_b_trnp_a</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_out_b, brgemm_mem_space_b &gt; mem_desc_b_out_b_trnp_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:929</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ab6d6c604f04e11c7f3176abaf8ce074c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ab6d6c604f04e11c7f3176abaf8ce074c">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::prefetch_distance</a></div><div class="ttdeci">static constexpr uint32_t prefetch_distance</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:899</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_abc148649a18cb76df80300c0697714ad"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#abc148649a18cb76df80300c0697714ad">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_128x256_t</a></div><div class="ttdeci">typename brgemm_op_128x256_t::matAcc_t matAcc_128x256_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:996</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ac0d7bc4f10f99153d519179f502cdd20"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac0d7bc4f10f99153d519179f502cdd20">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::dtype_bin</a></div><div class="ttdeci">dtype_bwd_bin_ dtype_bin</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:872</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ac1a7271fc7600490c3612709f1ee1ab1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac1a7271fc7600490c3612709f1ee1ab1">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_desc_b_out</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_out_b, brgemm_mem_space_b &gt; mem_desc_b_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:921</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ac426a262fced8328b3804a7e2aab661a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac426a262fced8328b3804a7e2aab661a">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_space_a</a></div><div class="ttdeci">static constexpr mem_space brgemm_mem_space_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:889</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ac9dabcbe88803878e2bb733f4fe179be"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ac9dabcbe88803878e2bb733f4fe179be">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_space_b</a></div><div class="ttdeci">static constexpr mem_space mem_space_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:880</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_acd0f39a94d69c26cb720947e83087e03"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#acd0f39a94d69c26cb720947e83087e03">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_arguments_128x256</a></div><div class="ttdeci">typename brgemm_op_128x256_t::arguments_t brgemm_arguments_128x256</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:984</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ad589fa989afeebe5af80dd8660fb5dd0"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ad589fa989afeebe5af80dd8660fb5dd0">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::call</a></div><div class="ttdeci">static __XETLA_API void call(xetla_exec_item&lt; 3 &gt; &amp;ei, arguments_t *args)</div><div class="ttdoc">Main execution function for fused mha softmax.</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1151</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ade7b806aed302b48b656681a06bcbb6f"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ade7b806aed302b48b656681a06bcbb6f">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::work_group_t</a></div><div class="ttdeci">work_group_t&lt; ThreadNum &gt; work_group_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:940</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_adeae8bfbc6c43e498c32c7cc2c61b5c1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adeae8bfbc6c43e498c32c7cc2c61b5c1">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x64_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x64_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1022</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_adf4f19e3de3fbc34836af1edff287c80"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf4f19e3de3fbc34836af1edff287c80">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_layout_c</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_c</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:887</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_adf67cab88400c0445e5daefd53235448"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#adf67cab88400c0445e5daefd53235448">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x256_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x256_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1016</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ae8b5c0bbd10b4026ccff86e719062536"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae8b5c0bbd10b4026ccff86e719062536">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::brgemm_mem_layout_a</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:891</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_ae9a2fb2245fe950d24eef0f95a227d08"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#ae9a2fb2245fe950d24eef0f95a227d08">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::dtype_bot</a></div><div class="ttdeci">dtype_bwd_bot_ dtype_bot</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:873</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aeea99b057a9ef666302f8d958e37695e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aeea99b057a9ef666302f8d958e37695e">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_256x64_trnp_a_t</a></div><div class="ttdeci">subgroup::tile_t&lt; dtype_bot, matC_256x64_trnp_a_tile_desc_t &gt; matC_256x64_trnp_a_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1053</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_af1b33a9d72162fa68662e6dfe9370f0d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af1b33a9d72162fa68662e6dfe9370f0d">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matC_128x64_trnp_af_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x64_trnp_af_t::tile_desc::tile_size_x, matAcc_128x64_trnp_af_t::tile_desc::tile_size_y, matAcc_128x64_trnp_af_t::tile_desc::block_size_x, matAcc_128x64_trnp_af_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x64_trnp_af_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1038</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_af8ee049c32f5eba1182435832251c3a6"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#af8ee049c32f5eba1182435832251c3a6">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::tile_attr_128x64</a></div><div class="ttdeci">group::tile_shape_t&lt; 64, 128, 16, 16 &gt; tile_attr_128x64</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:908</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_afe2673f10f2cbd28ea3a1403d48a3ea7"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afe2673f10f2cbd28ea3a1403d48a3ea7">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::matAcc_128x64_trnp_af_t</a></div><div class="ttdeci">typename brgemm_op_128x64_trnp_af_t::matAcc_t matAcc_128x64_trnp_af_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:1001</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_afef5f928e8cde18855fa492e3869ca2f"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#afef5f928e8cde18855fa492e3869ca2f">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::mem_layout_out_b</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_out_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:886</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t_html_aff6f118a8d5e4e9c299f195248934ed1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__bwd__t.html#aff6f118a8d5e4e9c299f195248934ed1">gpu::xetla::kernel::xetla_mha_core_attn_bwd_t::tile_attr_128x128</a></div><div class="ttdeci">group::tile_shape_t&lt; 128, 128, 32, 16 &gt; tile_attr_128x128</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:905</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t</a></div><div class="ttdoc">Arguments for xetla_softmax_fwd_t::run.</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:190</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a00fb2927057cb1af7f67767662c03938"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a00fb2927057cb1af7f67767662c03938">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matK_ptr</a></div><div class="ttdeci">dtype_bin * matK_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:194</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a234a87c1aa5ea882200beac07bb57835"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a234a87c1aa5ea882200beac07bb57835">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matMkin_ptr</a></div><div class="ttdeci">uint32_t * matMkin_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:196</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a4c11ab3c5fe0a390f2c8975cb341faad"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4c11ab3c5fe0a390f2c8975cb341faad">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::mList_ptr</a></div><div class="ttdeci">uint32_t * mList_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:192</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a4da7f8f1642004927b689154b63b1698"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a4da7f8f1642004927b689154b63b1698">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matQKT_ptr</a></div><div class="ttdeci">dtype_sfx * matQKT_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:198</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a5030ef41eba3a12a07a4625dd98fd0d2"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a5030ef41eba3a12a07a4625dd98fd0d2">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matV_ptr</a></div><div class="ttdeci">dtype_bin * matV_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:195</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a509ed4c297f244f8b417015de848687e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a509ed4c297f244f8b417015de848687e">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matOut_ptr</a></div><div class="ttdeci">dtype_bot * matOut_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:199</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a528e718e86bd8fa4ed53094e9ce9b1ea"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a528e718e86bd8fa4ed53094e9ce9b1ea">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matQ_ptr</a></div><div class="ttdeci">dtype_bin * matQ_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:193</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a65ac14cfb5a90b0db9488b81e9922abe"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a65ac14cfb5a90b0db9488b81e9922abe">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::matMkdpot_ptr</a></div><div class="ttdeci">uint32_t * matMkdpot_ptr</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:197</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_a9dcb652fe9e7b273ec3befca2d6ee318"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#a9dcb652fe9e7b273ec3befca2d6ee318">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::Pinv</a></div><div class="ttdeci">float Pinv</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:200</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t_html_afa4d53824082d7ac33bdf90967ed0a6f"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_1_1arguments__t.html#afa4d53824082d7ac33bdf90967ed0a6f">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::arguments_t::Scaling</a></div><div class="ttdeci">float Scaling</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:201</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t</a></div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:44</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a00ba22f467e7ebcaf145c4c07b18dc3c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a00ba22f467e7ebcaf145c4c07b18dc3c">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matC_128x64_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x64_t::tile_desc::tile_size_x, matAcc_128x64_t::tile_desc::tile_size_y, matAcc_128x64_t::tile_desc::block_size_x, matAcc_128x64_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x64_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:147</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a05f6800effa33fceedc9144968a13ba3"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a05f6800effa33fceedc9144968a13ba3">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::max_seqlen</a></div><div class="ttdeci">static constexpr int max_seqlen</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:51</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a094aa943d27bc92a7bef88ad3a28b891"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a094aa943d27bc92a7bef88ad3a28b891">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_arguments_128x256</a></div><div class="ttdeci">typename brgemm_op_128x256_t::arguments_t brgemm_arguments_128x256</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:123</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a0e004f7216057da97de05fbd93f503cc"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a0e004f7216057da97de05fbd93f503cc">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matAcc_128x128_t</a></div><div class="ttdeci">typename brgemm_op_128x128_t::matAcc_t matAcc_128x128_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:126</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a1a0e31e0b091a81d136f14b53420d854"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1a0e31e0b091a81d136f14b53420d854">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matAcc_128x64_t</a></div><div class="ttdeci">typename brgemm_op_128x64_t::matAcc_t matAcc_128x64_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:128</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a1e0fd9b89e83677c5993720c0c88406a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a1e0fd9b89e83677c5993720c0c88406a">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::Rand_SIMD</a></div><div class="ttdeci">static constexpr uint16_t Rand_SIMD</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:55</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a22bf3d74a3e7f5bcc7478052b9c79303"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a22bf3d74a3e7f5bcc7478052b9c79303">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_layout_out_b</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_out_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:59</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a289c7e896a0b9354c9ed3691aa427065"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a289c7e896a0b9354c9ed3691aa427065">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_layout_QKT_b</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_QKT_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:58</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a31977e17fd6033d19875fcc7034ed76c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a31977e17fd6033d19875fcc7034ed76c">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::bgm_perf_tuning_knob</a></div><div class="ttdeci">group::perf_tuning_knob_t&lt; k_stride, prefetch_distance, periodic_sync_interval &gt; bgm_perf_tuning_knob</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:74</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a39af93236d674a91366093dd5b09fb33"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a39af93236d674a91366093dd5b09fb33">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matC_128x128_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x128_t::tile_desc::tile_size_x, matAcc_128x128_t::tile_desc::tile_size_y, matAcc_128x128_t::tile_desc::block_size_x, matAcc_128x128_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x128_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:135</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a3c5f9461b800073c660ed07e93db589a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3c5f9461b800073c660ed07e93db589a">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::compute_policy_QKT</a></div><div class="ttdeci">group::compute_policy_default_xmx&lt; group::compute_attr_t&lt; dtype_bin, dtype_bin, dtype_acc &gt;, bgm_perf_tuning_knob, gpu_arch::Xe &gt; compute_policy_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:86</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a3cb3d6ab7fea46597482e53fdfb9d254"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a3cb3d6ab7fea46597482e53fdfb9d254">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_desc_a_out</a></div><div class="ttdeci">mem_desc_t&lt; dtype_sfx, brgemm_mem_layout_a, brgemm_mem_space_a &gt; mem_desc_a_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:89</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a499f6fe898df9b9dedb92704f7bd54e0"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a499f6fe898df9b9dedb92704f7bd54e0">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_mem_layout_a</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:63</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a4c564f31dc2ec6c73afa15a58d230515"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a4c564f31dc2ec6c73afa15a58d230515">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_desc_b_QKT</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_QKT_b, brgemm_mem_space_b &gt; mem_desc_b_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:83</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a545fea10e93262a2f213d77ba659cb7a"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a545fea10e93262a2f213d77ba659cb7a">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_desc_a_QKT</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_a, brgemm_mem_space_a &gt; mem_desc_a_QKT</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:81</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a5f1df553d13b0e55d211f64a6124b347"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5f1df553d13b0e55d211f64a6124b347">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::periodic_sync_interval</a></div><div class="ttdeci">static constexpr uint32_t periodic_sync_interval</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a5fb17e6cd804aa5e0216fc479bcd15a5"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a5fb17e6cd804aa5e0216fc479bcd15a5">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_mem_space_a</a></div><div class="ttdeci">static constexpr mem_space brgemm_mem_space_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:62</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a60d90651f832776fd2741a7c0f79fc80"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a60d90651f832776fd2741a7c0f79fc80">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_space_b</a></div><div class="ttdeci">static constexpr mem_space mem_space_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:53</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a64f58635054c009d43936992194d7391"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a64f58635054c009d43936992194d7391">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_arguments_128x64</a></div><div class="ttdeci">typename brgemm_op_128x64_t::arguments_t brgemm_arguments_128x64</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:124</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a6a38991fc93aa30f00df8c8b2bed77b7"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6a38991fc93aa30f00df8c8b2bed77b7">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_mem_layout_QKT_b</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_QKT_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:66</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a6cf9fe67a15dfdf4378cf7ef594a032b"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6cf9fe67a15dfdf4378cf7ef594a032b">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::work_group_t</a></div><div class="ttdeci">work_group_t&lt; ThreadNum &gt; work_group_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:102</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a6fc3ea2d4900f7fa0488e80cdbdcd3fb"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a6fc3ea2d4900f7fa0488e80cdbdcd3fb">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::dtype_bot</a></div><div class="ttdeci">dtype_bot_ dtype_bot</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a71621078eb608495fcfa2abc35c07fb5"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a71621078eb608495fcfa2abc35c07fb5">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::dtype_acc</a></div><div class="ttdeci">dtype_acc_ dtype_acc</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:48</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a73dda5cba5f5dbded3953589a71820c1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a73dda5cba5f5dbded3953589a71820c1">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matAcc_128x256_t</a></div><div class="ttdeci">typename brgemm_op_128x256_t::matAcc_t matAcc_128x256_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:127</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a776a65d5546ebae21e9b1b836896096d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a776a65d5546ebae21e9b1b836896096d">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_desc_b_out</a></div><div class="ttdeci">mem_desc_t&lt; dtype_bin, brgemm_mem_layout_out_b, brgemm_mem_space_b &gt; mem_desc_b_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:91</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a77bc59e6f7b615194ef09413291eab85"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a77bc59e6f7b615194ef09413291eab85">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::k_stride</a></div><div class="ttdeci">static constexpr uint32_t k_stride</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:72</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a7c3e4d3ef76f00a414bf7244a127dfdf"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a7c3e4d3ef76f00a414bf7244a127dfdf">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::call</a></div><div class="ttdeci">static __XETLA_API void call(xetla_exec_item&lt; 3 &gt; &amp;ei, arguments_t *args)</div><div class="ttdoc">Main execution function for fused mha softmax.</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:210</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a896c1dd2a94bff8c0b7dc0e1a20854f3"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a896c1dd2a94bff8c0b7dc0e1a20854f3">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::compute_policy_out</a></div><div class="ttdeci">group::compute_policy_default_xmx&lt; group::compute_attr_t&lt; dtype_sfx, dtype_bin, dtype_acc &gt;, bgm_perf_tuning_knob, gpu_arch::Xe &gt; compute_policy_out</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:94</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a89bac46ac12149264d560d8e86a1372b"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a89bac46ac12149264d560d8e86a1372b">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_arguments_128x128</a></div><div class="ttdeci">typename brgemm_op_128x128_t::arguments_t brgemm_arguments_128x128</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:122</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a8ace19e82679a244741b912a540b0885"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8ace19e82679a244741b912a540b0885">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::dtype_sfx</a></div><div class="ttdeci">dtype_sfx_ dtype_sfx</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:47</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a8fe018b6129ea40bdf8fed299b709760"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a8fe018b6129ea40bdf8fed299b709760">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::l3_kslicing</a></div><div class="ttdeci">static constexpr uint32_t l3_kslicing</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:97</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a9185e00a6176526c16c6e578b2bcaad6"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a9185e00a6176526c16c6e578b2bcaad6">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::ThreadNum</a></div><div class="ttdeci">static constexpr int ThreadNum</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:50</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_a94417137a9bc63ac9277c22d895a71e3"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#a94417137a9bc63ac9277c22d895a71e3">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_layout_a</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:57</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_aa130c3080f136069af139381840c1ec9"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa130c3080f136069af139381840c1ec9">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matElem_tile_desc_t</a></div><div class="ttdeci">gpu::xetla::subgroup::tile_desc_t&lt; 64/sfx_type_size, 8 *sfx_type_size, 64/sfx_type_size, 8 *sfx_type_size, reg_layout::tiled &gt; matElem_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:170</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_aa79081ce4c6e75ee5b29a3e1965e3f73"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aa79081ce4c6e75ee5b29a3e1965e3f73">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::tile_attr_128x128</a></div><div class="ttdeci">group::tile_shape_t&lt; 128, 128, 32, 16 &gt; tile_attr_128x128</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:76</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_abcfa08a757795a6dd1524c370b691467"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abcfa08a757795a6dd1524c370b691467">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_mem_space_b</a></div><div class="ttdeci">static constexpr mem_space brgemm_mem_space_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:65</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_abd7d8ad45da97cbeb10e57e4a10aa08c"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#abd7d8ad45da97cbeb10e57e4a10aa08c">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::sfx_type_size</a></div><div class="ttdeci">static constexpr uint16_t sfx_type_size</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:98</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_ac34ca008d04177069ca9d365ca387481"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ac34ca008d04177069ca9d365ca387481">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::tile_attr_128x256</a></div><div class="ttdeci">group::tile_shape_t&lt; 256, 128, 32, 32 &gt; tile_attr_128x256</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:77</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_ace53b41acfe3e18fc6c98e297a5d693e"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#ace53b41acfe3e18fc6c98e297a5d693e">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::brgemm_mem_layout_out_b</a></div><div class="ttdeci">static constexpr mem_layout brgemm_mem_layout_out_b</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:67</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_adc84e360ae81492cb3c2f72aead6aec0"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#adc84e360ae81492cb3c2f72aead6aec0">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::prefetch_distance</a></div><div class="ttdeci">static constexpr uint32_t prefetch_distance</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:70</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_aea8ba05e18433781eddce006d2b320a1"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aea8ba05e18433781eddce006d2b320a1">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_space_c</a></div><div class="ttdeci">static constexpr mem_space mem_space_c</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_aeba1c623e9bcd68edbd8f9b46500d898"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aeba1c623e9bcd68edbd8f9b46500d898">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_layout_c</a></div><div class="ttdeci">static constexpr mem_layout mem_layout_c</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:60</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_aecb263e6ce71c1c4a09b0fcdf0bda62d"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#aecb263e6ce71c1c4a09b0fcdf0bda62d">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::matC_128x256_tile_desc_t</a></div><div class="ttdeci">subgroup::tile_desc_t&lt; matAcc_128x256_t::tile_desc::tile_size_x, matAcc_128x256_t::tile_desc::tile_size_y, matAcc_128x256_t::tile_desc::block_size_x, matAcc_128x256_t::tile_desc::block_size_y, reg_layout::tiled &gt; matC_128x256_tile_desc_t</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:141</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_af097a8e6c2ba0a8855467c217a82db21"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#af097a8e6c2ba0a8855467c217a82db21">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::dtype_bin</a></div><div class="ttdeci">dtype_bin_ dtype_bin</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:45</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_afc917b62533124729bd60c175175cecb"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afc917b62533124729bd60c175175cecb">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::tile_attr_128x64</a></div><div class="ttdeci">group::tile_shape_t&lt; 64, 128, 16, 16 &gt; tile_attr_128x64</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:78</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t_html_afda4efad1db51978f7ad13c3b020e652"><div class="ttname"><a href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__core__attn__fwd__t.html#afda4efad1db51978f7ad13c3b020e652">gpu::xetla::kernel::xetla_mha_core_attn_fwd_t::mem_space_a</a></div><div class="ttdeci">static constexpr mem_space mem_space_a</div><div class="ttdef"><b>Definition:</b> mha_core_attn.hpp:52</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1mem__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1mem__desc__t.html">gpu::xetla::mem_desc_t</a></div><div class="ttdef"><b>Definition:</b> memory_descriptor.hpp:141</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a></div><div class="ttdoc">Is to illustrate the memory information.</div><div class="ttdef"><b>Definition:</b> api.hpp:46</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__desc__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__desc__t.html">gpu::xetla::subgroup::tile_desc_t</a></div><div class="ttdoc">Is to illustrate the tile information about a sub matrix.</div><div class="ttdef"><b>Definition:</b> api.hpp:69</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html">gpu::xetla::subgroup::tile_t</a></div><div class="ttdoc">Is a struct contains some register file.</div><div class="ttdef"><b>Definition:</b> api.hpp:104</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1tile__t_html_a7985ceac15e399ebf3000e5693d8801e"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1tile__t.html#a7985ceac15e399ebf3000e5693d8801e">gpu::xetla::subgroup::tile_t::reg</a></div><div class="ttdeci">xetla_vector&lt; dtype, tile_desc::tile_elems &gt; reg</div><div class="ttdef"><b>Definition:</b> api.hpp:107</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html">gpu::xetla::xetla_nbarrier_t</a></div><div class="ttdoc">xetla nbarrier definition API.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:42</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_aadcb3c9fab48cd482e554357fdef4ae0"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#aadcb3c9fab48cd482e554357fdef4ae0">gpu::xetla::xetla_nbarrier_t::wait</a></div><div class="ttdeci">__XETLA_API void wait()</div><div class="ttdoc">named barrier wait within subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:75</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_ae77b04d911300020ab3dff5f9d4f9d54"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#ae77b04d911300020ab3dff5f9d4f9d54">gpu::xetla::xetla_nbarrier_t::init_nbarrier</a></div><div class="ttdeci">__XETLA_API void init_nbarrier(uint8_t nbarrier_id, nbarrier_role role=nbarrier_role::producer_consumer)</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:54</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__nbarrier__t_html_af5d567e056aac620a2b7f0728ba5c490"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__nbarrier__t.html#af5d567e056aac620a2b7f0728ba5c490">gpu::xetla::xetla_nbarrier_t::arrive</a></div><div class="ttdeci">__XETLA_API void arrive()</div><div class="ttdoc">named barrier signal from subgroup.</div><div class="ttdef"><b>Definition:</b> raw_send_nbarrier.hpp:64</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__rand__t_html"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__rand__t.html">gpu::xetla::xetla_rand_t</a></div><div class="ttdef"><b>Definition:</b> rand.hpp:30</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__rand__t_html_a45a498e44c9818191d8a4d4b192d4f48"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__rand__t.html#a45a498e44c9818191d8a4d4b192d4f48">gpu::xetla::xetla_rand_t::rand</a></div><div class="ttdeci">__XETLA_API xetla_vector&lt; uint32_t, 4 *SIMD &gt; rand()</div><div class="ttdef"><b>Definition:</b> rand.hpp:57</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1xetla__rand__t_html_aa88bcc8bbcbb4f60c15b4edbd60b093f"><div class="ttname"><a href="structgpu_1_1xetla_1_1xetla__rand__t.html#aa88bcc8bbcbb4f60c15b4edbd60b093f">gpu::xetla::xetla_rand_t::init</a></div><div class="ttdeci">__XETLA_API void init(uint64_t seed, uint64_t subseq, uint64_t offset)</div><div class="ttdef"><b>Definition:</b> rand.hpp:38</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_8966848d4591654ab1db845bb311f08b.html">experimental</a></li><li class="navelem"><a class="el" href="dir_da6d88b16527b966b2bed57376e43e91.html">kernel</a></li><li class="navelem"><a class="el" href="dir_b3c86d7d0a8e6dd5ad1cd280967d278a.html">mha_core_attention</a></li><li class="navelem"><a class="el" href="mha__core__attn_8hpp.html">mha_core_attn.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
