_svd: ../svd/stm32l0x3.svd

_modify:
  # Use LPUART1 cannonical name
  LPUSART1:
    name: LPUART1
  DBGMCU:
    name: DBG
  Flash:
    name: FLASH
  Firewall:
    name: FW
  SYSCFG_COMP:
    name: SYSCFG

_delete:
  - USB_SRAM

ADC:
  CFGR1:
    _modify:
      AUTDLY:
        name: WAIT
  SMPR:
    _modify:
      SMPR:
        name: SMP
  CCR:
    # VLCDEN is only available on l0x1 and l0x3
    # It's also missing in the l0x3 SVD
    _add:
      VLCDEN:
        bitOffset: 24
        bitWidth: 1
        description: "VLCD reading circuitry enable"
        Disabled: [0, "VLCD reading circuitry disabled"]
        Enabled: [1, "VLCD reading circuitry enabled"]

CRC:
  POL:
    _modify:
      Polynomialcoefficients:
        name: POL

FLASH:
  _modify:
    OBR:
      name: OPTR
  ACR:
    _modify:
      DESAB_BUF:
        name: DISAB_BUF
  PECR:
    _modify:
      FTDW:
        name: FIX
  OPTR:
    _modify:
      SPRMOD:
        name: WPRMOD
      RDPRT:
        name: RDPROT

"SPI*,I2S*":
  SR:
    _modify:
      TIFRFE:
        name: FRE

RCC:
  CR:
    _modify:
      CSSLSEON:
        name: CSSHSEON
  CCIPR:
    _merge: 
      - "LPTIM1SEL*"
      - "I2C1SEL*"
      - "LPUART1SEL*"
      - "USART2SEL*"
      - "USART1SEL*"
  CSR:
    _modify:
      LPWRSTF:
        name: LPWRRSTF
  APB2RSTR:
    _modify:
      TM12RST:
        name: TIM22RST

_include:
 - ./common_patches/cryp/l0_aes.yaml
 - ./common_patches/l0_flash.yaml
 - ./common_patches/l0_firewall.yaml
 - ./common_patches/l0_pwr_wakeup.yaml
 - ./common_patches/l0_rtc.yaml
 - ./common_patches/l0_tim.yaml
 - ./common_patches/l0_nvic_prio_bits.yaml
 - ./common_patches/merge_USART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/rename_USART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - ./common_patches/rename_USB_FS_peripheral_to_USB.yaml
 - ./common_patches/unprefix_USB_registers.yaml
 - ./common_patches/rename_USB_EPxR_EPTYPE_field.yaml
 - ../peripherals/adc/adc_l0.yaml
 - ../peripherals/dac/dac_common_1ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/pwr/pwr_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_16bit.yaml
 - common_patches/tim/tim2345_16bit_l.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/tsc/tsc.yaml
 - common_patches/tim/tim_ccr.yaml
 - ../peripherals/usb/usb_with_LPM.yaml
 - ../peripherals/tim/tim_ccm_v1.yaml
 - common_patches/dma/dma_v1.yaml
