

================================================================
== Vivado HLS Report for 'hls_real2xfft_Loop_sliding_win_delay_proc'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.15|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  512|  513|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- sliding_win_delay  |  512|  512|         2|          1|          1|   512|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     15|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       0|    256|
|Multiplexer      |        -|      -|       -|     20|
|Register         |        -|      -|      40|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      40|    291|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |        Memory        |                            Module                            | BRAM_18K| FF| LUT | Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |delay_line_Array_V_U  |hls_real2xfft_Loop_sliding_win_delay_proc_delay_line_Array_V  |        0|  0|  256|   512|   16|     1|         8192|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+
    |Total                 |                                                              |        0|  0|  256|   512|   16|     1|         8192|
    +----------------------+--------------------------------------------------------------+---------+---+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_fu_138_p2               |     +    |      0|  0|   9|           1|           9|
    |ap_sig_bdd_113            |    and   |      0|  0|   1|           1|           1|
    |exitcond51_i_i_fu_144_p2  |   icmp   |      0|  0|   3|           9|           2|
    |ap_sig_bdd_107            |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_75             |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  15|          13|          14|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          3|    1|          3|
    |ap_reg_ppiten_pp0_it1   |   1|          2|    1|          2|
    |i_0_i_i3_phi_fu_124_p6  |   9|          3|    9|         27|
    |i_0_i_i3_reg_120        |   9|          2|    9|         18|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  20|         10|   20|         50|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |din_val_V_reg_163       |  16|   0|   16|          0|
    |exitcond51_i_i_reg_179  |   1|   0|    1|          0|
    |i_0_i_i3_reg_120        |   9|   0|    9|          0|
    |i_reg_174               |   9|   0|    9|          0|
    |tmp_5_reg_170           |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  40|   0|   40|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | hls_real2xfft_Loop_sliding_win_delay_proc | return value |
|din_V_V_TVALID      |  in |    1|    axis    |                  din_V_V                  |    pointer   |
|din_V_V_TDATA       |  in |   16|    axis    |                  din_V_V                  |    pointer   |
|din_V_V_TREADY      | out |    1|    axis    |                  din_V_V                  |    pointer   |
|nodelay_i_0_din     | out |   16|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_0_full_n  |  in |    1|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_0_write   | out |    1|   ap_fifo  |                nodelay_i_0                |    pointer   |
|nodelay_i_1_din     | out |   16|   ap_fifo  |                nodelay_i_1                |    pointer   |
|nodelay_i_1_full_n  |  in |    1|   ap_fifo  |                nodelay_i_1                |    pointer   |
|nodelay_i_1_write   | out |    1|   ap_fifo  |                nodelay_i_1                |    pointer   |
|delayed_i_0_din     | out |   16|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_0_full_n  |  in |    1|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_0_write   | out |    1|   ap_fifo  |                delayed_i_0                |    pointer   |
|delayed_i_1_din     | out |   16|   ap_fifo  |                delayed_i_1                |    pointer   |
|delayed_i_1_full_n  |  in |    1|   ap_fifo  |                delayed_i_1                |    pointer   |
|delayed_i_1_write   | out |    1|   ap_fifo  |                delayed_i_1                |    pointer   |
+--------------------+-----+-----+------------+-------------------------------------------+--------------+

