Verilog code for a 32-bit pipelined MIPS processor.

PDF includes the diagram of 5 Stage Pipelining
