[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=ArmSystem
children=bridge clk_domain collision_detection_clstr cpu cpu_clk_domain cpu_voltage_domain dvfs_handler iobus iocache l2 mem_ctrls membus pci_ide realview terminal tol2bus vncserver voltage_domain workload
auto_reset_addr=true
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
gic_cpu_addr=0
have_crypto=false
have_large_asid_64=false
have_lpae=true
have_lse=true
have_pan=true
have_secel2=true
have_security=false
have_sve=true
have_tme=false
have_vhe=false
have_virtualization=false
highest_el_is_64=true
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=2147483648:6442450944
memories=system.collision_detection_clstr.collision_result system.collision_detection_clstr.environment_octree system.collision_detection_clstr.object_bounding_box_of_robot system.collision_detection_clstr.octree_of_environment system.collision_detection_clstr.result_of_collision system.collision_detection_clstr.robot_object_bounding_box system.mem_ctrls.dram system.realview.bootmem system.realview.flash0 system.realview.flash1 system.realview.non_trusted_sram system.realview.trusted_sram system.realview.vram
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
phys_addr_range_64=40
readfile=
redirect_paths=
reset_addr=0
semihosting=Null
shadow_rom_ranges=
shared_backstore=
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload
system_port=system.membus.cpu_side_ports[0]

[system.bridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.bridge.power_state
ranges=201326592:536870912 788529152:2147483648
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[0]
mem_side_port=system.iobus.cpu_side_ports[0]

[system.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.collision_detection_clstr]
type=AccCluster
children=coherency_bus collision_detection collision_result dma environment_octree local_bus object_bounding_box_of_robot octree_of_environment result_of_collision robot_object_bounding_box top
cache_size=32kB
eventq_index=0
external_range_hi_max=4294967295
external_range_hi_min=2147483648
external_range_low_max=788529151
external_range_low_min=0
local_range_max=2147483647
local_range_min=788529152
system=system

[system.collision_detection_clstr.coherency_bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.collision_detection_clstr.coherency_bus.power_state
response_latency=1
snoop_filter=system.collision_detection_clstr.coherency_bus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=2
cpu_side_ports=system.collision_detection_clstr.dma.dma
mem_side_ports=system.membus.cpu_side_ports[3]

[system.collision_detection_clstr.coherency_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.coherency_bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.collision_detection_clstr.collision_detection]
type=CommInterface
children=hw_interface llvm_interface power_state
cache_line_size=64
clk_domain=system.clk_domain
clock_period=10
config_size=0
data_bases=0
devicename=collision_detection
enable_debug_msgs=true
eventq_index=0
flags_size=1
gic=system.realview.gic
int_num=-1
pio_addr=268568320
pio_latency=100000
pio_size=64
power_model=
power_state=system.collision_detection_clstr.collision_detection.power_state
premap_data=false
reset_spm=false
system=system
pio=system.collision_detection_clstr.local_bus.mem_side_ports[5]
spm=system.collision_detection_clstr.octree_of_environment.spm_ports[0] system.collision_detection_clstr.object_bounding_box_of_robot.spm_ports[0] system.collision_detection_clstr.result_of_collision.spm_ports[0]

[system.collision_detection_clstr.collision_detection.hw_interface]
type=HWInterface
children=cycle_counts functional_units hw_statistics inst_config opcodes salam_power_model simulator_config
cycle_counts=system.collision_detection_clstr.collision_detection.hw_interface.cycle_counts
eventq_index=0
functional_units=system.collision_detection_clstr.collision_detection.hw_interface.functional_units
hw_statistics=system.collision_detection_clstr.collision_detection.hw_interface.hw_statistics
inst_config=system.collision_detection_clstr.collision_detection.hw_interface.inst_config
opcodes=system.collision_detection_clstr.collision_detection.hw_interface.opcodes
salam_power_model=system.collision_detection_clstr.collision_detection.hw_interface.salam_power_model
simulator_config=system.collision_detection_clstr.collision_detection.hw_interface.simulator_config

[system.collision_detection_clstr.collision_detection.hw_interface.cycle_counts]
type=CycleCounts
add=0
addrspacecast=1
alloca=0
and_inst=1
ashr=1
atomicrmw=1
bitcast=0
br=0
call=0
catchpad=1
cmpxchg=1
counter=0
eventq_index=0
extractelement=1
extractvalue=1
fadd=5
fcmp=1
fdiv=16
fence=0
fmul=4
fpext=0
fptosi=0
fptoui=0
fptrunc=0
frem=16
fsub=5
gep=0
icmp=0
indirectbr=0
insertelement=1
insertvalue=1
inttoptr=0
invoke=0
landingpad=0
load=0
lshr=1
mul=1
or_inst=1
phi=0
ptrtoint=0
resume=0
ret=0
sdiv=1
select=0
sext=0
shl=1
shufflevector=1
sitofp=1
srem=1
store=0
sub=1
switch_inst=0
trunc=0
udiv=1
uitofp=0
unreachable=0
urem=1
vaarg=0
xor_inst=1
zext=0

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units]
type=FunctionalUnits
children=bit_register bit_shifter bitwise_operations double_adder double_divider double_multiplier float_adder float_divider float_multiplier integer_adder integer_multiplier
bit_register=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bit_register
bit_shifter=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bit_shifter
bitwise_operations=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bitwise_operations
double_adder=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_adder
double_divider=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_divider
double_multiplier=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_multiplier
eventq_index=0
float_adder=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_adder
float_divider=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_divider
float_multiplier=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_multiplier
integer_adder=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.integer_adder
integer_multiplier=system.collision_detection_clstr.collision_detection.hw_interface.functional_units.integer_multiplier

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bit_register]
type=BitRegister
alias=bit_register
area=5
area_units=um^2
cycles=0
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=15
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=any
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=true
ptr_sign=any
ptr_size=any
stages=0
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bit_shifter]
type=BitShifter
alias=bit_shifter
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=3
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.bitwise_operations]
type=BitwiseOperations
alias=bitwise_operations
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=4
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_adder]
type=DoubleAdder
alias=double_adder
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=6
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_divider]
type=DoubleDivider
alias=double_divider
area=5
area_units=um^2
cycles=16
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=10
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.double_multiplier]
type=DoubleMultiplier
alias=double_multiplier
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=9
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_adder]
type=FloatAdder
alias=float_adder
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=5
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_divider]
type=FloatDivider
alias=float_divider
area=5
area_units=um^2
cycles=16
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=8
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.float_multiplier]
type=FloatMultiplier
alias=float_multiplier
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=7
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.integer_adder]
type=IntegerAdder
alias=integer_adder
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=1
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.functional_units.integer_multiplier]
type=IntegerMultiplier
alias=integer_multiplier
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=2
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.collision_detection.hw_interface.hw_statistics]
type=HWStatistics
eventq_index=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config]
type=InstConfig
children=add addrspacecast alloca and_inst ashr bitcast br call fadd fcmp fdiv fence fmul fpext fptosi fptoui fptrunc frem fsub gep icmp indirectbr inttoptr invoke landingpad load lshr mul or_inst phi ptrtoint resume ret sdiv select sext shl srem store sub switch_inst trunc udiv uitofp unreachable urem vaarg xor_inst zext
add=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.add
addrspacecast=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.addrspacecast
alloca=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.alloca
and_inst=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.and_inst
ashr=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ashr
bitcast=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.bitcast
br=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.br
call=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.call
eventq_index=0
fadd=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fadd
fcmp=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fcmp
fdiv=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fdiv
fence=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fence
fmul=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fmul
fpext=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fpext
fptosi=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptosi
fptoui=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptoui
fptrunc=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptrunc
frem=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.frem
fsub=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fsub
gep=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.gep
icmp=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.icmp
indirectbr=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.indirectbr
inttoptr=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.inttoptr
invoke=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.invoke
landingpad=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.landingpad
load=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.load
lshr=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.lshr
mul=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.mul
or_inst=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.or_inst
phi=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.phi
ptrtoint=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ptrtoint
resume=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.resume
ret=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ret
sdiv=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sdiv
select=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.select
sext=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sext
shl=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.shl
srem=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.srem
store=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.store
sub=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sub
switch_inst=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.switch_inst
trunc=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.trunc
udiv=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.udiv
uitofp=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.uitofp
unreachable=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.unreachable
urem=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.urem
vaarg=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.vaarg
xor_inst=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.xor_inst
zext=system.collision_detection_clstr.collision_detection.hw_interface.inst_config.zext

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.add]
type=Add
eventq_index=0
functional_unit=1
functional_unit_limit=0
opcode_num=13
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.addrspacecast]
type=Addrspacecast
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=50
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.alloca]
type=Alloca
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=31
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.and_inst]
type=AndInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=28
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ashr]
type=Ashr
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=27
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.bitcast]
type=Bitcast
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=49
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.br]
type=Br
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=2
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.call]
type=Call
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=56
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fadd]
type=Fadd
eventq_index=0
functional_unit=5
functional_unit_limit=0
opcode_num=14
runtime_cycles=5

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fcmp]
type=Fcmp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=54
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fdiv]
type=Fdiv
eventq_index=0
functional_unit=10
functional_unit_limit=0
opcode_num=21
runtime_cycles=16

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fence]
type=Fence
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=35
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fmul]
type=Fmul
eventq_index=0
functional_unit=7
functional_unit_limit=0
opcode_num=18
runtime_cycles=4

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fpext]
type=Fpext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=46
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptosi]
type=Fptosi
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=42
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptoui]
type=Fptoui
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=41
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fptrunc]
type=Fptrunc
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=45
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.frem]
type=Frem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=24
runtime_cycles=16

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.fsub]
type=Fsub
eventq_index=0
functional_unit=6
functional_unit_limit=0
opcode_num=16
runtime_cycles=5

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.gep]
type=Gep
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=34
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.icmp]
type=Icmp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=53
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.indirectbr]
type=Indirectbr
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=4
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.inttoptr]
type=Inttoptr
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=48
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.invoke]
type=Invoke
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=5
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.landingpad]
type=Landingpad
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=66
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.load]
type=Load
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=32
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.lshr]
type=Lshr
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=26
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.mul]
type=Mul
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=17
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.or_inst]
type=OrInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=29
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.phi]
type=Phi
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=55
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ptrtoint]
type=Ptrtoint
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=47
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.resume]
type=Resume
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=6
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.ret]
type=Ret
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=1
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sdiv]
type=Sdiv
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=20
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.select]
type=Select
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=57
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sext]
type=Sext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=40
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.shl]
type=Shl
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=25
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.srem]
type=Srem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=23
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.store]
type=Store
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=33
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.sub]
type=Sub
eventq_index=0
functional_unit=1
functional_unit_limit=0
opcode_num=15
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.switch_inst]
type=SwitchInst
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=3
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.trunc]
type=Trunc
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=38
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.udiv]
type=Udiv
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=19
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.uitofp]
type=Uitofp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=43
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.unreachable]
type=Unreachable
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=7
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.urem]
type=Urem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=22
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.vaarg]
type=Vaarg
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=60
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.xor_inst]
type=XorInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=30
runtime_cycles=1

[system.collision_detection_clstr.collision_detection.hw_interface.inst_config.zext]
type=Zext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=39
runtime_cycles=0

[system.collision_detection_clstr.collision_detection.hw_interface.opcodes]
type=InstOpCodes
add=13
addrspacecast=50
alloca=31
and_inst=28
ashr=27
bitcast=49
br=2
call=56
eventq_index=0
fadd=14
fcmp=54
fdiv=21
fence=35
fmul=18
fpext=46
fptosi=42
fptoui=41
fptrunc=45
frem=24
fsub=16
gep=34
icmp=53
indirectbr=4
inttoptr=48
invoke=5
landingpad=66
load=32
lshr=26
mul=17
or_inst=29
phi=55
ptrtoint=47
resume=6
ret=1
sdiv=20
select=57
sext=40
shl=25
srem=23
store=33
sub=15
switch_inst=3
trunc=38
udiv=19
uitofp=43
unreachable=7
urem=22
vaarg=60
xor_inst=30
zext=39

[system.collision_detection_clstr.collision_detection.hw_interface.salam_power_model]
type=SALAMPowerModel
eventq_index=0

[system.collision_detection_clstr.collision_detection.hw_interface.simulator_config]
type=SimulatorConfig
eventq_index=0

[system.collision_detection_clstr.collision_detection.llvm_interface]
type=LLVMInterface
clock_period=10
comm_int=system.collision_detection_clstr.collision_detection
eventq_index=0
hw_int=system.collision_detection_clstr.collision_detection.hw_interface
in_file=/home/ariya/gem5-SALAM/benchmarks/sys_validation/collision_detection//hw/collision_detection.ll
lockstep_mode=true
sched_threshold=10000
top_name=top

[system.collision_detection_clstr.collision_detection.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.collision_result]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.collision_result.power_state
range=268568256:268568260
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[4]
spm_ports=system.collision_detection_clstr.top.spm[2]

[system.collision_detection_clstr.collision_result.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.dma]
type=NoncoherentDma
children=power_state
buffer_size=128
clk_domain=system.clk_domain
clock_period=10
devicename=noncoherent_dma
eventq_index=0
gic=system.realview.gic
int_num=95
max_pending=8
max_req_size=64
pio_addr=268566528
pio_delay=100000
pio_size=21
power_model=
power_state=system.collision_detection_clstr.dma.power_state
sid=0
ssid=0
system=system
cluster_dma=system.collision_detection_clstr.local_bus.cpu_side_ports[1]
dma=system.collision_detection_clstr.coherency_bus.cpu_side_ports[0]
pio=system.collision_detection_clstr.local_bus.mem_side_ports[0]

[system.collision_detection_clstr.dma.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.environment_octree]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.environment_octree.power_state
range=268566656:268568116
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[2]
spm_ports=system.collision_detection_clstr.top.spm[0]

[system.collision_detection_clstr.environment_octree.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.local_bus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
power_model=
power_state=system.collision_detection_clstr.local_bus.power_state
response_latency=1
use_default_range=false
width=2
cpu_side_ports=system.iobus.mem_side_ports[18] system.collision_detection_clstr.dma.cluster_dma system.collision_detection_clstr.top.local[0]
mem_side_ports=system.collision_detection_clstr.dma.pio system.collision_detection_clstr.top.pio system.collision_detection_clstr.environment_octree.port system.collision_detection_clstr.robot_object_bounding_box.port system.collision_detection_clstr.collision_result.port system.collision_detection_clstr.collision_detection.pio system.collision_detection_clstr.octree_of_environment.port system.collision_detection_clstr.object_bounding_box_of_robot.port system.collision_detection_clstr.result_of_collision.port

[system.collision_detection_clstr.local_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.object_bounding_box_of_robot]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.object_bounding_box_of_robot.power_state
range=268569856:268569924
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[7]
spm_ports=system.collision_detection_clstr.collision_detection.spm[1]

[system.collision_detection_clstr.object_bounding_box_of_robot.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.octree_of_environment]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.octree_of_environment.power_state
range=268568384:268569844
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[6]
spm_ports=system.collision_detection_clstr.collision_detection.spm[0]

[system.collision_detection_clstr.octree_of_environment.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.result_of_collision]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.result_of_collision.power_state
range=268569984:268569988
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[8]
spm_ports=system.collision_detection_clstr.collision_detection.spm[2]

[system.collision_detection_clstr.result_of_collision.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.robot_object_bounding_box]
type=ScratchpadMemory
children=power_state
bandwidth=78.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=2000
latency_var=0
null=false
power_model=
power_state=system.collision_detection_clstr.robot_object_bounding_box.power_state
range=268568128:268568196
read_on_invalid=false
ready_mode=false
reset_on_scratchpad_read=true
write_on_valid=true
port=system.collision_detection_clstr.local_bus.mem_side_ports[3]
spm_ports=system.collision_detection_clstr.top.spm[1]

[system.collision_detection_clstr.robot_object_bounding_box.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.collision_detection_clstr.top]
type=CommInterface
children=hw_interface llvm_interface power_state
cache_line_size=64
clk_domain=system.clk_domain
clock_period=10
config_size=0
data_bases=0
devicename=top
enable_debug_msgs=false
eventq_index=0
flags_size=1
gic=system.realview.gic
int_num=68
pio_addr=268566592
pio_latency=100000
pio_size=64
power_model=
power_state=system.collision_detection_clstr.top.power_state
premap_data=false
reset_spm=false
system=system
local=system.collision_detection_clstr.local_bus.cpu_side_ports[2]
pio=system.collision_detection_clstr.local_bus.mem_side_ports[1]
spm=system.collision_detection_clstr.environment_octree.spm_ports[0] system.collision_detection_clstr.robot_object_bounding_box.spm_ports[0] system.collision_detection_clstr.collision_result.spm_ports[0]

[system.collision_detection_clstr.top.hw_interface]
type=HWInterface
children=cycle_counts functional_units hw_statistics inst_config opcodes salam_power_model simulator_config
cycle_counts=system.collision_detection_clstr.top.hw_interface.cycle_counts
eventq_index=0
functional_units=system.collision_detection_clstr.top.hw_interface.functional_units
hw_statistics=system.collision_detection_clstr.top.hw_interface.hw_statistics
inst_config=system.collision_detection_clstr.top.hw_interface.inst_config
opcodes=system.collision_detection_clstr.top.hw_interface.opcodes
salam_power_model=system.collision_detection_clstr.top.hw_interface.salam_power_model
simulator_config=system.collision_detection_clstr.top.hw_interface.simulator_config

[system.collision_detection_clstr.top.hw_interface.cycle_counts]
type=CycleCounts
add=1
addrspacecast=1
alloca=1
and_inst=1
ashr=1
atomicrmw=1
bitcast=1
br=0
call=0
catchpad=1
cmpxchg=1
counter=0
eventq_index=0
extractelement=1
extractvalue=1
fadd=5
fcmp=1
fdiv=16
fence=1
fmul=4
fpext=1
fptosi=1
fptoui=1
fptrunc=1
frem=5
fsub=5
gep=0
icmp=1
indirectbr=0
insertelement=1
insertvalue=1
inttoptr=1
invoke=1
landingpad=1
load=0
lshr=1
mul=1
or_inst=1
phi=0
ptrtoint=1
resume=1
ret=0
sdiv=1
select=0
sext=1
shl=1
shufflevector=1
sitofp=1
srem=1
store=0
sub=1
switch_inst=0
trunc=1
udiv=1
uitofp=1
unreachable=1
urem=1
vaarg=1
xor_inst=1
zext=1

[system.collision_detection_clstr.top.hw_interface.functional_units]
type=FunctionalUnits
children=bit_register bit_shifter bitwise_operations double_adder double_divider double_multiplier float_adder float_divider float_multiplier integer_adder integer_multiplier
bit_register=system.collision_detection_clstr.top.hw_interface.functional_units.bit_register
bit_shifter=system.collision_detection_clstr.top.hw_interface.functional_units.bit_shifter
bitwise_operations=system.collision_detection_clstr.top.hw_interface.functional_units.bitwise_operations
double_adder=system.collision_detection_clstr.top.hw_interface.functional_units.double_adder
double_divider=system.collision_detection_clstr.top.hw_interface.functional_units.double_divider
double_multiplier=system.collision_detection_clstr.top.hw_interface.functional_units.double_multiplier
eventq_index=0
float_adder=system.collision_detection_clstr.top.hw_interface.functional_units.float_adder
float_divider=system.collision_detection_clstr.top.hw_interface.functional_units.float_divider
float_multiplier=system.collision_detection_clstr.top.hw_interface.functional_units.float_multiplier
integer_adder=system.collision_detection_clstr.top.hw_interface.functional_units.integer_adder
integer_multiplier=system.collision_detection_clstr.top.hw_interface.functional_units.integer_multiplier

[system.collision_detection_clstr.top.hw_interface.functional_units.bit_register]
type=BitRegister
alias=bit_register
area=5
area_units=um^2
cycles=0
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=15
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=any
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=true
ptr_sign=any
ptr_size=any
stages=0
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.bit_shifter]
type=BitShifter
alias=bit_shifter
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=3
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.bitwise_operations]
type=BitwiseOperations
alias=bitwise_operations
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=4
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.double_adder]
type=DoubleAdder
alias=double_adder
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=6
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.double_divider]
type=DoubleDivider
alias=double_divider
area=5
area_units=um^2
cycles=16
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=10
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.double_multiplier]
type=DoubleMultiplier
alias=double_multiplier
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=9
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=double
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.float_adder]
type=FloatAdder
alias=float_adder
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=5
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.float_divider]
type=FloatDivider
alias=float_divider
area=5
area_units=um^2
cycles=16
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=8
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.float_multiplier]
type=FloatMultiplier
alias=float_multiplier
area=5
area_units=um^2
cycles=5
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=7
eventq_index=0
fp_apmode=true
fp_sign=any
fp_size=single
fu_latency=5
int_apmode=false
int_sign=none
int_size=none
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=3
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.integer_adder]
type=IntegerAdder
alias=integer_adder
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=1
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.functional_units.integer_multiplier]
type=IntegerMultiplier
alias=integer_multiplier
area=5
area_units=um^2
cycles=1
dynamic_energy=0
dynamic_power=0
energy_units=pJ
enum_value=2
eventq_index=0
fp_apmode=false
fp_sign=none
fp_size=none
fu_latency=5
int_apmode=true
int_sign=any
int_size=any
internal_power=0
leakage_power=0
limit=0
path_delay=1
power_units=mW
ptr_apmode=false
ptr_sign=none
ptr_size=none
stages=1
switch_power=0
time_units=ns

[system.collision_detection_clstr.top.hw_interface.hw_statistics]
type=HWStatistics
eventq_index=0

[system.collision_detection_clstr.top.hw_interface.inst_config]
type=InstConfig
children=add addrspacecast alloca and_inst ashr bitcast br call fadd fcmp fdiv fence fmul fpext fptosi fptoui fptrunc frem fsub gep icmp indirectbr inttoptr invoke landingpad load lshr mul or_inst phi ptrtoint resume ret sdiv select sext shl srem store sub switch_inst trunc udiv uitofp unreachable urem vaarg xor_inst zext
add=system.collision_detection_clstr.top.hw_interface.inst_config.add
addrspacecast=system.collision_detection_clstr.top.hw_interface.inst_config.addrspacecast
alloca=system.collision_detection_clstr.top.hw_interface.inst_config.alloca
and_inst=system.collision_detection_clstr.top.hw_interface.inst_config.and_inst
ashr=system.collision_detection_clstr.top.hw_interface.inst_config.ashr
bitcast=system.collision_detection_clstr.top.hw_interface.inst_config.bitcast
br=system.collision_detection_clstr.top.hw_interface.inst_config.br
call=system.collision_detection_clstr.top.hw_interface.inst_config.call
eventq_index=0
fadd=system.collision_detection_clstr.top.hw_interface.inst_config.fadd
fcmp=system.collision_detection_clstr.top.hw_interface.inst_config.fcmp
fdiv=system.collision_detection_clstr.top.hw_interface.inst_config.fdiv
fence=system.collision_detection_clstr.top.hw_interface.inst_config.fence
fmul=system.collision_detection_clstr.top.hw_interface.inst_config.fmul
fpext=system.collision_detection_clstr.top.hw_interface.inst_config.fpext
fptosi=system.collision_detection_clstr.top.hw_interface.inst_config.fptosi
fptoui=system.collision_detection_clstr.top.hw_interface.inst_config.fptoui
fptrunc=system.collision_detection_clstr.top.hw_interface.inst_config.fptrunc
frem=system.collision_detection_clstr.top.hw_interface.inst_config.frem
fsub=system.collision_detection_clstr.top.hw_interface.inst_config.fsub
gep=system.collision_detection_clstr.top.hw_interface.inst_config.gep
icmp=system.collision_detection_clstr.top.hw_interface.inst_config.icmp
indirectbr=system.collision_detection_clstr.top.hw_interface.inst_config.indirectbr
inttoptr=system.collision_detection_clstr.top.hw_interface.inst_config.inttoptr
invoke=system.collision_detection_clstr.top.hw_interface.inst_config.invoke
landingpad=system.collision_detection_clstr.top.hw_interface.inst_config.landingpad
load=system.collision_detection_clstr.top.hw_interface.inst_config.load
lshr=system.collision_detection_clstr.top.hw_interface.inst_config.lshr
mul=system.collision_detection_clstr.top.hw_interface.inst_config.mul
or_inst=system.collision_detection_clstr.top.hw_interface.inst_config.or_inst
phi=system.collision_detection_clstr.top.hw_interface.inst_config.phi
ptrtoint=system.collision_detection_clstr.top.hw_interface.inst_config.ptrtoint
resume=system.collision_detection_clstr.top.hw_interface.inst_config.resume
ret=system.collision_detection_clstr.top.hw_interface.inst_config.ret
sdiv=system.collision_detection_clstr.top.hw_interface.inst_config.sdiv
select=system.collision_detection_clstr.top.hw_interface.inst_config.select
sext=system.collision_detection_clstr.top.hw_interface.inst_config.sext
shl=system.collision_detection_clstr.top.hw_interface.inst_config.shl
srem=system.collision_detection_clstr.top.hw_interface.inst_config.srem
store=system.collision_detection_clstr.top.hw_interface.inst_config.store
sub=system.collision_detection_clstr.top.hw_interface.inst_config.sub
switch_inst=system.collision_detection_clstr.top.hw_interface.inst_config.switch_inst
trunc=system.collision_detection_clstr.top.hw_interface.inst_config.trunc
udiv=system.collision_detection_clstr.top.hw_interface.inst_config.udiv
uitofp=system.collision_detection_clstr.top.hw_interface.inst_config.uitofp
unreachable=system.collision_detection_clstr.top.hw_interface.inst_config.unreachable
urem=system.collision_detection_clstr.top.hw_interface.inst_config.urem
vaarg=system.collision_detection_clstr.top.hw_interface.inst_config.vaarg
xor_inst=system.collision_detection_clstr.top.hw_interface.inst_config.xor_inst
zext=system.collision_detection_clstr.top.hw_interface.inst_config.zext

[system.collision_detection_clstr.top.hw_interface.inst_config.add]
type=Add
eventq_index=0
functional_unit=1
functional_unit_limit=0
opcode_num=13
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.addrspacecast]
type=Addrspacecast
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=50
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.alloca]
type=Alloca
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=31
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.and_inst]
type=AndInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=28
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.ashr]
type=Ashr
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=27
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.bitcast]
type=Bitcast
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=49
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.br]
type=Br
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=2
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.call]
type=Call
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=56
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.fadd]
type=Fadd
eventq_index=0
functional_unit=5
functional_unit_limit=0
opcode_num=14
runtime_cycles=5

[system.collision_detection_clstr.top.hw_interface.inst_config.fcmp]
type=Fcmp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=54
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.fdiv]
type=Fdiv
eventq_index=0
functional_unit=10
functional_unit_limit=0
opcode_num=21
runtime_cycles=16

[system.collision_detection_clstr.top.hw_interface.inst_config.fence]
type=Fence
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=35
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.fmul]
type=Fmul
eventq_index=0
functional_unit=7
functional_unit_limit=0
opcode_num=18
runtime_cycles=4

[system.collision_detection_clstr.top.hw_interface.inst_config.fpext]
type=Fpext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=46
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.fptosi]
type=Fptosi
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=42
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.fptoui]
type=Fptoui
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=41
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.fptrunc]
type=Fptrunc
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=45
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.frem]
type=Frem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=24
runtime_cycles=16

[system.collision_detection_clstr.top.hw_interface.inst_config.fsub]
type=Fsub
eventq_index=0
functional_unit=6
functional_unit_limit=0
opcode_num=16
runtime_cycles=5

[system.collision_detection_clstr.top.hw_interface.inst_config.gep]
type=Gep
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=34
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.icmp]
type=Icmp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=53
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.indirectbr]
type=Indirectbr
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=4
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.inttoptr]
type=Inttoptr
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=48
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.invoke]
type=Invoke
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=5
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.landingpad]
type=Landingpad
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=66
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.load]
type=Load
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=32
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.lshr]
type=Lshr
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=26
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.mul]
type=Mul
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=17
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.or_inst]
type=OrInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=29
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.phi]
type=Phi
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=55
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.ptrtoint]
type=Ptrtoint
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=47
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.resume]
type=Resume
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=6
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.ret]
type=Ret
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=1
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.sdiv]
type=Sdiv
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=20
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.select]
type=Select
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=57
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.sext]
type=Sext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=40
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.shl]
type=Shl
eventq_index=0
functional_unit=3
functional_unit_limit=0
opcode_num=25
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.srem]
type=Srem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=23
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.store]
type=Store
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=33
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.sub]
type=Sub
eventq_index=0
functional_unit=1
functional_unit_limit=0
opcode_num=15
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.switch_inst]
type=SwitchInst
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=3
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.trunc]
type=Trunc
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=38
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.udiv]
type=Udiv
eventq_index=0
functional_unit=2
functional_unit_limit=0
opcode_num=19
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.uitofp]
type=Uitofp
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=43
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.unreachable]
type=Unreachable
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=7
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.urem]
type=Urem
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=22
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.vaarg]
type=Vaarg
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=60
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.inst_config.xor_inst]
type=XorInst
eventq_index=0
functional_unit=4
functional_unit_limit=0
opcode_num=30
runtime_cycles=1

[system.collision_detection_clstr.top.hw_interface.inst_config.zext]
type=Zext
eventq_index=0
functional_unit=0
functional_unit_limit=0
opcode_num=39
runtime_cycles=0

[system.collision_detection_clstr.top.hw_interface.opcodes]
type=InstOpCodes
add=13
addrspacecast=50
alloca=31
and_inst=28
ashr=27
bitcast=49
br=2
call=56
eventq_index=0
fadd=14
fcmp=54
fdiv=21
fence=35
fmul=18
fpext=46
fptosi=42
fptoui=41
fptrunc=45
frem=24
fsub=16
gep=34
icmp=53
indirectbr=4
inttoptr=48
invoke=5
landingpad=66
load=32
lshr=26
mul=17
or_inst=29
phi=55
ptrtoint=47
resume=6
ret=1
sdiv=20
select=57
sext=40
shl=25
srem=23
store=33
sub=15
switch_inst=3
trunc=38
udiv=19
uitofp=43
unreachable=7
urem=22
vaarg=60
xor_inst=30
zext=39

[system.collision_detection_clstr.top.hw_interface.salam_power_model]
type=SALAMPowerModel
eventq_index=0

[system.collision_detection_clstr.top.hw_interface.simulator_config]
type=SimulatorConfig
eventq_index=0

[system.collision_detection_clstr.top.llvm_interface]
type=LLVMInterface
clock_period=10
comm_int=system.collision_detection_clstr.top
eventq_index=0
hw_int=system.collision_detection_clstr.top.hw_interface
in_file=/home/ariya/gem5-SALAM/benchmarks/sys_validation/collision_detection//hw/top.ll
lockstep_mode=true
sched_threshold=10000
top_name=top

[system.collision_detection_clstr.top.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu]
type=O3CPU
children=branchPred dcache fuPool icache interrupts isa mmu power_state tracer
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
branchPred=system.cpu.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.cpu_clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
dispatchWidth=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=0
fetchBufferSize=64
fetchQueueSize=32
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=system.cpu.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu.interrupts
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu.mmu
needsTSO=false
numIQEntries=64
numPhysCCRegs=1280
numPhysFloatRegs=256
numPhysIntRegs=256
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=192
numRobs=1
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=RoundRobin
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=8
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
trapLatency=13
wbWidth=8
workload=
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=system.cpu.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[system.cpu.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[system.cpu.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.cpu.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=2
sequential_access=false
size=65536
system=system
tag_latency=2
tags=system.cpu.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.tol2bus.cpu_side_ports[1]

[system.cpu.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
power_model=
power_state=system.cpu.dcache.tags.power_state
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=65536
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=65536

[system.cpu.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 system.cpu.fuPool.FUList9
eventq_index=0

[system.cpu.fuPool.FUList0]
type=FUDesc
children=opList
count=6
eventq_index=0
opList=system.cpu.fuPool.FUList0.opList

[system.cpu.fuPool.FUList0.opList]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1

[system.cpu.fuPool.FUList1.opList0]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=3
pipelined=true

[system.cpu.fuPool.FUList1.opList1]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=20
pipelined=false

[system.cpu.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2

[system.cpu.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=2
pipelined=true

[system.cpu.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=2
pipelined=true

[system.cpu.fuPool.FUList2.opList2]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=2
pipelined=true

[system.cpu.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4
count=2
eventq_index=0
opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4

[system.cpu.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu.fuPool.FUList3.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMisc
opLat=3
pipelined=true

[system.cpu.fuPool.FUList3.opList3]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=false

[system.cpu.fuPool.FUList3.opList4]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=false

[system.cpu.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1

[system.cpu.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 system.cpu.fuPool.FUList5.opList20 system.cpu.fuPool.FUList5.opList21 system.cpu.fuPool.FUList5.opList22 system.cpu.fuPool.FUList5.opList23 system.cpu.fuPool.FUList5.opList24 system.cpu.fuPool.FUList5.opList25

[system.cpu.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdDiv
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList16]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList17]
type=OpDesc
eventq_index=0
opClass=SimdFloatMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList18]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList19]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList21]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList22]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList23]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu.fuPool.FUList6.opList

[system.cpu.fuPool.FUList6.opList]
type=OpDesc
eventq_index=0
opClass=SimdPredAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=0
eventq_index=0
opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1

[system.cpu.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList8]
type=FUDesc
children=opList0 opList1 opList2 opList3
count=4
eventq_index=0
opList=system.cpu.fuPool.FUList8.opList0 system.cpu.fuPool.FUList8.opList1 system.cpu.fuPool.FUList8.opList2 system.cpu.fuPool.FUList8.opList3

[system.cpu.fuPool.FUList8.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList8.opList1]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList8.opList2]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList8.opList3]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList9]
type=FUDesc
children=opList
count=1
eventq_index=0
opList=system.cpu.fuPool.FUList9.opList

[system.cpu.fuPool.FUList9.opList]
type=OpDesc
eventq_index=0
opClass=IprAccess
opLat=3
pipelined=false

[system.cpu.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=system.cpu.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.cpu.icache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.cpu.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=system.cpu.icache_port
mem_side=system.tol2bus.cpu_side_ports[0]

[system.cpu.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
power_model=
power_state=system.cpu.icache.tags.power_state
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[system.cpu.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.interrupts]
type=ArmInterrupts
eventq_index=0

[system.cpu.isa]
type=ArmISA
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65536
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=system

[system.cpu.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=system.cpu.mmu.dtb
dtb_walker=system.cpu.mmu.dtb_walker
eventq_index=0
itb=system.cpu.mmu.itb
itb_walker=system.cpu.mmu.itb_walker
stage2_dtb=system.cpu.mmu.stage2_dtb
stage2_dtb_walker=system.cpu.mmu.stage2_dtb_walker
stage2_itb=system.cpu.mmu.stage2_itb
stage2_itb_walker=system.cpu.mmu.stage2_itb_walker
sys=system

[system.cpu.mmu.dtb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=system

[system.cpu.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.dtb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[3]

[system.cpu.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.itb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=system

[system.cpu.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.itb_walker.power_state
sys=system
port=system.tol2bus.cpu_side_ports[2]

[system.cpu.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.stage2_dtb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=system

[system.cpu.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.stage2_dtb_walker.power_state
sys=system

[system.cpu.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.mmu.stage2_itb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=system

[system.cpu.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=system.cpu.mmu.stage2_itb_walker.power_state
sys=system

[system.cpu.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.bridge.mem_side_port system.pci_ide.dma
mem_side_ports=system.realview.flash1.port system.realview.vram.port system.realview.realview_io.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.watchdog.pio system.realview.rtc.pio system.realview.pci_host.pio system.realview.energy_ctrl.pio system.realview.pwr_ctrl.pio system.realview.vio0.pio system.realview.vio1.pio system.realview.uart0.pio system.realview.uart1.pio system.realview.uart2.pio system.realview.uart3.pio system.pci_ide.pio system.iocache.cpu_side system.collision_detection_clstr.local_bus.cpu_side_ports[0]

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=2147483648:6442450944
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=50
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.iocache.replacement_policy
response_latency=50
sequential_access=false
size=1024
system=system
tag_latency=50
tags=system.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.iobus.mem_side_ports[17]
mem_side=system.membus.cpu_side_ports[1]

[system.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iocache.replacement_policy]
type=LRURP
eventq_index=0

[system.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.iocache.tags.indexing_policy
power_model=
power_state=system.iocache.tags.power_state
replacement_policy=system.iocache.replacement_policy
sequential_access=false
size=1024
system=system
tag_latency=50
warmup_percentage=0

[system.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[system.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.cpu_clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=system.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=system.l2.replacement_policy
response_latency=20
sequential_access=false
size=2097152
system=system
tag_latency=20
tags=system.l2.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.tol2bus.mem_side_ports[0]
mem_side=system.membus.cpu_side_ports[2]

[system.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2.replacement_policy]
type=LRURP
eventq_index=0

[system.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=system.cpu_clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2.tags.indexing_policy
power_model=
power_state=system.l2.tags.power_state
replacement_policy=system.l2.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=20
warmup_percentage=0

[system.l2.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=2097152

[system.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=system.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[14]

[system.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.048
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.043000000000000003
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.037
IDD3P12=0.0
IDD4R=0.135
IDD4R2=0.0
IDD4W=0.123
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=1073741824
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls.dram.power_state
range=2147483648:6442450944
ranks_per_channel=2
read_buffer_size=64
tAAD=833
tBURST=3332
tBURST_MAX=3332
tBURST_MIN=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tPPD=0
tRAS=32000
tRCD=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tWTR_L=5000
tXAW=21000
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.system_port system.iocache.mem_side system.l2.mem_side system.collision_detection_clstr.coherency_bus.mem_side_ports[0]
default=system.membus.badaddr_responder.pio
mem_side_ports=system.bridge.cpu_side_port system.realview.bootmem.port system.realview.trusted_sram.port system.realview.non_trusted_sram.port system.realview.flash0.port system.realview.generic_timer_mem.pio system.realview.el2_watchdog.pio system.realview.trusted_watchdog.pio system.realview.system_watchdog.pio system.realview.generic_timer_mem.frames0.pio system.realview.generic_timer_mem.frames1.pio system.realview.gic.pio system.realview.vgic.pio system.realview.gicv2m.pio system.mem_ctrls.port

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=warn
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pci_ide]
type=IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks power_state
BAR0=system.pci_ide.BAR0
BAR1=system.pci_ide.BAR1
BAR2=system.pci_ide.BAR2
BAR3=system.pci_ide.BAR3
BAR4=system.pci_ide.BAR4
BAR5=system.pci_ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=31
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=133
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=system.clk_domain
config_latency=20000
ctrl_offset=0
disks=system.pci_ide.disks
eventq_index=0
host=system.realview.pci_host
io_shift=0
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
power_state=system.pci_ide.power_state
sid=0
ssid=0
system=system
dma=system.iobus.cpu_side_ports[1]
pio=system.iobus.mem_side_ports[16]

[system.pci_ide.BAR0]
type=PciIoBar
eventq_index=0
size=8

[system.pci_ide.BAR1]
type=PciIoBar
eventq_index=0
size=4

[system.pci_ide.BAR2]
type=PciIoBar
eventq_index=0
size=8

[system.pci_ide.BAR3]
type=PciIoBar
eventq_index=0
size=4

[system.pci_ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[system.pci_ide.BAR5]
type=PciBarNone
eventq_index=0

[system.pci_ide.disks]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=system.pci_ide.disks.image

[system.pci_ide.disks.image]
type=CowDiskImage
children=child
child=system.pci_ide.disks.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.pci_ide.disks.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/ariya/gem5-SALAM/benchmarks/common/fake.iso
read_only=true

[system.pci_ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview]
type=RealView
children=bootmem clock24MHz clock32KHz dcc el2_watchdog energy_ctrl flash0 flash1 generic_timer generic_timer_mem gic gicv2m io_voltage kmi0 kmi1 mcc non_trusted_sram pci_host pwr_ctrl realview_io rtc sys_counter system_watchdog trusted_sram trusted_watchdog uart0 uart1 uart2 uart3 vgic vio0 vio1 vram watchdog
eventq_index=0
system=system

[system.realview.bootmem]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.bootmem.power_state
range=0:67108864
port=system.membus.mem_side_ports[1]

[system.realview.bootmem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.clock24MHz]
type=SrcClockDomain
clock=41667
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.clock32KHz]
type=SrcClockDomain
clock=31250000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.realview.io_voltage

[system.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[system.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
max_freq=25000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
max_freq=6061
min_freq=42088
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
max_freq=20000
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=system.realview.realview_io
position=0
site=1
voltage_domain=system.voltage_domain

[system.realview.el2_watchdog]
type=GenericWatchdog
children=power_state ws0 ws1
clk_domain=system.clk_domain
control_start=709099520
eventq_index=0
pio_latency=10000
power_model=
power_state=system.realview.el2_watchdog.power_state
refresh_start=709165056
system=system
system_counter=system.realview.sys_counter
ws0=system.realview.el2_watchdog.ws0
ws1=system.realview.el2_watchdog.ws1
pio=system.membus.mem_side_ports[6]

[system.realview.el2_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.el2_watchdog.ws0]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=59
platform=system.realview

[system.realview.el2_watchdog.ws1]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=60
platform=system.realview

[system.realview.energy_ctrl]
type=EnergyCtrl
children=power_state
clk_domain=system.clk_domain
dvfs_handler=system.dvfs_handler
eventq_index=0
pio_addr=268435456
pio_latency=100000
power_model=
power_state=system.realview.energy_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[8]

[system.realview.energy_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash0]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash0.power_state
range=134217728:201326592
port=system.membus.mem_side_ports[4]

[system.realview.flash0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.flash1]
type=CfiMemory
children=power_state
bandwidth=73.000000
bank_width=4
blk_size=65536
clk_domain=system.clk_domain
conf_table_reported=false
device_id=0
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.flash1.power_state
range=201326592:268435456
vendor_id=0
port=system.iobus.mem_side_ports[0]

[system.realview.flash1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer]
type=GenericTimer
children=int_hyp int_phys_ns int_phys_s int_virt
cntfrq=25165824
counter=system.realview.sys_counter
eventq_index=0
int_hyp=system.realview.generic_timer.int_hyp
int_phys_ns=system.realview.generic_timer.int_phys_ns
int_phys_s=system.realview.generic_timer.int_phys_s
int_virt=system.realview.generic_timer.int_virt
system=system

[system.realview.generic_timer.int_hyp]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=26
platform=system.realview

[system.realview.generic_timer.int_phys_ns]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=30
platform=system.realview

[system.realview.generic_timer.int_phys_s]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=29
platform=system.realview

[system.realview.generic_timer.int_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=27
platform=system.realview

[system.realview.generic_timer_mem]
type=GenericTimerMem
children=frames0 frames1 power_state
clk_domain=system.clk_domain
cnt_control_base=709033984
cnt_ctl_base=713097216
cnt_read_base=713031680
counter=system.realview.sys_counter
eventq_index=0
frames=system.realview.generic_timer_mem.frames0 system.realview.generic_timer_mem.frames1
power_model=
power_state=system.realview.generic_timer_mem.power_state
system=system
pio=system.membus.mem_side_ports[5]

[system.realview.generic_timer_mem.frames0]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713162752
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames0.int_phys
int_virt=system.realview.generic_timer_mem.frames0.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames0.power_state
system=system
pio=system.membus.mem_side_ports[9]

[system.realview.generic_timer_mem.frames0.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=57
platform=system.realview

[system.realview.generic_timer_mem.frames0.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=133
platform=system.realview

[system.realview.generic_timer_mem.frames0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.frames1]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=system.clk_domain
cnt_base=713228288
cnt_el0_base=18446744073709551615
counter=system.realview.sys_counter
eventq_index=0
int_phys=system.realview.generic_timer_mem.frames1.int_phys
int_virt=system.realview.generic_timer_mem.frames1.int_virt
power_model=
power_state=system.realview.generic_timer_mem.frames1.power_state
system=system
pio=system.membus.mem_side_ports[10]

[system.realview.generic_timer_mem.frames1.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=58
platform=system.realview

[system.realview.generic_timer_mem.frames1.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=134
platform=system.realview

[system.realview.generic_timer_mem.frames1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.generic_timer_mem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gic]
type=GicV2
children=power_state
clk_domain=system.clk_domain
cpu_addr=738205696
cpu_pio_delay=10000
cpu_size=8192
dist_addr=738201600
dist_pio_delay=10000
eventq_index=0
gem5_extensions=false
gicc_iidr=33690683
gicd_iidr=33559611
gicd_pidr=2864272
gicv_iidr=33690683
int_latency=10000
it_lines=512
platform=system.realview
power_model=
power_state=system.realview.gic.power_state
system=system
pio=system.membus.mem_side_ports[11]

[system.realview.gic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.gicv2m]
type=Gicv2m
children=frames power_state
clk_domain=system.clk_domain
eventq_index=0
frames=system.realview.gicv2m.frames
gic=system.realview.gic
pio_delay=10000
power_model=
power_state=system.realview.gicv2m.power_state
system=system
pio=system.membus.mem_side_ports[13]

[system.realview.gicv2m.frames]
type=Gicv2mFrame
addr=740032512
eventq_index=0
spi_base=256
spi_len=64

[system.realview.gicv2m.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.io_voltage]
type=VoltageDomain
eventq_index=0
voltage=3.3

[system.realview.kmi0]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi0.interrupt
pio_addr=470155264
pio_latency=100000
power_model=
power_state=system.realview.kmi0.power_state
ps2=system.realview.kmi0.ps2
system=system
pio=system.iobus.mem_side_ports[3]

[system.realview.kmi0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=44
platform=system.realview

[system.realview.kmi0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=system.vncserver

[system.realview.kmi1]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.kmi1.interrupt
pio_addr=470220800
pio_latency=100000
power_model=
power_state=system.realview.kmi1.power_state
ps2=system.realview.kmi1.ps2
system=system
pio=system.iobus.mem_side_ports[4]

[system.realview.kmi1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=45
platform=system.realview

[system.realview.kmi1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=system.vncserver

[system.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[system.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
max_freq=15748
min_freq=42105
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
max_freq=16667
min_freq=40000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41667
max_freq=0
min_freq=0
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41667
max_freq=4348
min_freq=500000
parent=system.realview.realview_io
position=0
site=0
voltage_domain=system.voltage_domain

[system.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=system.realview.realview_io
position=0
site=0
system=system

[system.realview.non_trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.non_trusted_sram.power_state
range=771751936:771784704
port=system.membus.mem_side_ports[3]

[system.realview.non_trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pci_host]
type=GenericArmPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=100
int_count=4
int_policy=ARM_PCI_INT_DEV
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=system.realview
power_model=
power_state=system.realview.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[7]

[system.realview.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.pwr_ctrl]
type=FVPBasePwrCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=470810624
pio_latency=100000
power_model=
power_state=system.realview.pwr_ctrl.power_state
system=system
pio=system.iobus.mem_side_ports[9]

[system.realview.pwr_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.realview_io]
type=RealViewCtrl
children=power_state
clk_domain=system.clk_domain
eventq_index=0
idreg=806359296
pio_addr=469827584
pio_latency=100000
power_model=
power_state=system.realview.realview_io.power_state
proc_id0=335544320
proc_id1=335544320
system=system
pio=system.iobus.mem_side_ports[2]

[system.realview.realview_io.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.rtc]
type=PL031
children=interrupt power_state
amba_id=266289
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.rtc.interrupt
pio_addr=471269376
pio_latency=100000
power_model=
power_state=system.realview.rtc.power_state
system=system
time=Thu Jan  1 00:00:00 2009
pio=system.iobus.mem_side_ports[6]

[system.realview.rtc.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=36
platform=system.realview

[system.realview.rtc.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.sys_counter]
type=SystemCounter
eventq_index=0
freqs=25165824

[system.realview.system_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.dcc.osc_sys
eventq_index=0
int_delay=100000
interrupt=system.realview.system_watchdog.interrupt
pio_addr=721813504
pio_latency=100000
power_model=
power_state=system.realview.system_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[8]

[system.realview.system_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=130
platform=system.realview

[system.realview.system_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.trusted_sram.power_state
range=67108864:67371008
port=system.membus.mem_side_ports[2]

[system.realview.trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.trusted_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.clk_domain
eventq_index=0
int_delay=100000
interrupt=system.realview.trusted_watchdog.interrupt
pio_addr=709427200
pio_latency=100000
power_model=
power_state=system.realview.trusted_watchdog.power_state
system=system
pio=system.membus.mem_side_ports[7]

[system.realview.trusted_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=56
platform=system.realview

[system.realview.trusted_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart0]
type=Pl011
children=interrupt power_state
clk_domain=system.clk_domain
device=system.terminal
end_on_eot=true
eventq_index=0
int_delay=100000
interrupt=system.realview.uart0.interrupt
pio_addr=470351872
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart0.power_state
system=system
pio=system.iobus.mem_side_ports[12]

[system.realview.uart0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=37
platform=system.realview

[system.realview.uart0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart1]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart1.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart1.interrupt
pio_addr=470417408
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart1.power_state
system=system
pio=system.iobus.mem_side_ports[13]

[system.realview.uart1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=38
platform=system.realview

[system.realview.uart1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart2]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart2.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart2.interrupt
pio_addr=470482944
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart2.power_state
system=system
pio=system.iobus.mem_side_ports[14]

[system.realview.uart2.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart2.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=39
platform=system.realview

[system.realview.uart2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.uart3]
type=Pl011
children=device interrupt power_state
clk_domain=system.clk_domain
device=system.realview.uart3.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=system.realview.uart3.interrupt
pio_addr=470548480
pio_latency=100000
platform=system.realview
power_model=
power_state=system.realview.uart3.power_state
system=system
pio=system.iobus.mem_side_ports[15]

[system.realview.uart3.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.realview.uart3.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=40
platform=system.realview

[system.realview.uart3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vgic]
type=VGic
children=power_state
clk_domain=system.clk_domain
eventq_index=0
gic=system.realview.gic
gicv_iidr=33690683
hv_addr=738213888
maint_int=25
pio_delay=10000
platform=system.realview
power_model=
power_state=system.realview.vgic.power_state
system=system
vcpu_addr=738222080
pio=system.membus.mem_side_ports[12]

[system.realview.vgic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio0.interrupt
pio_addr=471007232
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio0.power_state
system=system
vio=system.realview.vio0.vio
pio=system.iobus.mem_side_ports[10]

[system.realview.vio0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=74
platform=system.realview

[system.realview.vio0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio0.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vio1]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=system.clk_domain
eventq_index=0
interrupt=system.realview.vio1.interrupt
pio_addr=471072768
pio_latency=100000
pio_size=4096
power_model=
power_state=system.realview.vio1.power_state
system=system
vio=system.realview.vio1.vio
pio=system.iobus.mem_side_ports[11]

[system.realview.vio1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=75
platform=system.realview

[system.realview.vio1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.vio1.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=system

[system.realview.vram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=system.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=system.realview.vram.power_state
range=402653184:436207616
port=system.iobus.mem_side_ports[1]

[system.realview.vram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.realview.watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=system.realview.clock32KHz
eventq_index=0
int_delay=100000
interrupt=system.realview.watchdog.interrupt
pio_addr=470745088
pio_latency=100000
power_model=
power_state=system.realview.watchdog.power_state
system=system
pio=system.iobus.mem_side_ports[5]

[system.realview.watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=32
platform=system.realview

[system.realview.watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.tol2bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.cpu_clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.tol2bus.power_state
response_latency=1
snoop_filter=system.tol2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
cpu_side_ports=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmu.itb_walker.port system.cpu.mmu.dtb_walker.port
mem_side_ports=system.l2.cpu_side

[system.tol2bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.tol2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=5900

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=ArmFsWorkload
addr_check=true
boot_loader=
command_line=a
cpu_release_addr=0
dtb_addr=0
dtb_filename=
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
extras=
extras_addrs=
load_addr_mask=18446744073709551615
load_addr_offset=0
machine_type=DTOnly
object_file=/home/ariya/gem5-SALAM/benchmarks/sys_validation/collision_detection/sw/main.elf
panic_on_oops=false
panic_on_panic=false
wait_for_remote_gdb=false

