// Seed: 977170395
module module_0;
  wire id_2;
endmodule
module module_1;
  always @(id_1 or posedge id_1)
    if (id_1)
      if (id_1) deassign {id_1, id_1, id_1[1], id_1};
      else id_1 <= id_1 ^ id_1;
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output tri id_1
    , id_15,
    input uwire id_2,
    output wand id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6,
    output wand id_7,
    output supply1 id_8,
    input tri id_9,
    input wire id_10,
    input uwire id_11,
    input tri0 id_12,
    output supply1 id_13
);
  module_0();
endmodule
