
===========================================================================
Clock Skew (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Clock clk
0.703512 source latency mem_i0/clk1 v
-0.957417 target latency _123_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.503905 hold skew

