Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,4621
design__instance__area,30815.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,12
design__max_fanout_violation__count__corner:max_ss_100C_1v60,101
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
power__internal__total,0.0007982013048604131
power__switching__total,0.0008998644188977778
power__leakage__total,0.000012657019397011027
power__total,0.0017107228050008416
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2972317198720712
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2938786241982663
timing__hold__ws__corner:max_ss_100C_1v60,0.3649625149838479
timing__setup__ws__corner:max_ss_100C_1v60,-0.20666846596816613
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.0030945247240568
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.20666846596816613
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.242488
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,10
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.206668
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,10
design__max_slew_violation__count,12
design__max_fanout_violation__count,101
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2972317198720712
clock__skew__worst_setup,0.2938786241982663
timing__hold__ws,0.3649625149838479
timing__setup__ws,-0.20666846596816613
timing__hold__tns,0.0
timing__setup__tns,-1.0030945247240568
timing__hold__wns,0
timing__setup__wns,-0.20666846596816613
timing__hold_vio__count,0
timing__hold_r2r__ws,1.242488
timing__hold_r2r_vio__count,0
timing__setup_vio__count,10
timing__setup_r2r__ws,-0.206668
timing__setup_r2r_vio__count,10
design__die__bbox,0.0 0.0 225.0 225.0
design__core__bbox,5.52 10.88 219.42 212.16
design__io,68
design__die__area,50625
design__core__area,43053.8
design__instance__count__stdcell,4621
design__instance__area__stdcell,30815.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.715751
design__instance__utilization__stdcell,0.715751
design__instance__count__class:inverter,61
design__instance__count__class:sequential_cell,64
design__instance__count__class:multi_input_combinational_cell,2437
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2136
design__instance__count__class:tap_cell,608
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,66
design__io__hpwl,3179279
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,101
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.270695
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.266406
timing__hold__ws__corner:nom_tt_025C_1v80,0.479001
timing__setup__ws__corner:nom_tt_025C_1v80,5.22976
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.479001
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,5.22976
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,4564.22
design__instance__displacement__mean,0.957
design__instance__displacement__max,31.28
route__wirelength__estimated,73665.3
design__violations,0
design__instance__count__class:timing_repair_buffer,314
design__instance__count__class:clock_buffer,9
design__instance__count__class:clock_inverter,7
design__instance__count__setup_buffer,17
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
design__instance__count__class:antenna_cell,1121
antenna_diodes_count,0
route__net,2919
route__net__special,2
route__drc_errors__iter:1,2083
route__wirelength__iter:1,85686
route__drc_errors__iter:2,1325
route__wirelength__iter:2,84911
route__drc_errors__iter:3,1088
route__wirelength__iter:3,84724
route__drc_errors__iter:4,133
route__wirelength__iter:4,84409
route__drc_errors__iter:5,0
route__wirelength__iter:5,84404
route__drc_errors,0
route__wirelength,84404
route__vias,26439
route__vias__singlecut,26439
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,519.91
timing__unannotated_net__count__corner:max_ss_100C_1v60,7
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count,7
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79938
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.00062239
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000573881
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000902202
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000573881
design_powergrid__voltage__worst,0.000573881
design_powergrid__voltage__worst__net:VPWR,1.79938
design_powergrid__drop__worst,0.00062239
design_powergrid__drop__worst__net:VPWR,0.00062239
design_powergrid__voltage__worst__net:VGND,0.000573881
design_powergrid__drop__worst__net:VGND,0.000573881
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000092000000000000000071991024253037494418094865977764129638671875
ir__drop__worst,0.000622000000000000048509807282215433588135056197643280029296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
