#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Mon Dec  4 23:14:27 2017
# Process ID: 18964
# Current directory: C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5640 C:\Users\Wilmer Suarez\Desktop\Repos\Multimedia_Processor_ESE345\Multimedia_Unit_Project\Multimedia_Unit_Project.xpr
# Log file: C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/vivado.log
# Journal file: C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project'
INFO: [Project 1-313] Project file moved from 'C:/Users/Himanshu/Documents/GitHub/ese345-final-project/Multimedia_Unit_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 745.480 ; gain = 57.422
update_compile_order -fileset sources_1
launch_simulation -simset Multimedia_Processor_tb
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'Multimedia_Processor_tb'
INFO: [SIM-utils-54] Inspecting design source files for 'Multimedia_Processor_tb' in fileset 'Multimedia_Processor_tb'...
INFO: [SIM-utils-43] Exported 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim/Instructions.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim/Instructions_matrix.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'Multimedia_Processor_tb'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim'
"xvhdl --incr --relax -prj Multimedia_Processor_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/ALU_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multimedia_ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/ALU_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multimedia_ALU_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/ID_EX_WB_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ID_EX_WB_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/IF_ID_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IF_ID_REG
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/program_counter_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity program_counter_reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/instruction_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruction_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/mux_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/li_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity li_shift
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/mux_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/sources_1/new/Multimedia_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multimedia_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.srcs/Multimedia_Processor_tb/new/Multimedia_Processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multimedia_Processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 8962e72d61834c9f8d6bad901fd610db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Multimedia_Processor_tb_behav xil_defaultlib.Multimedia_Processor_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.program_counter_reg [program_counter_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.instruction_buffer [instruction_buffer_default]
Compiling architecture behavioral of entity xil_defaultlib.IF_ID_REG [if_id_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2 [mux_2_default]
Compiling architecture behavioral of entity xil_defaultlib.register_file [register_file_default]
Compiling architecture behavioral of entity xil_defaultlib.ID_EX_WB_REG [id_ex_wb_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.multimedia_ALU [multimedia_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.multimedia_ALU_2 [multimedia_alu_2_default]
Compiling architecture behavioral of entity xil_defaultlib.li_shift [li_shift_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_3 [mux_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multimedia_Processor [multimedia_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.multimedia_processor_tb
Built simulation snapshot Multimedia_Processor_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 797.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.sim/Multimedia_Processor_tb/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Multimedia_Processor_tb_behav -key {Behavioral:Multimedia_Processor_tb:Functional:Multimedia_Processor_tb} -tclbatch {Multimedia_Processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source Multimedia_Processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Multimedia_Processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 805.156 ; gain = 7.953
restart
INFO: [Simtcl 6-17] Simulation restarted
run 640 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Dec  4 23:32:40 2017] Launched synth_1...
Run output will be captured here: C:/Users/Wilmer Suarez/Desktop/Repos/Multimedia_Processor_ESE345/Multimedia_Unit_Project/Multimedia_Unit_Project.runs/synth_1/runme.log
exit
