<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    destructor="destructor"
    formalValues="F"
    httpvis="F"
    imagefile="pse.pse"
    library="peripheral"
    name="iMX6_SRC"
    nbyte="F"
    recursive="F"
    releasestatus="0"
    saveRestore="F"
    vendor="nxp.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="NXP i.MX6 System Reset Control (SRC)"/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Limitations">
        <doctext name="txt"
            text="Implements the power on reset and core1 enable requirements."/>
    </docsection>
    <docsection name="doc_3"
        text="Reference">
        <doctext name="txt"
            text="i.MX 6Solo/6DualLite Applications Processor Reference Manual (IMX6SDLRM_Ref_Manual.pdf"/>
    </docsection>
    <netport name="resetCore0"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Reset control for ARM Core 0"/>
        </docsection>
    </netport>
    <netport name="resetCore1"
        type="output">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Reset control for ARM Core 1 (power up active)"/>
        </docsection>
    </netport>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="bport1"
        size="0x4000">
        <addressblock name="ab"
            size="0x4000"
            width="32">
            <localmemory name="buffer"
                readfunction="regNoDefinitionRead"
                size="0x4000"
                writefunction="regNoDefinitionWrite"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_SCR"
                nbyte="F"
                readfunction="ReadSRC_SCR"
                width="32"
                writefunction="WriteSRC_SCR"
                writemask="40267775">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Control Register (SRC_SCR)"/>
                </docsection>
                <field access="rw"
                    bitoffset="25"
                    name="DBG_RST_MSK"
                    width="1"/>
                <field access="rw"
                    bitoffset="22"
                    name="CORE1EN"
                    width="1"/>
                <field access="rw"
                    bitoffset="21"
                    name="CORES_DBG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="18"
                    name="CORE1_DBG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="17"
                    name="CORE0_DBG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="14"
                    name="CORE1_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="13"
                    name="CORE0_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="11"
                    name="EIM_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="7"
                    name="MSK_WDG_RST"
                    width="4"/>
                <field access="rw"
                    bitoffset="5"
                    name="WRM_RST_BYPASS"
                    width="2"/>
                <field access="rw"
                    bitoffset="4"
                    name="SW_OPVG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="SW_IPU1_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="SW_VPU_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="SW_GPU_RST"
                    width="1"/>
                <field access="rw"
                    name="WARM_RST_EN"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000521"/>
                <field bitoffset="12"
                    name="__pad12"
                    width="1"/>
                <field bitoffset="15"
                    name="__pad15"
                    width="2"/>
                <field bitoffset="19"
                    name="__pad19"
                    width="2"/>
                <field bitoffset="23"
                    name="__pad23"
                    width="2"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="SRC_SBMR1"
                nbyte="F"
                offset="0x4"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Boot Mode Register 1 (SRC_SBMR1)"/>
                </docsection>
                <field access="r"
                    bitoffset="24"
                    name="BOOT_CFG4"
                    width="8"/>
                <field access="r"
                    bitoffset="16"
                    name="BOOT_CFG3"
                    width="8"/>
                <field access="r"
                    bitoffset="8"
                    name="BOOT_CFG2"
                    width="8"/>
                <field access="r"
                    name="BOOT_CFG1"
                    width="8"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_SRSR"
                nbyte="F"
                offset="0x8"
                readfunction="ReadSRC_SRSR"
                width="32"
                writefunction="WriteSRC_SRSR"
                writemask="1048701">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Reset Status Register (SRC_SRSR)"/>
                </docsection>
                <field access="rw"
                    bitoffset="16"
                    name="WARM_BOOT"
                    width="1"/>
                <field access="rw"
                    bitoffset="6"
                    name="JTAG_SW_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="5"
                    name="JTAG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="4"
                    name="WDOG_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="3"
                    name="IPP_USER_RST"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="CSU_RST"
                    width="1"/>
                <field access="rw"
                    name="IPP_RST"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000001"/>
                <field bitoffset="1"
                    name="__pad1"
                    width="1"/>
                <field bitoffset="7"
                    name="__pad7"
                    width="9"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="SRC_SISR"
                nbyte="F"
                offset="0xc"
                readfunction="ReadSRC_SISR"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Interrupt Status Register (SRC_SISR)"/>
                </docsection>
                <field access="r"
                    bitoffset="6"
                    name="CORE1_WDOG"
                    width="1"/>
                <field access="r"
                    bitoffset="5"
                    name="CORE0_WDOG"
                    width="1"/>
                <field access="r"
                    bitoffset="3"
                    name="OP_VG_PASS"
                    width="1"/>
                <field access="r"
                    bitoffset="2"
                    name="IPU1_PASS"
                    width="1"/>
                <field access="r"
                    bitoffset="1"
                    name="VPU_PASS"
                    width="1"/>
                <field access="r"
                    name="GPU_PASS"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="4"
                    name="__pad4"
                    width="1"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_SIMR"
                nbyte="F"
                offset="0x10"
                readfunction="ReadSRC_SIMR"
                width="32"
                writefunction="WriteSRC_SIMR"
                writemask="15">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Interrupt Mask Register (SRC_SIMR)"/>
                </docsection>
                <field access="rw"
                    bitoffset="3"
                    name="OP_VG_PASS"
                    width="1"/>
                <field access="rw"
                    bitoffset="2"
                    name="IPU1_PASS"
                    width="1"/>
                <field access="rw"
                    bitoffset="1"
                    name="VPU_PASS"
                    width="1"/>
                <field access="rw"
                    name="GPU_PASS"
                    width="1"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x0000001F"/>
            </memorymappedregister>
            <memorymappedregister access="r"
                isvolatile="T"
                name="SRC_SBMR2"
                nbyte="F"
                offset="0x14"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC Boot Mode Register 2 (SRC_SBMR2)"/>
                </docsection>
                <field access="r"
                    bitoffset="24"
                    name="BMOD"
                    width="2"/>
                <field access="r"
                    bitoffset="4"
                    name="BT_FUSE_SEL"
                    width="1"/>
                <field access="r"
                    bitoffset="3"
                    name="DIR_BT_DIS"
                    width="1"/>
                <field access="r"
                    name="SEC_CONFIG"
                    width="2"/>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
                <field bitoffset="2"
                    name="__pad2"
                    width="1"/>
                <field bitoffset="5"
                    name="__pad5"
                    width="19"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR1"
                nbyte="F"
                offset="0x18"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 1 (SRC_GPR1)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR2"
                nbyte="F"
                offset="0x1c"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 2 (SRC_GPR2)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR3"
                nbyte="F"
                offset="0x20"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 3 (SRC_GPR3)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR4"
                nbyte="F"
                offset="0x24"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 4 (SRC_GPR4)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR5"
                nbyte="F"
                offset="0x28"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 5 (SRC_GPR5)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR6"
                nbyte="F"
                offset="0x2c"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 6 (SRC_GPR6)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR7"
                nbyte="F"
                offset="0x30"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 7 (SRC_GPR7)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR8"
                nbyte="F"
                offset="0x34"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 8 (SRC_GPR8)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR9"
                nbyte="F"
                offset="0x38"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 9 (SRC_GPR9)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="SRC_GPR10"
                nbyte="F"
                offset="0x3c"
                width="32">
                <docsection name="doc"
                    text="Description">
                    <doctext name="txt"
                        text="SRC General Purpose Register 10 (SRC_GPR10)"/>
                </docsection>
                <reset mask="0xffffffff"
                    name="resetNet"
                    value="0x00000000"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
