/******************************************************************************
 ** File Name:    timer_reg_v5.h                                            *
 ** Author:       Steve.Zhan                                                 *
 ** DATE:         06/05/2010                                                  *
 ** Copyright:    2010 Spreadtrum, Incoporated. All Rights Reserved.           *
 ** Description:                                                              *
 ******************************************************************************/
/******************************************************************************
 **                   Edit    History                                         *
 **---------------------------------------------------------------------------*
 ** DATE          NAME            DESCRIPTION                                 *
 ** 06/05/2010    Steve.Zhan      Create.                                     *
 ******************************************************************************/
#ifndef _TIMER_REG_V5_H_
#define _TIMER_REG_V5_H_
/*----------------------------------------------------------------------------*
 **                         Dependencies                                      *
 **------------------------------------------------------------------------- */

/**---------------------------------------------------------------------------*
 **                             Compiler Flag                                 *
 **--------------------------------------------------------------------------*/
#ifdef   __cplusplus
extern   "C"
{
#endif
/**---------------------------------------------------------------------------*
**                               Micro Define                                **
**---------------------------------------------------------------------------*/

//TIMER_CTL_BASE        0x81000000
#define TIMER0_BASE                        (TIMER_CTL_BASE + 0x0000)
#define TIMER0_LOAD                        (TIMER0_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER0_VALUE                      (TIMER0_BASE + 0x0004)          //Return the current timer value.
#define TIMER0_CTL                           (TIMER0_BASE + 0x0008)
#define TIMER0_INT                           (TIMER0_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#define TIMER0_CNT_RD                     (TIMER0_BASE + 0x0010)

#define TIMER1_BASE                        (TIMER_CTL_BASE + 0x0020)
#define TIMER1_LOAD                        (TIMER1_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER1_VALUE                       (TIMER1_BASE + 0x0004)          //Return the current timer value.
#define TIMER1_CTL                           (TIMER1_BASE + 0x0008)
#define TIMER1_INT                           (TIMER1_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#define TIMER1_CNT_RD                     (TIMER1_BASE + 0x0010)

#define TIMER2_BASE                        (TIMER_CTL_BASE + 0x0040)
#define TIMER2_LOAD                        (TIMER2_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER2_VALUE                       (TIMER2_BASE + 0x0004)          //Return the current timer value.
#define TIMER2_CTL                           (TIMER2_BASE + 0x0008)
#define TIMER2_INT                           (TIMER2_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#if defined(PLATFORM_SC6531EFM) || defined(PLATFORM_UWS6121E)
#define TIMER2_CNT_RD						(TIMER2_BASE + 0x0010)
#endif

#define TIMER_BK_CTL_BASE             (TIMER_CTL_BASE + 0x1000)  // 0x81001000
#define TIMER3_BASE                         (TIMER_BK_CTL_BASE + 0x0000)
#define TIMER3_LOAD                         (TIMER3_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER3_VALUE                       (TIMER3_BASE + 0x0004)          //Return the current timer value.
#define TIMER3_CTL                            (TIMER3_BASE + 0x0008)
#define TIMER3_INT                            (TIMER3_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#define TIMER3_CNT_RD                     (TIMER3_BASE + 0x0010)

#define TIMER4_BASE                        (TIMER_BK_CTL_BASE + 0x0020)
#define TIMER4_LOAD                        (TIMER4_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER4_VALUE                       (TIMER4_BASE + 0x0004)          //Return the current timer value.
#define TIMER4_CTL                           (TIMER4_BASE + 0x0008)
#define TIMER4_INT                           (TIMER4_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#define TIMER4_CNT_RD                    (TIMER4_BASE + 0x0010)

#define TIMER5_BASE                        (TIMER_BK_CTL_BASE + 0x0040)
#define TIMER5_LOAD                        (TIMER5_BASE + 0x0000)          //Write to this register will reload the timer with the new value.
#define TIMER5_VALUE                       (TIMER5_BASE + 0x0004)          //Return the current timer value.
#define TIMER5_CTL                           (TIMER5_BASE + 0x0008)
#define TIMER5_INT                           (TIMER5_BASE + 0x000C)          //Write to this register will clear the interrupt generated by this timer.
#if defined(PLATFORM_SC6531EFM) || defined(PLATFORM_UWS6121E)
#define TIMER5_CNT_RD						(TIMER5_BASE + 0x0010)
#endif



//------------------------------------------------------------------------------
//Register Name       : TIMER0_LOAD
//Register Offset     : 0x0000
//Register Description:        Timer0 load value
//    timer0_load                     : [31:0 ] Timer0 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER0_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_VALUE
//Register Offset     : 0x0004
//Register Description:        Timer0 counter value
//    timer0_value                    : [31:0 ] Timer0 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER0_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_CTL
//Register Offset     : 0x0008
//Register Description:        Timer0 control registers
//    timer0_new                      : [8    ] Timer0 version
//    timer0_run                      : [7    ] Timer0 open bit
//    timer0_mode                     : [6    ] Timer0 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER0_NEW                             (BIT_8)
#define TIMER0_RUN                             (BIT_7)
#define TIMER0_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_INT
//Register Offset     : 0x000C
//Register Description:        Timer0 interrupt
//    timer0_ld_busy                  : [4    ] Timer0 load busy status
//    timer0_int_clr                  : [3    ] Timer0 Interrupt clear 
//    timer0_int_mask_sts             : [2    ] Timer0 interrupt masked status
//    timer0_int_raw_sts              : [1    ] Timer0 interrupt raw status 
//    timer0_int_en                   : [0    ] Timer0 interrupt enable
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER0_LD_BUSY                         (BIT_4)
#define TIMER0_INT_CLR                         (BIT_3)
#define TIMER0_INT_MASK_STS                    (BIT_2)
#define TIMER0_INT_RAW_STS                     (BIT_1)
#define TIMER0_INT_EN                          (BIT_0)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_CNT_RD
//Register Offset     : 0x0010
//Register Description:        Timer0 counter value for read
//    timer0_cnt_rd                   : [31:0 ] Timer0 counter value for read.  
//                                       Only valid when tmr_new = 1. If tmr_new
//                                        = 0, don¡¯t read this register. 
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER0_CNT_RD_MSK                      (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_LOAD
//Register Offset     : 0x0020
//Register Description:        Timer1 load value
//    timer1_load                     : [31:0 ] Timer1 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER1_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_VALUE
//Register Offset     : 0x0024
//Register Description:        Timer1 counter value
//    timer1_value                    : [31:0 ] Timer1 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER1_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_CTL
//Register Offset     : 0x0028
//Register Description:        Timer1 control registers
//    Timer1_new                      : [8    ] Timer1 version
//    timer1_run                      : [7    ] Timer1 open bit
//    timer1_mode                     : [6    ] Timer1 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER1_NEW                             (BIT_8)
#define TIMER1_RUN                             (BIT_7)
#define TIMER1_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_INT
//Register Offset     : 0x002C
//Register Description:        Timer1 interrupt
//    timer1_ld_busy                  : [4    ] Timer1 load busy status
//    timer1_int_clr                  : [3    ] Timer1 Interrupt clear 
//    timer1_int_mask_sts             : [2    ] Timer1 interrupt masked status
//    timer1_int_raw_sts              : [1    ] Timer1 interrupt raw status 
//    timer1_int_en                   : [0    ] Timer1 interrupt enable
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER1_LD_BUSY                         (BIT_4)
#define TIMER1_INT_CLR                         (BIT_3)
#define TIMER1_INT_MASK_STS                    (BIT_2)
#define TIMER1_INT_RAW_STS                     (BIT_1)
#define TIMER1_INT_EN                          (BIT_0)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_CNT_RD
//Register Offset     : 0x0030
//Register Description:        Timer1 counter value for read
//    timer1_cnt_rd                   : [31:0 ] Same as timer0_cnt_rd
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER1_CNT_RD_MSK                      (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_LOAD
//Register Offset     : 0x0040
//Register Description:        Timer2 load value
//    timer2_load                     : [31:0 ] Timer2 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER2_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_VALUE
//Register Offset     : 0x0044
//Register Description:        Timer2 counter value
//    timer2_value                    : [31:0 ] Timer2 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER2_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_CTL
//Register Offset     : 0x0048
//Register Description:        Timer2 control registers
//    timer2_run                      : [7    ] Timer2 open bit
//    Timer2_mode                     : [6    ] Timer2 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER2_RUN                             (BIT_7)
#define TIMER2_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_INT
//Register Offset     : 0x004C
//Register Description:        Timer2 interrupt
//    timer2_int_clr                  : [3    ] Timer2 Interrupt clear 
//    timer2_int_mask_sts             : [2    ] Timer2 interrupt masked status
//    timer2_int_raw_sts              : [1    ] Timer2 interrupt raw status 
//    timer2_int_en                   : [0    ] Timer2 interrupt enable
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER2_INT_CLR                         (BIT_3)
#define TIMER2_INT_MASK_STS                    (BIT_2)
#define TIMER2_INT_RAW_STS                     (BIT_1)
#define TIMER2_INT_EN                          (BIT_0)

#if defined(PLATFORM_SC6531EFM) || defined(PLATFORM_UWS6121E)
//------------------------------------------------------------------------------
//Register Name       : TIMER2_CNT_RD
//Register Offset     : 0x0050
//Register Description:        Timer2 counter value for read
//    timer2_cnt_rd                   : [31:0 ] Same as timer0_cnt_rd
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER2_CNT_RD_MSK                      (0xUL)
#endif

//------------------------------------------------------------------------------
//Register Name       : TIMER0_LOAD
//Register Offset     : 0x0000
//Register Description:        Timer3 load value
//    timer0_load                     : [31:0 ] Timer0 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER3_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_VALUE
//Register Offset     : 0x0004
//Register Description:        Timer0 counter value
//    timer0_value                    : [31:0 ] Timer0 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER3_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_CTL
//Register Offset     : 0x0008
//Register Description:        Timer0 control registers
//    timer0_new                      : [8    ] Timer0 version
//    timer0_run                      : [7    ] Timer0 open bit
//    timer0_mode                     : [6    ] Timer0 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER3_NEW                             (BIT_8)
#define TIMER3_RUN                             (BIT_7)
#define TIMER3_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_INT
//Register Offset     : 0x000C
//Register Description:        Timer0 interrupt
//    timer0_ld_busy                  : [4    ] Timer0 load busy status
//    timer0_int_clr                  : [3    ] Timer0 Interrupt clear 
//    timer0_int_mask_sts             : [2    ] Timer0 interrupt masked status
//    timer0_int_raw_sts              : [1    ] Timer0 interrupt raw status 
//    timer0_int_en                   : [0    ] Timer0 interrupt enable
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER3_LD_BUSY                         (BIT_4)
#define TIMER3_INT_CLR                         (BIT_3)
#define TIMER3_INT_MASK_STS                    (BIT_2)
#define TIMER3_INT_RAW_STS                     (BIT_1)
#define TIMER3_INT_EN                          (BIT_0)

//------------------------------------------------------------------------------
//Register Name       : TIMER0_CNT_RD
//Register Offset     : 0x0010
//Register Description:        Timer0 counter value for read
//    timer0_cnt_rd                   : [31:0 ] Timer0 counter value for read.  
//                                       Only valid when tmr_new = 1. If tmr_new
//                                        = 0, don¡¯t read this register. 
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER3_CNT_RD_MSK                      (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_LOAD
//Register Offset     : 0x0020
//Register Description:        Timer1 load value
//    timer1_load                     : [31:0 ] Timer1 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER4_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_VALUE
//Register Offset     : 0x0024
//Register Description:        Timer1 counter value
//    timer1_value                    : [31:0 ] Timer1 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER4_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_CTL
//Register Offset     : 0x0028
//Register Description:        Timer1 control registers
//    Timer1_new                      : [8    ] Timer1 version
//    timer1_run                      : [7    ] Timer1 open bit
//    timer1_mode                     : [6    ] Timer1 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER4_NEW                             (BIT_8)
#define TIMER4_RUN                             (BIT_7)
#define TIMER4_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_INT
//Register Offset     : 0x002C
//Register Description:        Timer1 interrupt
//    timer1_ld_busy                  : [4    ] Timer1 load busy status
//    timer1_int_clr                  : [3    ] Timer1 Interrupt clear 
//    timer1_int_mask_sts             : [2    ] Timer1 interrupt masked status
//    timer1_int_raw_sts              : [1    ] Timer1 interrupt raw status 
//    timer1_int_en                   : [0    ] Timer1 interrupt enable
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER4_LD_BUSY                         (BIT_4)
#define TIMER4_INT_CLR                         (BIT_3)
#define TIMER4_INT_MASK_STS                    (BIT_2)
#define TIMER4_INT_RAW_STS                     (BIT_1)
#define TIMER4_INT_EN                          (BIT_0)

//------------------------------------------------------------------------------
//Register Name       : TIMER1_CNT_RD
//Register Offset     : 0x0030
//Register Description:        Timer1 counter value for read
//    timer1_cnt_rd                   : [31:0 ] Same as timer0_cnt_rd
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER4_CNT_RD_MSK                      (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_LOAD
//Register Offset     : 0x0040
//Register Description:        Timer2 load value
//    timer2_load                     : [31:0 ] Timer2 load value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER5_LOAD_MSK                        (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_VALUE
//Register Offset     : 0x0044
//Register Description:        Timer2 counter value
//    timer2_value                    : [31:0 ] Timer2 counter value
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER5_VALUE_MSK                       (0xUL)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_CTL
//Register Offset     : 0x0048
//Register Description:        Timer2 control registers
//    timer2_run                      : [7    ] Timer2 open bit
//    Timer2_mode                     : [6    ] Timer2 mode select
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER5_RUN                             (BIT_7)
#define TIMER5_MODE                            (BIT_6)

//------------------------------------------------------------------------------
//Register Name       : TIMER2_INT
//Register Offset     : 0x004C
//Register Description:        Timer2 interrupt
//    timer2_int_clr                  : [3    ] Timer2 Interrupt clear 
//    timer2_int_mask_sts             : [2    ] Timer2 interrupt masked status
//    timer2_int_raw_sts              : [1    ] Timer2 interrupt raw status 
//    timer2_int_en                   : [0    ] Timer2 interrupt enable
//------------------------------------------------------------------------------

#if defined(PLATFORM_SC6531EFM) || defined(PLATFORM_UWS6121E)
//------------------------- Fields Definition ----------------------------------
#define TIMER5_INT_CLR                         (BIT_3)
#define TIMER5_INT_MASK_STS                    (BIT_2)
#define TIMER5_INT_RAW_STS                     (BIT_1)
#define TIMER5_INT_EN                          (BIT_0)

//------------------------------------------------------------------------------
//Register Name       : TIMER5_CNT_RD
//Register Offset     : 0x0050
//Register Description:        Timer5 counter value for read
//    timer5_cnt_rd                   : [31:0 ] Same as timer0_cnt_rd
//------------------------------------------------------------------------------

//------------------------- Fields Definition ----------------------------------
#define TIMER5_CNT_RD_MSK                      (0xUL)
#endif

//The corresponding bit of TIMER_CTL  register.
#define TMCTL_EN                            TIMER0_RUN        //enable bit of this timer.
#define TM1_VALUE                          (TIMER1_BASE + 0x0004)  


/**----------------------------------------------------------------------------*
**                         Local Function Prototype                           **
**----------------------------------------------------------------------------*/
//Timer Control.
typedef struct timer_tag
{
    volatile uint32 load;
    volatile uint32 value;
    volatile uint32 ctl;
    volatile uint32 clr;
    volatile uint32 cnt_rd;
} timer_s;

/**----------------------------------------------------------------------------*
**                           Function Prototype                               **
**----------------------------------------------------------------------------*/


/**----------------------------------------------------------------------------*
**                         Compiler Flag                                      **
**----------------------------------------------------------------------------*/
#ifdef   __cplusplus
}
#endif
/**---------------------------------------------------------------------------*/
#endif
// End
