// Generated by CIRCT unknown git version
module axi_ad9361_cmos_if(	// file.cleaned.mlir:2:3
  input         rx_clk_in,	// file.cleaned.mlir:2:36
                rx_frame_in,	// file.cleaned.mlir:2:56
  input  [11:0] rx_data_in,	// file.cleaned.mlir:2:78
  input         rst,	// file.cleaned.mlir:2:100
                clk,	// file.cleaned.mlir:2:114
                adc_r1_mode,	// file.cleaned.mlir:2:128
                adc_ddr_edgesel,	// file.cleaned.mlir:2:150
                dac_valid,	// file.cleaned.mlir:2:176
  input  [47:0] dac_data,	// file.cleaned.mlir:2:196
  input         dac_clksel,	// file.cleaned.mlir:2:216
                dac_r1_mode,	// file.cleaned.mlir:2:237
                tdd_enable,	// file.cleaned.mlir:2:259
                tdd_txnrx,	// file.cleaned.mlir:2:280
                tdd_mode,	// file.cleaned.mlir:2:300
                mmcm_rst,	// file.cleaned.mlir:2:319
                up_clk,	// file.cleaned.mlir:2:338
                up_rstn,	// file.cleaned.mlir:2:355
                up_enable,	// file.cleaned.mlir:2:373
                up_txnrx,	// file.cleaned.mlir:2:393
  input  [12:0] up_adc_dld,	// file.cleaned.mlir:2:412
  input  [64:0] up_adc_dwdata,	// file.cleaned.mlir:2:434
  input  [15:0] up_dac_dld,	// file.cleaned.mlir:2:459
  input  [79:0] up_dac_dwdata,	// file.cleaned.mlir:2:481
  input         delay_clk,	// file.cleaned.mlir:2:506
                delay_rst,	// file.cleaned.mlir:2:526
                up_drp_sel,	// file.cleaned.mlir:2:546
                up_drp_wr,	// file.cleaned.mlir:2:567
  input  [11:0] up_drp_addr,	// file.cleaned.mlir:2:587
  input  [31:0] up_drp_wdata,	// file.cleaned.mlir:2:610
  output        tx_clk_out,	// file.cleaned.mlir:2:635
                tx_frame_out,	// file.cleaned.mlir:2:656
  output [11:0] tx_data_out,	// file.cleaned.mlir:2:679
  output        enable,	// file.cleaned.mlir:2:702
                txnrx,	// file.cleaned.mlir:2:719
                l_clk,	// file.cleaned.mlir:2:735
                adc_valid,	// file.cleaned.mlir:2:751
  output [47:0] adc_data,	// file.cleaned.mlir:2:771
  output        adc_status,	// file.cleaned.mlir:2:791
  output [64:0] up_adc_drdata,	// file.cleaned.mlir:2:812
  output [79:0] up_dac_drdata,	// file.cleaned.mlir:2:837
  output        delay_locked,	// file.cleaned.mlir:2:862
  output [31:0] up_drp_rdata,	// file.cleaned.mlir:2:885
  output        up_drp_ready,	// file.cleaned.mlir:2:909
                up_drp_locked	// file.cleaned.mlir:2:932
);

  assign tx_clk_out = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign tx_frame_out = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign tx_data_out = 12'h0;	// file.cleaned.mlir:4:15, :9:5
  assign enable = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign txnrx = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign l_clk = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign adc_valid = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign adc_data = 48'h0;	// file.cleaned.mlir:5:15, :9:5
  assign adc_status = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign up_adc_drdata = 65'h0;	// file.cleaned.mlir:6:15, :9:5
  assign up_dac_drdata = 80'h0;	// file.cleaned.mlir:7:15, :9:5
  assign delay_locked = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign up_drp_rdata = 32'h0;	// file.cleaned.mlir:8:15, :9:5
  assign up_drp_ready = 1'h0;	// file.cleaned.mlir:3:14, :9:5
  assign up_drp_locked = 1'h0;	// file.cleaned.mlir:3:14, :9:5
endmodule

