// Seed: 3472065686
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
    , id_6,
    input id_3,
    input logic id_4,
    input id_5
);
  assign id_2 = 1'h0;
  logic id_7, id_8, id_9, id_10;
  assign id_2 = 1;
  always id_6 <= id_1 - 1;
endmodule
