# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do divider_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/WPC/Documents/div_test {C:/Users/WPC/Documents/div_test/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:11 on Nov 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/WPC/Documents/div_test" C:/Users/WPC/Documents/div_test/ram.v 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 19:46:11 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/WPC/Documents/div_test {C:/Users/WPC/Documents/div_test/ram_test.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:46:11 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/WPC/Documents/div_test" C:/Users/WPC/Documents/div_test/ram_test.sv 
# -- Compiling module ram_test
# 
# Top level modules:
# 	ram_test
# End time: 19:46:12 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.ram_test
# vsim work.ram_test 
# Start time: 19:46:17 on Nov 11,2020
# Loading sv_std.std
# Loading work.ram_test
# Loading work.ram
# ** Error: (vsim-3033) C:/Users/WPC/Documents/div_test/ram.v(74): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_test/DUT File: C:/Users/WPC/Documents/div_test/ram.v
#         Searched libraries:
#             C:/Users/WPC/Documents/div_test/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:46:17 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ram_test
# vsim work.ram_test 
# Start time: 19:46:24 on Nov 11,2020
# Loading sv_std.std
# Loading work.ram_test
# Loading work.ram
# ** Error: (vsim-3033) C:/Users/WPC/Documents/div_test/ram.v(74): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /ram_test/DUT File: C:/Users/WPC/Documents/div_test/ram.v
#         Searched libraries:
#             C:/Users/WPC/Documents/div_test/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:46:24 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.ram_test -L altera_mf_ver -L lpm_ver
# vsim work.ram_test -L altera_mf_ver -L lpm_ver 
# Start time: 19:46:45 on Nov 11,2020
# Loading sv_std.std
# Loading work.ram_test
# Loading work.ram
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position end  sim:/ram_test/address_a
run
# Break key hit
# Break in Module ram_test at C:/Users/WPC/Documents/div_test/ram_test.sv line 42
# End time: 19:47:56 on Nov 11,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
