/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  reg [3:0] _01_;
  reg [16:0] _02_;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_5z;
  assign celloutsig_1_5z = ~celloutsig_1_3z[3];
  assign celloutsig_1_3z = { in_data[127:126], celloutsig_1_0z, celloutsig_1_1z } + in_data[191:184];
  assign celloutsig_1_7z = { _00_[5:4], _00_[5], _00_[2:1], celloutsig_1_4z } + celloutsig_1_3z[5:0];
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= in_data[45:42];
  reg [3:0] _08_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 4'h0;
    else _08_ <= in_data[129:126];
  assign { _00_[4], _00_[5], _00_[2:1] } = _08_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_1_1z[3:1], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[85], _01_ } & { celloutsig_0_1z, _01_ };
  assign celloutsig_1_1z = in_data[164:160] & { in_data[176:173], celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[130:127] === in_data[167:164];
  assign celloutsig_1_10z = { celloutsig_1_3z[5:3], celloutsig_1_1z, celloutsig_1_9z } === { celloutsig_1_1z[1:0], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_1z = { _01_[2], _01_ } === in_data[66:62];
  assign celloutsig_1_14z = { in_data[191:183], celloutsig_1_4z } === { celloutsig_1_1z[3:2], _00_[4], _00_[5], _00_[2:1], _00_[4], _00_[5], _00_[2:1] };
  assign celloutsig_1_9z = { celloutsig_1_7z[1:0], celloutsig_1_1z } && { celloutsig_1_6z[7:6], _00_[4], _00_[5], _00_[2:1], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[6:4], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } !== in_data[88:82];
  assign celloutsig_1_8z = & { _00_[5:4], _00_[2:1], celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_3z, _02_ };
  assign celloutsig_1_4z = ~^ { in_data[181:152], celloutsig_1_0z };
  assign celloutsig_1_15z = ~^ celloutsig_1_12z;
  assign celloutsig_1_12z = { celloutsig_1_1z[4], celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_11z[7], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_11z = { _00_[4], _00_[5], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } << { celloutsig_1_1z[2:1], celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[22:19], celloutsig_0_2z } >> { _01_, celloutsig_0_4z };
  assign celloutsig_1_6z = { _00_[4], _00_[5], _00_[2:1], _00_[4], _00_[5], _00_[2:1] } >> { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_3z[5:1], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z } - { celloutsig_1_7z[4:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[3] & celloutsig_0_2z) | (celloutsig_0_3z[4] & celloutsig_0_2z));
  assign { _00_[3], _00_[0] } = { _00_[5], celloutsig_1_4z };
  assign { out_data[128], out_data[115:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
