
Loading user preference file /home/ICer/.synopsys_icc2_gui/preferences.tcl
# ================================================ #
# ================== Start_Step ================== #
# ================================================ #
open_block ../ndm/cv32e40p_top:cv32e40p_floorplan
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_floorplan.design' in edit mode
{cv32e40p_top:cv32e40p_floorplan.design}
copy_block -from_block cv32e40p_top:cv32e40p_floorplan -to_block cv32e40p_powerplan
{cv32e40p_top:cv32e40p_powerplan.design}
current_block cv32e40p_powerplan
{cv32e40p_top:cv32e40p_powerplan.design}
remove_pg_via_master_rules -all
Using libraries: cv32e40p_top saed14rvt
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_powerplan.design
Design 'cv32e40p_top' was successfully linked.
No via def rule is found.
remove_pg_patterns -all
No pattern is found.
remove_pg_strategies -all
All strategies have been removed.
remove_pg_strategy_via_rules -all
All strategy via rules have been removed.
set top_ring_width 5
5
set top_offset 2
2
set top_ring_spacing 5
5
set hm_top M9
M9
set vm_top M8
M8
set_app_options -name plan.pgroute.merge_shapes_for_via_creation -value true 
plan.pgroute.merge_shapes_for_via_creation true
set_app_option -name plan.pgroute.auto_connect_pg_net -value true
plan.pgroute.auto_connect_pg_net true
# set_pg_via_master_rule PG_VIA_4x1 -cut_spacing 0.25 -via_array_dimension {4 1}
# ================================================ #
#         #  Creation Power and GND Ports  #
# ================================================ #
# --- Creation Power and GND Ports 
create_port -port_type ground -direction inout VSS 
{VSS}
create_port -port_type power  -direction inout VDD
{VDD}
# --- Creation VDD and VSS nets for Network {PDN} 
# create_net -power VDD 
# create_net -ground VSS
connect_net -net VDD [get_ports VDD]
1
connect_net -net VSS [get_ports VSS]
1
# --- Connect pins of cells and submodules  to rails   
# hierarchical [include top module + sub modules]
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
# ================================================ #
#     #  Creates a power ground (PG) ring  #
# ================================================ #
create_pg_region top_power_ring_region -core -expand_by_edge            "{{side: 1} {offset: $top_offset}} {{side: 2} {offset: $top_offset}} {{side: 3} {offset: $top_offset}} {{side: 4} {offset: $top_offset}}"
Define region based on core area.
Expanding the region by: 
{Horizontal offset: 0.000} {Vertical offset: 0.000} {Edge ID: 1 offset: 2.000} {Edge ID: 2 offset: 2.000} {Edge ID: 3 offset: 2.000} {Edge ID: 4 offset: 2.000} 
Create region top_power_ring_region
{top_power_ring_region}
create_pg_ring_pattern                  ring                  -horizontal_layer $hm_top -vertical_layer $vm_top                  -horizontal_width $top_ring_width -vertical_width $top_ring_width                  -horizontal_spacing $top_ring_spacing -vertical_spacing $top_ring_spacing
Successfully create PG ring pattern ring.
set_pg_strategy  ring -pg_regions { top_power_ring_region } -pattern {{ name: ring} { nets: "VSS VDD" }}
Successfully set PG strategy ring.
compile_pg -strategies ring
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Loading library and design information.
Begin building search trees for block cv32e40p_top:cv32e40p_powerplan.design
Done building search trees for block cv32e40p_top:cv32e40p_powerplan.design (time 0s)
Updating PG strategies.
Updating strategy ring.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy ring.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
# ================================================ #
#     #  Creates a  Mesh  #
# ================================================ #
create_pg_mesh_pattern P_mesh   -layers {               { {horizontal_layer: M9} {width: 5} {spacing: interleaving} {pitch: 30} {offset: 6.08} {trim : true} }          { {vertical_layer: M8}   {width: 5} {spacing: interleaving} {pitch: 30} {offset: 0.856}  {trim : true} }                } 
Successfully create mesh pattern P_mesh.
1
set_pg_strategy S_default_vddvss        -core   -pattern   { {name: P_mesh} {nets:{VSS VDD}} }  -extension { {{stop:outermost_ring}} }
Successfully set PG strategy S_default_vddvss.
compile_pg -strategies {S_default_vddvss} 
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Loading library and design information.
Updating PG strategies.
Updating strategy S_default_vddvss.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies S_default_vddvss .
User specified offset for layer M8 in pattern P_mesh may result in some wires (partially) out of routing area boundary.
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies S_default_vddvss .
Check and fix DRC for 27 wires for strategy S_default_vddvss.
Checking DRC for 27 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 27 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies S_default_vddvss .
Working on strategy S_default_vddvss.
Number of detected intersections: 91
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 91 stacked vias for strategy S_default_vddvss.
Checking DRC for 91 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy S_default_vddvss: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 54 stacked vias.
Checking DRC for 54 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy S_default_vddvss.
Checking 91 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 54 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 27 wires.
Committing wires takes 0.00 seconds.
Committed 145 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
# ================================================ #
#             #  Creates rails  #
# ================================================ #
create_pg_std_cell_conn_pattern std_rail_conn1 -rail_width 0.094 -layers M1
Successfully create standard cell rail pattern std_rail_conn1.
set_pg_strategy  std_rail_1 -pattern {{name : std_rail_conn1} {nets: "VDD VSS"}} -core
Successfully set PG strategy std_rail_1.
compile_pg -strategies std_rail_1
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Loading library and design information.
Updating PG strategies.
Updating strategy std_rail_1.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy std_rail_1.
DRC checking and fixing for standard cell rail strategy std_rail_1.
Checking DRC for 341 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 341 wires after DRC fixing.
Wire DRC checking runtime 1.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 2217 stacked vias.
Checking DRC for 2217 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2217 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 2217 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 3:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 341 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 2 seconds.
Successfully compiled PG.
Overall runtime: 2 seconds.
1
# ================================================ #
#             #  Creates vias  #
# ================================================ #
create_pg_vias -nets { VDD VSS } -from_layers M8 -to_layers M1 -drc no_check
Updating PG net and connection through connect_pg_net auto-mode for the design.
Successfully updated PG connection.
Update PG connection runtime: 0 seconds.
Query intersections and create vias.
Object query runtime: 0 seconds.
Determining intersections for 372 shapes starts
Intersection detection runtime: 0 seconds.
Instantiating vias for 2217 intersections starts
Via instantiation runtime: 0 seconds.
Committed 15519 vias.
Committing vias takes 0.00 seconds.
Overall runtime: 0 seconds.
Successfully created PG Vias.
1
set_via_def -pitch "0.27 0.27" -vias [get_vias -filter "via_def.name != VIA89_C"] -size "1 4"
{VIA_SA_153 VIA_SA_154 VIA_SA_155 VIA_SA_156 VIA_SA_157 VIA_SA_158 VIA_SA_159 VIA_SA_160 VIA_SA_161 VIA_SA_162 VIA_SA_163 VIA_SA_164 VIA_SA_165 VIA_SA_166 VIA_SA_167 VIA_SA_168 VIA_SA_169 VIA_SA_170 VIA_SA_171 VIA_SA_172 VIA_SA_173 VIA_SA_174 VIA_SA_175 VIA_SA_176 VIA_SA_177 VIA_SA_178 VIA_SA_179 VIA_SA_180 VIA_SA_181 VIA_SA_182 VIA_SA_183 VIA_SA_184 VIA_SA_185 VIA_SA_186 VIA_SA_187 VIA_SA_188 VIA_SA_189 VIA_SA_190 VIA_SA_191 VIA_SA_192 VIA_SA_193 VIA_SA_194 VIA_SA_195 VIA_SA_196 VIA_SA_197 VIA_SA_198 VIA_SA_199 VIA_SA_200 VIA_SA_201 VIA_SA_202 VIA_SA_203 VIA_SA_204 VIA_SA_205 VIA_SA_206 VIA_SA_207 VIA_SA_208 VIA_SA_209 VIA_SA_210 VIA_SA_211 VIA_SA_212 VIA_SA_213 VIA_SA_214 VIA_SA_215 VIA_SA_216 VIA_SA_217 VIA_SA_218 VIA_SA_219 VIA_SA_220 VIA_SA_221 VIA_SA_222 VIA_SA_223 VIA_SA_224 VIA_SA_225 VIA_SA_226 VIA_SA_227 VIA_SA_228 VIA_SA_229 VIA_SA_230 VIA_SA_231 VIA_SA_232 VIA_SA_233 VIA_SA_234 VIA_SA_235 VIA_SA_236 VIA_SA_237 VIA_SA_238 VIA_SA_239 VIA_SA_240 VIA_SA_241 VIA_SA_242 VIA_SA_243 VIA_SA_244 VIA_SA_245 VIA_SA_246 VIA_SA_247 VIA_SA_248 VIA_SA_249 VIA_SA_250 VIA_SA_251 VIA_SA_252 ...}
# set_via_def -via_def VIA23SQ_C -pitch "0.2 0.2" -vias [get_vias -filter "via_def.name == VIA23SQ_C"] -size "1 10"
## 
check_pg_drc
Design 'cv32e40p_powerplan' has missing meta data file '__private_meta_data_:cv32e40p_floorplan_dppinassgn.err', for attached data file 'cv32e40p_floorplan_dppinassgn.err'
Command check_pg_drc started  at Sun Jun 29 18:00:15 2025
Command check_pg_drc finished at Sun Jun 29 18:00:16 2025
CPU usage for check_pg_drc: 0.48 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.48 seconds ( 0.00 hours)
No errors found.
check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
check_pg_connectivity -check_std_cell_pins none
Loading cell instances...
Number of Standard Cells: 0
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 189
Number of VDD Vias: 8460
Number of VDD Terminals: 0
Number of VSS Wires: 187
Number of VSS Vias: 7212
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
## 
sh mkdir -p reports
check_pg_connectivity > ./reports/check_pg_connectivity.rpt
check_pg_missing_vias > ./reports/check_pg_missing_vias.rpt
check_pg_drc > ./reports/check_pg_drc.rpt
save_block -as cv32e40p_powerplan
Information: Saving block 'cv32e40p_top:cv32e40p_powerplan.design'
1
start_gui
icc2_shell> gui_show_error_data
icc2_shell> quit
Maximum memory usage for this session: 397.25 MB
CPU usage for this session:     16 seconds (  0.00 hours)
Elapsed time for this session:     33 seconds (  0.01 hours)
Thank you for using IC Compiler II.

