`timescale 1ns/1ps
module barrelshifter32_tb;
    reg [31:0] a;
    reg [4:0] b;
    reg [1:0] aluc;
    wire [31:0] c;

    barrelshifter32 uut (
        .a(a),
        .b(b),
        .aluc(aluc),
        .c(c)
    );

    initial begin
        a = 32'hABCDEF12;
        b = 5'b00100;  
        aluc = 2'b00;
        #40 

        a = 32'h12345678;
        b = 5'b00010;  
        aluc = 2'b10;
        #40
        
        a = 32'hABCDEF12;
        b = 5'b00011;  
        aluc = 2'b01;
        #40 
        
        a = 32'hFEDCBA98;
        b = 5'b00011;  
        aluc = 2'b11;
        #40 
        
        a = 32'b11010101_01010101_01011101_01010101;
        b = 5'b0011_0;
        aluc = 2'b00;
        
        #40
        a = 32'b11010101_01010101_01011101_01010101;        
        b = 5'b0011_0;
        aluc = 2'b10;
        
        #40
        a = 32'b11010101_01010101_01011101_01010101;
        b = 5'b0001_0;
        aluc = 2'b01;
        
        #40
        a = 32'b11010101_01010101_01011101_01010101;
        b = 5'b0010_0;
        aluc = 2'b11;       
                    
        #40
        a = 32'b11010101_01010101_01011101_01010101;
        b = 5'b0100_0;
        aluc = 2'b01;
        
        #40
        a = 32'b11010101_01010101_01011101_01010101;
        b = 5'b1000_0;
        aluc = 2'b11;
         
    end
endmodule
