// Seed: 1461857399
module module_0 (
    input wor id_0,
    output wire id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input wand id_9,
    input supply1 id_10
);
  always @(1 or posedge 1) {1, id_4, id_5, 1} += 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3,
    output tri1 id_4,
    output tri id_5,
    input wand id_6,
    input supply1 id_7,
    inout tri id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12,
    output wand id_13,
    input tri id_14,
    output uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18
    , id_24,
    output wand id_19,
    output wire id_20,
    input wand id_21,
    input tri id_22
);
  module_0(
      id_7, id_4, id_13, id_6, id_16, id_16, id_18, id_20, id_22, id_9, id_22
  );
endmodule
