Verilator Tree Dump (format 0x3900) from <e688> to <e696>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7200 <e227> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab5ff980 <e366> {c1ai}
    1:2:2: SCOPE 0xaaaaab5ff880 <e431> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5f7200]
    1:2:2:1: VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffb20 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffc00 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab5ffce0 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab60eb20 <e646> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab5f9990 <e453> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab5f9cb0 <e456> {c1ai} traceInitSub0 => CFUNC 0xaaaaab5f9b20 <e455> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab5f9b20 <e455> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa000 <e460> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab5f9ee0 <e458> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa350 <e467> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab5fa230 <e464> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb20 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa6a0 <e474> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D
    1:2:2:2:3:1: VARREF 0xaaaaab5fa580 <e471> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab5ffc00 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fa9f0 <e481> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab5fa8d0 <e478> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab5ffce0 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fad40 <e488> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicRightShiftRegister_PosEdge_8Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab60bf00 <e513> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab5fb090 <e495> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicRightShiftRegister_PosEdge_8Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab60c150 <e518> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb20 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609a30 <e502> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  LogicRightShiftRegister_PosEdge_8Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab60c270 <e523> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab5ffc00 <e374> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  TOP->D -> VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab609d80 <e509> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  LogicRightShiftRegister_PosEdge_8Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab60c390 <e528> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab5ffce0 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60ddd0 <e601> {c7af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGN 0xaaaaab6013a0 <e607> {c10ap} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:2:3:1: COND 0xaaaaab601460 <e263> {c10ar} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:2:3:1:1: VARREF 0xaaaaab601520 <e259> {c9an} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab5ffb20 <e371> {c3al} @dt=0xaaaaab5f5070@(G/w1)  TOP->reset -> VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: CONST 0xaaaaab601640 <e260> {c10ar} @dt=0xaaaaab5ecb20@(G/w8)  8'h0
    1:2:2:2:3:1:3: SHIFTR 0xaaaaab601780 <e261> {c12at} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:2:3:1:3:1: VARREF 0xaaaaab601840 <e212> {c12ar} @dt=0xaaaaab5ecb20@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab5ffce0 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2: CONST 0xaaaaab601960 <e221> {c12aw} @dt=0xaaaaab5f2750@(G/sw32)  32'sh1
    1:2:2:2:3:2: VARREF 0xaaaaab601aa0 <e210> {c10an} @dt=0xaaaaab5ecb20@(G/w8)  Q [LV] => VARSCOPE 0xaaaaab5ffce0 <e377> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  TOP->Q -> VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab60ca90 <e617> {c1ai}  _eval
    1:2:2:2:3: IF 0xaaaaab60f5c0 <e674> {c7am}
    1:2:2:2:3:1: AND 0xaaaaab60f500 <e675> {c7ao} @dt=0xaaaaab5f5070@(G/w1)
    1:2:2:2:3:1:1: VARREF 0xaaaaab60f200 <e671> {c7ao} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0xaaaaab60f440 <e672> {c7ao} @dt=0xaaaaab5f5070@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0xaaaaab60f320 <e669> {c7ao} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock [RV] <- VARSCOPE 0xaaaaab60eb20 <e646> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2:3:2: CCALL 0xaaaaab60df60 <e636> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab60ddd0 <e601> {c7af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0xaaaaab60f140 <e662> {c2al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:2:2:4:1: VARREF 0xaaaaab60f020 <e660> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0xaaaaab60ef00 <e661> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60eb20 <e646> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60cc50 <e619> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0xaaaaab60ee40 <e654> {c2al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:2:2:3:1: VARREF 0xaaaaab60ec00 <e652> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab5ffa40 <e368> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->clock -> VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab60ed20 <e653> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab60eb20 <e646> {c2al} @dt=0xaaaaab5f5070@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab60e5a0 <e621> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0xaaaaab60e730 <e623> {c1ai}  _final [SLOW]
    1:2:2:2: CFUNC 0xaaaaab602bd0 <e690#> {c1ai}  _change_request
    1:2:2:2:3: CRETURN 0xaaaaab603000 <e694#> {c1ai}
    1:2:2:2:3:1: CCALL 0xaaaaab602ef0 <e695#> {c1ai} _change_request_1 => CFUNC 0xaaaaab602d60 <e692#> {c1ai}  _change_request_1
    1:2:2:2: CFUNC 0xaaaaab602d60 <e692#> {c1ai}  _change_request_1
    1:2:2:2:3: CHANGEDET 0xaaaaab6030c0 <e696#> {c1ai}
    1:2: VAR 0xaaaaab60e8c0 <e643> {c2al} @dt=0xaaaaab5f5070@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e432> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
