#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep  8 09:42:56 2023
# Process ID: 28700
# Current directory: C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.runs/synth_1
# Command line: vivado.exe -log bcd_adders.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bcd_adders.tcl
# Log file: C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.runs/synth_1/bcd_adders.vds
# Journal file: C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bcd_adders.tcl -notrace
Command: synth_design -top bcd_adders -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.453 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bcd_adders' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:49]
	Parameter digit_count bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'FirstBCDAdder' of component 'bcd_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:44]
	Parameter fa_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:36' bound to instance 'AdderIn' of component 'ripple_carry_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:69]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:53]
	Parameter fa_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'First' of component 'full_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:90]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Middle' of component 'full_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:101]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Middle' of component 'full_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:101]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Last' of component 'full_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:112]
	Parameter input_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'not_elementwise_or_vector' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/not_elementwise_or_vector.vhd:34' bound to instance 'ZeroFlag' of component 'not_elementwise_or_vector' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:123]
INFO: [Synth 8-638] synthesizing module 'not_elementwise_or_vector' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/not_elementwise_or_vector.vhd:43]
	Parameter input_count bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'not_elementwise_or_vector' (2#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/not_elementwise_or_vector.vhd:43]
	Parameter sum_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'saturation' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/saturation.vhd:34' bound to instance 'SaturationLogic' of component 'saturation' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:141]
INFO: [Synth 8-638] synthesizing module 'saturation' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/saturation.vhd:45]
	Parameter sum_count bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'saturation' (3#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/saturation.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (4#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:53]
	Parameter fa_count bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/ripple_carry_adder.vhd:36' bound to instance 'AdderOut' of component 'ripple_carry_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (5#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:44]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'LastBCDAdder' of component 'bcd_adder' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:101]
INFO: [Synth 8-3491] module 'bcd_to_ssd' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_to_ssd.vhd:34' bound to instance 'BCDToSSD' of component 'bcd_to_ssd' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:111]
INFO: [Synth 8-638] synthesizing module 'bcd_to_ssd' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_to_ssd.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'bcd_to_ssd' (6#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_to_ssd.vhd:39]
INFO: [Synth 8-3491] module 'bcd_to_ssd' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_to_ssd.vhd:34' bound to instance 'BCDToSSD' of component 'bcd_to_ssd' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:111]
INFO: [Synth 8-3491] module 'bcd_to_ssd' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_to_ssd.vhd:34' bound to instance 'BCDToSSD' of component 'bcd_to_ssd' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:118]
INFO: [Synth 8-3491] module 'ssd_clock_divider' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_clock_divider.vhd:34' bound to instance 'SSDCLK' of component 'ssd_clock_divider' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:126]
INFO: [Synth 8-638] synthesizing module 'ssd_clock_divider' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_clock_divider.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ssd_clock_divider' (7#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_clock_divider.vhd:39]
	Parameter ssd_used_count bound to: 3 - type: integer 
	Parameter ssd_total_count bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ssd_mux' declared at 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_mux.vhd:36' bound to instance 'SSDMux' of component 'ssd_mux' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ssd_mux' [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_mux.vhd:47]
	Parameter ssd_used_count bound to: 3 - type: integer 
	Parameter ssd_total_count bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ssd_mux' (8#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/imports/new/ssd_mux.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'bcd_adders' (9#1) [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/sources_1/new/bcd_adders.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.453 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1005.453 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1005.453 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/constrs_1/new/nexys4_constraints.xdc]
Finished Parsing XDC File [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/constrs_1/new/nexys4_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.srcs/constrs_1/new/nexys4_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bcd_adders_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bcd_adders_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1062.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 36    
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   18 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1062.055 ; gain = 56.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 1070.016 ; gain = 64.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |    14|
|5     |LUT3   |     8|
|6     |LUT4   |     7|
|7     |LUT5   |     9|
|8     |LUT6   |    26|
|9     |FDRE   |    32|
|10    |IBUF   |    18|
|11    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1075.410 ; gain = 13.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 1075.410 ; gain = 69.957
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1087.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1088.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1088.504 ; gain = 83.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/twos_complement_arithmetic/twos_complement_arithmetic.runs/synth_1/bcd_adders.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bcd_adders_utilization_synth.rpt -pb bcd_adders_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  8 09:43:46 2023...
