

================================================================
== Vitis HLS Report for 'FFT0_1'
================================================================
* Date:           Fri Feb  4 03:54:35 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        fft_32
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FFT0_1_Pipeline_FFT_label1_fu_52  |FFT0_1_Pipeline_FFT_label1  |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     26|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   4|    367|    605|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     14|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   4|    378|    645|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   5|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |grp_FFT0_1_Pipeline_FFT_label1_fu_52  |FFT0_1_Pipeline_FFT_label1  |        0|   4|  367|  605|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                                 |                            |        0|   4|  367|  605|    0|
    +--------------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |sub15_cast_fu_83_p2  |         +|   0|  0|  13|           4|           2|
    |sub_fu_76_p2         |         +|   0|  0|  13|           4|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|           8|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  2|   0|    2|          0|
    |grp_FFT0_1_Pipeline_FFT_label1_fu_52_ap_start_reg  |  1|   0|    1|          0|
    |sub15_cast_reg_110                                 |  4|   0|    4|          0|
    |sub_reg_105                                        |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 11|   0|   11|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|                 FFT0.1|  return value|
|FFT_stage_offset                |   in|    4|     ap_none|       FFT_stage_offset|        scalar|
|pass_check_offset               |   in|    4|     ap_none|      pass_check_offset|        scalar|
|index_shift_offset              |   in|    3|     ap_none|     index_shift_offset|        scalar|
|pass_shift_offset               |   in|    3|     ap_none|      pass_shift_offset|        scalar|
|data_IN_M_real_0_0_0_address0   |  out|    5|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_ce0        |  out|    1|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_q0         |   in|   16|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_address1   |  out|    5|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_ce1        |  out|    1|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_real_0_0_0_q1         |   in|   16|   ap_memory|   data_IN_M_real_0_0_0|         array|
|data_IN_M_imag_0_0_0_address0   |  out|    5|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_ce0        |  out|    1|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_q0         |   in|   16|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_address1   |  out|    5|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_ce1        |  out|    1|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_IN_M_imag_0_0_0_q1         |   in|   16|   ap_memory|   data_IN_M_imag_0_0_0|         array|
|data_OUT_M_real_0_0_0_address0  |  out|    5|   ap_memory|  data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_ce0       |  out|    1|   ap_memory|  data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_we0       |  out|    1|   ap_memory|  data_OUT_M_real_0_0_0|         array|
|data_OUT_M_real_0_0_0_d0        |  out|   16|   ap_memory|  data_OUT_M_real_0_0_0|         array|
|data_OUT_M_imag_0_0_0_address0  |  out|    5|   ap_memory|  data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_ce0       |  out|    1|   ap_memory|  data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_we0       |  out|    1|   ap_memory|  data_OUT_M_imag_0_0_0|         array|
|data_OUT_M_imag_0_0_0_d0        |  out|   16|   ap_memory|  data_OUT_M_imag_0_0_0|         array|
+--------------------------------+-----+-----+------------+-----------------------+--------------+

