Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 12 15:25:58 2023
| Host         : yusux running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file platform_timing_summary_routed.rpt -pb platform_timing_summary_routed.pb -rpx platform_timing_summary_routed.rpx -warn_on_violation
| Design       : platform
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               27          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13081)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10438)
5. checking no_input_delay (21)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13081)
----------------------------
 There are 862 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[14]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[4]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[5]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: U1/U2/IfId_inst_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U9/BTN_OK_reg[0]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[10]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[2]/Q (HIGH)

 There are 1986 register/latch pins with no clock driven by root clock pin: U9/SW_OK_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10438)
----------------------------------------------------
 There are 10438 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10463          inf        0.000                      0                10463           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10463 Endpoints
Min Delay         10463 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.692ns  (logic 4.920ns (22.681%)  route 16.772ns (77.319%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.232    18.767    Blue_OBUF[0]
    T23                  OBUF (Prop_obuf_I_O)         2.925    21.692 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.692    Blue[3]
    T23                                                               r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.606ns  (logic 4.916ns (22.752%)  route 16.690ns (77.248%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.150    18.685    Blue_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         2.921    21.606 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.606    Blue[2]
    T22                                                               r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.503ns  (logic 4.899ns (22.783%)  route 16.604ns (77.217%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.064    18.599    Blue_OBUF[0]
    R20                  OBUF (Prop_obuf_I_O)         2.904    21.503 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.503    Blue[1]
    R20                                                               r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.417ns  (logic 4.899ns (22.875%)  route 16.518ns (77.125%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.978    18.513    Blue_OBUF[0]
    T20                  OBUF (Prop_obuf_I_O)         2.904    21.417 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.417    Blue[0]
    T20                                                               r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.366ns  (logic 4.935ns (23.096%)  route 16.432ns (76.904%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.892    18.427    Blue_OBUF[0]
    T25                  OBUF (Prop_obuf_I_O)         2.940    21.366 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.366    Green[3]
    T25                                                               r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.277ns  (logic 4.931ns (23.177%)  route 16.345ns (76.823%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.806    18.340    Blue_OBUF[0]
    T24                  OBUF (Prop_obuf_I_O)         2.936    21.277 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.277    Green[2]
    T24                                                               r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.183ns  (logic 4.924ns (23.244%)  route 16.259ns (76.756%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.719    18.254    Blue_OBUF[0]
    R23                  OBUF (Prop_obuf_I_O)         2.929    21.183 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.183    Green[1]
    R23                                                               r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.093ns  (logic 4.920ns (23.326%)  route 16.173ns (76.674%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.633    18.168    Blue_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.925    21.093 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.093    Green[0]
    R22                                                               r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.994ns  (logic 4.907ns (23.375%)  route 16.087ns (76.625%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.547    18.082    Blue_OBUF[0]
    P21                  OBUF (Prop_obuf_I_O)         2.912    20.994 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.994    Red[3]
    P21                                                               r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.909ns  (logic 4.908ns (23.474%)  route 16.001ns (76.526%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT5=6 LUT6=5 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE                         0.000     0.000 r  U11/vga_controller/v_count_reg[1]/C
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=21, routed)          1.149     1.353    U11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X79Y98         LUT5 (Prop_lut5_I1_O)        0.123     1.476 f  U11/vga_controller/Red_OBUF[3]_inst_i_35/O
                         net (fo=1, routed)           0.446     1.923    U11/vga_controller/Red_OBUF[3]_inst_i_35_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I0_O)        0.043     1.966 f  U11/vga_controller/Red_OBUF[3]_inst_i_17/O
                         net (fo=1, routed)           0.247     2.213    U11/vga_controller/Red_OBUF[3]_inst_i_17_n_0
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.256 f  U11/vga_controller/Red_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.437     2.693    U11/vga_controller/h_count_reg[8]_1
    SLICE_X80Y98         LUT5 (Prop_lut5_I4_O)        0.043     2.736 r  U11/vga_controller/Red_OBUF[3]_inst_i_2/O
                         net (fo=38, routed)          0.364     3.100    U11/vga_controller/h_count_reg[8]_0
    SLICE_X81Y98         LUT3 (Prop_lut3_I0_O)        0.043     3.143 r  U11/vga_controller/display_data_reg_0_63_0_2_i_22/O
                         net (fo=1, routed)           0.000     3.143    U11/vga_controller/display_data_reg_0_63_0_2_i_22_n_0
    SLICE_X81Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124     3.267 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=447, routed)         3.163     6.430    U11/vga_display/display_data_reg_640_703_0_2/ADDRB3
    SLICE_X86Y104        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     6.554 r  U11/vga_display/display_data_reg_640_703_0_2/RAMB/O
                         net (fo=1, routed)           0.626     7.180    U11/vga_display/display_data_reg_640_703_0_2_n_1
    SLICE_X87Y107        LUT6 (Prop_lut6_I1_O)        0.043     7.223 r  U11/vga_display/text_ascii_carry_i_113/O
                         net (fo=1, routed)           0.000     7.223    U11/vga_display/text_ascii_carry_i_113_n_0
    SLICE_X87Y107        MUXF7 (Prop_muxf7_I0_O)      0.107     7.330 r  U11/vga_display/text_ascii_carry_i_57/O
                         net (fo=1, routed)           0.000     7.330    U11/vga_display/text_ascii_carry_i_57_n_0
    SLICE_X87Y107        MUXF8 (Prop_muxf8_I1_O)      0.043     7.373 r  U11/vga_display/text_ascii_carry_i_22/O
                         net (fo=1, routed)           0.774     8.147    U11/vga_display/text_ascii_carry_i_22_n_0
    SLICE_X93Y101        LUT6 (Prop_lut6_I5_O)        0.126     8.273 r  U11/vga_display/text_ascii_carry_i_3/O
                         net (fo=2, routed)           0.706     8.979    U11/vga_display/text_ascii0[1]
    SLICE_X85Y99         LUT2 (Prop_lut2_I0_O)        0.043     9.022 r  U11/vga_display/text_ascii_carry_i_7/O
                         net (fo=1, routed)           0.000     9.022    U11/vga_display/text_ascii_carry_i_7_n_0
    SLICE_X85Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     9.131 r  U11/vga_display/text_ascii_carry/O[1]
                         net (fo=2, routed)           0.353     9.485    U11/vga_display/font_addr0[1]
    SLICE_X84Y98         LUT2 (Prop_lut2_I0_O)        0.123     9.608 r  U11/vga_display/g0_b0_i_6/O
                         net (fo=1, routed)           0.000     9.608    U11/vga_display/g0_b0_i_6_n_0
    SLICE_X84Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     9.725 r  U11/vga_display/g0_b0_i_4/O[2]
                         net (fo=416, routed)         2.241    11.965    U11/vga_controller/sel[2]
    SLICE_X74Y86         LUT6 (Prop_lut6_I5_O)        0.122    12.087 r  U11/vga_controller/g8_b2/O
                         net (fo=2, routed)           0.444    12.531    U11/vga_controller/g8_b2_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.043    12.574 r  U11/vga_controller/Red_OBUF[3]_inst_i_89/O
                         net (fo=1, routed)           0.491    13.066    U11/vga_controller/Red_OBUF[3]_inst_i_89_n_0
    SLICE_X76Y90         LUT6 (Prop_lut6_I1_O)        0.043    13.109 r  U11/vga_controller/Red_OBUF[3]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.109    U11/vga_controller/Red_OBUF[3]_inst_i_42_n_0
    SLICE_X76Y90         MUXF7 (Prop_muxf7_I0_O)      0.115    13.224 r  U11/vga_controller/Red_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.000    13.224    U11/vga_display/Red_OBUF[3]_inst_i_3
    SLICE_X76Y90         MUXF8 (Prop_muxf8_I0_O)      0.046    13.270 r  U11/vga_display/Red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.739    14.008    U11/vga_controller/Red_OBUF[3]_inst_i_1_0[2]
    SLICE_X80Y96         LUT5 (Prop_lut5_I4_O)        0.125    14.133 r  U11/vga_controller/Red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.359    14.492    U11/vga_controller/Red_OBUF[3]_inst_i_3_n_0
    SLICE_X80Y96         LUT5 (Prop_lut5_I1_O)        0.043    14.535 r  U11/vga_controller/Red_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.461    17.996    Blue_OBUF[0]
    R21                  OBUF (Prop_obuf_I_O)         2.913    20.909 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.909    Red[2]
    R21                                                               r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/U2/IfId_pc_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/IdEx_pc_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.091ns (61.434%)  route 0.057ns (38.566%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y136        FDCE                         0.000     0.000 r  U1/U2/IfId_pc_reg[30]/C
    SLICE_X93Y136        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IfId_pc_reg[30]/Q
                         net (fo=2, routed)           0.057     0.148    U1/U2/IfId_pc[30]
    SLICE_X93Y136        FDCE                                         r  U1/U2/IdEx_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y123       FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[13]/C
    SLICE_X103Y123       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[13]/Q
                         net (fo=2, routed)           0.062     0.162    U1/U2/ExMa_inst_reg[31]_0[1]
    SLICE_X103Y123       FDCE                                         r  U1/U2/MaWb_inst_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_inst_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_inst_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDCE                         0.000     0.000 r  U1/U2/ExMa_inst_reg[20]/C
    SLICE_X71Y122        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_inst_reg[20]/Q
                         net (fo=2, routed)           0.062     0.162    U1/U2/ExMa_inst_reg[31]_0[7]
    SLICE_X71Y122        FDCE                                         r  U1/U2/MaWb_inst_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y132       FDCE                         0.000     0.000 r  U1/U2/ExMa_pc_reg[14]/C
    SLICE_X107Y132       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc_reg[14]/Q
                         net (fo=2, routed)           0.064     0.164    U1/U2/ExMa_pc[14]
    SLICE_X107Y132       FDCE                                         r  U1/U2/MaWb_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_pc_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_pc_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y128       FDCE                         0.000     0.000 r  U1/U2/ExMa_pc_reg[9]/C
    SLICE_X107Y128       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U1/U2/ExMa_pc_reg[9]/Q
                         net (fo=2, routed)           0.064     0.164    U1/U2/ExMa_pc_reg[31]_0[5]
    SLICE_X107Y128       FDCE                                         r  U1/U2/MaWb_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IfId_pc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/IdEx_pc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.091ns (48.661%)  route 0.096ns (51.339%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y124       FDCE                         0.000     0.000 r  U1/U2/IfId_pc_reg[1]/C
    SLICE_X101Y124       FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IfId_pc_reg[1]/Q
                         net (fo=2, routed)           0.096     0.187    U1/U2/IfId_pc[1]
    SLICE_X101Y124       FDCE                                         r  U1/U2/IdEx_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/ExMa_rd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/MaWb_rd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.188ns  (logic 0.118ns (62.652%)  route 0.070ns (37.348%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y135        FDCE                         0.000     0.000 r  U1/U2/ExMa_rd_reg[2]/C
    SLICE_X98Y135        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  U1/U2/ExMa_rd_reg[2]/Q
                         net (fo=3, routed)           0.070     0.188    U1/U2/ExMa_rd[2]
    SLICE_X98Y135        FDCE                                         r  U1/U2/MaWb_rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U2/IdEx_mem_wen_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U2/ExMa_mem_wen_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.091ns (47.736%)  route 0.100ns (52.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y124        FDCE                         0.000     0.000 r  U1/U2/IdEx_mem_wen_reg[3]/C
    SLICE_X96Y124        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  U1/U2/IdEx_mem_wen_reg[3]/Q
                         net (fo=1, routed)           0.100     0.191    U1/U2/IdEx_mem_wen_reg_n_0_[3]
    SLICE_X96Y124        FDCE                                         r  U1/U2/ExMa_mem_wen_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[3]/C
    SLICE_X109Y114       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U10/counter1_Lock_reg[3]/Q
                         net (fo=2, routed)           0.064     0.164    U10/counter1_Lock_reg_n_0_[3]
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.028     0.192 r  U10/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.192    U10/p_1_in[2]
    SLICE_X108Y114       FDCE                                         r  U10/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X109Y113       FDCE (Prop_fdce_C_Q)         0.100     0.100 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.064     0.164    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.028     0.192 r  U10/counter2[2]_i_1/O
                         net (fo=1, routed)           0.000     0.192    U10/counter2[2]_i_1_n_0
    SLICE_X108Y113       FDCE                                         r  U10/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------





