# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Phase 2.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../Phase 2.srcs/sim_1/new/Lab2_comparison_tb.vhd" \

# Do not sort compile order
nosort
