{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1977, "design__instance__area": 38398.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019023388624191284, "power__switching__total": 0.009118105284869671, "power__leakage__total": 4.999412794859381e-07, "power__total": 0.028141994029283524, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.275524638680682, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.27964562013118616, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.670867380636311, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.340168125518266, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.29237565973617324, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3004771794205946, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.0110881307274326, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.294755783679255, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -140.58978024133808, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.294755783679255, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 57, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.294756, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 57, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2676385022691294, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27042599480704266, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3036577741870697, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.244691940302418, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26640743143345674, "clock__skew__worst_setup": 0.26869060514817095, "timing__hold__ws": 0.30034892090204734, "timing__setup__ws": -4.39222270985686, "timing__hold__tns": 0, "timing__setup__tns": -148.0900848310335, "timing__hold__wns": 0, "timing__setup__wns": -4.39222270985686, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 172, "timing__setup_r2r__ws": -4.392223, "timing__setup_r2r_vio__count": 172, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 1977, "design__instance__area__stdcell": 38398.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.491749, "design__instance__utilization__stdcell": 0.491749, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 40956.8, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 179, "design__instance__count__class:clock_buffer": 18, "design__instance__count__class:clock_inverter": 14, "design__instance__count__setup_buffer": 60, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1377, "route__net__special": 2, "route__drc_errors__iter:1": 220, "route__wirelength__iter:1": 45764, "route__drc_errors__iter:2": 21, "route__wirelength__iter:2": 45351, "route__drc_errors__iter:3": 12, "route__wirelength__iter:3": 45314, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 45290, "route__drc_errors": 0, "route__wirelength": 45290, "route__vias": 7816, "route__vias__singlecut": 7816, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 688.54, "design__instance__count__class:fill_cell": 3065, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.273832603232148, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.277156055950357, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6654690320486979, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3865221585533973, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2897373256658369, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.296121441304894, "timing__hold__ws__corner:min_ss_125C_4v50": 1.0157588391241272, "timing__setup__ws__corner:min_ss_125C_4v50": -4.213170376273467, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -134.56143602467316, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.213170376273467, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 57, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.213171, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 57, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26640743143345674, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.26869060514817095, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30034892090204734, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.274551611438806, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.27747907534850735, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2827607950040851, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6767246954352846, "timing__setup__ws__corner:max_tt_025C_5v00": 2.2846738481074973, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.29545408622591773, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.30567346741201123, "timing__hold__ws__corner:max_ss_125C_4v50": 1.0068959284678844, "timing__setup__ws__corner:max_ss_125C_4v50": -4.39222270985686, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -148.0900848310335, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.39222270985686, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 58, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.392223, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 58, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.26907074552255367, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2724655300721123, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.3076531894099375, "timing__setup__ws__corner:max_ff_n40C_5v50": 5.207515011048384, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99894, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99967, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00106407, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00149667, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000332026, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00149667, "design_powergrid__voltage__worst": 0.00149667, "design_powergrid__voltage__worst__net:VDD": 4.99894, "design_powergrid__drop__worst": 0.00149667, "design_powergrid__drop__worst__net:VDD": 0.00106407, "design_powergrid__voltage__worst__net:VSS": 0.00149667, "design_powergrid__drop__worst__net:VSS": 0.00149667, "ir__voltage__worst": 5, "ir__drop__avg": 0.000334, "ir__drop__worst": 0.00106, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}