
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.104932                       # Number of seconds simulated
sim_ticks                                1104931647500                       # Number of ticks simulated
final_tick                               1104931647500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 389572                       # Simulator instruction rate (inst/s)
host_op_rate                                   569125                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              860899881                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658760                       # Number of bytes of host memory used
host_seconds                                  1283.46                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           59296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        31659264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31718560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        59296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     18084800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18084800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           989352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              991205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        565150                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             565150                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              53665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           28652690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28706355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         53665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16367347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16367347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16367347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             53665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          28652690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45073702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      991205                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     565150                       # Number of write requests accepted
system.mem_ctrls.readBursts                    991205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   565150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               63403584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   33536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                31506240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31718560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18084800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    524                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72849                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             64815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             61489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            61602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            63048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            63548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            63367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            64546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            30770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32354                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1104928402500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                991205                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               565150                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  974252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       737526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.686663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.268926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.046033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       517767     70.20%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       138925     18.84%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30154      4.09%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13024      1.77%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        16707      2.27%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5063      0.69%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1898      0.26%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1204      0.16%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12784      1.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       737526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.634344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.499193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    308.671849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        28577     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28587                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.220590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.193646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10558     36.93%     36.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1182      4.13%     41.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16830     58.87%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28587                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  26234421250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44809690000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 4953405000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26481.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45231.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        57.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   531246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214193                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     709946.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    50.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2613389940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1389045900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              3525267900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1266418980                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43093025040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          24919256580                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1624990560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    146370329640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     43721516160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     150667014645                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           419199910335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            379.389903                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1046026988750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2315993000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18272942000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 611185208750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 113856747500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   38313052750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 320987703500                       # Time in different power states
system.mem_ctrls_1.actEnergy               2652552840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1409865270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              3548194440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1303308720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42821968800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24919782120                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1626228960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    144908293890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     43816692000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     151338798435                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           418356893085                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            378.626941                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1045985085250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2316532500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18158084000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 614135875750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 114106130750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   38433730750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 317781293750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2209863295                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688906                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688906                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743411                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892950                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840559                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245121                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985461                       # number of memory refs
system.cpu.num_load_insts                   225946751                       # Number of load instructions
system.cpu.num_store_insts                   70038710                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2209863295                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94740      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349067     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946751     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038710      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3166487                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.108247                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           292816939                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3168535                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.413983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3930818500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.108247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997123                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         2012                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         299154009                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        299154009                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    223585218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       223585218                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69231721                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69231721                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     292816939                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        292816939                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    292816939                       # number of overall hits
system.cpu.dcache.overall_hits::total       292816939                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2345160                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2345160                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       806991                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       806991                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      3152151                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3152151                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3168535                       # number of overall misses
system.cpu.dcache.overall_misses::total       3168535                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  74549189500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  74549189500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  49976768500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  49976768500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 124525958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 124525958000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 124525958000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 124525958000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038712                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010380                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011522                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011522                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010650                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010705                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010705                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31788.530207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31788.530207                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61929.771831                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61929.771831                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39505.073837                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39505.073837                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39300.799265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39300.799265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2488                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   207.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1557788                       # number of writebacks
system.cpu.dcache.writebacks::total           1557788                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2345160                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2345160                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       806991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       806991                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3152151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3152151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3168535                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3168535                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72204029500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72204029500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  49169777500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49169777500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1347662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1347662000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 121373807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 121373807000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 122721469000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 122721469000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011522                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010705                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30788.530207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30788.530207                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60929.771831                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60929.771831                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 82254.760742                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82254.760742                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38505.073837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38505.073837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38731.296640                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38731.296640                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1254                       # number of replacements
system.cpu.icache.tags.tagsinuse           768.690523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687395728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2134                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          322116.086223                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   768.690523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.750674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.750674                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          880                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          815                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687399996                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687399996                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    687395728                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687395728                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687395728                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687395728                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687395728                       # number of overall hits
system.cpu.icache.overall_hits::total       687395728                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2134                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2134                       # number of overall misses
system.cpu.icache.overall_misses::total          2134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    175424000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    175424000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    175424000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    175424000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    175424000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    175424000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397862                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82204.311153                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82204.311153                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82204.311153                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82204.311153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82204.311153                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82204.311153                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu.icache.writebacks::total              1254                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2134                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2134                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2134                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2134                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2134                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2134                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    173290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    173290000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    173290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    173290000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    173290000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    173290000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 81204.311153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81204.311153                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 81204.311153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81204.311153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 81204.311153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81204.311153                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    964056                       # number of replacements
system.l2.tags.tagsinuse                 32638.730201                       # Cycle average of tags in use
system.l2.tags.total_refs                     5337069                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    996824                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.354074                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                5516305000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      175.976170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         37.300802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32425.453229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.005370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.989546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996055                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          517                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13673642                       # Number of tag accesses
system.l2.tags.data_accesses                 13673642                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1557788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1557788                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1254                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             330864                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                330864                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                281                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1848319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1848319                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2179183                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2179464                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  281                       # number of overall hits
system.l2.overall_hits::cpu.data              2179183                       # number of overall hits
system.l2.overall_hits::total                 2179464                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           476127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              476127                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1853                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       513225                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          513225                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1853                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              989352                       # number of demand (read+write) misses
system.l2.demand_misses::total                 991205                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1853                       # number of overall misses
system.l2.overall_misses::cpu.data             989352                       # number of overall misses
system.l2.overall_misses::total                991205                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  44485219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44485219000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    167137500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    167137500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  50602026000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50602026000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     167137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   95087245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95254382500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    167137500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  95087245000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95254382500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1557788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1557788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         806991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            806991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2361544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2361544                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2134                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3168535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3170669                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2134                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3168535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3170669                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.590003                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.590003                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.868322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868322                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.217326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.217326                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.868322                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.312243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.312617                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.868322                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.312243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.312617                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 93431.414308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93431.414308                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90198.327037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90198.327037                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98596.182961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98596.182961                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90198.327037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96110.630999                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96099.578291                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90198.327037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96110.630999                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96099.578291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               565150                       # number of writebacks
system.l2.writebacks::total                    565150                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         4516                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4516                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       476127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         476127                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1853                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1853                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       513225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       513225                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         989352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            991205                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        989352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           991205                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  39723949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39723949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    148607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    148607500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  45469776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  45469776000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    148607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  85193725000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  85342332500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    148607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  85193725000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  85342332500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.590003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.590003                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.868322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.217326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.217326                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.868322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.312243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.312617                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.868322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.312243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.312617                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 83431.414308                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83431.414308                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80198.327037                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80198.327037                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88596.182961                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88596.182961                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80198.327037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86110.630999                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86099.578291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80198.327037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86110.630999                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86099.578291                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1948841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       957636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             515078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       565150                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392486                       # Transaction distribution
system.membus.trans_dist::ReadExReq            476127                       # Transaction distribution
system.membus.trans_dist::ReadExResp           476127                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        515078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2940046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2940046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2940046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49803360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49803360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49803360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            991205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  991205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              991205                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3079149000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3367657000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6338410                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3167741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10936                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1104931647500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2363678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2122938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1254                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2007605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           806991                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          806991                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2134                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2361544                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9503557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9509079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    151242336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              151350752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          964056                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18084800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4134725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002645                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051363                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4123788     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10937      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4134725                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3948726000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3168535000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
