xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_10,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_utils_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_4,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_14,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/c_addsub_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_18,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/mult_gen_v12_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
axi_utils_v2_0_vh_rfs.vhd,vhdl,axi_utils_v2_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
cordic_v6_0_vh_rfs.vhd,vhdl,cordic_v6_0_18,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/cordic_v6_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
cordic_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/sim/cordic_0.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
xbip_dsp48_multadd_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_multadd_v3_0_6,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
floating_point_v7_1_rfs.vhd,vhdl,floating_point_v7_1_15,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/floating_point_v7_1_rfs.vhd,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
floating_point_v7_1_rfs.v,verilog,floating_point_v7_1_15,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/floating_point_v7_1_rfs.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_hls_deadlock_idx0_monitor.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_hls_deadlock_idx0_monitor.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1_ip.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1_ip.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1_ip.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1_ip.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1_ip.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1_ip.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1_ip.v,verilog,xil_defaultlib,../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1_ip.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
phase_optimizer_cordic_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/sim/phase_optimizer_cordic_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
floating_point_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/floating_point_0_4/sim/floating_point_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
float_div.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/float_div/sim/float_div.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
float_multi.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/float_multi/sim/float_multi.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
fixed_to_float.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/fixed_to_float/sim/fixed_to_float.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
zff_2.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/56bd/sources_1/new/zff_2.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
design_1_zadoff_chu_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sim/design_1_zadoff_chu_0_0.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"incdir="../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
