Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Oct  5 17:55:11 2024
| Host         : DESKTOP-VCTKVDC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAModule_timing_summary_routed.rpt -pb VGAModule_timing_summary_routed.pb -rpx VGAModule_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAModule
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.480        0.000                      0                   30        0.198        0.000                      0                   30        3.000        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
Clock                               {0.000 5.000}      10.000          100.000         
  clk_out1_ClockModule_clk_wiz_0_0  {0.000 20.000}     40.000          25.000          
  clkfbout_ClockModule_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_ClockModule_clk_wiz_0_0       36.480        0.000                      0                   30        0.198        0.000                      0                   30       19.500        0.000                       0                    22  
  clkfbout_ClockModule_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out1_ClockModule_clk_wiz_0_0                                    
(none)                            clkfbout_ClockModule_clk_wiz_0_0                                    
(none)                                                              clk_out1_ClockModule_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ClockModule_clk_wiz_0_0
  To Clock:  clk_out1_ClockModule_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.480ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.766ns (23.548%)  route 2.487ns (76.452%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.618     2.541    vcont[9]_i_1_n_0
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    38.676    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
                         clock pessimism              0.612    39.288    
                         clock uncertainty           -0.098    39.190    
    SLICE_X2Y13          FDCE (Setup_fdce_C_CE)      -0.169    39.021    vcont_reg[9]
  -------------------------------------------------------------------
                         required time                         39.021    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                 36.480    

Slack (MET) :             36.535ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.766ns (24.132%)  route 2.408ns (75.868%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.540     2.462    vcont[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  vcont_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[0]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X2Y12          FDCE (Setup_fdce_C_CE)      -0.169    38.997    vcont_reg[0]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 36.535    

Slack (MET) :             36.535ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.766ns (24.132%)  route 2.408ns (75.868%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.540     2.462    vcont[9]_i_1_n_0
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X2Y12          FDCE (Setup_fdce_C_CE)      -0.169    38.997    vcont_reg[1]
  -------------------------------------------------------------------
                         required time                         38.997    
                         arrival time                          -2.462    
  -------------------------------------------------------------------
                         slack                                 36.535    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.662%)  route 2.219ns (74.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.350     2.273    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.961    vcont_reg[2]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.662%)  route 2.219ns (74.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.350     2.273    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[3]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.961    vcont_reg[3]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.662%)  route 2.219ns (74.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.350     2.273    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[4]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.961    vcont_reg[4]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.688ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.766ns (25.662%)  route 2.219ns (74.338%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.350     2.273    vcont[9]_i_1_n_0
    SLICE_X3Y12          FDCE                                         r  vcont_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    38.677    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[5]/C
                         clock pessimism              0.587    39.264    
                         clock uncertainty           -0.098    39.166    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.205    38.961    vcont_reg[5]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                 36.688    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.766ns (27.008%)  route 2.070ns (72.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.202     2.124    vcont[9]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    38.676    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/C
                         clock pessimism              0.590    39.266    
                         clock uncertainty           -0.098    39.168    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    38.963    vcont_reg[6]
  -------------------------------------------------------------------
                         required time                         38.963    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.766ns (27.008%)  route 2.070ns (72.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.202     2.124    vcont[9]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  vcont_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    38.676    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[7]/C
                         clock pessimism              0.590    39.266    
                         clock uncertainty           -0.098    39.168    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    38.963    vcont_reg[7]
  -------------------------------------------------------------------
                         required time                         38.963    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                 36.839    

Slack (MET) :             36.839ns  (required time - arrival time)
  Source:                 vcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@40.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.766ns (27.008%)  route 2.070ns (72.992%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 38.676 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  vcont_reg[9]/Q
                         net (fo=3, routed)           0.986     0.792    vcont_reg[9]
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.124     0.916 f  vcont[9]_i_5/O
                         net (fo=3, routed)           0.883     1.798    vcont[9]_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     1.922 r  vcont[9]_i_1/O
                         net (fo=10, routed)          0.202     2.124    vcont[9]_i_1_n_0
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R2                                                0.000    40.000 r  Clock (IN)
                         net (fo=0)                   0.000    40.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402    41.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    35.501 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    37.079    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.170 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    38.676    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/C
                         clock pessimism              0.590    39.266    
                         clock uncertainty           -0.098    39.168    
    SLICE_X3Y13          FDCE (Setup_fdce_C_CE)      -0.205    38.963    vcont_reg[8]
  -------------------------------------------------------------------
                         required time                         38.963    
                         arrival time                          -2.124    
  -------------------------------------------------------------------
                         slack                                 36.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vcont_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[0]/Q
                         net (fo=8, routed)           0.094    -0.239    vcont_reg[0]
    SLICE_X3Y12          LUT6 (Prop_lut6_I2_O)        0.045    -0.194 r  vcont[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    p_0_in[5]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[5]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.092    -0.391    vcont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vcont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[1]/Q
                         net (fo=8, routed)           0.116    -0.216    vcont_reg[1]
    SLICE_X3Y12          LUT5 (Prop_lut5_I4_O)        0.048    -0.168 r  vcont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    p_0_in[3]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[3]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.107    -0.376    vcont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vcont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[1]/Q
                         net (fo=8, routed)           0.116    -0.216    vcont_reg[1]
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.045    -0.171 r  vcont[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    p_0_in[2]
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.091    -0.392    vcont_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hcont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.805%)  route 0.153ns (45.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  hcont_reg[6]/Q
                         net (fo=7, routed)           0.153    -0.203    hcont_reg[6]
    SLICE_X0Y14          LUT6 (Prop_lut6_I5_O)        0.045    -0.158 r  hcont[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in__0[9]
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.092    -0.392    hcont_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hcont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.967%)  route 0.152ns (45.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  hcont_reg[6]/Q
                         net (fo=7, routed)           0.152    -0.204    hcont_reg[6]
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.045    -0.159 r  hcont[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    p_0_in__0[8]
    SLICE_X0Y14          FDCE                                         r  hcont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[8]/C
                         clock pessimism              0.246    -0.484    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.091    -0.393    hcont_reg[8]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vcont_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.473%)  route 0.198ns (51.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  vcont_reg[2]/Q
                         net (fo=8, routed)           0.198    -0.158    vcont_reg[2]
    SLICE_X2Y13          LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  vcont[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.113    p_0_in[9]
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.120    -0.362    vcont_reg[9]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  vcont_reg[7]/Q
                         net (fo=5, routed)           0.179    -0.177    vcont_reg[7]
    SLICE_X3Y13          LUT5 (Prop_lut5_I3_O)        0.042    -0.135 r  vcont[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    p_0_in[8]
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.107    -0.390    vcont_reg[8]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 hcont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hcont_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.977%)  route 0.229ns (55.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  hcont_reg[5]/Q
                         net (fo=7, routed)           0.229    -0.127    hcont_reg[5]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.046    -0.081 r  hcont[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    p_0_in__0[1]
    SLICE_X2Y14          FDCE                                         r  hcont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X2Y14          FDCE                                         r  hcont_reg[1]/C
                         clock pessimism              0.248    -0.482    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.131    -0.351    hcont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vcont_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.318%)  route 0.176ns (48.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  vcont_reg[6]/Q
                         net (fo=6, routed)           0.176    -0.180    vcont_reg[6]
    SLICE_X3Y13          LUT3 (Prop_lut3_I2_O)        0.045    -0.135 r  vcont[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    p_0_in[6]
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/C
                         clock pessimism              0.233    -0.497    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.092    -0.405    vcont_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vcont_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vcont_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_ClockModule_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns - clk_out1_ClockModule_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164    -0.332 r  vcont_reg[1]/Q
                         net (fo=8, routed)           0.197    -0.135    vcont_reg[1]
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.043    -0.092 r  vcont[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    p_0_in[1]
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C
                         clock pessimism              0.233    -0.496    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.133    -0.363    vcont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ClockModule_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      hcont_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      hcont_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      hcont_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X2Y14      hcont_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y14      hcont_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y14      hcont_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y14      hcont_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y14      hcont_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      hcont_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      hcont_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X2Y14      hcont_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      hcont_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y14      hcont_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockModule_clk_wiz_0_0
  To Clock:  clkfbout_ClockModule_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockModule_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_ClockModule_clk_wiz_0_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.609ns (60.375%)  route 3.025ns (39.625%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.419    -0.293 f  vcont_reg[8]/Q
                         net (fo=4, routed)           0.874     0.580    vcont_reg[8]
    SLICE_X3Y13          LUT4 (Prop_lut4_I3_O)        0.327     0.907 r  Vsync_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.443     1.350    Vsync_OBUF_inst_i_2_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.332     1.682 r  Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.708     3.390    Vsync_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.531     6.921 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.921    Vsync
    U12                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.248ns (60.784%)  route 2.740ns (39.216%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419    -0.293 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.690     0.397    hcont_reg[7]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.299     0.696 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.050     2.746    vga_b_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         3.530     6.276 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.276    vga_b[2]
    U17                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 4.245ns (62.122%)  route 2.589ns (37.878%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419    -0.293 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.690     0.397    hcont_reg[7]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.299     0.696 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.899     2.594    vga_b_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         3.527     6.122 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.122    vga_b[3]
    U18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.776ns  (logic 4.243ns (62.625%)  route 2.532ns (37.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419    -0.293 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.690     0.397    hcont_reg[7]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.299     0.696 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.843     2.538    vga_b_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.525     6.064 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.064    vga_b[1]
    V16                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.103ns (61.526%)  route 2.565ns (38.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  hcont_reg[8]/Q
                         net (fo=6, routed)           0.852     0.596    hcont_reg[8]
    SLICE_X1Y14          LUT6 (Prop_lut6_I4_O)        0.124     0.720 r  Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713     2.433    Hsync_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.523     5.956 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.956    Hsync
    V15                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.635ns  (logic 4.244ns (63.965%)  route 2.391ns (36.035%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     1.473 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.090 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.434    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.338 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.625    -0.712    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.419    -0.293 f  hcont_reg[7]/Q
                         net (fo=7, routed)           0.690     0.397    hcont_reg[7]
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.299     0.696 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.701     2.397    vga_b_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         3.526     5.922 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.922    vga_b[0]
    U15                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcont_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.484%)  route 0.433ns (23.516%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  hcont_reg[5]/Q
                         net (fo=7, routed)           0.076    -0.280    hcont_reg[5]
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.045    -0.235 r  Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.357     0.122    Hsync_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.223     1.346 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.346    Hsync
    V15                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcont_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.417ns (76.451%)  route 0.437ns (23.549%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.588    -0.496    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  vcont_reg[4]/Q
                         net (fo=6, routed)           0.088    -0.267    vcont_reg[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045    -0.222 r  Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.348     0.126    Vsync_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.231     1.358 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.358    Vsync
    U12                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.413ns (69.747%)  route 0.613ns (30.253%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.244    -0.112    hcont_reg[9]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.045    -0.067 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.369     0.302    vga_b_OBUF[0]
    U15                  OBUF (Prop_obuf_I_O)         1.227     1.528 r  vga_b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.528    vga_b[0]
    U15                                                               r  vga_b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.412ns (67.906%)  route 0.668ns (32.094%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.244    -0.112    hcont_reg[9]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.045    -0.067 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.424     0.356    vga_b_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.226     1.583 r  vga_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.583    vga_b[1]
    V16                                                               r  vga_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.414ns (67.065%)  route 0.695ns (32.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.244    -0.112    hcont_reg[9]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.045    -0.067 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.451     0.383    vga_b_OBUF[0]
    U18                  OBUF (Prop_obuf_I_O)         1.228     1.612 r  vga_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.612    vga_b[3]
    U18                                                               r  vga_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcont_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.416ns (65.610%)  route 0.742ns (34.390%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.241     0.241 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.681    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.595 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.110    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.084 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.587    -0.497    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141    -0.356 f  hcont_reg[9]/Q
                         net (fo=6, routed)           0.244    -0.112    hcont_reg[9]
    SLICE_X0Y14          LUT3 (Prop_lut3_I2_O)        0.045    -0.067 r  vga_b_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.498     0.431    vga_b_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.230     1.662 r  vga_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.662    vga_b[2]
    U17                                                               r  vga_b[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClockModule_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClockModule_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClockModule_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  Clock (IN)
                         net (fo=0)                   0.000     5.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.473     6.473 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.706    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796     0.910 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.656     2.566    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.662 f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.571     4.234    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_buf_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClockModule_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.377    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkfbout_buf_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_ClockModule_clk_wiz_0_0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.460ns (32.425%)  route 3.042ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.042     4.502    Reset_IBUF
    SLICE_X2Y14          FDCE                                         f  hcont_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    -1.324    clock25
    SLICE_X2Y14          FDCE                                         r  hcont_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.460ns (32.425%)  route 3.042ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.042     4.502    Reset_IBUF
    SLICE_X2Y14          FDCE                                         f  hcont_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    -1.324    clock25
    SLICE_X2Y14          FDCE                                         r  hcont_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.460ns (32.425%)  route 3.042ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.042     4.502    Reset_IBUF
    SLICE_X2Y14          FDCE                                         f  hcont_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    -1.324    clock25
    SLICE_X2Y14          FDCE                                         r  hcont_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.460ns (32.425%)  route 3.042ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.042     4.502    Reset_IBUF
    SLICE_X2Y14          FDCE                                         f  hcont_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    -1.324    clock25
    SLICE_X2Y14          FDCE                                         r  hcont_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.502ns  (logic 1.460ns (32.425%)  route 3.042ns (67.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.042     4.502    Reset_IBUF
    SLICE_X3Y14          FDCE                                         f  hcont_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.506    -1.324    clock25
    SLICE_X3Y14          FDCE                                         r  hcont_reg[4]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.460ns (32.534%)  route 3.027ns (67.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.027     4.487    Reset_IBUF
    SLICE_X2Y12          FDCE                                         f  vcont_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[0]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.460ns (32.534%)  route 3.027ns (67.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.027     4.487    Reset_IBUF
    SLICE_X2Y12          FDCE                                         f  vcont_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[1]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.460ns (32.534%)  route 3.027ns (67.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.027     4.487    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[2]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.460ns (32.534%)  route 3.027ns (67.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.027     4.487    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[3]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.487ns  (logic 1.460ns (32.534%)  route 3.027ns (67.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          3.027     4.487    Reset_IBUF
    SLICE_X3Y12          FDCE                                         f  vcont_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         1.402     1.402 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.564    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.499 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.921    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.830 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          1.507    -1.323    clock25
    SLICE_X3Y12          FDCE                                         r  vcont_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.228ns (16.291%)  route 1.170ns (83.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.170     1.398    Reset_IBUF
    SLICE_X1Y14          FDCE                                         f  hcont_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.228ns (16.291%)  route 1.170ns (83.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.170     1.398    Reset_IBUF
    SLICE_X1Y14          FDCE                                         f  hcont_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X1Y14          FDCE                                         r  hcont_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.228ns (16.241%)  route 1.174ns (83.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.402    Reset_IBUF
    SLICE_X0Y14          FDCE                                         f  hcont_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[5]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.228ns (16.241%)  route 1.174ns (83.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.402    Reset_IBUF
    SLICE_X0Y14          FDCE                                         f  hcont_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            hcont_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.228ns (16.241%)  route 1.174ns (83.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.174     1.402    Reset_IBUF
    SLICE_X0Y14          FDCE                                         f  hcont_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X0Y14          FDCE                                         r  hcont_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.228ns (15.916%)  route 1.203ns (84.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.203     1.431    Reset_IBUF
    SLICE_X3Y13          FDCE                                         f  vcont_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[6]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.228ns (15.916%)  route 1.203ns (84.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.203     1.431    Reset_IBUF
    SLICE_X3Y13          FDCE                                         f  vcont_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[7]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.228ns (15.916%)  route 1.203ns (84.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.203     1.431    Reset_IBUF
    SLICE_X3Y13          FDCE                                         f  vcont_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X3Y13          FDCE                                         r  vcont_reg[8]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.228ns (15.916%)  route 1.203ns (84.084%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.203     1.431    Reset_IBUF
    SLICE_X2Y13          FDCE                                         f  vcont_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.857    -0.731    clock25
    SLICE_X2Y13          FDCE                                         r  vcont_reg[9]/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            vcont_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ClockModule_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.228ns (15.338%)  route 1.257ns (84.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    G15                  IBUF (Prop_ibuf_I_O)         0.228     0.228 f  Reset_IBUF_inst/O
                         net (fo=20, routed)          1.257     1.485    Reset_IBUF
    SLICE_X2Y12          FDCE                                         f  vcont_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ClockModule_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.428     0.428 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.908    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_in1_ClockModule_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.144 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.616    ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clk_out1_ClockModule_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.587 r  ClockModule_wrapper/ClockModule_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=20, routed)          0.858    -0.730    clock25
    SLICE_X2Y12          FDCE                                         r  vcont_reg[0]/C





