// Seed: 1991614987
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output reg id_2
);
  always @(posedge 1) begin
    if (id_3) begin
      id_2 <= 1'b0;
    end else SystemTFIdentifier(id_3);
  end
  initial begin
    id_0 <= id_4;
  end
  assign id_1 = {id_5, 1} ? 1 : id_5;
endmodule
