Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot swap_reg_file_tb_behav xil_defaultlib.swap_reg_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'swap' [C:/Users/spand/Swap_two_memory_locations/Swap_two_memory_locations.srcs/sim_1/new/swap_reg_file_tb.v:62]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'swap' [C:/Users/spand/Swap_two_memory_locations/Swap_two_memory_locations.srcs/sources_1/new/swap_reg_file.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/spand/Swap_two_memory_locations/Swap_two_memory_locations.srcs/sources_1/new/swap_reg_file.v:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/spand/Swap_two_memory_locations/Swap_two_memory_locations.srcs/sources_1/new/swap_reg_file.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
