Classic Timing Analyzer report for course_work
Fri Feb 16 09:36:25 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                          ; To                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.642 ns                                       ; jump_address[2]                               ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.165 ns                                       ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2] ; address[2]                                     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.910 ns                                      ; tact[1]                                       ; address[2]                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.209 ns                                      ; jump_address[0]                               ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                               ;                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------------------------+------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                           ; To                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 1.021 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.986 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.819 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.714 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+------------------------------------------------+------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                              ;
+-------+--------------+------------+------------------+------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                             ; To Clock ;
+-------+--------------+------------+------------------+------------------------------------------------+----------+
; N/A   ; None         ; 3.642 ns   ; jump_address[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; 3.600 ns   ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; 3.522 ns   ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; 3.515 ns   ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; 3.386 ns   ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A   ; None         ; 3.288 ns   ; jump_address[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A   ; None         ; 3.081 ns   ; jump_address[9]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A   ; None         ; 2.921 ns   ; jump_address[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A   ; None         ; 2.897 ns   ; jump_address[11] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A   ; None         ; 2.768 ns   ; jump_address[10] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A   ; None         ; 2.722 ns   ; jump_address[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A   ; None         ; 2.654 ns   ; jump_address[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A   ; None         ; 2.514 ns   ; jump_address[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A   ; None         ; 2.480 ns   ; jump_address[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A   ; None         ; 2.466 ns   ; jump_address[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A   ; None         ; 2.448 ns   ; jump_address[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
+-------+--------------+------------+------------------+------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------+
; tco                                                                                                           ;
+-------+--------------+------------+------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                           ; To          ; From Clock ;
+-------+--------------+------------+------------------------------------------------+-------------+------------+
; N/A   ; None         ; 8.165 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; address[2]  ; clk        ;
; N/A   ; None         ; 7.369 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; address[10] ; clk        ;
; N/A   ; None         ; 7.174 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; address[8]  ; clk        ;
; N/A   ; None         ; 7.137 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; address[3]  ; clk        ;
; N/A   ; None         ; 7.094 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; address[4]  ; clk        ;
; N/A   ; None         ; 6.644 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; address[0]  ; clk        ;
; N/A   ; None         ; 6.497 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; address[9]  ; clk        ;
; N/A   ; None         ; 6.276 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; address[6]  ; clk        ;
; N/A   ; None         ; 5.873 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; address[1]  ; clk        ;
; N/A   ; None         ; 5.825 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; address[5]  ; clk        ;
; N/A   ; None         ; 5.626 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; address[11] ; clk        ;
; N/A   ; None         ; 5.342 ns   ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; address[7]  ; clk        ;
+-------+--------------+------------+------------------------------------------------+-------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 10.910 ns       ; tact[1] ; address[2]  ;
; N/A   ; None              ; 10.453 ns       ; tact[5] ; address[2]  ;
; N/A   ; None              ; 10.366 ns       ; tact[1] ; address[10] ;
; N/A   ; None              ; 10.364 ns       ; tact[4] ; address[2]  ;
; N/A   ; None              ; 10.269 ns       ; tact[2] ; address[2]  ;
; N/A   ; None              ; 10.218 ns       ; tact[1] ; address[5]  ;
; N/A   ; None              ; 10.152 ns       ; tact[1] ; address[8]  ;
; N/A   ; None              ; 10.125 ns       ; tact[6] ; address[2]  ;
; N/A   ; None              ; 10.111 ns       ; tact[1] ; address[0]  ;
; N/A   ; None              ; 10.074 ns       ; tact[1] ; address[3]  ;
; N/A   ; None              ; 9.930 ns        ; tact[1] ; address[6]  ;
; N/A   ; None              ; 9.909 ns        ; tact[5] ; address[10] ;
; N/A   ; None              ; 9.850 ns        ; tact[3] ; address[2]  ;
; N/A   ; None              ; 9.820 ns        ; tact[4] ; address[10] ;
; N/A   ; None              ; 9.772 ns        ; tact[1] ; address[4]  ;
; N/A   ; None              ; 9.761 ns        ; tact[5] ; address[5]  ;
; N/A   ; None              ; 9.725 ns        ; tact[2] ; address[10] ;
; N/A   ; None              ; 9.695 ns        ; tact[5] ; address[8]  ;
; N/A   ; None              ; 9.672 ns        ; tact[4] ; address[5]  ;
; N/A   ; None              ; 9.654 ns        ; tact[5] ; address[0]  ;
; N/A   ; None              ; 9.617 ns        ; tact[5] ; address[3]  ;
; N/A   ; None              ; 9.606 ns        ; tact[4] ; address[8]  ;
; N/A   ; None              ; 9.581 ns        ; tact[6] ; address[10] ;
; N/A   ; None              ; 9.577 ns        ; tact[2] ; address[5]  ;
; N/A   ; None              ; 9.565 ns        ; tact[4] ; address[0]  ;
; N/A   ; None              ; 9.528 ns        ; tact[4] ; address[3]  ;
; N/A   ; None              ; 9.511 ns        ; tact[2] ; address[8]  ;
; N/A   ; None              ; 9.474 ns        ; tact[1] ; address[9]  ;
; N/A   ; None              ; 9.473 ns        ; tact[5] ; address[6]  ;
; N/A   ; None              ; 9.470 ns        ; tact[2] ; address[0]  ;
; N/A   ; None              ; 9.433 ns        ; tact[2] ; address[3]  ;
; N/A   ; None              ; 9.433 ns        ; tact[6] ; address[5]  ;
; N/A   ; None              ; 9.421 ns        ; tact[1] ; address[1]  ;
; N/A   ; None              ; 9.384 ns        ; tact[4] ; address[6]  ;
; N/A   ; None              ; 9.367 ns        ; tact[6] ; address[8]  ;
; N/A   ; None              ; 9.326 ns        ; tact[6] ; address[0]  ;
; N/A   ; None              ; 9.315 ns        ; tact[5] ; address[4]  ;
; N/A   ; None              ; 9.306 ns        ; tact[3] ; address[10] ;
; N/A   ; None              ; 9.289 ns        ; tact[6] ; address[3]  ;
; N/A   ; None              ; 9.289 ns        ; tact[2] ; address[6]  ;
; N/A   ; None              ; 9.226 ns        ; tact[4] ; address[4]  ;
; N/A   ; None              ; 9.158 ns        ; tact[3] ; address[5]  ;
; N/A   ; None              ; 9.145 ns        ; tact[6] ; address[6]  ;
; N/A   ; None              ; 9.131 ns        ; tact[2] ; address[4]  ;
; N/A   ; None              ; 9.092 ns        ; tact[3] ; address[8]  ;
; N/A   ; None              ; 9.051 ns        ; tact[3] ; address[0]  ;
; N/A   ; None              ; 9.017 ns        ; tact[5] ; address[9]  ;
; N/A   ; None              ; 9.014 ns        ; tact[3] ; address[3]  ;
; N/A   ; None              ; 8.987 ns        ; tact[6] ; address[4]  ;
; N/A   ; None              ; 8.964 ns        ; tact[5] ; address[1]  ;
; N/A   ; None              ; 8.928 ns        ; tact[4] ; address[9]  ;
; N/A   ; None              ; 8.875 ns        ; tact[4] ; address[1]  ;
; N/A   ; None              ; 8.870 ns        ; tact[3] ; address[6]  ;
; N/A   ; None              ; 8.833 ns        ; tact[2] ; address[9]  ;
; N/A   ; None              ; 8.780 ns        ; tact[2] ; address[1]  ;
; N/A   ; None              ; 8.712 ns        ; tact[3] ; address[4]  ;
; N/A   ; None              ; 8.689 ns        ; tact[6] ; address[9]  ;
; N/A   ; None              ; 8.636 ns        ; tact[6] ; address[1]  ;
; N/A   ; None              ; 8.505 ns        ; tact[1] ; address[11] ;
; N/A   ; None              ; 8.414 ns        ; tact[3] ; address[9]  ;
; N/A   ; None              ; 8.361 ns        ; tact[3] ; address[1]  ;
; N/A   ; None              ; 8.306 ns        ; tact[1] ; address[7]  ;
; N/A   ; None              ; 8.048 ns        ; tact[5] ; address[11] ;
; N/A   ; None              ; 7.959 ns        ; tact[4] ; address[11] ;
; N/A   ; None              ; 7.864 ns        ; tact[2] ; address[11] ;
; N/A   ; None              ; 7.849 ns        ; tact[5] ; address[7]  ;
; N/A   ; None              ; 7.760 ns        ; tact[4] ; address[7]  ;
; N/A   ; None              ; 7.720 ns        ; tact[6] ; address[11] ;
; N/A   ; None              ; 7.665 ns        ; tact[2] ; address[7]  ;
; N/A   ; None              ; 7.521 ns        ; tact[6] ; address[7]  ;
; N/A   ; None              ; 7.445 ns        ; tact[3] ; address[11] ;
; N/A   ; None              ; 7.246 ns        ; tact[3] ; address[7]  ;
+-------+-------------------+-----------------+---------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                     ;
+---------------+-------------+-----------+------------------+------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                             ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------------------------+----------+
; N/A           ; None        ; -2.209 ns ; jump_address[0]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; -2.227 ns ; jump_address[6]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; -2.241 ns ; jump_address[5]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; -2.275 ns ; jump_address[7]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; -2.415 ns ; jump_address[8]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A           ; None        ; -2.483 ns ; jump_address[4]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; -2.529 ns ; jump_address[10] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A           ; None        ; -2.658 ns ; jump_address[11] ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A           ; None        ; -2.682 ns ; jump_address[3]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; -2.842 ns ; jump_address[9]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; -3.033 ns ; tact[6]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; -3.040 ns ; tact[3]          ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; -3.049 ns ; jump_address[1]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; -3.147 ns ; jns              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11] ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[10] ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[9]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[8]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[7]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[6]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[5]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[4]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[3]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[1]  ; clk      ;
; N/A           ; None        ; -3.361 ns ; jmp              ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clk      ;
; N/A           ; None        ; -3.403 ns ; jump_address[2]  ; lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]  ; clk      ;
+---------------+-------------+-----------+------------------+------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Feb 16 09:36:25 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course_work -c course_work --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" and destination register "lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.091 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y25_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y25_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X17_Y25_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~10'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X17_Y25_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~14'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y25_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~18'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X17_Y25_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~22'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X17_Y25_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~26'
            Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X17_Y25_N14; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~30'
            Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X17_Y25_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~34'
            Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X17_Y25_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~38'
            Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X17_Y25_N20; Fanout = 1; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~42'
            Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 0.994 ns; Loc. = LCCOMB_X17_Y25_N22; Fanout = 1; COMB Node = 'lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_dqh:auto_generated|op_1~45'
            Info: 14: + IC(0.000 ns) + CELL(0.097 ns) = 1.091 ns; Loc. = LCFF_X17_Y25_N23; Fanout = 2; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11]'
            Info: Total cell delay = 1.091 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.475 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N23; Fanout = 2; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[11]'
                Info: Total cell delay = 1.472 ns ( 59.47 % )
                Info: Total interconnect delay = 1.003 ns ( 40.53 % )
            Info: - Longest clock path from clock "clk" to source register is 2.475 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.472 ns ( 59.47 % )
                Info: Total interconnect delay = 1.003 ns ( 40.53 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" (data pin = "jump_address[2]", clock pin = "clk") is 3.642 ns
    Info: + Longest pin to register delay is 6.027 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'jump_address[2]'
        Info: 2: + IC(4.919 ns) + CELL(0.309 ns) = 6.027 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.108 ns ( 18.38 % )
        Info: Total interconnect delay = 4.919 ns ( 81.62 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clk" to destination pin "address[2]" through register "lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]" is 8.165 ns
    Info: + Longest clock path from clock "clk" to source register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.596 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y25_N5; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[2]'
        Info: 2: + IC(3.654 ns) + CELL(1.942 ns) = 5.596 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'address[2]'
        Info: Total cell delay = 1.942 ns ( 34.70 % )
        Info: Total interconnect delay = 3.654 ns ( 65.30 % )
Info: Longest tpd from source pin "tact[1]" to destination pin "address[2]" is 10.910 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'tact[1]'
    Info: 2: + IC(4.658 ns) + CELL(0.154 ns) = 5.639 ns; Loc. = LCCOMB_X17_Y25_N24; Fanout = 12; COMB Node = 'inst9'
    Info: 3: + IC(3.339 ns) + CELL(1.932 ns) = 10.910 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'address[2]'
    Info: Total cell delay = 2.913 ns ( 26.70 % )
    Info: Total interconnect delay = 7.997 ns ( 73.30 % )
Info: th for register "lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "jump_address[0]", clock pin = "clk") is -2.209 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'jump_address[0]'
        Info: 2: + IC(3.725 ns) + CELL(0.309 ns) = 4.833 ns; Loc. = LCFF_X17_Y25_N1; Fanout = 3; REG Node = 'lpm_dff1:inst|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.108 ns ( 22.93 % )
        Info: Total interconnect delay = 3.725 ns ( 77.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Fri Feb 16 09:36:25 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


