{"vcs1":{"timestamp_begin":1682296372.028532290, "rt":1.10, "ut":0.25, "st":0.12}}
{"vcselab":{"timestamp_begin":1682296373.164298492, "rt":0.94, "ut":0.20, "st":0.24}}
{"link":{"timestamp_begin":1682296374.127504075, "rt":1.70, "ut":0.07, "st":1.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682296371.735025353}
{"VCS_COMP_START_TIME": 1682296371.735025353}
{"VCS_COMP_END_TIME": 1682296377.502386847}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340656}}
{"stitch_vcselab": {"peak_mem": 239064}}
