Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Nov 07 19:17:50 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 64 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ADCInDataLVDS<1>_IBUF
   ADCInDataLVDS<2>_IBUF
   ADCInDataLVDS<3>_IBUF
   ADCInDataLVDS<4>_IBUF
   ADCInDataLVDS<5>_IBUF
   ADCInDataLVDS<6>_IBUF
   ADCInDataLVDS<7>_IBUF
   ADCInDataLVDSPrev<0>_IBUF
   ADCInDataLVDSPrev<10>_IBUF
   ADCInDataLVDSPrev<11>_IBUF
   ADCInDataLVDSPrev<1>_IBUF
   ADCInDataLVDSPrev<2>_IBUF
   ADCInDataLVDSPrev<3>_IBUF
   ADCInDataLVDSPrev<4>_IBUF
   ADCInDataLVDSPrev<5>_IBUF
   ADCInDataLVDSPrev<6>_IBUF
   ADCInDataLVDSPrev<7>_IBUF
   ADCInDataLVDSPrev<8>_IBUF
   ADCInDataLVDSPrev<9>_IBUF
   ADCInDataLVDSPrev_n<0>_IBUF
   ADCInDataLVDSPrev_n<10>_IBUF
   ADCInDataLVDSPrev_n<11>_IBUF
   ADCInDataLVDSPrev_n<1>_IBUF
   ADCInDataLVDSPrev_n<2>_IBUF
   ADCInDataLVDSPrev_n<3>_IBUF
   ADCInDataLVDSPrev_n<4>_IBUF
   ADCInDataLVDSPrev_n<5>_IBUF
   ADCInDataLVDSPrev_n<6>_IBUF
   ADCInDataLVDSPrev_n<7>_IBUF
   ADCInDataLVDSPrev_n<8>_IBUF
   ADCInDataLVDSPrev_n<9>_IBUF
   ADCInDataLVDS_n<1>_IBUF
   ADCInDataLVDS_n<2>_IBUF
   ADCInDataLVDS_n<3>_IBUF
   ADCInDataLVDS_n<4>_IBUF
   ADCInDataLVDS_n<5>_IBUF
   ADCInDataLVDS_n<6>_IBUF
   ADCInDataLVDS_n<7>_IBUF
   ADC_DCO_LVDS<1>_IBUF
   ADC_DCO_LVDSPrev<0>_IBUF
   ADC_DCO_LVDSPrev<10>_IBUF
   ADC_DCO_LVDSPrev<11>_IBUF
   ADC_DCO_LVDSPrev<1>_IBUF
   ADC_DCO_LVDSPrev<2>_IBUF
   ADC_DCO_LVDSPrev<3>_IBUF
   ADC_DCO_LVDSPrev<4>_IBUF
   ADC_DCO_LVDSPrev<5>_IBUF
   ADC_DCO_LVDSPrev<6>_IBUF
   ADC_DCO_LVDSPrev<7>_IBUF
   ADC_DCO_LVDSPrev<8>_IBUF
   ADC_DCO_LVDSPrev<9>_IBUF
   ADC_DCO_LVDSPrev_n<0>_IBUF
   ADC_DCO_LVDSPrev_n<10>_IBUF
   ADC_DCO_LVDSPrev_n<11>_IBUF
   ADC_DCO_LVDSPrev_n<1>_IBUF
   ADC_DCO_LVDSPrev_n<2>_IBUF
   ADC_DCO_LVDSPrev_n<3>_IBUF
   ADC_DCO_LVDSPrev_n<4>_IBUF
   ADC_DCO_LVDSPrev_n<5>_IBUF
   ADC_DCO_LVDSPrev_n<6>_IBUF
   ADC_DCO_LVDSPrev_n<7>_IBUF
   ADC_DCO_LVDSPrev_n<8>_IBUF
   ADC_DCO_LVDSPrev_n<9>_IBUF
   ADC_DCO_LVDS_n<1>_IBUF


