{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699673365204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699673365204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:29:25 2023 " "Processing started: Sat Nov 11 11:29:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699673365204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699673365204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFF_16bits -c DFF_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFF_16bits -c DFF_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699673365204 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699673365316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16bits " "Found entity 1: DFF_16bits" {  } { { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699673365334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699673365334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_16bits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_16bits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16bits_tb " "Found entity 1: DFF_16bits_tb" {  } { { "DFF_16bits_tb.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699673365334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699673365334 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFF_16bits " "Elaborating entity \"DFF_16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699673365344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699673366587 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699673366717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699673366717 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699673366729 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699673366729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699673366729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699673366729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699673366741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:29:26 2023 " "Processing ended: Sat Nov 11 11:29:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699673366741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699673366741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699673366741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699673366741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699673367714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699673367714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:29:27 2023 " "Processing started: Sat Nov 11 11:29:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699673367714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699673367714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699673367714 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699673367737 ""}
{ "Info" "0" "" "Project  = DFF_16bits" {  } {  } 0 0 "Project  = DFF_16bits" 0 0 "Fitter" 0 0 1699673367738 ""}
{ "Info" "0" "" "Revision = DFF_16bits" {  } {  } 0 0 "Revision = DFF_16bits" 0 0 "Fitter" 0 0 1699673367738 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1699673367770 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DFF_16bits EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design DFF_16bits" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1699673367820 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699673367839 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1699673367839 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699673367878 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699673367883 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699673367956 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1699673367956 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699673367956 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699673367957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699673367957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699673367957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699673367957 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1699673367957 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699673367957 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699673367958 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[0\] " "Pin Dout\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[0] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[1\] " "Pin Dout\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[1] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[2\] " "Pin Dout\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[2] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[3\] " "Pin Dout\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[3] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[4\] " "Pin Dout\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[4] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[5\] " "Pin Dout\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[5] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[6\] " "Pin Dout\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[6] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[7\] " "Pin Dout\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[7] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[8\] " "Pin Dout\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[8] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[9\] " "Pin Dout\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[9] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[10\] " "Pin Dout\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[10] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[11\] " "Pin Dout\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[11] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[12\] " "Pin Dout\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[12] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[13\] " "Pin Dout\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[13] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[14\] " "Pin Dout\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[14] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dout\[15\] " "Pin Dout\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Dout[15] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 8 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dout[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[0\] " "Pin Din\[0\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[0] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { en } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[1\] " "Pin Din\[1\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[1] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[2\] " "Pin Din\[2\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[2] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[3\] " "Pin Din\[3\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[3] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[4\] " "Pin Din\[4\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[4] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[5\] " "Pin Din\[5\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[5] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[6\] " "Pin Din\[6\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[6] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[7\] " "Pin Din\[7\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[7] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[8\] " "Pin Din\[8\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[8] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[9\] " "Pin Din\[9\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[9] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[10\] " "Pin Din\[10\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[10] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[11\] " "Pin Din\[11\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[11] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[12\] " "Pin Din\[12\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[12] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[13\] " "Pin Din\[13\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[13] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[14\] " "Pin Din\[14\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[14] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Din\[15\] " "Pin Din\[15\] not assigned to an exact location on the device" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { Din[15] } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 2 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Din[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1699673368083 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1699673368083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DFF_16bits.sdc " "Synopsys Design Constraints File file not found: 'DFF_16bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699673368227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699673368227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699673368228 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1699673368228 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699673368228 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699673368234 ""}  } { { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699673368234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1699673368234 ""}  } { { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699673368234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699673368441 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699673368441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699673368441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699673368441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699673368442 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699673368442 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699673368446 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1699673368446 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699673368446 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 17 16 0 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 17 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1699673368447 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1699673368447 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1699673368447 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1699673368447 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1699673368447 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1699673368447 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699673368457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699673368982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699673369004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699673369007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699673369097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699673369097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699673369305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1699673369529 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699673369529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699673369545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1699673369545 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1699673369545 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699673369545 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1699673369579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699673369627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699673369726 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699673369782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699673369876 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699673370087 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1699673370226 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V J6 " "Pin rst uses I/O standard 2.5 V at J6" {  } { { "x:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "x:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 3 0 0 } } { "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "x:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "X:/altera/13.1/quartus/DFF_16bits/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1699673370226 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1699673370226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/altera/13.1/quartus/DFF_16bits/output_files/DFF_16bits.fit.smsg " "Generated suppressed messages file X:/altera/13.1/quartus/DFF_16bits/output_files/DFF_16bits.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699673370251 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699673370402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:29:30 2023 " "Processing ended: Sat Nov 11 11:29:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699673370402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699673370402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699673370402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699673370402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699673371298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699673371298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:29:31 2023 " "Processing started: Sat Nov 11 11:29:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699673371298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699673371298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699673371298 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699673371623 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699673371633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699673371748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:29:31 2023 " "Processing ended: Sat Nov 11 11:29:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699673371748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699673371748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699673371748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699673371748 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699673372298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699673372700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:29:32 2023 " "Processing started: Sat Nov 11 11:29:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699673372700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699673372700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DFF_16bits -c DFF_16bits " "Command: quartus_sta DFF_16bits -c DFF_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699673372700 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1699673372726 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699673372765 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1699673372788 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1699673372788 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DFF_16bits.sdc " "Synopsys Design Constraints File file not found: 'DFF_16bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1699673372942 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1699673372942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372942 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372942 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1699673372942 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1699673372942 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1699673372943 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1699673372945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673372946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673372948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673372949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673372949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673372950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699673372950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699673372950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk  " "   -3.000             -19.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673372951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699673372951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699673372960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1699673372973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1699673373138 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1699673373153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699673373158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699673373158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk  " "   -3.000             -19.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699673373159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1699673373168 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1699673373275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373276 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373278 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1699673373280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1699673373281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1699673373281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.448 clk  " "   -3.000             -19.448 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1699673373282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1699673373282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699673373568 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1699673373568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699673373592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:29:33 2023 " "Processing ended: Sat Nov 11 11:29:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699673373592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699673373592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699673373592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699673373592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699673374504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699673374504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:29:34 2023 " "Processing started: Sat Nov 11 11:29:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699673374504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699673374504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DFF_16bits -c DFF_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699673374504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_6_1200mv_85c_slow.vho X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_6_1200mv_85c_slow.vho in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374670 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_6_1200mv_0c_slow.vho X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_6_1200mv_0c_slow.vho in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374680 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_min_1200mv_0c_fast.vho X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_min_1200mv_0c_fast.vho in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits.vho X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits.vho in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374702 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_6_1200mv_85c_vhd_slow.sdo X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_6_1200mv_85c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374713 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_6_1200mv_0c_vhd_slow.sdo X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_6_1200mv_0c_vhd_slow.sdo in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_min_1200mv_0c_vhd_fast.sdo X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_min_1200mv_0c_vhd_fast.sdo in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374734 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DFF_16bits_vhd.sdo X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/ simulation " "Generated file DFF_16bits_vhd.sdo in folder \"X:/altera/13.1/quartus/DFF_16bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1699673374745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699673374764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:29:34 2023 " "Processing ended: Sat Nov 11 11:29:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699673374764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699673374764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699673374764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699673374764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699673375306 ""}
