<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1252</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:18px;font-family:Times;color:#0860a8;}
	.ft07{font-size:14px;font-family:Times;color:#0860a8;}
	.ft08{font-size:16px;font-family:Times;color:#0860a8;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft011{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1252-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1252.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">34-2&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">SYSTEM&#160;MANAGEMENT&#160;MODE</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft09">A virtual machine monitor (VMM) using VMX can&#160;act as a host&#160;to multiple&#160;virtual machines and each virtual machine&#160;<br/>can support&#160;its own&#160;software&#160;stack of executive and&#160;application&#160;software. On processors that support VMX, virtual-<br/>machine&#160;extensions may use system-management interrupts (SMIs) and&#160;system-management mode&#160;(SMM) in one&#160;<br/>of two&#160;ways:</p>
<p style="position:absolute;top:172px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:172px;left:93px;white-space:nowrap" class="ft09"><b>Default treatment.&#160;</b>System firmware&#160;handles&#160;SMIs. The processor saves architectural&#160;states&#160;and&#160;critical&#160;<br/>states relevant&#160;to VMX&#160;operation&#160;upon entering SMM.&#160;When&#160;the&#160;firmware completes&#160;servicing SMIs, it&#160;uses&#160;<br/>RSM to&#160;resume VMX operation.</p>
<p style="position:absolute;top:227px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:228px;left:93px;white-space:nowrap" class="ft09"><b>Dual-monitor treatment.</b>&#160;Two VM monitors collaborate&#160;to&#160;control the&#160;servicing of SMIs:&#160;one VMM&#160;operates&#160;<br/>outside&#160;of SMM to provide&#160;basic&#160;virtualization in support for&#160;guests; the&#160;other VMM operates&#160;inside&#160;SMM&#160;(while&#160;<br/>in&#160;VMX operation)&#160;to&#160;support&#160;system-management functions.&#160;The former is&#160;referred&#160;to as&#160;<b>executive monitor</b>,&#160;<br/>the latter&#160;<b>SMM-transfer monitor</b>&#160;(<b>STM</b>).</p>
<p style="position:absolute;top:275px;left:379px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:301px;left:68px;white-space:nowrap" class="ft09">The default treatment is describ<a href="o_fe12b1e2a880e0ce-1266.html">ed in&#160;Section 34.14,&#160;“Default&#160;Treatment of&#160;SMIs and SMM&#160;with VMX Operation and&#160;<br/>SMX&#160;Operation”. Dual-monitor treatm</a>ent&#160;of SMM&#160;is de<a href="o_fe12b1e2a880e0ce-1269.html">scribed in Section 34.15,&#160;“Dual-Monitor Treatment of&#160;SMIs&#160;<br/>and SMM”</a>.</p>
<p style="position:absolute;top:390px;left:68px;white-space:nowrap" class="ft06">34.2&#160;</p>
<p style="position:absolute;top:390px;left:147px;white-space:nowrap" class="ft06">SYSTEM MANAGEMENT INTERRUPT (SMI)</p>
<p style="position:absolute;top:426px;left:68px;white-space:nowrap" class="ft09">The only way to&#160;enter SMM&#160;is by&#160;signaling an&#160;SMI through the&#160;SMI#&#160;pin on&#160;the&#160;processor&#160;or through&#160;an&#160;SMI&#160;<br/>message&#160;received&#160;through&#160;the APIC bus.&#160;The SMI&#160;is a nonmaskable external&#160;interrupt&#160;that operates independently&#160;<br/>from&#160;the processor’s interrupt- and exception-handling mechanism and&#160;the&#160;local APIC. The SMI takes precedence&#160;<br/>over an&#160;NMI and&#160;a maskable&#160;interrupt. SMM&#160;is non-reentrant;&#160;that is, the&#160;SMI is&#160;disabled&#160;while&#160;the&#160;processor is&#160;in&#160;<br/>SMM.</p>
<p style="position:absolute;top:526px;left:428px;white-space:nowrap" class="ft07">NOTES</p>
<p style="position:absolute;top:552px;left:120px;white-space:nowrap" class="ft010">In the Pentium 4,&#160;Intel Xeon, and P6&#160;family processors, when a processor&#160;that is designated as an&#160;<br/>application processor during an&#160;MP initialization sequence is&#160;waiting for a&#160;startup IPI (SIPI),&#160;it is in&#160;<br/>a mode&#160;where SMIs&#160;are masked.&#160;However if a&#160;SMI is&#160;received&#160;while&#160;an application processor is&#160;in&#160;<br/>the wait for&#160;SIPI mode, the SMI&#160;will be pended. The&#160;processor&#160;then responds on receipt of&#160;a SIPI by&#160;<br/>immediately&#160;servicing&#160;the&#160;pended&#160;SMI and&#160;going&#160;into SMM before handling the&#160;SIPI.<br/>An SMI&#160;may be&#160;blocked for one&#160;instruction&#160;following&#160;execution&#160;of&#160;STI,&#160;MOV&#160;to&#160;SS,&#160;or&#160;POP&#160;into&#160;SS.</p>
<p style="position:absolute;top:694px;left:68px;white-space:nowrap" class="ft06">34.3&#160;</p>
<p style="position:absolute;top:694px;left:147px;white-space:nowrap" class="ft06">SWITCHING BETWEEN SMM AND&#160;THE OTHER&#160;</p>
<p style="position:absolute;top:720px;left:146px;white-space:nowrap" class="ft06">PROCESSOR OPERATING MODES</p>
<p style="position:absolute;top:756px;left:68px;white-space:nowrap" class="ft09"><a href="o_fe12b1e2a880e0ce-70.html">Figure&#160;2-3&#160;shows</a>&#160;how&#160;the processor moves&#160;between SMM&#160;and the&#160;other processor operating&#160;modes (protected,&#160;<br/>real-address, and virtual-8086). Signaling an SMI while the processor is in real-address,&#160;protected, or virtual-8086&#160;<br/>modes always causes the processor to&#160;switch to SMM. Upon&#160;execution of the RSM&#160;instruction,&#160;the&#160;processor always&#160;<br/>returns to&#160;the mode&#160;it was in when the&#160;SMI occurred.&#160;</p>
<p style="position:absolute;top:856px;left:68px;white-space:nowrap" class="ft08">34.3.1 Entering&#160;</p>
<p style="position:absolute;top:856px;left:221px;white-space:nowrap" class="ft08">SMM</p>
<p style="position:absolute;top:886px;left:68px;white-space:nowrap" class="ft09">The processor always handles an&#160;SMI&#160;on&#160;an architecturally defined “interruptible” point in program execution&#160;<br/>(which&#160;is commonly&#160;at an IA-32 architecture&#160;instruction&#160;boundary).&#160;When the&#160;processor receives&#160;an SMI,&#160;it waits&#160;<br/>for&#160;all instructions&#160;to retire&#160;and&#160;for&#160;all stores&#160;to complete. The&#160;processor&#160;then saves its&#160;current context in&#160;SMRAM&#160;<br/><a href="o_fe12b1e2a880e0ce-1253.html">(see&#160;Section 34.4),</a>&#160;enters SMM,&#160;and&#160;begins to execute&#160;the&#160;SMI handler.<br/>Upon entering&#160;SMM,&#160;the&#160;processor&#160;signals external&#160;hardware&#160;that SMI handling&#160;has begun. The&#160;signaling&#160;mecha-<br/>nism used&#160;is implementation dependent.&#160;For the&#160;P6&#160;family processors,&#160;an SMI acknowledge transaction&#160;is gener-</p>
<p style="position:absolute;top:1038px;left:68px;white-space:nowrap" class="ft02">1.&#160;The dual-monitor&#160;treatment may not be supported by all processors. Software&#160;should consult the VMX capability MSR&#160;</p>
<p style="position:absolute;top:1054px;left:89px;white-space:nowrap" class="ft02">IA32_VMX_BAS<a href="o_fe12b1e2a880e0ce-1943.html">IC (see Appendix A.1) t</a>o&#160;determine whether it&#160;is supported.</p>
</div>
</body>
</html>
