Protel Design System Design Rule Check
PCB File : Q:\MAS2\PCB\BF-POWER\bf6-2-B\TB6600_Base.PcbDoc
Date     : 2018/10/6
Time     : 20:13:04

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=80mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Arc (10493.189mil,6656.299mil) on Top Overlay And Pad U1_STEPPER6-1(10505mil,6625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (10533.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER6-1(10551.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10533.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER6-1(10551.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10686.969mil,6740.827mil) on Top Overlay And Pad C1_STEPPER6-2(10668.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10686.969mil,6803.819mil) on Top Overlay And Pad C1_STEPPER6-2(10668.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10853.031mil,6380.504mil) on Top Overlay And Pad C2_STEPPER6-2(10871.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (10853.031mil,6443.496mil) on Top Overlay And Pad C2_STEPPER6-2(10871.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1086.968mil,6740.827mil) on Top Overlay And Pad C1_STEPPER1-2(1068.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1086.968mil,6803.819mil) on Top Overlay And Pad C1_STEPPER1-2(1068.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11006.969mil,6380.504mil) on Top Overlay And Pad C2_STEPPER6-1(10988.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11006.969mil,6443.496mil) on Top Overlay And Pad C2_STEPPER6-1(10988.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11098.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER6-2(11130mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11098.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER6-1(11130mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11161.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER6-2(11130mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11161.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER6-1(11130mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11253.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER6-2(11285mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (11253.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER6-1(11285mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11316.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER6-2(11285mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (11316.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER6-1(11285mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1258.032mil,6380.504mil) on Top Overlay And Pad C2_STEPPER1-2(1276.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1258.032mil,6443.496mil) on Top Overlay And Pad C2_STEPPER1-2(1276.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1411.969mil,6380.504mil) on Top Overlay And Pad C2_STEPPER1-1(1393.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1411.969mil,6443.496mil) on Top Overlay And Pad C2_STEPPER1-1(1393.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1468.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER1-2(1500mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1468.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER1-1(1500mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1531.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER1-2(1500mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1531.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER1-1(1500mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1608.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER1-2(1640mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1608.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER1-1(1640mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1671.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER1-2(1640mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1671.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER1-1(1640mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Arc (2819.299mil,6656.299mil) on Top Overlay And Pad U1_STEPPER2-1(2831.11mil,6625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (2853.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER2-1(2871.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2853.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER2-1(2871.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3006.968mil,6740.827mil) on Top Overlay And Pad C1_STEPPER2-2(2988.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3006.968mil,6803.819mil) on Top Overlay And Pad C1_STEPPER2-2(2988.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3177.032mil,6380.504mil) on Top Overlay And Pad C2_STEPPER2-2(3195.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3177.032mil,6443.496mil) on Top Overlay And Pad C2_STEPPER2-2(3195.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3394.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER2-2(3426mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3394.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER2-1(3426mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3457.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER2-2(3426mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3457.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER2-1(3426mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3537.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER2-2(3569mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (3537.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER2-1(3569mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3600.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER2-2(3569mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (3600.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER2-1(3569mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (4773.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER3-1(4791.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4773.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER3-1(4791.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4926.968mil,6740.827mil) on Top Overlay And Pad C1_STEPPER3-2(4908.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4926.968mil,6803.819mil) on Top Overlay And Pad C1_STEPPER3-2(4908.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5096.032mil,6380.504mil) on Top Overlay And Pad C2_STEPPER3-2(5114.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5096.032mil,6443.496mil) on Top Overlay And Pad C2_STEPPER3-2(5114.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5249.969mil,6380.504mil) on Top Overlay And Pad C2_STEPPER3-1(5231.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5249.969mil,6443.496mil) on Top Overlay And Pad C2_STEPPER3-1(5231.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5320.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER3-2(5352mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5320.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER3-1(5352mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5383.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER3-2(5352mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5383.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER3-1(5352mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5466.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER3-2(5498mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (5466.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER3-1(5498mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5529.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER3-2(5498mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5529.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER3-1(5498mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Arc (6656.244mil,6656.299mil) on Top Overlay And Pad U1_STEPPER4-1(6668.055mil,6625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (6693.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER4-1(6711.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6693.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER4-1(6711.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6846.968mil,6740.827mil) on Top Overlay And Pad C1_STEPPER4-2(6828.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (6846.968mil,6803.819mil) on Top Overlay And Pad C1_STEPPER4-2(6828.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7015.032mil,6380.504mil) on Top Overlay And Pad C2_STEPPER4-2(7033.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7015.032mil,6443.496mil) on Top Overlay And Pad C2_STEPPER4-2(7033.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7168.969mil,6380.504mil) on Top Overlay And Pad C2_STEPPER4-1(7150.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7168.969mil,6443.496mil) on Top Overlay And Pad C2_STEPPER4-1(7150.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7246.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER4-2(7278mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7246.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER4-1(7278mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7309.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER4-2(7278mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7309.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER4-1(7278mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7395.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER4-2(7427mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7395.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER4-1(7427mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7458.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER4-2(7427mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7458.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER4-1(7427mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Arc (8574.717mil,6656.299mil) on Top Overlay And Pad U1_STEPPER5-1(8586.528mil,6625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8613.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER5-1(8631.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8613.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER5-1(8631.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8766.969mil,6740.827mil) on Top Overlay And Pad C1_STEPPER5-2(8748.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8766.969mil,6803.819mil) on Top Overlay And Pad C1_STEPPER5-2(8748.661mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8934.031mil,6380.504mil) on Top Overlay And Pad C2_STEPPER5-2(8952.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8934.031mil,6443.496mil) on Top Overlay And Pad C2_STEPPER5-2(8952.339mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Arc (900.827mil,6656.299mil) on Top Overlay And Pad U1_STEPPER1-1(912.638mil,6625mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9087.969mil,6380.504mil) on Top Overlay And Pad C2_STEPPER5-1(9069.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9087.969mil,6443.496mil) on Top Overlay And Pad C2_STEPPER5-1(9069.661mil,6412mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9172.504mil,7443.032mil) on Top Overlay And Pad C4_STEPPER5-2(9204mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9172.504mil,7596.969mil) on Top Overlay And Pad C4_STEPPER5-1(9204mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9235.496mil,7443.032mil) on Top Overlay And Pad C4_STEPPER5-2(9204mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9235.496mil,7596.969mil) on Top Overlay And Pad C4_STEPPER5-1(9204mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9324.504mil,7443.032mil) on Top Overlay And Pad C5_STEPPER5-2(9356mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9324.504mil,7596.969mil) on Top Overlay And Pad C5_STEPPER5-1(9356mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (933.031mil,6740.827mil) on Top Overlay And Pad C1_STEPPER1-1(951.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (933.031mil,6803.819mil) on Top Overlay And Pad C1_STEPPER1-1(951.339mil,6772.323mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9387.496mil,7443.032mil) on Top Overlay And Pad C5_STEPPER5-2(9356mil,7461.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9387.496mil,7596.969mil) on Top Overlay And Pad C5_STEPPER5-1(9356mil,7578.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER1-1(951.339mil,6772.323mil) on Top Layer And Track (917.283mil,6740.827mil)(917.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER1-1(951.339mil,6772.323mil) on Top Layer And Track (933.032mil,6725.079mil)(970.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER1-1(951.339mil,6772.323mil) on Top Layer And Track (933.032mil,6819.567mil)(970.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER1-2(1068.661mil,6772.323mil) on Top Layer And Track (1049.37mil,6725.079mil)(1086.968mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER1-2(1068.661mil,6772.323mil) on Top Layer And Track (1049.37mil,6819.567mil)(1086.968mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER1-2(1068.661mil,6772.323mil) on Top Layer And Track (1102.716mil,6740.827mil)(1102.716mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER2-1(2871.339mil,6772.323mil) on Top Layer And Track (2837.283mil,6740.827mil)(2837.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER2-1(2871.339mil,6772.323mil) on Top Layer And Track (2853.032mil,6725.079mil)(2890.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER2-1(2871.339mil,6772.323mil) on Top Layer And Track (2853.032mil,6819.567mil)(2890.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER2-2(2988.661mil,6772.323mil) on Top Layer And Track (2969.37mil,6725.079mil)(3006.968mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER2-2(2988.661mil,6772.323mil) on Top Layer And Track (2969.37mil,6819.567mil)(3006.968mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER2-2(2988.661mil,6772.323mil) on Top Layer And Track (3022.716mil,6740.827mil)(3022.716mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER3-1(4791.339mil,6772.323mil) on Top Layer And Track (4757.283mil,6740.827mil)(4757.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER3-1(4791.339mil,6772.323mil) on Top Layer And Track (4773.032mil,6725.079mil)(4810.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER3-1(4791.339mil,6772.323mil) on Top Layer And Track (4773.032mil,6819.567mil)(4810.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER3-2(4908.661mil,6772.323mil) on Top Layer And Track (4889.37mil,6725.079mil)(4926.968mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER3-2(4908.661mil,6772.323mil) on Top Layer And Track (4889.37mil,6819.567mil)(4926.968mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER3-2(4908.661mil,6772.323mil) on Top Layer And Track (4942.717mil,6740.827mil)(4942.717mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER4-1(6711.339mil,6772.323mil) on Top Layer And Track (6677.283mil,6740.827mil)(6677.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER4-1(6711.339mil,6772.323mil) on Top Layer And Track (6693.032mil,6725.079mil)(6730.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER4-1(6711.339mil,6772.323mil) on Top Layer And Track (6693.032mil,6819.567mil)(6730.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER4-2(6828.661mil,6772.323mil) on Top Layer And Track (6809.37mil,6725.079mil)(6846.968mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER4-2(6828.661mil,6772.323mil) on Top Layer And Track (6809.37mil,6819.567mil)(6846.968mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER4-2(6828.661mil,6772.323mil) on Top Layer And Track (6862.717mil,6740.827mil)(6862.717mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER5-1(8631.339mil,6772.323mil) on Top Layer And Track (8597.283mil,6740.827mil)(8597.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER5-1(8631.339mil,6772.323mil) on Top Layer And Track (8613.031mil,6725.079mil)(8650.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER5-1(8631.339mil,6772.323mil) on Top Layer And Track (8613.031mil,6819.567mil)(8650.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER5-2(8748.661mil,6772.323mil) on Top Layer And Track (8729.37mil,6725.079mil)(8766.969mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER5-2(8748.661mil,6772.323mil) on Top Layer And Track (8729.37mil,6819.567mil)(8766.969mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER5-2(8748.661mil,6772.323mil) on Top Layer And Track (8782.717mil,6740.827mil)(8782.717mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER6-1(10551.339mil,6772.323mil) on Top Layer And Track (10517.283mil,6740.827mil)(10517.283mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C1_STEPPER6-1(10551.339mil,6772.323mil) on Top Layer And Track (10533.031mil,6725.079mil)(10570.63mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER6-1(10551.339mil,6772.323mil) on Top Layer And Track (10533.031mil,6819.567mil)(10570.63mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1_STEPPER6-2(10668.661mil,6772.323mil) on Top Layer And Track (10649.37mil,6725.079mil)(10686.969mil,6725.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER6-2(10668.661mil,6772.323mil) on Top Layer And Track (10649.37mil,6819.567mil)(10686.969mil,6819.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_STEPPER6-2(10668.661mil,6772.323mil) on Top Layer And Track (10702.717mil,6740.827mil)(10702.717mil,6803.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER1-1(1393.661mil,6412mil) on Top Layer And Track (1374.37mil,6364.756mil)(1411.968mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER1-1(1393.661mil,6412mil) on Top Layer And Track (1374.37mil,6459.244mil)(1411.968mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER1-1(1393.661mil,6412mil) on Top Layer And Track (1427.717mil,6380.504mil)(1427.717mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER1-2(1276.339mil,6412mil) on Top Layer And Track (1242.284mil,6380.504mil)(1242.284mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER1-2(1276.339mil,6412mil) on Top Layer And Track (1258.032mil,6364.756mil)(1295.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER1-2(1276.339mil,6412mil) on Top Layer And Track (1258.032mil,6459.244mil)(1295.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER2-2(3195.339mil,6412mil) on Top Layer And Track (3161.284mil,6380.504mil)(3161.284mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER2-2(3195.339mil,6412mil) on Top Layer And Track (3177.032mil,6364.756mil)(3214.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER2-2(3195.339mil,6412mil) on Top Layer And Track (3177.032mil,6459.244mil)(3214.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER3-1(5231.661mil,6412mil) on Top Layer And Track (5212.37mil,6364.756mil)(5249.968mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER3-1(5231.661mil,6412mil) on Top Layer And Track (5212.37mil,6459.244mil)(5249.968mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER3-1(5231.661mil,6412mil) on Top Layer And Track (5265.717mil,6380.504mil)(5265.717mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER3-2(5114.339mil,6412mil) on Top Layer And Track (5080.283mil,6380.504mil)(5080.283mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER3-2(5114.339mil,6412mil) on Top Layer And Track (5096.032mil,6364.756mil)(5133.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER3-2(5114.339mil,6412mil) on Top Layer And Track (5096.032mil,6459.244mil)(5133.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER4-1(7150.661mil,6412mil) on Top Layer And Track (7131.37mil,6364.756mil)(7168.968mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER4-1(7150.661mil,6412mil) on Top Layer And Track (7131.37mil,6459.244mil)(7168.968mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER4-1(7150.661mil,6412mil) on Top Layer And Track (7184.717mil,6380.504mil)(7184.717mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER4-2(7033.339mil,6412mil) on Top Layer And Track (6999.283mil,6380.504mil)(6999.283mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER4-2(7033.339mil,6412mil) on Top Layer And Track (7015.032mil,6364.756mil)(7052.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER4-2(7033.339mil,6412mil) on Top Layer And Track (7015.032mil,6459.244mil)(7052.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER5-1(9069.661mil,6412mil) on Top Layer And Track (9050.37mil,6364.756mil)(9087.969mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER5-1(9069.661mil,6412mil) on Top Layer And Track (9050.37mil,6459.244mil)(9087.969mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER5-1(9069.661mil,6412mil) on Top Layer And Track (9103.717mil,6380.504mil)(9103.717mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER5-2(8952.339mil,6412mil) on Top Layer And Track (8918.283mil,6380.504mil)(8918.283mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER5-2(8952.339mil,6412mil) on Top Layer And Track (8934.031mil,6364.756mil)(8971.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER5-2(8952.339mil,6412mil) on Top Layer And Track (8934.031mil,6459.244mil)(8971.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER6-1(10988.661mil,6412mil) on Top Layer And Track (10969.37mil,6364.756mil)(11006.969mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER6-1(10988.661mil,6412mil) on Top Layer And Track (10969.37mil,6459.244mil)(11006.969mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER6-1(10988.661mil,6412mil) on Top Layer And Track (11022.717mil,6380.504mil)(11022.717mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2_STEPPER6-2(10871.339mil,6412mil) on Top Layer And Track (10837.283mil,6380.504mil)(10837.283mil,6443.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C2_STEPPER6-2(10871.339mil,6412mil) on Top Layer And Track (10853.031mil,6364.756mil)(10890.63mil,6364.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_STEPPER6-2(10871.339mil,6412mil) on Top Layer And Track (10853.031mil,6459.244mil)(10890.63mil,6459.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER1-1(1640mil,7578.661mil) on Top Layer And Track (1592.756mil,7559.37mil)(1592.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER1-1(1640mil,7578.661mil) on Top Layer And Track (1608.504mil,7612.717mil)(1671.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER1-1(1640mil,7578.661mil) on Top Layer And Track (1687.244mil,7559.37mil)(1687.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER1-2(1640mil,7461.339mil) on Top Layer And Track (1592.756mil,7443.032mil)(1592.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER1-2(1640mil,7461.339mil) on Top Layer And Track (1608.504mil,7427.283mil)(1671.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER1-2(1640mil,7461.339mil) on Top Layer And Track (1687.244mil,7443.032mil)(1687.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER2-1(3426mil,7578.661mil) on Top Layer And Track (3378.756mil,7559.37mil)(3378.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER2-1(3426mil,7578.661mil) on Top Layer And Track (3394.504mil,7612.717mil)(3457.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER2-1(3426mil,7578.661mil) on Top Layer And Track (3473.244mil,7559.37mil)(3473.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER2-2(3426mil,7461.339mil) on Top Layer And Track (3378.756mil,7443.032mil)(3378.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER2-2(3426mil,7461.339mil) on Top Layer And Track (3394.504mil,7427.283mil)(3457.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER2-2(3426mil,7461.339mil) on Top Layer And Track (3473.244mil,7443.032mil)(3473.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER3-1(5352mil,7578.661mil) on Top Layer And Track (5304.756mil,7559.37mil)(5304.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER3-1(5352mil,7578.661mil) on Top Layer And Track (5320.504mil,7612.717mil)(5383.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER3-1(5352mil,7578.661mil) on Top Layer And Track (5399.244mil,7559.37mil)(5399.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER3-2(5352mil,7461.339mil) on Top Layer And Track (5304.756mil,7443.032mil)(5304.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER3-2(5352mil,7461.339mil) on Top Layer And Track (5320.504mil,7427.283mil)(5383.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER3-2(5352mil,7461.339mil) on Top Layer And Track (5399.244mil,7443.032mil)(5399.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER4-1(7278mil,7578.661mil) on Top Layer And Track (7230.756mil,7559.37mil)(7230.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER4-1(7278mil,7578.661mil) on Top Layer And Track (7246.504mil,7612.717mil)(7309.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER4-1(7278mil,7578.661mil) on Top Layer And Track (7325.244mil,7559.37mil)(7325.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER4-2(7278mil,7461.339mil) on Top Layer And Track (7230.756mil,7443.032mil)(7230.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER4-2(7278mil,7461.339mil) on Top Layer And Track (7246.504mil,7427.283mil)(7309.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER4-2(7278mil,7461.339mil) on Top Layer And Track (7325.244mil,7443.032mil)(7325.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER5-1(9204mil,7578.661mil) on Top Layer And Track (9156.756mil,7559.37mil)(9156.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER5-1(9204mil,7578.661mil) on Top Layer And Track (9172.504mil,7612.717mil)(9235.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER5-1(9204mil,7578.661mil) on Top Layer And Track (9251.244mil,7559.37mil)(9251.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER5-2(9204mil,7461.339mil) on Top Layer And Track (9156.756mil,7443.032mil)(9156.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER5-2(9204mil,7461.339mil) on Top Layer And Track (9172.504mil,7427.283mil)(9235.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER5-2(9204mil,7461.339mil) on Top Layer And Track (9251.244mil,7443.032mil)(9251.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER6-1(11130mil,7578.661mil) on Top Layer And Track (11082.756mil,7559.37mil)(11082.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER6-1(11130mil,7578.661mil) on Top Layer And Track (11098.504mil,7612.717mil)(11161.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER6-1(11130mil,7578.661mil) on Top Layer And Track (11177.244mil,7559.37mil)(11177.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C4_STEPPER6-2(11130mil,7461.339mil) on Top Layer And Track (11082.756mil,7443.032mil)(11082.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4_STEPPER6-2(11130mil,7461.339mil) on Top Layer And Track (11098.504mil,7427.283mil)(11161.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4_STEPPER6-2(11130mil,7461.339mil) on Top Layer And Track (11177.244mil,7443.032mil)(11177.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER1-1(1500mil,7578.661mil) on Top Layer And Track (1452.756mil,7559.37mil)(1452.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER1-1(1500mil,7578.661mil) on Top Layer And Track (1468.504mil,7612.717mil)(1531.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER1-1(1500mil,7578.661mil) on Top Layer And Track (1547.244mil,7559.37mil)(1547.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER1-2(1500mil,7461.339mil) on Top Layer And Track (1452.756mil,7443.032mil)(1452.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER1-2(1500mil,7461.339mil) on Top Layer And Track (1468.504mil,7427.283mil)(1531.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER1-2(1500mil,7461.339mil) on Top Layer And Track (1547.244mil,7443.032mil)(1547.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER2-1(3569mil,7578.661mil) on Top Layer And Track (3521.756mil,7559.37mil)(3521.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER2-1(3569mil,7578.661mil) on Top Layer And Track (3537.504mil,7612.717mil)(3600.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER2-1(3569mil,7578.661mil) on Top Layer And Track (3616.244mil,7559.37mil)(3616.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER2-2(3569mil,7461.339mil) on Top Layer And Track (3521.756mil,7443.032mil)(3521.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER2-2(3569mil,7461.339mil) on Top Layer And Track (3537.504mil,7427.283mil)(3600.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER2-2(3569mil,7461.339mil) on Top Layer And Track (3616.244mil,7443.032mil)(3616.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER3-1(5498mil,7578.661mil) on Top Layer And Track (5450.756mil,7559.37mil)(5450.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER3-1(5498mil,7578.661mil) on Top Layer And Track (5466.504mil,7612.717mil)(5529.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER3-1(5498mil,7578.661mil) on Top Layer And Track (5545.244mil,7559.37mil)(5545.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER3-2(5498mil,7461.339mil) on Top Layer And Track (5450.756mil,7443.032mil)(5450.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER3-2(5498mil,7461.339mil) on Top Layer And Track (5466.504mil,7427.283mil)(5529.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER3-2(5498mil,7461.339mil) on Top Layer And Track (5545.244mil,7443.032mil)(5545.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER4-1(7427mil,7578.661mil) on Top Layer And Track (7379.756mil,7559.37mil)(7379.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER4-1(7427mil,7578.661mil) on Top Layer And Track (7395.504mil,7612.717mil)(7458.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER4-1(7427mil,7578.661mil) on Top Layer And Track (7474.244mil,7559.37mil)(7474.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER4-2(7427mil,7461.339mil) on Top Layer And Track (7379.756mil,7443.032mil)(7379.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER4-2(7427mil,7461.339mil) on Top Layer And Track (7395.504mil,7427.283mil)(7458.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER4-2(7427mil,7461.339mil) on Top Layer And Track (7474.244mil,7443.032mil)(7474.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER5-1(9356mil,7578.661mil) on Top Layer And Track (9308.756mil,7559.37mil)(9308.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER5-1(9356mil,7578.661mil) on Top Layer And Track (9324.504mil,7612.717mil)(9387.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER5-1(9356mil,7578.661mil) on Top Layer And Track (9403.244mil,7559.37mil)(9403.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER5-2(9356mil,7461.339mil) on Top Layer And Track (9308.756mil,7443.032mil)(9308.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER5-2(9356mil,7461.339mil) on Top Layer And Track (9324.504mil,7427.283mil)(9387.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER5-2(9356mil,7461.339mil) on Top Layer And Track (9403.244mil,7443.032mil)(9403.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER6-1(11285mil,7578.661mil) on Top Layer And Track (11237.756mil,7559.37mil)(11237.756mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER6-1(11285mil,7578.661mil) on Top Layer And Track (11253.504mil,7612.717mil)(11316.496mil,7612.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER6-1(11285mil,7578.661mil) on Top Layer And Track (11332.244mil,7559.37mil)(11332.244mil,7596.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad C5_STEPPER6-2(11285mil,7461.339mil) on Top Layer And Track (11237.756mil,7443.032mil)(11237.756mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5_STEPPER6-2(11285mil,7461.339mil) on Top Layer And Track (11253.504mil,7427.283mil)(11316.496mil,7427.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5_STEPPER6-2(11285mil,7461.339mil) on Top Layer And Track (11332.244mil,7443.032mil)(11332.244mil,7480.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D1-1(1265mil,5097.323mil) on Top Layer And Track (1205.945mil,5087.48mil)(1213.819mil,5087.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D1-1(1265mil,5097.323mil) on Top Layer And Track (1316.181mil,5087.48mil)(1324.055mil,5087.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D1-2(1265mil,5262.677mil) on Top Layer And Track (1205.945mil,5209.528mil)(1324.055mil,5209.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D1-2(1265mil,5262.677mil) on Top Layer And Track (1205.945mil,5272.52mil)(1213.819mil,5272.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D1-2(1265mil,5262.677mil) on Top Layer And Track (1316.181mil,5272.52mil)(1324.055mil,5272.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER1-1(465mil,7097.677mil) on Top Layer And Track (405.945mil,7107.52mil)(413.819mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER1-1(465mil,7097.677mil) on Top Layer And Track (516.181mil,7107.52mil)(524.055mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER1-2(465mil,6932.323mil) on Top Layer And Track (405.945mil,6922.48mil)(413.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER1-2(465mil,6932.323mil) on Top Layer And Track (405.945mil,6985.472mil)(524.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER1-2(465mil,6932.323mil) on Top Layer And Track (516.181mil,6922.48mil)(524.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER2-2(2400mil,6932.323mil) on Top Layer And Track (2340.945mil,6922.48mil)(2348.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER2-2(2400mil,6932.323mil) on Top Layer And Track (2340.945mil,6985.472mil)(2459.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER2-2(2400mil,6932.323mil) on Top Layer And Track (2451.181mil,6922.48mil)(2459.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER3-1(4335mil,7097.677mil) on Top Layer And Track (4275.945mil,7107.52mil)(4283.819mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER3-1(4335mil,7097.677mil) on Top Layer And Track (4386.181mil,7107.52mil)(4394.055mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER3-2(4335mil,6932.323mil) on Top Layer And Track (4275.945mil,6922.48mil)(4283.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER3-2(4335mil,6932.323mil) on Top Layer And Track (4275.945mil,6985.472mil)(4394.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER3-2(4335mil,6932.323mil) on Top Layer And Track (4386.181mil,6922.48mil)(4394.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER4-1(6270mil,7097.677mil) on Top Layer And Track (6210.945mil,7107.52mil)(6218.819mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER4-1(6270mil,7097.677mil) on Top Layer And Track (6321.181mil,7107.52mil)(6329.055mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER4-2(6270mil,6932.323mil) on Top Layer And Track (6210.945mil,6922.48mil)(6218.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER4-2(6270mil,6932.323mil) on Top Layer And Track (6210.945mil,6985.472mil)(6329.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER4-2(6270mil,6932.323mil) on Top Layer And Track (6321.181mil,6922.48mil)(6329.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER5-1(8205mil,7097.677mil) on Top Layer And Track (8145.945mil,7107.52mil)(8153.819mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER5-1(8205mil,7097.677mil) on Top Layer And Track (8256.181mil,7107.52mil)(8264.055mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER5-2(8205mil,6932.323mil) on Top Layer And Track (8145.945mil,6922.48mil)(8153.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER5-2(8205mil,6932.323mil) on Top Layer And Track (8145.945mil,6985.472mil)(8264.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER5-2(8205mil,6932.323mil) on Top Layer And Track (8256.181mil,6922.48mil)(8264.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER6-1(10140mil,7097.677mil) on Top Layer And Track (10080.945mil,7107.52mil)(10088.819mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER6-1(10140mil,7097.677mil) on Top Layer And Track (10191.181mil,7107.52mil)(10199.055mil,7107.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER6-2(10140mil,6932.323mil) on Top Layer And Track (10080.945mil,6922.48mil)(10088.819mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.78mil < 10mil) Between Pad D2_STEPPER6-2(10140mil,6932.323mil) on Top Layer And Track (10080.945mil,6985.472mil)(10199.055mil,6985.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad D2_STEPPER6-2(10140mil,6932.323mil) on Top Layer And Track (10191.181mil,6922.48mil)(10199.055mil,6922.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D3-A(673.504mil,5889.961mil) on Top Layer And Track (632.756mil,5855.315mil)(632.756mil,5907.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-A(673.504mil,5889.961mil) on Top Layer And Track (632.756mil,5855.315mil)(714.252mil,5855.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-A(673.504mil,5889.961mil) on Top Layer And Track (714.252mil,5855.315mil)(714.252mil,5907.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-K(673.504mil,5960.039mil) on Top Layer And Track (632.756mil,5942.717mil)(632.756mil,5985.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D3-K(673.504mil,5960.039mil) on Top Layer And Track (632.756mil,5985.433mil)(642.008mil,5994.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-K(673.504mil,5960.039mil) on Top Layer And Track (642.008mil,5994.685mil)(705mil,5994.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D3-K(673.504mil,5960.039mil) on Top Layer And Track (705mil,5994.685mil)(714.252mil,5986.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D3-K(673.504mil,5960.039mil) on Top Layer And Track (714.252mil,5942.717mil)(714.252mil,5986.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER1-A(1995mil,6675.039mil) on Top Layer And Track (1954.252mil,6657.717mil)(1954.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER1-A(1995mil,6675.039mil) on Top Layer And Track (1954.252mil,6709.685mil)(2035.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER1-A(1995mil,6675.039mil) on Top Layer And Track (2035.748mil,6657.717mil)(2035.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER1-K(1995mil,6604.961mil) on Top Layer And Track (1954.252mil,6578.976mil)(1954.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER1-K(1995mil,6604.961mil) on Top Layer And Track (1954.252mil,6578.976mil)(1963.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER1-K(1995mil,6604.961mil) on Top Layer And Track (1963.504mil,6570.315mil)(2026.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER1-K(1995mil,6604.961mil) on Top Layer And Track (2026.496mil,6570.315mil)(2035.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER1-K(1995mil,6604.961mil) on Top Layer And Track (2035.748mil,6579.567mil)(2035.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER2-A(3913mil,6675.039mil) on Top Layer And Track (3872.252mil,6657.717mil)(3872.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER2-A(3913mil,6675.039mil) on Top Layer And Track (3872.252mil,6709.685mil)(3953.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER2-A(3913mil,6675.039mil) on Top Layer And Track (3953.748mil,6657.717mil)(3953.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER2-K(3913mil,6604.961mil) on Top Layer And Track (3872.252mil,6578.976mil)(3872.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER2-K(3913mil,6604.961mil) on Top Layer And Track (3872.252mil,6578.976mil)(3881.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER2-K(3913mil,6604.961mil) on Top Layer And Track (3881.504mil,6570.315mil)(3944.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER2-K(3913mil,6604.961mil) on Top Layer And Track (3944.496mil,6570.315mil)(3953.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER2-K(3913mil,6604.961mil) on Top Layer And Track (3953.748mil,6579.567mil)(3953.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER3-A(5831mil,6675.039mil) on Top Layer And Track (5790.252mil,6657.717mil)(5790.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER3-A(5831mil,6675.039mil) on Top Layer And Track (5790.252mil,6709.685mil)(5871.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER3-A(5831mil,6675.039mil) on Top Layer And Track (5871.748mil,6657.717mil)(5871.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER3-K(5831mil,6604.961mil) on Top Layer And Track (5790.252mil,6578.976mil)(5790.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER3-K(5831mil,6604.961mil) on Top Layer And Track (5790.252mil,6578.976mil)(5799.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER3-K(5831mil,6604.961mil) on Top Layer And Track (5799.504mil,6570.315mil)(5862.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER3-K(5831mil,6604.961mil) on Top Layer And Track (5862.496mil,6570.315mil)(5871.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER3-K(5831mil,6604.961mil) on Top Layer And Track (5871.748mil,6579.567mil)(5871.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER4-A(7749mil,6675.039mil) on Top Layer And Track (7708.252mil,6657.717mil)(7708.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER4-A(7749mil,6675.039mil) on Top Layer And Track (7708.252mil,6709.685mil)(7789.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER4-A(7749mil,6675.039mil) on Top Layer And Track (7789.748mil,6657.717mil)(7789.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER4-K(7749mil,6604.961mil) on Top Layer And Track (7708.252mil,6578.976mil)(7708.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER4-K(7749mil,6604.961mil) on Top Layer And Track (7708.252mil,6578.976mil)(7717.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER4-K(7749mil,6604.961mil) on Top Layer And Track (7717.504mil,6570.315mil)(7780.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER4-K(7749mil,6604.961mil) on Top Layer And Track (7780.496mil,6570.315mil)(7789.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER4-K(7749mil,6604.961mil) on Top Layer And Track (7789.748mil,6579.567mil)(7789.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER5-A(9667mil,6675.039mil) on Top Layer And Track (9626.252mil,6657.717mil)(9626.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER5-A(9667mil,6675.039mil) on Top Layer And Track (9626.252mil,6709.685mil)(9707.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER5-A(9667mil,6675.039mil) on Top Layer And Track (9707.748mil,6657.717mil)(9707.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER5-K(9667mil,6604.961mil) on Top Layer And Track (9626.252mil,6578.976mil)(9626.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER5-K(9667mil,6604.961mil) on Top Layer And Track (9626.252mil,6578.976mil)(9635.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER5-K(9667mil,6604.961mil) on Top Layer And Track (9635.504mil,6570.315mil)(9698.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER5-K(9667mil,6604.961mil) on Top Layer And Track (9698.496mil,6570.315mil)(9707.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER5-K(9667mil,6604.961mil) on Top Layer And Track (9707.748mil,6579.567mil)(9707.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER6-A(11584.999mil,6675.039mil) on Top Layer And Track (11544.252mil,6657.717mil)(11544.252mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER6-A(11584.999mil,6675.039mil) on Top Layer And Track (11544.252mil,6709.685mil)(11625.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER6-A(11584.999mil,6675.039mil) on Top Layer And Track (11625.748mil,6657.717mil)(11625.748mil,6709.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad D4_STEPPER6-K(11584.999mil,6604.961mil) on Top Layer And Track (11544.252mil,6578.976mil)(11544.252mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.434mil < 10mil) Between Pad D4_STEPPER6-K(11584.999mil,6604.961mil) on Top Layer And Track (11544.252mil,6578.976mil)(11553.504mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER6-K(11584.999mil,6604.961mil) on Top Layer And Track (11553.504mil,6570.315mil)(11616.496mil,6570.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.224mil < 10mil) Between Pad D4_STEPPER6-K(11584.999mil,6604.961mil) on Top Layer And Track (11616.496mil,6570.315mil)(11625.748mil,6579.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.224mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D4_STEPPER6-K(11584.999mil,6604.961mil) on Top Layer And Track (11625.748mil,6579.567mil)(11625.748mil,6622.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.534mil < 10mil) Between Pad Free-3(196.85mil,11614.173mil) on Multi-Layer And Track (335mil,11646.85mil)(1752.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.534mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.534mil < 10mil) Between Pad Free-3(196.85mil,11614.173mil) on Multi-Layer And Track (335mil,7867.323mil)(335mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.534mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER1-9(845mil,11547.323mil) on Multi-Layer And Track (335mil,11646.85mil)(1752.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.756mil < 10mil) Between Pad J1_STEPPER1-9(845mil,11547.323mil) on Multi-Layer And Track (846.811mil,8123.228mil)(846.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER1-9(846.811mil,7997.323mil) on Multi-Layer And Track (335mil,7867.323mil)(1752.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER1-9(846.811mil,7997.323mil) on Multi-Layer And Track (846.811mil,8123.228mil)(846.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER2-9(2738mil,11547.323mil) on Multi-Layer And Track (2228mil,11646.85mil)(3645.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER2-9(2738mil,11547.323mil) on Multi-Layer And Track (2739.811mil,8123.228mil)(2739.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER2-9(2739.811mil,7997.323mil) on Multi-Layer And Track (2228mil,7867.323mil)(3645.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER2-9(2739.811mil,7997.323mil) on Multi-Layer And Track (2739.811mil,8123.228mil)(2739.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER3-9(4631mil,11547.323mil) on Multi-Layer And Track (4121mil,11646.85mil)(5538.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER3-9(4631mil,11547.323mil) on Multi-Layer And Track (4632.811mil,8123.228mil)(4632.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER3-9(4632.811mil,7997.323mil) on Multi-Layer And Track (4121mil,7867.323mil)(5538.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER3-9(4632.811mil,7997.323mil) on Multi-Layer And Track (4632.811mil,8123.228mil)(4632.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER4-9(6524mil,11547.323mil) on Multi-Layer And Track (6014mil,11646.85mil)(7431.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER4-9(6524mil,11547.323mil) on Multi-Layer And Track (6525.811mil,8123.228mil)(6525.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER4-9(6525.811mil,7997.323mil) on Multi-Layer And Track (6014mil,7867.323mil)(7431.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER4-9(6525.811mil,7997.323mil) on Multi-Layer And Track (6525.811mil,8123.228mil)(6525.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER5-9(8418.811mil,7997.323mil) on Multi-Layer And Track (7907mil,7867.323mil)(9324.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER5-9(8418.811mil,7997.323mil) on Multi-Layer And Track (8418.811mil,8123.228mil)(8418.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.756mil < 10mil) Between Pad J1_STEPPER6-9(10310mil,11547.323mil) on Multi-Layer And Track (10311.811mil,8123.228mil)(10311.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER6-9(10310mil,11547.323mil) on Multi-Layer And Track (9800mil,11646.85mil)(11217.323mil,11646.85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.87mil < 10mil) Between Pad J1_STEPPER6-9(10311.811mil,7997.323mil) on Multi-Layer And Track (10311.811mil,8123.228mil)(10311.811mil,11390.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1_STEPPER6-9(10311.811mil,7997.323mil) on Multi-Layer And Track (9800mil,7867.323mil)(11217.323mil,7867.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER1-1(400mil,6630.039mil) on Top Layer And Track (359.252mil,6612.717mil)(359.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER1-1(400mil,6630.039mil) on Top Layer And Track (359.252mil,6664.685mil)(440.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER1-1(400mil,6630.039mil) on Top Layer And Track (440.748mil,6612.717mil)(440.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad R1_STEPPER1-2(400mil,6559.961mil) on Top Layer And Track (359.252mil,6525.315mil)(359.252mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER1-2(400mil,6559.961mil) on Top Layer And Track (440.748mil,6525.315mil)(440.748mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER2-1(2316mil,6630.039mil) on Top Layer And Track (2275.252mil,6612.717mil)(2275.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER2-1(2316mil,6630.039mil) on Top Layer And Track (2275.252mil,6664.685mil)(2356.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER2-1(2316mil,6630.039mil) on Top Layer And Track (2356.748mil,6612.717mil)(2356.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad R1_STEPPER2-2(2316mil,6559.961mil) on Top Layer And Track (2275.252mil,6525.315mil)(2275.252mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER2-2(2316mil,6559.961mil) on Top Layer And Track (2275.252mil,6525.315mil)(2356.748mil,6525.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER2-2(2316mil,6559.961mil) on Top Layer And Track (2356.748mil,6525.315mil)(2356.748mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER3-1(4232mil,6630.039mil) on Top Layer And Track (4191.252mil,6612.717mil)(4191.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER3-1(4232mil,6630.039mil) on Top Layer And Track (4191.252mil,6664.685mil)(4272.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER3-1(4232mil,6630.039mil) on Top Layer And Track (4272.748mil,6612.717mil)(4272.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad R1_STEPPER3-2(4232mil,6559.961mil) on Top Layer And Track (4191.252mil,6525.315mil)(4191.252mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER3-2(4232mil,6559.961mil) on Top Layer And Track (4191.252mil,6525.315mil)(4272.748mil,6525.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER3-2(4232mil,6559.961mil) on Top Layer And Track (4272.748mil,6525.315mil)(4272.748mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER4-1(6148mil,6630.039mil) on Top Layer And Track (6107.252mil,6612.717mil)(6107.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER4-1(6148mil,6630.039mil) on Top Layer And Track (6107.252mil,6664.685mil)(6188.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER4-1(6148mil,6630.039mil) on Top Layer And Track (6188.748mil,6612.717mil)(6188.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad R1_STEPPER4-2(6148mil,6559.961mil) on Top Layer And Track (6107.252mil,6525.315mil)(6107.252mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER4-2(6148mil,6559.961mil) on Top Layer And Track (6107.252mil,6525.315mil)(6188.748mil,6525.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER4-2(6148mil,6559.961mil) on Top Layer And Track (6188.748mil,6525.315mil)(6188.748mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER5-1(8064mil,6630.039mil) on Top Layer And Track (8023.252mil,6612.717mil)(8023.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER5-1(8064mil,6630.039mil) on Top Layer And Track (8023.252mil,6664.685mil)(8104.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER5-1(8064mil,6630.039mil) on Top Layer And Track (8104.748mil,6612.717mil)(8104.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.097mil < 10mil) Between Pad R1_STEPPER5-2(8064mil,6559.961mil) on Top Layer And Track (8023.252mil,6525.315mil)(8023.252mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.097mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER5-2(8064mil,6559.961mil) on Top Layer And Track (8023.252mil,6525.315mil)(8104.748mil,6525.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER5-2(8064mil,6559.961mil) on Top Layer And Track (8104.748mil,6525.315mil)(8104.748mil,6577.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER6-1(9980mil,6630.039mil) on Top Layer And Track (10020.748mil,6612.717mil)(10020.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER6-1(9980mil,6630.039mil) on Top Layer And Track (9939.252mil,6612.717mil)(9939.252mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1_STEPPER6-1(9980mil,6630.039mil) on Top Layer And Track (9939.252mil,6664.685mil)(10020.748mil,6664.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(9681.339mil,6305mil) on Top Layer And Track (9647.283mil,6257.756mil)(9647.283mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R10-1(9681.339mil,6305mil) on Top Layer And Track (9647.283mil,6257.756mil)(9700.63mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(9681.339mil,6305mil) on Top Layer And Track (9647.283mil,6352.244mil)(9700.63mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(9798.661mil,6305mil) on Top Layer And Track (9779.37mil,6257.756mil)(9832.717mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(9798.661mil,6305mil) on Top Layer And Track (9779.37mil,6352.244mil)(9832.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(9798.661mil,6305mil) on Top Layer And Track (9832.717mil,6257.756mil)(9832.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R11-1(8395mil,5776.339mil) on Top Layer And Track (8347.756mil,5742.283mil)(8347.756mil,5795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(8395mil,5776.339mil) on Top Layer And Track (8347.756mil,5742.283mil)(8442.244mil,5742.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(8395mil,5776.339mil) on Top Layer And Track (8442.244mil,5742.283mil)(8442.244mil,5795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(8395mil,5893.661mil) on Top Layer And Track (8347.756mil,5874.37mil)(8347.756mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(8395mil,5893.661mil) on Top Layer And Track (8347.756mil,5927.717mil)(8442.244mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(8395mil,5893.661mil) on Top Layer And Track (8442.244mil,5874.37mil)(8442.244mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R12-1(3840mil,776.339mil) on Top Layer And Track (3792.756mil,742.283mil)(3792.756mil,795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3840mil,776.339mil) on Top Layer And Track (3792.756mil,742.283mil)(3887.244mil,742.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(3840mil,776.339mil) on Top Layer And Track (3887.244mil,742.283mil)(3887.244mil,795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3840mil,893.661mil) on Top Layer And Track (3792.756mil,874.37mil)(3792.756mil,927.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3840mil,893.661mil) on Top Layer And Track (3792.756mil,927.716mil)(3887.244mil,927.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(3840mil,893.661mil) on Top Layer And Track (3887.244mil,874.37mil)(3887.244mil,927.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R13-1(7925mil,5776.339mil) on Top Layer And Track (7877.756mil,5742.283mil)(7877.756mil,5795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(7925mil,5776.339mil) on Top Layer And Track (7877.756mil,5742.283mil)(7972.244mil,5742.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(7925mil,5776.339mil) on Top Layer And Track (7972.244mil,5742.283mil)(7972.244mil,5795.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(7925mil,5893.661mil) on Top Layer And Track (7877.756mil,5874.37mil)(7877.756mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(7925mil,5893.661mil) on Top Layer And Track (7877.756mil,5927.717mil)(7972.244mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(7925mil,5893.661mil) on Top Layer And Track (7972.244mil,5874.37mil)(7972.244mil,5927.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER1-1(1393.661mil,6569mil) on Top Layer And Track (1374.37mil,6521.756mil)(1427.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER1-1(1393.661mil,6569mil) on Top Layer And Track (1374.37mil,6616.244mil)(1427.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER1-1(1393.661mil,6569mil) on Top Layer And Track (1427.717mil,6521.756mil)(1427.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER2-1(3312.661mil,6569mil) on Top Layer And Track (3293.37mil,6521.756mil)(3346.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER2-1(3312.661mil,6569mil) on Top Layer And Track (3293.37mil,6616.244mil)(3346.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER2-1(3312.661mil,6569mil) on Top Layer And Track (3346.717mil,6521.756mil)(3346.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER2-2(3195.339mil,6569mil) on Top Layer And Track (3161.284mil,6521.756mil)(3161.284mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R3_STEPPER2-2(3195.339mil,6569mil) on Top Layer And Track (3161.284mil,6521.756mil)(3214.63mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER2-2(3195.339mil,6569mil) on Top Layer And Track (3161.284mil,6616.244mil)(3214.63mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER3-1(5231.661mil,6569mil) on Top Layer And Track (5212.37mil,6521.756mil)(5265.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER3-1(5231.661mil,6569mil) on Top Layer And Track (5212.37mil,6616.244mil)(5265.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER3-1(5231.661mil,6569mil) on Top Layer And Track (5265.717mil,6521.756mil)(5265.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER3-2(5114.339mil,6569mil) on Top Layer And Track (5080.283mil,6521.756mil)(5080.283mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R3_STEPPER3-2(5114.339mil,6569mil) on Top Layer And Track (5080.283mil,6521.756mil)(5133.63mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER3-2(5114.339mil,6569mil) on Top Layer And Track (5080.283mil,6616.244mil)(5133.63mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER4-1(7150.661mil,6569mil) on Top Layer And Track (7131.37mil,6521.756mil)(7184.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER4-1(7150.661mil,6569mil) on Top Layer And Track (7131.37mil,6616.244mil)(7184.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER4-1(7150.661mil,6569mil) on Top Layer And Track (7184.717mil,6521.756mil)(7184.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER4-2(7033.339mil,6569mil) on Top Layer And Track (6999.283mil,6521.756mil)(6999.283mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R3_STEPPER4-2(7033.339mil,6569mil) on Top Layer And Track (6999.283mil,6521.756mil)(7052.63mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER4-2(7033.339mil,6569mil) on Top Layer And Track (6999.283mil,6616.244mil)(7052.63mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER5-1(9069.661mil,6569mil) on Top Layer And Track (9050.37mil,6521.756mil)(9103.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER5-1(9069.661mil,6569mil) on Top Layer And Track (9050.37mil,6616.244mil)(9103.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER5-1(9069.661mil,6569mil) on Top Layer And Track (9103.717mil,6521.756mil)(9103.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER5-2(8952.339mil,6569mil) on Top Layer And Track (8918.283mil,6521.756mil)(8918.283mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R3_STEPPER5-2(8952.339mil,6569mil) on Top Layer And Track (8918.283mil,6521.756mil)(8971.63mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER5-2(8952.339mil,6569mil) on Top Layer And Track (8918.283mil,6616.244mil)(8971.63mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER6-1(10988.661mil,6569mil) on Top Layer And Track (10969.37mil,6521.756mil)(11022.717mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER6-1(10988.661mil,6569mil) on Top Layer And Track (10969.37mil,6616.244mil)(11022.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER6-1(10988.661mil,6569mil) on Top Layer And Track (11022.717mil,6521.756mil)(11022.717mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER6-2(10871.339mil,6569mil) on Top Layer And Track (10837.283mil,6521.756mil)(10837.283mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R3_STEPPER6-2(10871.339mil,6569mil) on Top Layer And Track (10837.283mil,6521.756mil)(10890.63mil,6521.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3_STEPPER6-2(10871.339mil,6569mil) on Top Layer And Track (10837.283mil,6616.244mil)(10890.63mil,6616.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R4-1(675mil,6111.339mil) on Top Layer And Track (627.756mil,6077.283mil)(627.756mil,6130.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(675mil,6111.339mil) on Top Layer And Track (627.756mil,6077.283mil)(722.244mil,6077.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(675mil,6111.339mil) on Top Layer And Track (722.244mil,6077.283mil)(722.244mil,6130.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(675mil,6228.661mil) on Top Layer And Track (627.756mil,6209.37mil)(627.756mil,6262.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(675mil,6228.661mil) on Top Layer And Track (627.756mil,6262.717mil)(722.244mil,6262.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(675mil,6228.661mil) on Top Layer And Track (722.244mil,6209.37mil)(722.244mil,6262.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER1-1(2130mil,6581.339mil) on Top Layer And Track (2082.756mil,6547.283mil)(2082.756mil,6600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER1-1(2130mil,6581.339mil) on Top Layer And Track (2082.756mil,6547.283mil)(2177.244mil,6547.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER1-1(2130mil,6581.339mil) on Top Layer And Track (2177.244mil,6547.283mil)(2177.244mil,6600.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER2-1(4048mil,6571.378mil) on Top Layer And Track (4000.756mil,6537.323mil)(4000.756mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER2-1(4048mil,6571.378mil) on Top Layer And Track (4000.756mil,6537.323mil)(4095.244mil,6537.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER2-1(4048mil,6571.378mil) on Top Layer And Track (4095.244mil,6537.323mil)(4095.244mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER2-2(4048mil,6688.701mil) on Top Layer And Track (4000.756mil,6669.409mil)(4000.756mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER2-2(4048mil,6688.701mil) on Top Layer And Track (4000.756mil,6722.756mil)(4095.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER2-2(4048mil,6688.701mil) on Top Layer And Track (4095.244mil,6669.409mil)(4095.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER3-1(5966mil,6571.378mil) on Top Layer And Track (5918.756mil,6537.323mil)(5918.756mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER3-1(5966mil,6571.378mil) on Top Layer And Track (5918.756mil,6537.323mil)(6013.244mil,6537.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER3-1(5966mil,6571.378mil) on Top Layer And Track (6013.244mil,6537.323mil)(6013.244mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER4-1(7884mil,6571.378mil) on Top Layer And Track (7836.756mil,6537.323mil)(7836.756mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER4-1(7884mil,6571.378mil) on Top Layer And Track (7836.756mil,6537.323mil)(7931.244mil,6537.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER4-1(7884mil,6571.378mil) on Top Layer And Track (7931.244mil,6537.323mil)(7931.244mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER4-2(7884mil,6688.701mil) on Top Layer And Track (7836.756mil,6669.409mil)(7836.756mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER4-2(7884mil,6688.701mil) on Top Layer And Track (7836.756mil,6722.756mil)(7931.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER4-2(7884mil,6688.701mil) on Top Layer And Track (7931.244mil,6669.409mil)(7931.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER5-1(9802mil,6571.378mil) on Top Layer And Track (9754.756mil,6537.323mil)(9754.756mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER5-1(9802mil,6571.378mil) on Top Layer And Track (9754.756mil,6537.323mil)(9849.244mil,6537.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER5-1(9802mil,6571.378mil) on Top Layer And Track (9849.244mil,6537.323mil)(9849.244mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER5-2(9802mil,6688.701mil) on Top Layer And Track (9849.244mil,6669.409mil)(9849.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R5_STEPPER6-1(11720mil,6571.378mil) on Top Layer And Track (11672.756mil,6537.323mil)(11672.756mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER6-1(11720mil,6571.378mil) on Top Layer And Track (11672.756mil,6537.323mil)(11767.244mil,6537.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER6-1(11720mil,6571.378mil) on Top Layer And Track (11767.244mil,6537.323mil)(11767.244mil,6590.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER6-2(11720mil,6688.701mil) on Top Layer And Track (11672.756mil,6669.409mil)(11672.756mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER6-2(11720mil,6688.701mil) on Top Layer And Track (11672.756mil,6722.756mil)(11767.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5_STEPPER6-2(11720mil,6688.701mil) on Top Layer And Track (11767.244mil,6669.409mil)(11767.244mil,6722.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2041.339mil,6305mil) on Top Layer And Track (2007.283mil,6257.756mil)(2007.283mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R6-1(2041.339mil,6305mil) on Top Layer And Track (2007.283mil,6257.756mil)(2060.63mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2041.339mil,6305mil) on Top Layer And Track (2007.283mil,6352.244mil)(2060.63mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(2158.661mil,6305mil) on Top Layer And Track (2139.37mil,6257.756mil)(2192.716mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(2158.661mil,6305mil) on Top Layer And Track (2139.37mil,6352.244mil)(2192.716mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(2158.661mil,6305mil) on Top Layer And Track (2192.716mil,6257.756mil)(2192.716mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3951.339mil,6305mil) on Top Layer And Track (3917.283mil,6257.756mil)(3917.283mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R7-1(3951.339mil,6305mil) on Top Layer And Track (3917.283mil,6257.756mil)(3970.63mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3951.339mil,6305mil) on Top Layer And Track (3917.283mil,6352.244mil)(3970.63mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(4068.661mil,6305mil) on Top Layer And Track (4049.37mil,6257.756mil)(4102.717mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(4068.661mil,6305mil) on Top Layer And Track (4049.37mil,6352.244mil)(4102.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(4068.661mil,6305mil) on Top Layer And Track (4102.717mil,6257.756mil)(4102.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(5861.339mil,6305mil) on Top Layer And Track (5827.283mil,6257.756mil)(5827.283mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R8-1(5861.339mil,6305mil) on Top Layer And Track (5827.283mil,6257.756mil)(5880.63mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(5861.339mil,6305mil) on Top Layer And Track (5827.283mil,6352.244mil)(5880.63mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5978.661mil,6305mil) on Top Layer And Track (5959.37mil,6257.756mil)(6012.717mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5978.661mil,6305mil) on Top Layer And Track (5959.37mil,6352.244mil)(6012.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(5978.661mil,6305mil) on Top Layer And Track (6012.717mil,6257.756mil)(6012.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(7771.339mil,6305mil) on Top Layer And Track (7737.283mil,6257.756mil)(7737.283mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.238mil < 10mil) Between Pad R9-1(7771.339mil,6305mil) on Top Layer And Track (7737.283mil,6257.756mil)(7790.63mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.238mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(7771.339mil,6305mil) on Top Layer And Track (7737.283mil,6352.244mil)(7790.63mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(7888.661mil,6305mil) on Top Layer And Track (7869.37mil,6257.756mil)(7922.717mil,6257.756mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(7888.661mil,6305mil) on Top Layer And Track (7869.37mil,6352.244mil)(7922.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(7888.661mil,6305mil) on Top Layer And Track (7922.717mil,6257.756mil)(7922.717mil,6352.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :500

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00