$date
	Thu Dec 16 11:02:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$scope module P1 $end
$var wire 1 " clk $end
$var wire 4 % in [3:0] $end
$var wire 1 $ load $end
$var reg 1 ! out $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 &
b1010 %
1$
b1010 #
0"
x!
$end
#1
1"
#2
b100 &
1!
0"
0$
#3
b1000 &
0!
1"
#4
0"
#5
b0 &
1!
1"
#6
0"
#7
0!
1"
#8
0"
#9
1"
#10
0"
#11
1"
#12
b110 &
0"
1$
b110 #
b110 %
#13
1"
#14
b1100 &
0"
0$
#15
b1000 &
1!
1"
#16
0"
#17
b0 &
1"
#18
0"
#19
0!
1"
#20
0"
#21
1"
#22
0"
#23
1"
#24
0"
