# ğŸ˜ºChiselAIA

<!-- vim-markdown-toc GFM -->

* [ç®€ä»‹ï¼ˆIntroductionï¼‰](#ç®€ä»‹introduction)
* [ä¸­æ–­é€šè·¯ï¼ˆInterrupt Pathsï¼‰](#ä¸­æ–­é€šè·¯interrupt-paths)
* [é…ç½®é€šè·¯ï¼ˆConfiguration Pathsï¼‰](#é…ç½®é€šè·¯configuration-paths)
* [å¼•ç”¨ï¼ˆReferencesï¼‰](#å¼•ç”¨references)

<!-- vim-markdown-toc -->

ChiselAIAçš„å®ç°éµå¾ª[RISC-Vé«˜çº§ä¸­æ–­æ¶æ„ï¼ˆAdvanced Interrupt Architecture, AIAï¼‰è§„èŒƒ](https://github.com/riscv/riscv-aia)ã€‚
å®ç°ä¸è§„èŒƒä¹‹é—´çš„ä»»ä½•å·®å¼‚éƒ½åº”è§†ä¸ºå®ç°bugã€‚

The implementation of ChiselAIA adheres to the [RISC-V Advanced Interrupt Architecture (AIA) Specification](https://github.com/riscv/riscv-aia).
Any discrepancies between the implementation and specification should be treated as implementation bugs.

## ç®€ä»‹ï¼ˆIntroductionï¼‰

AIAæ—¨åœ¨é«˜æ•ˆåœ°å°†å¤–éƒ¨ä¸­æ–­è·¯ç”±åˆ°å¯¹åº”çš„å¤„ç†å™¨æ ¸å¿ƒï¼ˆhartï¼‰å’Œç‰¹æƒæ€ã€‚
è¿™ç§è·¯ç”±é€šè¿‡ä¸¤ä¸ªä¸­æ–­æ§åˆ¶å™¨æ¥å®Œæˆï¼š

AIA is designed to efficiently route external interrupts to the appropriate harts and privilege levels.
This routing is accomplished by two interrupt controllers:

* Incoming Message-Signaled Interrupt Controller (**IMSIC**)
* Advanced Platform-Level Interrupt Controller (**APLIC**)

ä¸ºä»€ä¹ˆéœ€è¦ä¸¤ç§æ§åˆ¶å™¨ï¼Ÿ
å› ä¸ºå­˜åœ¨ä¸¤ç±»å¤–éƒ¨è®¾å¤‡ï¼š

1. **çº¿è®¾å¤‡**ï¼š
  é€šè¿‡ä¸“ç”¨çš„ç”µä¿¡å·ï¼ˆè¾¹æ²¿æˆ–ç”µå¹³ï¼‰ä¼ è¾“ä¸­æ–­ã€‚
  å®ƒçš„ç‰¹ç‚¹æ˜¯å®ç°ç®€å•ï¼Œå¯æ‰©å±•æ€§å·®ã€‚
  å› ä¸ºæ¯ä¸ªä¸­æ–­éƒ½æ„å‘³ç€ä¸€æ ¹è¿æ¥åˆ°å¤„ç†å™¨æ ¸å¿ƒçš„ç‰©ç†çº¿ã€‚
2. **æ¶ˆæ¯ä¿¡å·ä¸­æ–­(Message-signaled-interrupt, MSI)è®¾å¤‡**ï¼š
    ä¸­æ–­è¢«ç¼–ç ä¸ºæ¶ˆæ¯ï¼Œå¹¶é€šè¿‡æ€»çº¿/ç½‘ç»œä¼ è¾“ã€‚
    å› ä¸ºæ¯ä¸ªä¸­æ–­ä¸éœ€è¦ä¸“ç”¨çš„ç‰©ç†è¿çº¿ï¼Œå› æ­¤MSIä¸çº¿ä¸­æ–­ç›¸æ¯”ï¼Œæœ‰æ›´å¥½çš„å¯æ‰©å±•æ€§ã€‚

Why two types of controllers?
There are two types of external devices:

1. **Wired devices**:
  Interrupts are transmitted via dedicated electronic signals (edge or level),
  which is simple to implement but faces scalability challenges,
  as each interrupt requires an physical wire connected to the hart.
2. **Message-signaled-interrupt (MSI) devices**:
  Interrupts are encoded as messages and transmitted over bus/network,
  which offers better scalability compared to wired interrupts,
  as no dedicated physical wires needed for each interrupt.

åœ¨ RISC-V AIA ä¸­ï¼š

* **APLIC**è´Ÿè´£å¤„ç†çº¿å¤–éƒ¨ä¸­æ–­ã€‚
  **æ³¨æ„**ï¼šAPLICå¯ä»¥åœ¨ä¸¤ç§æ¨¡å¼ä¸‹è¿è¡Œ(domaincfg.DM)ï¼š
  * **ç›´æ¥é€’é€æ¨¡å¼**ï¼šAPLICç›´æ¥å°†çº¿ä¸­æ–­è·¯ç”±åˆ°å¤„ç†å™¨æ ¸å¿ƒï¼Œæ— éœ€IMSICå‚ä¸ã€‚
  * MSIé€’é€æ¨¡å¼ï¼šAPLICå°†çº¿ä¸­æ–­è½¬æ¢ä¸ºMSIå¹¶è½¬å‘ç»™IMSICã€‚
  * ç”±äºMSIæ›´å…·æ‰©å±•æ€§ï¼Œåç»­è®¨è®ºé»˜è®¤APLICé‡‡ç”¨MSIé€’é€æ¨¡å¼ã€‚
* **IMSIC**è´Ÿè´£å¤„ç†MSIã€‚

In RISC-V AIA:

* **APLIC** handles wired external interrupts.
  **Note**: APLIC can operate in two modes (`domaincfg.DM`):
  * **Direct delivery mode**: APLIC directly routes wired interrupts to harts without IMSIC involvement.
  * **MSI delivery mode**: APLIC converts wired interrupts into MSIs and forwards them to IMSIC.
  * Since MSIs represent the more scalable approach, our subsequent discussion assumes the APLIC working in MSI delivery mode.
* **IMSIC** handles MSIs.

è®¾å¤‡ã€ä¸­æ–­æ§åˆ¶å™¨å’Œå¤„ç†å™¨æ ¸å¿ƒä¹‹é—´çš„äº¤äº’ä¸»è¦æ¶‰åŠä¸¤ç§æ•°æ®é€šè·¯ï¼š
**ä¸­æ–­é€šè·¯**å’Œ**é…ç½®é€šè·¯**ï¼Œå¦‚ä¸‹é¢ä¸¤å¼ å›¾æ‰€ç¤ºã€‚

The interaction between devices, interrupt controllers, and harts involves two main types of data paths:
**interrupt paths** and **configuration paths**, shown as the following two figures.

## ä¸­æ–­é€šè·¯ï¼ˆInterrupt Pathsï¼‰

å¤–éƒ¨ä¸­æ–­ä¸»è¦æºè‡ªå¤–éƒ¨è®¾å¤‡ï¼Œ
å°½ç®¡åœ¨é«˜çº§ä½¿ç”¨åœºæ™¯ä¸­ï¼Œå†…éƒ¨è®¾å¤‡å’Œå¤„ç†å™¨æ ¸å¿ƒä¹Ÿå¯ä»¥ç”Ÿæˆâ€œå¤–éƒ¨â€ä¸­æ–­
ï¼ˆä¾‹å¦‚å½“ç›‘ç®¡æ€å‘è™šæ‹ŸåŒ–ç›‘ç®¡æ€æ³¨å…¥å¤–éƒ¨ä¸­æ–­æ—¶ï¼‰ã€‚
æ¥ä¸‹æ¥çš„è®¨è®ºé‡ç‚¹å…³æ³¨å¤–éƒ¨è®¾å¤‡ç”Ÿæˆä¸­æ–­å¹¶é€šè¿‡æ§åˆ¶å™¨è·¯ç”±åˆ°å¤„ç†å™¨æ ¸å¿ƒçš„å…¸å‹æƒ…å†µã€‚

External interrupts primarily originate from external devices,
though in advanced scenarios, internal devices and harts can also generate "external" interrupts
(e.g. when supervisor level injects external interrupts into virtualized supervisor level).
The following discussion focuses on the typical case where external devices generate interrupts that are routed through controllers to harts.

![](./images/arch_interrupt_py.svg)

è¯¦ç»†çš„ä¸­æ–­é€šè·¯å¦‚ä¸‹ï¼ˆæ³¨ï¼šåœ¨è¯­è¨€æ¸…æ™°å‰æä¸‹ï¼Œæˆ‘ä»¬å°†çœç•¥â€œå¤–éƒ¨â€ï¼‰ï¼š

* ä¸­æ–­æ¥æºäºçº¿è®¾å¤‡æˆ–MSIè®¾å¤‡ï¼š
  * çº¿è®¾å¤‡é€šè·¯ï¼š
      * ä¸­æ–­è¢«è½¬å‘åˆ°APLICçš„**ä¸­æ–­åŸŸ**ã€‚
      * æ¯ä¸ªåŸŸè´Ÿè´£ç®¡ç†æŸä¸€ç‰¹æƒæ€çš„ä¸€ç»„å¤„ç†å™¨æ ¸å¿ƒçš„ä¸­æ–­ã€‚
      * å¯¹äºå¤§å‹å¯¹ç§°å¤šå¤„ç†ç³»ç»Ÿï¼Œé€šå¸¸ä¸¤ä¸ªåŸŸå°±è¶³å¤Ÿäº†[^two_interrupt_domains]ï¼š
        * ä¸€ä¸ª**æœºå™¨æ€åŸŸ**ï¼Œ
        * ä¸€ä¸ª**ç›‘ç®¡æ€åŸŸ**ã€‚
      * åŸŸéµå¾ªå±‚çº§ç»“æ„ï¼š
        * æ‰€çº¿ä¸­æ–­é¦–å…ˆåˆ°è¾¾æœºå™¨æ€åŸŸã€‚
        * æ ¹æ®APLICçš„é…ç½®ï¼Œæ¯ä¸ªä¸­æ–­å¯ä»¥ï¼š
          * è½¬æ¢ä¸ºMSIå¹¶é€šè¿‡æ€»çº¿/ç½‘ç»œè½¬å‘ç»™IMSICï¼Œ
          * å§”æ‰˜ç»™å­åŸŸï¼Œç„¶åéµå¾ªç±»ä¼¼çš„å¤„ç†æµç¨‹ã€‚
  * MSIè®¾å¤‡é€šè·¯ï¼š
    * MSIé€šè¿‡æ€»çº¿/ç½‘ç»œç›´æ¥è·¯ç”±åˆ°IMSICã€‚
* IMSICå¤„ç†æµç¨‹ï¼š
  * æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒé€šå¸¸æœ‰å…¶ä¸“ç”¨çš„IMSICã€‚
  * æ¯ä¸ªIMSICåŒ…å«å¤šä¸ªä¸­æ–­æ–‡ä»¶ï¼Œæ¯ä¸ªç‰¹æƒæ€å¯¹åº”ä¸€ä¸ª**ä¸­æ–­æ–‡ä»¶**[^one_imsic_per_hart]ï¼š
    * ä¸€ä¸ª**æœºå™¨æ€**ï¼Œ
    * ä¸€ä¸ª**ç›‘ç®¡æ€**ï¼Œ
    * å¤šä¸ª**è™šæ‹ŸåŒ–ç›‘ç®¡æ€**ã€‚
  * æ¯ä¸ªä¸­æ–­æ–‡ä»¶ï¼š
    * ç»´æŠ¤ä¸­æ–­çŠ¶æ€(å¾…å¤„ç†ã€ä½¿èƒ½ç­‰)ï¼Œ
    * æ ¹æ®é…ç½®é€šè¿‡çº¿è·¯å‘å¤„ç†å™¨æ ¸å¿ƒå‘å‡ºä¸­æ–­ä¿¡å·ã€‚

Here are the detailed interrupts paths (note: "external" is omitted where context is clear):

* Interrupts originate from either wired devices or MSI devices:
  * Wired device paths:
    * Interrupts are directed to APLIC's **interrupt domains**.
    * Each domain manages interrupts for a specific set of harts at a given privilege level.
    * For large symmetric multiprocessing systems, typically two domains suffice[^two_interrupt_domains]:
      * One **machine-level domain**,
      * One **supervisor-level domain**.
    * Domains follow a hierarchical structure:
      * All wired interrupts fist arrive at the machine-level domain.
      * Based on APLIC configuration, each interrup is either:
        * Converted to MSI and forwarded to IMSIC via bus/network,
        * Delegated to child domains, which then follow similar processing.
  * MSI device paths:
    * MSIs route directly to IMSIC via bus/network.
* IMSIC processing:
  * Each hart typically has its dedicated IMSIC.
  * Each IMSIC contains multiple **interrupt files**, one per privilege level[^one_imsic_per_hart]:
    * One **machine level**,
    * One **supervisor level**,
    * Multiple **virtualized supervisor levels**.
  * Each interrupt file:
    * Maintains interrup status (pending, enabled, ...),
    * Signals hart based on configuration via wire connection.

## é…ç½®é€šè·¯ï¼ˆConfiguration Pathsï¼‰

é…ç½®æµç¨‹éµå¾ªä¸¤ä¸ªä¸åŒçš„é€šè·¯ï¼š

* IMSICé…ç½®ï¼š
  * æ¯ä¸ªå¤„ç†å™¨æ ¸å¿ƒåªé…ç½®å…¶ä¸“ç”¨çš„IMSICï¼Œ
  * é…ç½®é€šè¿‡çº¿è·¯è¿æ¥è¿›è¡Œã€‚
* APLICé…ç½®ï¼š
  * æ‰€æœ‰å¤„ç†å™¨æ ¸å¿ƒéƒ½å¯ä»¥é…ç½®APLICï¼Œ
  * é…ç½®ä»¥æ¶ˆæ¯å½¢å¼é€šè¿‡æ€»çº¿ä¼ è¾“ã€‚

Configuration flow follows two distinct paths:

* IMSIC configuration:
  * Each hart configures only its dedicated IMSIC,
  * Configuration occurs through direct wire connection.
* APLIC Configuration:
  * All harts can configure APLIC,
  * Configuration transmitted via bus as messages.

![](./images/arch_configure_py.svg)

## å¼•ç”¨ï¼ˆReferencesï¼‰

* [^two_interrupt_domains]: *The RISC-V Advanced Interrupt Architecture*: 4.2 Interrupt domains: Figure 4.
* [^one_imsic_per_hart]: *The RISC-V Advanced Interrupt Architecture*: 1.3.2. External interrupts with IMSICs.
