ECHO est  desactivado.
ECHO est  desactivado.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'D:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'USER' on host 'desktop-789a4l0' (Windows NT_amd64 version 6.2) on Mon Jun 23 18:00:28 -0300 2025
INFO: [HLS 200-10] In directory 'D:/VitisHLS_projects/convex_hull_vision'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset convex_hull.prj 
INFO: [HLS 200-10] Creating and opening project 'D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj'.
INFO: [HLS 200-1510] Running: add_files ./accel.cpp -cflags -std=c++14  -ID:/Xilinx/Vitis_Libraries/vision/L1/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core  -I.  -csimflags -std=c++14  -ID:/Xilinx/Vitis_Libraries/vision/L1/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core  -I.  
INFO: [HLS 200-10] Adding design file './accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./tb.cpp -cflags -std=c++14  -ID:/opencv/build/install/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core  -I.  -csimflags -std=c++14  -ID:/opencv/build/install/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/common  -ID:/Xilinx/Vitis_Libraries/vision/L1/include/core  -I.  
INFO: [HLS 200-10] Adding test bench file './tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top convex_hull_accel 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -LD:/opencv/build/install/x64/mingw/bin  -lopencv_core440  -lopencv_highgui440  -lopencv_imgproc440  -lopencv_imgcodecs440 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb.cpp in debug mode
   Compiling ../../../../accel.cpp in debug mode
   Generating csim.exe
In file included from D:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../accel.h:8,
                 from ../../../../tb.cpp:3:
D:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../accel.h:8,
                 from ../../../../tb.cpp:3:
D:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from D:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../accel.h:8,
                 from ../../../../accel.cpp:4:
D:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from D:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../accel.h:8,
                 from ../../../../accel.cpp:4:
D:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
WARNING [HLS SIM]: hls::stream 'hls::stream<ap_uint<8>, 0>1' contains leftover data, which may result in RTL simulation hanging.
Hull size: 8
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 16392
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 98.993 seconds; current allocated memory: 0.895 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.391 seconds; current allocated memory: 104.316 MB.
INFO: [HLS 200-10] Analyzing design file './accel.cpp' ... 
WARNING: [HLS 207-5539] 'factor' in '#pragma HLS array_reshape' is ignored (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 207-5292] unused parameter 'src' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1530:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 22.786 seconds; current allocated memory: 111.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 700 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,311 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,923 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,930 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,263 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 66,288 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,773 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,175 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,207 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,199 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 36,187 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,043 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,056 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30,046 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::init(int, int, bool)' into 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:29:84)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 128, 128, 1, 0>::Mat(int, int)' into 'convex_hull_accel' (./accel.cpp:30:87)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_14' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:121:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_12' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:107:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_90_10' is marked as complete unroll implied by the pipeline pragma (./accel.cpp:90:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_121_14' (./accel.cpp:121:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_12' (./accel.cpp:107:21) in function 'convex_hull_accel' completely with a factor of 64 (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 128, 128, 1, 0>::write<0, (void*)0>(int, ap_uint<8>)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 128, 128, 1, 0>::read<0, (void*)0>(int)' into 'convex_hull_accel' (./accel.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'pts.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'pts.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:44:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.x': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-248] Applying array_partition to 'hull.y': Cyclic partitioning with factor 4 on dimension 1. (./accel.cpp:99:16)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_34_1'(./accel.cpp:34:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:34:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_73_7'(./accel.cpp:73:26) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:73:26)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_154_18'(./accel.cpp:154:24) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./accel.cpp:154:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 38 seconds. CPU system time: 0 seconds. Elapsed time: 228.922 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 131.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.226 seconds; current allocated memory: 184.207 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.187 seconds; current allocated memory: 194.938 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_85_9' (./accel.cpp:85) in function 'convex_hull_accel' for pipelining.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_85_9' (./accel.cpp:87:9) in function 'convex_hull_accel'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 3 for loop 'VITIS_LOOP_104_11' (./accel.cpp:106:9) in function 'convex_hull_accel'.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_90_10' (./accel.cpp:90) in function 'convex_hull_accel' completely: variable loop bound.
WARNING: [HLS 200-805] An internal stream 'in_img.data' (./accel.cpp:29) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'out_img.data' (./accel.cpp:30) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 42 seconds. CPU system time: 1 seconds. Elapsed time: 47.098 seconds; current allocated memory: 291.137 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_47_3'(./accel.cpp:47:22) and 'VITIS_LOOP_49_4'(./accel.cpp:49:19) in function 'convex_hull_accel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (./accel.cpp:34:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_47_3' (./accel.cpp:47:22) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_63_5' (./accel.cpp:63:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_7' (./accel.cpp:73:26) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_134_15' (./accel.cpp:134:24) in function 'convex_hull_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_154_18' (./accel.cpp:154:24) in function 'convex_hull_accel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 61 seconds. CPU system time: 0 seconds. Elapsed time: 64.877 seconds; current allocated memory: 454.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convex_hull_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'cross' to 'cross_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 339 seconds. CPU system time: 1 seconds. Elapsed time: 382.474 seconds; current allocated memory: 466.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 467.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_3_VITIS_LOOP_49_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 10.4 seconds; current allocated memory: 478.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 478.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'cross'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 4, function 'cross'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 478.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 478.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_11'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' (loop 'VITIS_LOOP_104_11'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:113) and 'trunc' operation 2 bit ('trunc_ln104', ./accel.cpp:104).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_104_11': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 531 seconds. CPU system time: 14 seconds. Elapsed time: 717.399 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 30.798 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_13'.
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' (loop 'VITIS_LOOP_118_13'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 0) between 'add' operation 32 bit ('k', ./accel.cpp:127) and 'trunc' operation 2 bit ('trunc_ln118', ./accel.cpp:118).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_118_13': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 394 seconds. CPU system time: 5 seconds. Elapsed time: 638.06 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 30.857 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_134_15_VITIS_LOOP_136_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 8.909 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'hull_x'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_143_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_154_18_VITIS_LOOP_156_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_5_VITIS_LOOP_65_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_73_7_VITIS_LOOP_75_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_y_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'pts_x_2'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_85_9': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_34_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline 'VITIS_LOOP_47_3_VITIS_LOOP_49_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cross_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cross_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_104_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 58.368 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_118_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42 seconds. CPU system time: 5 seconds. Elapsed time: 77.237 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline 'VITIS_LOOP_134_15_VITIS_LOOP_136_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 4 seconds. Elapsed time: 19.561 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17' pipeline 'VITIS_LOOP_143_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline 'VITIS_LOOP_154_18_VITIS_LOOP_156_19' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline 'VITIS_LOOP_63_5_VITIS_LOOP_65_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline 'VITIS_LOOP_73_7_VITIS_LOOP_75_8' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convex_hull_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/in_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/out_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convex_hull_accel/hull_size' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convex_hull_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'hull_size' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_data' and 'out_data' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_15s_15s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convex_hull_accel'.
INFO: [RTMG 210-278] Implementing memory 'convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_img_data_U(convex_hull_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.427 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 20.198 seconds; current allocated memory: 1.439 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for convex_hull_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for convex_hull_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 134.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1574 seconds. CPU system time: 36 seconds. Elapsed time: 2387.84 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 471.160 ; gain = 173.957
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 18:43:58 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\VitisHLS_projects\convex_hull_vision\convex_hull.prj\sol1\impl\verilog>D:/Xilinx/Vivado/2023.2/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 
ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module convex_hull_accel
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:convex_hull_accel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project convex_hull.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {convex_hull_accel_flow_control_loop_pipe_sequential_init convex_hull_accel_mul_32s_32s_32_2_0 convex_hull_accel_sparsemux_9_2_32_1_1 convex_hull_accel_mul_15s_15s_15_1_1 convex_hull_accel_mul_8ns_8ns_16_1_1 convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W convex_hull_accel_fifo_w8_d2_S convex_hull_accel_gmem0_m_axi convex_hull_accel_gmem1_m_axi convex_hull_accel_control_s_axi convex_hull_accel_control_r_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 467.352 ; gain = 177.203
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <D:\VitisHLS_projects\convex_hull_vision\convex_hull.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
create_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 498.863 ; gain = 18.566
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
INFO: Updating /s_axi_control_r CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/hls_inst/s_axi_control_r/Reg' is being assigned into address space '/s_axi_control_r' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Wrote  : <D:\VitisHLS_projects\convex_hull_vision\convex_hull.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
make_wrapper: Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 772.148 ; gain = 257.371
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 772.148 ; gain = 0.000
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-06-23 18:46:09 -0300
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Jun 23 18:46:10 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Jun 23 18:46:10 2025] Launched synth_1...
Run output will be captured here: D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Mon Jun 23 18:46:10 2025] Waiting for synth_1 to finish...

ECHO est  desactivado.
ECHO est  desactivado.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 468.859 ; gain = 184.500
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1339.527 ; gain = 438.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-16872-DESKTOP-789A4L0/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-16872-DESKTOP-789A4L0/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1454.203 ; gain = 553.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.203 ; gain = 553.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1454.203 ; gain = 553.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1454.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/convex_hull_accel.xdc]
Finished Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/convex_hull_accel.xdc]
Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1475.809 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 1475.809 ; gain = 575.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:53 . Memory (MB): peak = 1475.809 ; gain = 553.418
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 1475.809 ; gain = 575.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1475.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1483.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: dfcc890f
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:25 . Memory (MB): peak = 1483.598 ; gain = 1005.801
INFO: [Common 17-1381] The checkpoint 'D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 19:19:40 2025...
[Mon Jun 23 19:19:47 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:33:37 . Memory (MB): peak = 772.148 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-06-23 19:19:47 -0300
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1013.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/convex_hull_accel.xdc]
Finished Parsing XDC File [D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/convex_hull_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1157.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 512 instances

El sistema no puede encontrar la ruta especificada.
open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1157.547 ; gain = 385.398
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-06-23 19:20:28 -0300
INFO: HLS-REPORT: Running report: report_utilization -file ./report/convex_hull_accel_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/convex_hull_accel_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/convex_hull_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1890.391 ; gain = 732.844
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/convex_hull_accel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/convex_hull_accel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/convex_hull_accel_failfast_synth.rpt
 -I- design metrics completed in 7 seconds
 -I- DONT_TOUCH metric completed in 2 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 6 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 8 seconds
 -I- average fanout metrics completed in 10 seconds (0 modules)
 -I- non-FD high fanout nets completed in 9 seconds
 -I- path budgeting metrics completed in 9 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 36.69% | OK     |
#  | FD                                                        | 50%       | 15.44% | OK     |
#  | LUTRAM+SRL                                                | 25%       | 4.72%  | OK     |
#  | MUXF7                                                     | 15%       | 0.06%  | OK     |
#  | DSP                                                       | 80%       | 3.64%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 2.17%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 414    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.86   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/report/convex_hull_accel_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 51 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-06-23 19:22:15 -0300
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-06-23 19:22:15 -0300
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-06-23 19:22:15 -0300
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-06-23 19:22:15 -0300
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-06-23 19:22:16 -0300
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-06-23 19:22:16 -0300
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-06-23 19:22:16 -0300
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 19517 16431 8 2 0 309 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 19517 AVAIL_FF 106400 FF 16431 AVAIL_DSP 220 DSP 8 AVAIL_BRAM 280 BRAM 2 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 309 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/VitisHLS_projects/convex_hull_vision/convex_hull.prj/sol1/impl/report/verilog/convex_hull_accel_export.rpt


Implementation tool: Xilinx Vivado v.2023.2
Project:             convex_hull.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Mon Jun 23 19:22:16 -0300 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19517
FF:           16431
DSP:              8
BRAM:             2
URAM:             0
LATCH:            0
SRL:            309
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      10.751
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-06-23 19:22:16 -0300
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-06-23 19:22:16 -0300
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 19:22:16 2025...
INFO: [HLS 200-802] Generated output file convex_hull.prj/sol1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 32 seconds. CPU system time: 2 seconds. Elapsed time: 2427.39 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1613 seconds. Total CPU system time: 43 seconds. Total elapsed time: 4928.3 seconds; peak allocated memory: 1.439 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jun 23 19:22:35 2025...
