#
# NVRAM variable definitions and revision-specific SPROM offsets.
#
# Processed by nvram_map_gen.awk to produce bhnd_nvram_map.h
#

u8 aa2g {
	srom 1-3	{ u8 0x5C (&0x30, >>4) }
	srom 4-7	{ u8 0x5D }
	srom 8-10	{ u8 0x9D }
	srom >= 11	{ u8 0xA1 }
}

u8 aa5g {
	srom 1-3	{ u8 0x5C (&0xC0, >>6) }
	srom 4-7	{ u8 0x5C }
	srom 8-10	{ u8 0x9C }
	srom >= 11	{ u8 0xA0 }
}

u8 ag0 {
	srom 1-3	{ u8 0x75 }
	srom 4-7	{ u8 0x5F }
	srom 8-10	{ u8 0x9F }
}

u8 ag1 {
	srom 1-3	{ u8 0x74 }
	srom 4-7	{ u8 0x5E }
	srom 8-10	{ u8 0x9E }
}

u8 ag2 {
	srom 4-7	{ u8 0x61 }
	srom 8-10	{ u8 0xA1 }
}

u8 ag3 {
	srom 4-7	{ u8 0x60 }
	srom 8-10	{ u8 0xA0 }
}

u8 aga0 {
	srom >= 11	{ u8 0xA5 }
}

u8 aga1 {
	srom >= 11	{ u8 0xA6 }
}

u8 aga2 {
	srom >= 11	{ u8 0xA7 }
}

u8 agbg0 {
	srom >= 11	{ u8 0xA2 }
}

u8 agbg1 {
	srom >= 11	{ u8 0xA3 }
}

u8 agbg2 {
	srom >= 11	{ u8 0xA4 }
}

u8 antswctl2g {
	srom 8-10	{ u8 0xAE (&0xF8, >>3) }
}

u8 antswctl5g {
	srom 8-10	{ u8 0xB0 (&0xF8, >>3) }
}

u8 antswitch {
	all1	ignore
	srom 4-7	{ u8 0x7A }
	srom 8-10	{ u8 0xA2 }
	srom >= 11	{ u8 0xA8 }
}

u32 boardflags {
	srom 1		{ u16 0x72 }
	srom 2		{ u16 0x72 | u16 0x38 (<<16) }
	srom 3		{ u16 0x72 | u16 0x7A (<<16) }
	srom 4		{ u32 0x44 }
	srom 5-7	{ u32 0x4A }
	srom >= 8	{ u32 0x84 }
}

u32 boardflags2 {
	srom 4		{ u32 0x48 }
	srom 5-7	{ u32 0x4E }
	srom >= 8	{ u32 0x88 }
}

u32 boardflags3 {
	srom >= 11	{ u32 0x8C }
}

u16 boardnum {
	srom 1-2	{ u16 0x4C }
	srom 3		{ u16 0x4E }
	srom 4		{ u16 0x50 }
	srom 5-7	{ u16 0x56 }
	srom 8-10	{ u16 0x90 }
	srom >= 11	{ u16 0x94 }
}

u16 boardrev {
	srom 1-3	{ u8 0x5D }
	srom 4-7	{ u16 0x42 }
	srom >= 8	{ u16 0x82 }
}

u16 boardtype {
	srom >= 2	{ u16 0x04 }
}

u16 bw40po {
	srom 4-7	{ u16 0x18E }
	srom 8		{ u16 0x196 }
}

u16 bwduppo {
	srom 4-7	{ u16 0x190 }
	srom 8		{ u16 0x198 }
}

u8 bxa2g {
	srom 3		{ u8 0x50 (&0x18, >>3) }
	srom 8-10	{ u8 0xA4 (&0x18, >>3) }
}

u8 bxa5g {
	srom 3		{ u8 0x52 (&0x18, >>3) }
	srom 8-10	{ u8 0xA6 (&0x18, >>3) }
}

u8 cc {
	srom 1		{ u8 0x5C (&0xF) }
}

u16 cck2gpo {
	srom 4-7	{ u16 0x138 }
	srom 8		{ u16 0x140 }
}

u16 cckPwrOffset {
	srom 10		{ u16 0x1B4 }
}

u16 cckbw20ul2gpo {
	srom 9-10	{ u16 0x142 }
	srom >= 11	{ u16 0x152 }
}

u16 cckbw202gpo {
	srom 9-10	{ u16 0x140 }
	srom >= 11	{ u16 0x150 }
}

char[2] ccode {
	fmt	ccode
	srom 0-3	{ u8[2] 0x77 }
	srom 4		{ u8[2] 0x53 }
	srom 5-7	{ u8[2] 0x45 }
	srom 8-10	{ u8[2] 0x93 }
	srom >= 11	{ u8[2] 0x97 }
}

u16 cddpo {
	srom 4-7	{ u16 0x18A }
	srom 8		{ u16 0x192 }
}

private u16 devid {
	srom >= 8	{ u16 0x60 }
}

u16 dot11agduphrpo {
	srom >= 11	{ u16 0x1B2 }
}

u16 dot11agduplrpo {
	srom >= 11	{ u16 0x1B4 }
}

u16 dot11agofdmhrbw202gpo {
	srom >= 11	{ u16 0x15C }
}

u8 elna2g {
	srom 8-10	{ u8 0xBB }
}

u8 elna5g {
	srom 8-10	{ u8 0xBA }
}

u8 epagain2g {
	srom >= 11	{ u8 0xAB (&0xE, >>1) }
}

u8 epagain5g {
	srom >= 11	{ u8 0xAD (&0xE, >>1) }
}

u8[48] et1macaddr {
	fmt	macaddr
	srom 0-2	{ u8[48] 0x55 }
}

u8 eu_edthresh2g {
	srom 8		{ u8 0x1A9 }
	srom 9		{ u8 0x199 }
	srom 10		{ u8 0x199 }
	srom 11		{ u8 0x1D1 }
}

u8 eu_edthresh5g {
	srom 8		{ u8 0x1A8 }
	srom 9		{ u8 0x198 }
	srom 10		{ u8 0x198 }
	srom 11		{ u8 0x1D0 }
}

u8 extpagain2g {
	srom 8-10	{ u8 0xAF (&0x6, >>1) }
}

u8 extpagain5g {
	srom 8-10	{ u8 0xB1 (&0x6, >>1) }
}

u8 femctrl {
	srom >= 11	{ u8 0xAA (&0xF8, >>3) }
}

u8 freqoffset_corr {
	srom 8-10	{ u8 0xB9 (&0xF) }
}

u8 gainctrlsph {
	srom >= 11	{ u8 0xAC (&0xF8, >>3) }
}

u8 hw_iqcal_en {
	srom 8-10	{ u8 0xB9 (&0x20, >>5) }
}

u8[48] il0macaddr {
	fmt	macaddr
	srom 0-2	{ u8[48] 0x49 }
}

u8 iqcal_swp_dis {
	srom 8-10	{ u8 0xB9 (&0x10, >>4) }
}

u8 ledbh0 {
	all1	ignore
	srom 1-3	{ u8 0x65 }
	srom 4		{ u8 0x57 }
	srom 5-7	{ u8 0x77 }
	srom 8-10	{ u8 0x97 }
	srom >= 11	{ u8 0x9B }
}

u8 ledbh1 {
	all1	ignore
	srom 1-3	{ u8 0x64 }
	srom 4		{ u8 0x56 }
	srom 5-7	{ u8 0x76 }
	srom 8-10	{ u8 0x96 }
	srom >= 11	{ u8 0x9A }
}

u8 ledbh2 {
	all1	ignore
	srom 1-3	{ u8 0x67 }
	srom 4		{ u8 0x59 }
	srom 5-7	{ u8 0x79 }
	srom 8-10	{ u8 0x99 }
	srom >= 11	{ u8 0x9D }
}

u8 ledbh3 {
	all1	ignore
	srom 1-3	{ u8 0x66 }
	srom 4		{ u8 0x58 }
	srom 5-7	{ u8 0x78 }
	srom 8-10	{ u8 0x98 }
	srom >= 11	{ u8 0x9C }
}

u8[2] leddc {
	fmt	led_dc
	all1	ignore
	srom 3		{ u8[2] 0x7D }
	srom 4		{ u8[2] 0x5B }
	srom 5-7	{ u8[2] 0x5B }
	srom 8-10	{ u8[2] 0x9B }
	srom >= 11	{ u8[2] 0x9F }
}

u16 legofdm40duppo {
	srom 9-10	{ u16 0x196 }
}

u32 legofdmbw20ul2gpo {
	srom 9-10	{ u32 0x148 }
}

u32 legofdmbw20ul5ghpo {
	srom 9-10	{ u32 0x160 }
}

u32 legofdmbw20ul5glpo {
	srom 9-10	{ u32 0x150 }
}

u32 legofdmbw20ul5gmpo {
	srom 9-10	{ u32 0x158 }
}

u32 legofdmbw202gpo {
	srom 9-10	{ u32 0x144 }
}

u32 legofdmbw205ghpo {
	srom 9-10	{ u32 0x15C }
}

u32 legofdmbw205glpo {
	srom 9-10	{ u32 0x14C }
}

u32 legofdmbw205gmpo {
	srom 9-10	{ u32 0x154 }
}

u8[48] macaddr {
	fmt	macaddr
	srom 3		{ u8[48] 0x4B }
	srom 4		{ u8[48] 0x4D }
	srom 5-7	{ u8[48] 0x53 }
	srom 8-10	{ u8[48] 0x8D }
	srom >= 11	{ u8[48] 0x91 }
}

u16 mcs2gpo0 {
	srom 4-7	{ u16 0x14A }
	srom 8		{ u16 0x152 }
}

u16 mcs2gpo1 {
	srom 4-7	{ u16 0x14C }
	srom 8		{ u16 0x154 }
}

u16 mcs2gpo2 {
	srom 4-7	{ u16 0x14E }
	srom 8		{ u16 0x156 }
}

u16 mcs2gpo3 {
	srom 4-7	{ u16 0x150 }
	srom 8		{ u16 0x158 }
}

u16 mcs2gpo4 {
	srom 4-7	{ u16 0x152 }
	srom 8		{ u16 0x15A }
}

u16 mcs2gpo5 {
	srom 4-7	{ u16 0x154 }
	srom 8		{ u16 0x15C }
}

u16 mcs2gpo6 {
	srom 4-7	{ u16 0x156 }
	srom 8		{ u16 0x15E }
}

u16 mcs2gpo7 {
	srom 4-7	{ u16 0x158 }
	srom 8		{ u16 0x160 }
}

u16 mcs5ghpo0 {
	srom 4-7	{ u16 0x17A }
	srom 8		{ u16 0x182 }
}

u16 mcs5ghpo1 {
	srom 4-7	{ u16 0x17C }
	srom 8		{ u16 0x184 }
}

u16 mcs5ghpo2 {
	srom 4-7	{ u16 0x17E }
	srom 8		{ u16 0x186 }
}

u16 mcs5ghpo3 {
	srom 4-7	{ u16 0x180 }
	srom 8		{ u16 0x188 }
}

u16 mcs5ghpo4 {
	srom 4-7	{ u16 0x182 }
	srom 8		{ u16 0x18A }
}

u16 mcs5ghpo5 {
	srom 4-7	{ u16 0x184 }
	srom 8		{ u16 0x18C }
}

u16 mcs5ghpo6 {
	srom 4-7	{ u16 0x186 }
	srom 8		{ u16 0x18E }
}

u16 mcs5ghpo7 {
	srom 4-7	{ u16 0x188 }
	srom 8		{ u16 0x190 }
}

u16 mcs5glpo0 {
	srom 4-7	{ u16 0x16A }
	srom 8		{ u16 0x172 }
}

u16 mcs5glpo1 {
	srom 4-7	{ u16 0x16C }
	srom 8		{ u16 0x174 }
}

u16 mcs5glpo2 {
	srom 4-7	{ u16 0x16E }
	srom 8		{ u16 0x176 }
}

u16 mcs5glpo3 {
	srom 4-7	{ u16 0x170 }
	srom 8		{ u16 0x178 }
}

u16 mcs5glpo4 {
	srom 4-7	{ u16 0x172 }
	srom 8		{ u16 0x17A }
}

u16 mcs5glpo5 {
	srom 4-7	{ u16 0x174 }
	srom 8		{ u16 0x17C }
}

u16 mcs5glpo6 {
	srom 4-7	{ u16 0x176 }
	srom 8		{ u16 0x17E }
}

u16 mcs5glpo7 {
	srom 4-7	{ u16 0x178 }
	srom 8		{ u16 0x180 }
}

u16 mcs5gpo0 {
	srom 4-7	{ u16 0x15A }
	srom 8		{ u16 0x162 }
}

u16 mcs5gpo1 {
	srom 4-7	{ u16 0x15C }
	srom 8		{ u16 0x164 }
}

u16 mcs5gpo2 {
	srom 4-7	{ u16 0x15E }
	srom 8		{ u16 0x166 }
}

u16 mcs5gpo3 {
	srom 4-7	{ u16 0x160 }
	srom 8		{ u16 0x168 }
}

u16 mcs5gpo4 {
	srom 4-7	{ u16 0x162 }
	srom 8		{ u16 0x16A }
}

u16 mcs5gpo5 {
	srom 4-7	{ u16 0x164 }
	srom 8		{ u16 0x16C }
}

u16 mcs5gpo6 {
	srom 4-7	{ u16 0x166 }
	srom 8		{ u16 0x16E }
}

u16 mcs5gpo7 {
	srom 4-7	{ u16 0x168 }
	srom 8		{ u16 0x170 }
}

u16 mcs32po {
	srom 9-10	{ u16 0x194 }
}

u32 mcsbw20ul2gpo {
	srom 9-10	{ u32 0x168 }
}

u32 mcsbw20ul5ghpo {
	srom 9-10	{ u32 0x18C }
}

u32 mcsbw20ul5glpo {
	srom 9-10	{ u32 0x174 }
}

u32 mcsbw20ul5gmpo {
	srom 9-10	{ u32 0x180 }
}

u32 mcsbw202gpo {
	srom 9-10	{ u32 0x164 }
	srom >= 11	{ u32 0x154 }
}

u32 mcsbw205ghpo {
	srom 9-10	{ u32 0x188 }
	srom >= 11	{ u32 0x180 }
}

u32 mcsbw205glpo {
	srom 9-10	{ u32 0x170 }
	srom >= 11	{ u32 0x160 }
}

u32 mcsbw205gmpo {
	srom 9-10	{ u32 0x17C }
	srom >= 11	{ u32 0x170 }
}

u32 mcsbw402gpo {
	srom 9-10	{ u32 0x16C }
	srom >= 11	{ u32 0x158 }
}

u32 mcsbw405ghpo {
	srom 9-10	{ u32 0x190 }
	srom >= 11	{ u32 0x184 }
}

u32 mcsbw405glpo {
	srom 9-10	{ u32 0x178 }
	srom >= 11	{ u32 0x164 }
}

u32 mcsbw405gmpo {
	srom 9-10	{ u32 0x184 }
	srom >= 11	{ u32 0x174 }
}

u32 mcsbw805ghpo {
	srom >= 11	{ u32 0x188 }
}

u32 mcsbw805glpo {
	srom >= 11	{ u32 0x168 }
}

u32 mcsbw805gmpo {
	srom >= 11	{ u32 0x178 }
}

u16 mcslr5ghpo {
	srom >= 11	{ u16 0x194 }
}

u16 mcslr5glpo {
	srom >= 11	{ u16 0x190 (&0xFFF) }
}

u16 mcslr5gmpo {
	srom >= 11	{ u16 0x192 }
}

u8 measpower {
	srom 8-10	{ u8 0xB4 (&0xFE, >>1) }
	srom >= 11	{ u8 0xB0 (&0xFE, >>1) }
}

u8 measpower1 {
	srom 8-10	{ u8 0xBF (&0x7F) }
	srom >= 11	{ u8 0xBB (&0x7F) }
}

u8 measpower2 {
	srom 8-10	{ u16 0xBE (&0x3F80, >>7) }
	srom >= 11	{ u16 0xBA (&0x3F80, >>7) }
}

u8 noisecaloffset {
	srom 8-9	{ u8 0x1B5 }
}

u8 noisecaloffset5g {
	srom 8-9	{ u8 0x1B4 }
}

u8 noiselvl2ga0 {
	srom 8-10	{ u8 0x1AB (&0x1F) }
	srom >= 11	{ u8 0x1BD (&0x1F) }
}

u8 noiselvl2ga1 {
	srom 8-10	{ u16 0x1AA (&0x3E0, >>5) }
	srom >= 11	{ u16 0x1BC (&0x3E0, >>5) }
}

u8 noiselvl2ga2 {
	srom 8-10	{ u8 0x1AA (&0x7C, >>2) }
	srom >= 11	{ u8 0x1BC (&0x7C, >>2) }
}

u8[4] noiselvl5ga0 {
	srom >= 11 {
		u8 0x1BF (&0x1F),
		u8 0x1C1 (&0x1F),
		u8 0x1C3 (&0x1F),
		u8 0x1C5 (&0x1F)
	}
}

u8[4] noiselvl5ga1 {
	srom >= 11	{ u16[4] 0x1BE (&0x3E0, >>5) }
}

u8[4] noiselvl5ga2 {
	srom >= 11 {
		u8 0x1BE (&0x7C, >>2),
		u8 0x1C0 (&0x7C, >>2),
		u8 0x1C2 (&0x7C, >>2),
		u8 0x1C4 (&0x7C, >>2)
	}
}

u8 noiselvl5gha0 {
	srom 8-10	{ u8 0x1B1 (&0x1F) }
}

u8 noiselvl5gha1 {
	srom 8-10	{ u16 0x1B0 (&0x3E0, >>5) }
}

u8 noiselvl5gha2 {
	srom 8-10	{ u8 0x1B0 (&0x7C, >>2) }
}

u8 noiselvl5gla0 {
	srom 8-10	{ u8 0x1AD (&0x1F) }
}

u8 noiselvl5gla1 {
	srom 8-10	{ u16 0x1AC (&0x3E0, >>5) }
}

u8 noiselvl5gla2 {
	srom 8-10	{ u8 0x1AC (&0x7C, >>2) }
}

u8 noiselvl5gma0 {
	srom 8-10	{ u8 0x1AF (&0x1F) }
}

u8 noiselvl5gma1 {
	srom 8-10	{ u16 0x1AE (&0x3E0, >>5) }
}

u8 noiselvl5gma2 {
	srom 8-10	{ u8 0x1AE (&0x7C, >>2) }
}

u8 noiselvl5gua0 {
	srom 8-10	{ u8 0x1B3 (&0x1F) }
}

u8 noiselvl5gua1 {
	srom 8-10	{ u16 0x1B2 (&0x3E0, >>5) }
}

u8 noiselvl5gua2 {
	srom 8-10	{ u8 0x1B2 (&0x7C, >>2) }
}

u32 ofdm2gpo {
	srom 4-7	{ u32 0x13A }
	srom 8		{ u32 0x142 }
}

u32 ofdm5ghpo {
	srom 4-7	{ u32 0x146 }
	srom 8		{ u32 0x14E }
}

u32 ofdm5glpo {
	srom 4-7	{ u32 0x142 }
	srom 8		{ u32 0x14A }
}

u32 ofdm5gpo {
	srom 4-7	{ u32 0x13E }
	srom 8		{ u32 0x146 }
}

u16 ofdmlrbw202gpo {
	srom >= 11	{ u16 0x15E }
}

u8 opo {
	srom 2-3	{ u8 0x79 }
	srom 8-10	{ u8 0x143 }
}

u16 pa0b0 {
	srom 1-3	{ u16 0x5E }
	srom 8-10	{ u16 0x00 }
}

u16 pa0b1 {
	srom 1-3	{ u16 0x60 }
	srom 8-10	{ u16 0x00 }
}

u16 pa0b2 {
	srom 1-3	{ u16 0x62 }
	srom 8-10	{ u16 0x00 }
}

u8 pa0itssit {
	srom 1-3	{ u8 0x71 }
	srom 8-10	{ u8 0x00 }
}

u8 pa0maxpwr {
	srom 1-3	{ u8 0x69 }
	srom 8-10	{ u8 0x01 }
}

u16 pa1b0 {
	srom 1-3	{ u16 0x6A }
	srom 8-10	{ u16 0x00 }
}

u16 pa1b1 {
	srom 1-3	{ u16 0x6C }
	srom 8-10	{ u16 0x00 }
}

u16 pa1b2 {
	srom 1-3	{ u16 0x6E }
	srom 8-10	{ u16 0x00 }
}

u16 pa1hib0 {
	srom 2-3	{ u16 0x42 }
	srom 8-10	{ u16 0x00 }
}

u16 pa1hib1 {
	srom 2-3	{ u16 0x44 }
	srom 8-10	{ u16 0x00 }
}

u16 pa1hib2 {
	srom 2-3	{ u16 0x46 }
	srom 8-10	{ u16 0x00 }
}

u8 pa1himaxpwr {
	srom 2-3	{ u8 0x3B }
	srom 8-10	{ u8 0x01 }
}

u8 pa1itssit {
	srom 1-3	{ u8 0x70 }
	srom 8-10	{ u8 0x00 }
}

u16 pa1lob0 {
	srom 2-3	{ u16 0x3C }
	srom 8-10	{ u16 0x00 }
}

u16 pa1lob1 {
	srom 2-3	{ u16 0x3E }
	srom 8-10	{ u16 0x00 }
}

u16 pa1lob2 {
	srom 2-3	{ u16 0x40 }
	srom 8-10	{ u16 0x00 }
}

u8 pa1lomaxpwr {
	srom 2-3	{ u8 0x3A }
	srom 8-10	{ u8 0x00 }
}

u8 pa1maxpwr {
	srom 1-3	{ u8 0x68 }
	srom 8-10	{ u8 0x01 }
}

u16[3] pa2gccka0 {
	srom >= 11	{ u16[3] 0x102 }
}

u16[12] pa5gbw40a0 {
	srom >= 11	{ u16[12] 0x110 }
}

u16[12] pa5gbw80a0 {
	srom >= 11	{ u16[12] 0x138 }
}

u16[12] pa5gbw4080a0 {
	srom >= 11	{ u16[12] 0x138 }
}

u16[12] pa5gbw4080a1 {
	srom >= 11 {
		u16 0xB6,
		u16 0xBC,
		u16 0xCE,
		u16 0xD4,
		u16 0x128,
		u16 0x12A,
		u16 0x12C,
		u16 0x12E,
		u16 0x130,
		u16 0x132,
		u16 0x134,
		u16 0x136
	}
}

u8 paparambwver {
	srom >= 11	{ u8 0x190 (&0xF0, >>4) }
}

u8 papdcap2g {
	srom >= 11	{ u8 0xAA (&0x4, >>2) }
}

u8 papdcap5g {
	srom >= 11	{ u8 0xAC (&0x4, >>2) }
}

u8 pcieingress_war {
	srom 8-10	{ u8 0x1A7 (&0xF) }
}

u8 pdetrange2g {
	srom 8-10	{ u8 0xAF (&0xF8, >>3) }
}

u8 pdetrange5g {
	srom 8-10	{ u8 0xB1 (&0xF8, >>3) }
}

u8 pdgain2g {
	srom >= 11	{ u16 0xAA (&0x1F0, >>4) }
}

u8 pdgain5g {
	srom >= 11	{ u16 0xAC (&0x1F0, >>4) }
}

u8 pdoffset2g40ma0 {
	srom >= 11	{ u8 0xC9 (&0xF) }
}

u8 pdoffset2g40ma1 {
	srom >= 11	{ u8 0xC9 (&0xF0, >>4) }
}

u8 pdoffset2g40ma2 {
	srom >= 11	{ u8 0xC8 (&0xF) }
}

u8 pdoffset2g40mvalid {
	srom >= 11	{ u8 0xC8 (&0x80, >>7) }
}

u16 pdoffset40ma0 {
	srom >= 11	{ u16 0xCA }
}

u16 pdoffset40ma1 {
	srom >= 11	{ u16 0xCC }
}

u16 pdoffset40ma2 {
	srom >= 11	{ u16 0xCE }
}

u16 pdoffset80ma0 {
	srom >= 11	{ u16 0xD0 }
}

u16 pdoffset80ma1 {
	srom >= 11	{ u16 0xD2 }
}

u16 pdoffset80ma2 {
	srom >= 11	{ u16 0xD4 }
}

u8 pdoffsetcckma0 {
	srom >= 11	{ u8 0x18F (&0xF) }
}

u8 pdoffsetcckma1 {
	srom >= 11	{ u8 0x18F (&0xF0, >>4) }
}

u8 pdoffsetcckma2 {
	srom >= 11	{ u8 0x18E (&0xF) }
}

u8 phycal_tempdelta {
	srom 8-10	{ u8 0xBD }
	srom >= 11	{ u8 0xB9 }
}

u16 rawtempsense {
	srom 8-10	{ u16 0xB4 (&0x1FF) }
	srom >= 11	{ u16 0xB0 (&0x1FF) }
}

u8 regrev {
	srom 3		{ u8 0x78 }
	srom 4		{ u8 0x55 }
	srom 5-7	{ u8 0x47 }
	srom 8-10	{ u8 0x95 }
	srom >= 11	{ u8 0x99 }
}

u16 rpcal2g {
	srom >= 11	{ u16 0x16C }
}

u16 rpcal5gb0 {
	srom >= 11	{ u16 0x16E }
}

u16 rpcal5gb1 {
	srom >= 11	{ u16 0x17C }
}

u16 rpcal5gb2 {
	srom >= 11	{ u16 0x17E }
}

u16 rpcal5gb3 {
	srom >= 11	{ u16 0x18C }
}

u8 rssisav2g {
	srom 3		{ u8 0x50 (&0x7) }
	srom 8-10	{ u8 0xA4 (&0x7) }
}

u8 rssisav5g {
	srom 3		{ u8 0x52 (&0x7) }
	srom 8-10	{ u8 0xA6 (&0x7) }
}

u8 rssismc2g {
	srom 3		{ u8 0x51 (&0xF0, >>4) }
	srom 8-10	{ u8 0xA5 (&0xF0, >>4) }
}

u8 rssismc5g {
	srom 3		{ u8 0x53 (&0xF0, >>4) }
	srom 8-10	{ u8 0xA7 (&0xF0, >>4) }
}

u8 rssismf2g {
	srom 3		{ u8 0x51 (&0xF) }
	srom 8-10	{ u8 0xA5 (&0xF) }
}

u8 rssismf5g {
	srom 3		{ u8 0x53 (&0xF) }
	srom 8-10	{ u8 0xA7 (&0xF) }
}

u8 rxchain {
	all1	ignore
	srom 4-7	{ u8 0x7B (&0xF0, >>4) }
	srom 8-10	{ u8 0xA3 (&0xF0, >>4) }
	srom >= 11	{ u8 0xA9 (&0xF0, >>4) }
}

u8 rxgainerr2ga0 {
	srom 8-10	{ u8 0x19B (&0x3F) }
	srom >= 11	{ u8 0x1C7 (&0x3F) }
}

u8 rxgainerr2ga1 {
	srom 8-10	{ u16 0x19A (&0x7C0, >>6) }
	srom >= 11	{ u16 0x1C6 (&0x7C0, >>6) }
}

u8 rxgainerr2ga2 {
	srom 8-10	{ u8 0x19A (&0xF8, >>3) }
	srom >= 11	{ u8 0x1C6 (&0xF8, >>3) }
}

u8[4] rxgainerr5ga0 {
	srom >= 11 {
		u8 0x1C9 (&0x3F),
		u8 0x1CB (&0x3F),
		u8 0x1CD (&0x3F),
		u8 0x1CF (&0x3F)
	}
}

u8[4] rxgainerr5ga1 {
	srom >= 11	{ u16[4] 0x1C8 (&0x7C0, >>6) }
}

u8[4] rxgainerr5ga2 {
	srom >= 11 {
		u8 0x1C8 (&0xF8, >>3),
		u8 0x1CA (&0xF8, >>3),
		u8 0x1CC (&0xF8, >>3),
		u8 0x1CE (&0xF8, >>3)
	}
}

u8 rxgainerr5gha0 {
	srom 8-10	{ u8 0x1A1 (&0x3F) }
}

u8 rxgainerr5gha1 {
	srom 8-10	{ u16 0x1A0 (&0x7C0, >>6) }
}

u8 rxgainerr5gha2 {
	srom 8-10	{ u8 0x1A0 (&0xF8, >>3) }
}

u8 rxgainerr5gla0 {
	srom 8-10	{ u8 0x19D (&0x3F) }
}

u8 rxgainerr5gla1 {
	srom 8-10	{ u16 0x19C (&0x7C0, >>6) }
}

u8 rxgainerr5gla2 {
	srom 8-10	{ u8 0x19C (&0xF8, >>3) }
}

u8 rxgainerr5gma0 {
	srom 8-10	{ u8 0x19F (&0x3F) }
}

u8 rxgainerr5gma1 {
	srom 8-10	{ u16 0x19E (&0x7C0, >>6) }
}

u8 rxgainerr5gma2 {
	srom 8-10	{ u8 0x19E (&0xF8, >>3) }
}

u8 rxgainerr5gua0 {
	srom 8-10	{ u8 0x1A3 (&0x3F) }
}

u8 rxgainerr5gua1 {
	srom 8-10	{ u16 0x1A2 (&0x7C0, >>6) }
}

u8 rxgainerr5gua2 {
	srom 8-10	{ u8 0x1A2 (&0xF8, >>3) }
}

i8 rxpo2g {
	fmt	sdec
	srom 3		{ u8 0x5B }
	srom 8-10	{ u8 0xAD }
}

i8 rxpo5g {
	fmt	sdec
	srom 3		{ u8 0x5A }
	srom 8-10	{ u8 0xAC }
}

u8 sar2g {
	srom 9-10	{ u8 0x1A9 }
	srom >= 11	{ u8 0x1BB }
}

u8 sar5g {
	srom 9-10	{ u8 0x1A8 }
	srom >= 11	{ u8 0x1BA }
}

u16 sb20in40hrpo {
	srom >= 11	{ u16 0x196 }
}

u16 sb20in40lrpo {
	srom >= 11	{ u16 0x1A4 }
}

u16 sb20in80and160hr5ghpo {
	srom >= 11	{ u16 0x1A0 }
}

u16 sb20in80and160hr5glpo {
	srom >= 11	{ u16 0x198 }
}

u16 sb20in80and160hr5gmpo {
	srom >= 11	{ u16 0x19C }
}

u16 sb20in80and160lr5ghpo {
	srom >= 11	{ u16 0x1AE }
}

u16 sb20in80and160lr5glpo {
	srom >= 11	{ u16 0x1A6 }
}

u16 sb20in80and160lr5gmpo {
	srom >= 11	{ u16 0x1AA }
}

u16 sb40and80hr5ghpo {
	srom >= 11	{ u16 0x1A2 }
}

u16 sb40and80hr5glpo {
	srom >= 11	{ u16 0x19A }
}

u16 sb40and80hr5gmpo {
	srom >= 11	{ u16 0x19E }
}

u16 sb40and80lr5ghpo {
	srom >= 11	{ u16 0x1B0 }
}

u16 sb40and80lr5glpo {
	srom >= 11	{ u16 0x1A8 }
}

u16 sb40and80lr5gmpo {
	srom >= 11	{ u16 0x1AC }
}

u16 stbcpo {
	srom 4-7	{ u16 0x18C }
	srom 8		{ u16 0x194 }
}

u16 subband5gver {
	srom 8-10	{ u8 0x1A5 (&0x7) }
	srom >= 11	{ u16 0xD6 }
}

u16 subvid {
	srom >= 2	{ u16 0x06 }
}

u32[5] swctrlmap_2g {
	srom 10 {
		u32 0x1B8,
		u32 0x1BC,
		u32 0x1C0,
		u32 0x1C4,
		u16 0x1C8
	}
}

u8 tempcorrx {
	srom 8-10	{ u8 0xB6 (&0xFC, >>2) }
	srom >= 11	{ u8 0xB2 (&0xFC, >>2) }
}

u8 tempoffset {
	srom 8-10	{ u8 0xB3 }
	srom >= 11	{ u8 0xAF }
}

u8 temps_hysteresis {
	srom 8-10	{ u8 0xBC (&0xF0, >>4) }
	srom >= 11	{ u8 0xB8 (&0xF0, >>4) }
}

u8 temps_period {
	srom 8-10	{ u8 0xBC (&0xF) }
	srom >= 11	{ u8 0xB8 (&0xF) }
}

u8 tempsense_option {
	srom 8-10	{ u8 0xB6 (&0x3) }
	srom >= 11	{ u8 0xB2 (&0x3) }
}

u8 tempsense_slope {
	srom 8-10	{ u8 0xB7 }
	srom >= 11	{ u8 0xB3 }
}

u8 tempthresh {
	srom 8-10	{ u8 0xB2 }
	srom >= 11	{ u8 0xAE }
}

u8 tri2g {
	srom 3		{ u8 0x55 }
	srom 8-10	{ u8 0xA9 }
}

u8 tri5g {
	srom 3		{ u8 0x54 }
	srom 8-10	{ u8 0xA8 }
}

u8 tri5gh {
	srom 3		{ u8 0x56 }
	srom 8-10	{ u8 0xAA }
}

u8 tri5gl {
	srom 3		{ u8 0x57 }
	srom 8-10	{ u8 0xAB }
}

u8 triso2g {
	srom 8-10	{ u8 0xAE (&0x7) }
}

u8 triso5g {
	srom 8-10	{ u8 0xB0 (&0x7) }
}

u16 tssifloor2g {
	srom >= 11	{ u16 0xBE (&0x3FF) }
}

u16[4] tssifloor5g {
	srom >= 11	{ u16[4] 0xC0 (&0x3FF) }
}

u8 tssipos2g {
	srom 8-10	{ u8 0xAF (&0x1) }
}

u8 tssipos5g {
	srom 8-10	{ u8 0xB1 (&0x1) }
}

u8 tssiposslope2g {
	srom >= 11	{ u8 0xAB (&0x1) }
}

u8 tssiposslope5g {
	srom >= 11	{ u8 0xAD (&0x1) }
}

u8 tworangetssi2g {
	srom >= 11	{ u8 0xAA (&0x2, >>1) }
}

u8 tworangetssi5g {
	srom >= 11	{ u8 0xAC (&0x2, >>1) }
}

u8 txchain {
	all1	ignore
	srom 4-7	{ u8 0x7B (&0xF) }
	srom 8-10	{ u8 0xA3 (&0xF) }
	srom >= 11	{ u8 0xA9 (&0xF) }
}

u8 txidxcap2g {
	srom >= 11	{ u16 0x1A8 (&0xFF0, >>4) }
}

u8 txidxcap5g {
	srom >= 11	{ u16 0x1AC (&0xFF0, >>4) }
}

u8 txpid2ga0 {
	srom 4-7	{ u8 0x63 }
}

u8 txpid2ga1 {
	srom 4-7	{ u8 0x62 }
}

u8 txpid2ga2 {
	srom 4-7	{ u8 0x65 }
}

u8 txpid2ga3 {
	srom 4-7	{ u8 0x64 }
}

u8 txpid5ga0 {
	srom 4-7	{ u8 0x67 }
}

u8 txpid5ga1 {
	srom 4-7	{ u8 0x66 }
}

u8 txpid5ga2 {
	srom 4-7	{ u8 0x69 }
}

u8 txpid5ga3 {
	srom 4-7	{ u8 0x68 }
}

u8 txpid5gha0 {
	srom 4-7	{ u8 0x6F }
}

u8 txpid5gha1 {
	srom 4-7	{ u8 0x6E }
}

u8 txpid5gha2 {
	srom 4-7	{ u8 0x71 }
}

u8 txpid5gha3 {
	srom 4-7	{ u8 0x70 }
}

u8 txpid5gla0 {
	srom 4-7	{ u8 0x6B }
}

u8 txpid5gla1 {
	srom 4-7	{ u8 0x6A }
}

u8 txpid5gla2 {
	srom 4-7	{ u8 0x6D }
}

u8 txpid5gla3 {
	srom 4-7	{ u8 0x6C }
}

u16 xtalfreq {
	srom >= 11	{ u16 0xB4 }
}

#
# Any variables defined within a `struct` block will be interpreted relative to
# the provided array of SPROM base addresses; this is used to define
# a common layout defined at the given base addresses.
#
# To produce SPROM variable names matching those used in the Broadcom HND
# ASCII 'key=value\0' NVRAM, the index number of the variable's
# struct instance will be appended (e.g., given a variable of noiselvl5ga, the
# generated variable instances will be named noiselvl5ga0, noiselvl5ga1,
# noiselvl5ga2, noiselvl5ga3 ...)
#

# PHY PA chain[0-4] parameters
struct phy_chains[] {
	srom 4-7	[0x0080, 0xAE, 0xDC, 0x10A]
	srom 8-10	[0x00C0, 0xE0, 0x100, 0x120]
	srom >= 11	[0x00D8, 0x100, 0x128]

	u8 itt2ga {
		srom 4-7	{ u8 0x00 }
		srom 8-10	{ u8 0x00 }
	}

	u8 itt5ga {
		srom 4-7	{ u8 0x0A }
		srom 8-10	{ u8 0x08 }
	}

	u8 maxp2ga {
		srom 4-7	{ u8 0x01 }
		srom 8-10	{ u8 0x01 }
		srom >= 11	{ u8 0x01 }
	}

	u8[4] maxp5ga {
		srom 4-7	{ u8 0x0B }
		srom 8-10	{ u8 0x09 }
		srom >= 11 {
			u8 0x0D,
			u8 0x0C,
			u8 0x0F,
			u8 0x0E
		}
	}

	u8 maxp5gha {
		srom 4-7	{ u8 0x0D }
		srom 8-10	{ u8 0x0B }
	}

	u8 maxp5gla {
		srom 4-7	{ u8 0x0C }
		srom 8-10	{ u8 0x0A }
	}

	u16[3] pa2ga {
		srom >= 11	{ u16[3] 0x02 }
	}

	u16 pa2gw0a {
		srom 4-7	{ u16 0x02 }
		srom 8-10	{ u16 0x02 }
	}

	u16 pa2gw1a {
		srom 4-7	{ u16 0x04 }
		srom 8-10	{ u16 0x04 }
	}

	u16 pa2gw2a {
		srom 4-7	{ u16 0x06 }
		srom 8-10	{ u16 0x06 }
	}

	u16 pa2gw3a {
		srom 4-7	{ u16 0x08 }
	}

	u16[12] pa5ga {
		srom >= 11	{ u16[12] 0x10 }
	}

	u16 pa5ghw0a {
		srom 4-7	{ u16 0x1E }
		srom 8-10	{ u16 0x18 }
	}

	u16 pa5ghw1a {
		srom 4-7	{ u16 0x20 }
		srom 8-10	{ u16 0x1A }
	}

	u16 pa5ghw2a {
		srom 4-7	{ u16 0x22 }
		srom 8-10	{ u16 0x1C }
	}

	u16 pa5ghw3a {
		srom 4-7	{ u16 0x24 }
	}

	u16 pa5glw0a {
		srom 4-7	{ u16 0x16 }
		srom 8-10	{ u16 0x12 }
	}

	u16 pa5glw1a {
		srom 4-7	{ u16 0x18 }
		srom 8-10	{ u16 0x14 }
	}

	u16 pa5glw2a {
		srom 4-7	{ u16 0x1A }
		srom 8-10	{ u16 0x16 }
	}

	u16 pa5glw3a {
		srom 4-7	{ u16 0x1C }
	}

	u16 pa5gw0a {
		srom 4-7	{ u16 0x0E }
		srom 8-10	{ u16 0x0C }
	}

	u16 pa5gw1a {
		srom 4-7	{ u16 0x10 }
		srom 8-10	{ u16 0x0E }
	}

	u16 pa5gw2a {
		srom 4-7	{ u16 0x12 }
		srom 8-10	{ u16 0x10 }
	}

	u16 pa5gw3a {
		srom 4-7	{ u16 0x14 }
	}

	u8 rxgains2gelnagaina {
		srom >= 11	{ u8 0x0B (&0x7) }
	}

	u8 rxgains2gtrelnabypa {
		srom >= 11	{ u8 0x0B (&0x80, >>7) }
	}

	u8 rxgains2gtrisoa {
		srom >= 11	{ u8 0x0B (&0x78, >>3) }
	}

	u8 rxgains5gelnagaina {
		srom >= 11	{ u8 0x0A (&0x7) }
	}

	u8 rxgains5ghelnagaina {
		srom >= 11	{ u8 0x08 (&0x7) }
	}

	u8 rxgains5ghtrelnabypa {
		srom >= 11	{ u8 0x08 (&0x80, >>7) }
	}

	u8 rxgains5ghtrisoa {
		srom >= 11	{ u8 0x08 (&0x78, >>3) }
	}

	u8 rxgains5gmelnagaina {
		srom >= 11	{ u8 0x09 (&0x7) }
	}

	u8 rxgains5gmtrelnabypa {
		srom >= 11	{ u8 0x09 (&0x80, >>7) }
	}

	u8 rxgains5gmtrisoa {
		srom >= 11	{ u8 0x09 (&0x78, >>3) }
	}

	u8 rxgains5gtrelnabypa {
		srom >= 11	{ u8 0x0A (&0x80, >>7) }
	}

	u8 rxgains5gtrisoa {
		srom >= 11	{ u8 0x0A (&0x78, >>3) }
	}
}
