// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dct_Loop_Col_DCT_Loop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        col_inbuf_0_address0,
        col_inbuf_0_ce0,
        col_inbuf_0_q0,
        col_inbuf_1_address0,
        col_inbuf_1_ce0,
        col_inbuf_1_q0,
        col_inbuf_2_address0,
        col_inbuf_2_ce0,
        col_inbuf_2_q0,
        col_inbuf_3_address0,
        col_inbuf_3_ce0,
        col_inbuf_3_q0,
        col_inbuf_4_address0,
        col_inbuf_4_ce0,
        col_inbuf_4_q0,
        col_inbuf_5_address0,
        col_inbuf_5_ce0,
        col_inbuf_5_q0,
        col_inbuf_6_address0,
        col_inbuf_6_ce0,
        col_inbuf_6_q0,
        col_inbuf_7_address0,
        col_inbuf_7_ce0,
        col_inbuf_7_q0,
        col_outbuf_i_address0,
        col_outbuf_i_ce0,
        col_outbuf_i_we0,
        col_outbuf_i_d0
);

parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_st2_fsm_1 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv29_1000 = 29'b1000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] col_inbuf_0_address0;
output   col_inbuf_0_ce0;
input  [15:0] col_inbuf_0_q0;
output  [2:0] col_inbuf_1_address0;
output   col_inbuf_1_ce0;
input  [15:0] col_inbuf_1_q0;
output  [2:0] col_inbuf_2_address0;
output   col_inbuf_2_ce0;
input  [15:0] col_inbuf_2_q0;
output  [2:0] col_inbuf_3_address0;
output   col_inbuf_3_ce0;
input  [15:0] col_inbuf_3_q0;
output  [2:0] col_inbuf_4_address0;
output   col_inbuf_4_ce0;
input  [15:0] col_inbuf_4_q0;
output  [2:0] col_inbuf_5_address0;
output   col_inbuf_5_ce0;
input  [15:0] col_inbuf_5_q0;
output  [2:0] col_inbuf_6_address0;
output   col_inbuf_6_ce0;
input  [15:0] col_inbuf_6_q0;
output  [2:0] col_inbuf_7_address0;
output   col_inbuf_7_ce0;
input  [15:0] col_inbuf_7_q0;
output  [5:0] col_outbuf_i_address0;
output   col_outbuf_i_ce0;
output   col_outbuf_i_we0;
output  [15:0] col_outbuf_i_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg col_inbuf_0_ce0;
reg col_inbuf_1_ce0;
reg col_inbuf_2_ce0;
reg col_inbuf_3_ce0;
reg col_inbuf_4_ce0;
reg col_inbuf_5_ce0;
reg col_inbuf_6_ce0;
reg col_inbuf_7_ce0;
reg col_outbuf_i_ce0;
reg col_outbuf_i_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_21;
wire   [2:0] dct_coeff_table_0_address0;
reg    dct_coeff_table_0_ce0;
wire   [13:0] dct_coeff_table_0_q0;
wire   [2:0] dct_coeff_table_1_address0;
reg    dct_coeff_table_1_ce0;
wire   [14:0] dct_coeff_table_1_q0;
wire   [2:0] dct_coeff_table_2_address0;
reg    dct_coeff_table_2_ce0;
wire   [14:0] dct_coeff_table_2_q0;
wire   [2:0] dct_coeff_table_3_address0;
reg    dct_coeff_table_3_ce0;
wire   [14:0] dct_coeff_table_3_q0;
wire   [2:0] dct_coeff_table_4_address0;
reg    dct_coeff_table_4_ce0;
wire   [14:0] dct_coeff_table_4_q0;
wire   [2:0] dct_coeff_table_5_address0;
reg    dct_coeff_table_5_ce0;
wire   [14:0] dct_coeff_table_5_q0;
wire   [2:0] dct_coeff_table_6_address0;
reg    dct_coeff_table_6_ce0;
wire   [14:0] dct_coeff_table_6_q0;
wire   [2:0] dct_coeff_table_7_address0;
reg    dct_coeff_table_7_ce0;
wire   [14:0] dct_coeff_table_7_q0;
reg   [3:0] k_i_reg_285;
wire   [0:0] exitcond2_i_fu_296_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_148;
wire   [3:0] i_fu_302_p2;
reg   [3:0] i_reg_503;
wire   [7:0] tmp_19_cast_fu_328_p1;
reg   [7:0] tmp_19_cast_reg_508;
reg   [2:0] col_inbuf_0_addr_reg_513;
reg   [2:0] col_inbuf_1_addr_reg_518;
reg   [2:0] col_inbuf_2_addr_reg_523;
reg   [2:0] col_inbuf_3_addr_reg_528;
reg   [2:0] col_inbuf_4_addr_reg_533;
reg   [2:0] col_inbuf_5_addr_reg_538;
reg   [2:0] col_inbuf_6_addr_reg_543;
reg   [2:0] col_inbuf_7_addr_reg_548;
wire   [0:0] exitcond1_i_fu_332_p2;
reg   [0:0] exitcond1_i_reg_553;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_180;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter3;
wire   [3:0] k_fu_338_p2;
wire   [7:0] tmp_4_fu_360_p2;
reg   [7:0] tmp_4_reg_562;
reg   [7:0] ap_reg_ppstg_tmp_4_reg_562_pp0_iter1;
reg   [7:0] ap_reg_ppstg_tmp_4_reg_562_pp0_iter2;
reg   [7:0] ap_reg_ppstg_tmp_4_reg_562_pp0_iter3;
reg   [13:0] dct_coeff_table_0_load_reg_607;
reg   [13:0] ap_reg_ppstg_dct_coeff_table_0_load_reg_607_pp0_iter2;
reg  signed [14:0] dct_coeff_table_1_load_reg_612;
reg  signed [15:0] col_inbuf_1_load_reg_617;
reg   [14:0] dct_coeff_table_2_load_reg_622;
reg  signed [14:0] ap_reg_ppstg_dct_coeff_table_2_load_reg_622_pp0_iter2;
reg  signed [14:0] dct_coeff_table_3_load_reg_627;
reg  signed [15:0] col_inbuf_3_load_reg_632;
reg   [14:0] dct_coeff_table_4_load_reg_637;
reg  signed [14:0] ap_reg_ppstg_dct_coeff_table_4_load_reg_637_pp0_iter2;
reg  signed [14:0] dct_coeff_table_5_load_reg_642;
reg  signed [15:0] col_inbuf_5_load_reg_647;
reg  signed [14:0] dct_coeff_table_6_load_reg_652;
reg  signed [15:0] col_inbuf_6_load_reg_657;
reg  signed [14:0] dct_coeff_table_7_load_reg_662;
reg  signed [15:0] col_inbuf_7_load_reg_667;
reg  signed [15:0] col_inbuf_0_load_reg_672;
wire  signed [28:0] tmp_6_1_i_fu_493_p2;
reg  signed [28:0] tmp_6_1_i_reg_677;
reg  signed [15:0] col_inbuf_2_load_reg_682;
wire  signed [28:0] tmp_6_3_i_fu_487_p2;
reg  signed [28:0] tmp_6_3_i_reg_687;
reg  signed [15:0] col_inbuf_4_load_reg_692;
wire  signed [28:0] tmp_6_5_i_fu_481_p2;
reg  signed [28:0] tmp_6_5_i_reg_697;
wire  signed [28:0] grp_fu_441_p3;
reg  signed [28:0] tmp5_reg_702;
reg   [15:0] tmp_3_i_reg_707;
reg   [3:0] i_2_i_reg_274;
reg    ap_sig_269;
wire   [63:0] tmp_81_cast_i_fu_308_p1;
wire   [63:0] tmp_i_fu_344_p1;
wire   [63:0] tmp_20_cast_fu_437_p1;
wire   [6:0] tmp_s_fu_320_p3;
wire   [7:0] tmp_i_cast_fu_356_p1;
wire  signed [28:0] grp_fu_473_p3;
wire  signed [28:0] grp_fu_465_p3;
wire  signed [28:0] grp_fu_457_p3;
(* use_dsp48 = "no" *) wire   [28:0] tmp_fu_413_p2;
(* use_dsp48 = "no" *) wire   [28:0] tmp3_fu_417_p2;
wire   [28:0] tmp_i_20_fu_421_p2;
wire  signed [28:0] grp_fu_448_p3;
wire   [13:0] grp_fu_448_p2;
wire   [13:0] grp_fu_473_p0;
reg   [2:0] ap_NS_fsm;
wire   [28:0] grp_fu_473_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0 #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_0_address0),
    .ce0(dct_coeff_table_0_ce0),
    .q0(dct_coeff_table_0_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_1_address0),
    .ce0(dct_coeff_table_1_ce0),
    .q0(dct_coeff_table_1_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_2_address0),
    .ce0(dct_coeff_table_2_ce0),
    .q0(dct_coeff_table_2_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_3_address0),
    .ce0(dct_coeff_table_3_ce0),
    .q0(dct_coeff_table_3_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_4_address0),
    .ce0(dct_coeff_table_4_ce0),
    .q0(dct_coeff_table_4_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_5_address0),
    .ce0(dct_coeff_table_5_ce0),
    .q0(dct_coeff_table_5_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_6_address0),
    .ce0(dct_coeff_table_6_ce0),
    .q0(dct_coeff_table_6_q0)
);

dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7 #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_coeff_table_7_address0),
    .ce0(dct_coeff_table_7_ce0),
    .q0(dct_coeff_table_7_q0)
);

dct_mac_muladd_15s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15s_16s_29s_29_1_U43(
    .din0(dct_coeff_table_6_load_reg_652),
    .din1(col_inbuf_6_load_reg_657),
    .din2(grp_fu_448_p3),
    .dout(grp_fu_441_p3)
);

dct_mac_muladd_15s_16s_14ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15s_16s_14ns_29_1_U44(
    .din0(dct_coeff_table_7_load_reg_662),
    .din1(col_inbuf_7_load_reg_667),
    .din2(grp_fu_448_p2),
    .dout(grp_fu_448_p3)
);

dct_mac_muladd_15s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15s_16s_29s_29_1_U45(
    .din0(ap_reg_ppstg_dct_coeff_table_4_load_reg_637_pp0_iter2),
    .din1(col_inbuf_4_load_reg_692),
    .din2(tmp_6_5_i_reg_697),
    .dout(grp_fu_457_p3)
);

dct_mac_muladd_15s_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_15s_16s_29s_29_1_U46(
    .din0(ap_reg_ppstg_dct_coeff_table_2_load_reg_622_pp0_iter2),
    .din1(col_inbuf_2_load_reg_682),
    .din2(tmp_6_3_i_reg_687),
    .dout(grp_fu_465_p3)
);

dct_mac_muladd_14ns_16s_29s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
dct_mac_muladd_14ns_16s_29s_29_1_U47(
    .din0(grp_fu_473_p0),
    .din1(col_inbuf_0_load_reg_672),
    .din2(tmp_6_1_i_reg_677),
    .dout(grp_fu_473_p3)
);

dct_mul_mul_15s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_16s_29_1_U48(
    .din0(dct_coeff_table_5_load_reg_642),
    .din1(col_inbuf_5_load_reg_647),
    .dout(tmp_6_5_i_fu_481_p2)
);

dct_mul_mul_15s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_16s_29_1_U49(
    .din0(dct_coeff_table_3_load_reg_627),
    .din1(col_inbuf_3_load_reg_632),
    .dout(tmp_6_3_i_fu_487_p2)
);

dct_mul_mul_15s_16s_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
dct_mul_mul_15s_16s_29_1_U50(
    .din0(dct_coeff_table_1_load_reg_612),
    .din1(col_inbuf_1_load_reg_617),
    .dout(tmp_6_1_i_fu_493_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_i_fu_296_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond1_i_fu_332_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_i_fu_296_p2 == 1'b0))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_fu_332_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_i_fu_296_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(1'b0 == exitcond1_i_fu_332_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_332_p2))) begin
        i_2_i_reg_274 <= i_reg_503;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_269)) begin
        i_2_i_reg_274 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & (1'b0 == exitcond1_i_fu_332_p2))) begin
        k_i_reg_285 <= k_fu_338_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_i_fu_296_p2 == 1'b0))) begin
        k_i_reg_285 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_reg_ppstg_dct_coeff_table_0_load_reg_607_pp0_iter2 <= dct_coeff_table_0_load_reg_607;
        ap_reg_ppstg_dct_coeff_table_2_load_reg_622_pp0_iter2 <= dct_coeff_table_2_load_reg_622;
        ap_reg_ppstg_dct_coeff_table_4_load_reg_637_pp0_iter2 <= dct_coeff_table_4_load_reg_637;
        ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter2 <= ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter1;
        ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter3 <= ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter2;
        ap_reg_ppstg_tmp_4_reg_562_pp0_iter2 <= ap_reg_ppstg_tmp_4_reg_562_pp0_iter1;
        ap_reg_ppstg_tmp_4_reg_562_pp0_iter3 <= ap_reg_ppstg_tmp_4_reg_562_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2)) begin
        ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter1 <= exitcond1_i_reg_553;
        ap_reg_ppstg_tmp_4_reg_562_pp0_iter1 <= tmp_4_reg_562;
        exitcond1_i_reg_553 <= exitcond1_i_fu_332_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond2_i_fu_296_p2 == 1'b0))) begin
        col_inbuf_0_addr_reg_513 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_1_addr_reg_518 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_2_addr_reg_523 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_3_addr_reg_528 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_4_addr_reg_533 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_5_addr_reg_538 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_6_addr_reg_543 <= tmp_81_cast_i_fu_308_p1;
        col_inbuf_7_addr_reg_548 <= tmp_81_cast_i_fu_308_p1;
        tmp_19_cast_reg_508[6 : 3] <= tmp_19_cast_fu_328_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter1)) begin
        col_inbuf_0_load_reg_672 <= col_inbuf_0_q0;
        col_inbuf_2_load_reg_682 <= col_inbuf_2_q0;
        col_inbuf_4_load_reg_692 <= col_inbuf_4_q0;
        tmp_6_1_i_reg_677 <= tmp_6_1_i_fu_493_p2;
        tmp_6_3_i_reg_687 <= tmp_6_3_i_fu_487_p2;
        tmp_6_5_i_reg_697 <= tmp_6_5_i_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_reg_553))) begin
        col_inbuf_1_load_reg_617 <= col_inbuf_1_q0;
        col_inbuf_3_load_reg_632 <= col_inbuf_3_q0;
        col_inbuf_5_load_reg_647 <= col_inbuf_5_q0;
        col_inbuf_6_load_reg_657 <= col_inbuf_6_q0;
        col_inbuf_7_load_reg_667 <= col_inbuf_7_q0;
        dct_coeff_table_0_load_reg_607 <= dct_coeff_table_0_q0;
        dct_coeff_table_1_load_reg_612 <= dct_coeff_table_1_q0;
        dct_coeff_table_2_load_reg_622 <= dct_coeff_table_2_q0;
        dct_coeff_table_3_load_reg_627 <= dct_coeff_table_3_q0;
        dct_coeff_table_4_load_reg_637 <= dct_coeff_table_4_q0;
        dct_coeff_table_5_load_reg_642 <= dct_coeff_table_5_q0;
        dct_coeff_table_6_load_reg_652 <= dct_coeff_table_6_q0;
        dct_coeff_table_7_load_reg_662 <= dct_coeff_table_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_reg_503 <= i_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter1))) begin
        tmp5_reg_702 <= grp_fu_441_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter2)) begin
        tmp_3_i_reg_707 <= {{tmp_i_20_fu_421_p2[ap_const_lv32_1C : ap_const_lv32_D]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b0 == exitcond1_i_fu_332_p2))) begin
        tmp_4_reg_562 <= tmp_4_fu_360_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_i_fu_296_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond2_i_fu_296_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_180) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_148) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        col_inbuf_0_ce0 = 1'b1;
    end else begin
        col_inbuf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_inbuf_1_ce0 = 1'b1;
    end else begin
        col_inbuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        col_inbuf_2_ce0 = 1'b1;
    end else begin
        col_inbuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_inbuf_3_ce0 = 1'b1;
    end else begin
        col_inbuf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1))) begin
        col_inbuf_4_ce0 = 1'b1;
    end else begin
        col_inbuf_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_inbuf_5_ce0 = 1'b1;
    end else begin
        col_inbuf_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_inbuf_6_ce0 = 1'b1;
    end else begin
        col_inbuf_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        col_inbuf_7_ce0 = 1'b1;
    end else begin
        col_inbuf_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it4)) begin
        col_outbuf_i_ce0 = 1'b1;
    end else begin
        col_outbuf_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond1_i_reg_553_pp0_iter3))) begin
        col_outbuf_i_we0 = 1'b1;
    end else begin
        col_outbuf_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_0_ce0 = 1'b1;
    end else begin
        dct_coeff_table_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_1_ce0 = 1'b1;
    end else begin
        dct_coeff_table_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_2_ce0 = 1'b1;
    end else begin
        dct_coeff_table_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_3_ce0 = 1'b1;
    end else begin
        dct_coeff_table_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_4_ce0 = 1'b1;
    end else begin
        dct_coeff_table_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_5_ce0 = 1'b1;
    end else begin
        dct_coeff_table_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_6_ce0 = 1'b1;
    end else begin
        dct_coeff_table_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        dct_coeff_table_7_ce0 = 1'b1;
    end else begin
        dct_coeff_table_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_269) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(exitcond2_i_fu_296_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_332_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == exitcond1_i_fu_332_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_148 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_180 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_21 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_269 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign col_inbuf_0_address0 = col_inbuf_0_addr_reg_513;

assign col_inbuf_1_address0 = col_inbuf_1_addr_reg_518;

assign col_inbuf_2_address0 = col_inbuf_2_addr_reg_523;

assign col_inbuf_3_address0 = col_inbuf_3_addr_reg_528;

assign col_inbuf_4_address0 = col_inbuf_4_addr_reg_533;

assign col_inbuf_5_address0 = col_inbuf_5_addr_reg_538;

assign col_inbuf_6_address0 = col_inbuf_6_addr_reg_543;

assign col_inbuf_7_address0 = col_inbuf_7_addr_reg_548;

assign col_outbuf_i_address0 = tmp_20_cast_fu_437_p1;

assign col_outbuf_i_d0 = tmp_3_i_reg_707;

assign dct_coeff_table_0_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_1_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_2_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_3_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_4_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_5_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_6_address0 = tmp_i_fu_344_p1;

assign dct_coeff_table_7_address0 = tmp_i_fu_344_p1;

assign exitcond1_i_fu_332_p2 = ((k_i_reg_285 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond2_i_fu_296_p2 = ((i_2_i_reg_274 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign grp_fu_448_p2 = ap_const_lv29_1000;

assign grp_fu_473_p0 = grp_fu_473_p00;

assign grp_fu_473_p00 = ap_reg_ppstg_dct_coeff_table_0_load_reg_607_pp0_iter2;

assign i_fu_302_p2 = (i_2_i_reg_274 + ap_const_lv4_1);

assign k_fu_338_p2 = (k_i_reg_285 + ap_const_lv4_1);

assign tmp3_fu_417_p2 = ($signed(grp_fu_457_p3) + $signed(tmp5_reg_702));

assign tmp_19_cast_fu_328_p1 = tmp_s_fu_320_p3;

assign tmp_20_cast_fu_437_p1 = ap_reg_ppstg_tmp_4_reg_562_pp0_iter3;

assign tmp_4_fu_360_p2 = (tmp_19_cast_reg_508 + tmp_i_cast_fu_356_p1);

assign tmp_81_cast_i_fu_308_p1 = i_2_i_reg_274;

assign tmp_fu_413_p2 = ($signed(grp_fu_473_p3) + $signed(grp_fu_465_p3));

assign tmp_i_20_fu_421_p2 = (tmp_fu_413_p2 + tmp3_fu_417_p2);

assign tmp_i_cast_fu_356_p1 = k_i_reg_285;

assign tmp_i_fu_344_p1 = k_i_reg_285;

assign tmp_s_fu_320_p3 = {{i_2_i_reg_274}, {ap_const_lv3_0}};

always @ (posedge ap_clk) begin
    tmp_19_cast_reg_508[2:0] <= 3'b000;
    tmp_19_cast_reg_508[7] <= 1'b0;
end

endmodule //dct_Loop_Col_DCT_Loop_proc
