Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 18 02:16:39 2018
| Host         : DESKTOP-F0JIDD9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 641 register/latch pins with no clock driven by root clock pin: next (HIGH)

 There are 641 register/latch pins with no clock driven by root clock pin: stop (HIGH)

 There are 641 register/latch pins with no clock driven by root clock pin: c1/q_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: c3/q_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2789 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.101        0.000                      0                   45        0.196        0.000                      0                   45        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.101        0.000                      0                   45        0.196        0.000                      0                   45        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.034ns (72.934%)  route 0.755ns (27.066%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.697    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  c1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.031    c1/q_reg[24]_i_1_n_6
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[25]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062    15.132    c1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.939ns (71.979%)  route 0.755ns (28.021%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.697    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.936 r  c1/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.936    c1/q_reg[24]_i_1_n_5
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[26]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062    15.132    c1/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.923ns (71.812%)  route 0.755ns (28.188%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.696 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.697    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.920 r  c1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.920    c1/q_reg[24]_i_1_n_7
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[24]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062    15.132    c1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 1.920ns (71.799%)  route 0.754ns (28.201%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.916 r  c1/q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.916    c1/q_reg[20]_i_1_n_6
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[21]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.916    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 1.899ns (71.576%)  route 0.754ns (28.424%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.895 r  c1/q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.895    c1/q_reg[20]_i_1_n_4
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[23]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.895    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.825ns (70.760%)  route 0.754ns (29.240%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.821 r  c1/q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.821    c1/q_reg[20]_i_1_n_5
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[22]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 1.809ns (70.578%)  route 0.754ns (29.422%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.582 r  c1/q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.582    c1/q_reg[16]_i_1_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.805 r  c1/q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.805    c1/q_reg[20]_i_1_n_7
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[20]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.806ns (70.543%)  route 0.754ns (29.457%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.802 r  c1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.802    c1/q_reg[16]_i_1_n_6
    SLICE_X40Y98         FDRE                                         r  c1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  c1/q_reg[17]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 c3/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 1.806ns (70.950%)  route 0.739ns (29.050%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.629     5.232    c3/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  c3/q_reg[1]/Q
                         net (fo=1, routed)           0.739     6.427    c3/q_reg_n_0_[1]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.101 r  c3/q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.101    c3/q_reg[0]_i_1__0_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.215 r  c3/q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.215    c3/q_reg[4]_i_1__1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  c3/q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.329    c3/q_reg[8]_i_1__1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  c3/q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.443    c3/q_reg[12]_i_1__0_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.777 r  c3/q_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.777    c3/q_reg[16]_i_1__0_n_6
    SLICE_X28Y74         FDRE                                         r  c3/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.927    c3/clk_IBUF_BUFG
    SLICE_X28Y74         FDRE                                         r  c3/q_reg[17]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X28Y74         FDRE (Setup_fdre_C_D)        0.062    15.229    c3/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 c1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 1.785ns (70.300%)  route 0.754ns (29.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.639     5.242    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     5.698 r  c1/q_reg[1]/Q
                         net (fo=1, routed)           0.754     6.452    c1/q_reg_n_0_[1]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.126 r  c1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.126    c1/q_reg[0]_i_1_n_0
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.240 r  c1/q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.240    c1/q_reg[4]_i_1__0_n_0
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.354 r  c1/q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.354    c1/q_reg[8]_i_1__0_n_0
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.468 r  c1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.468    c1/q_reg[12]_i_1_n_0
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.781 r  c1/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.781    c1/q_reg[16]_i_1_n_4
    SLICE_X40Y98         FDRE                                         r  c1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.519    14.942    c1/clk_IBUF_BUFG
    SLICE_X40Y98         FDRE                                         r  c1/q_reg[19]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.062    15.244    c1/q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  7.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 c1/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.355ns (62.584%)  route 0.212ns (37.416%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.569     1.488    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  c1/q_reg[23]/Q
                         net (fo=1, routed)           0.212     1.841    c1/q_reg_n_0_[23]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.001 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.056 r  c1/q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    c1/q_reg[24]_i_1_n_7
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[24]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    c1/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 c1/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.366ns (63.296%)  route 0.212ns (36.704%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.569     1.488    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  c1/q_reg[23]/Q
                         net (fo=1, routed)           0.212     1.841    c1/q_reg_n_0_[23]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.001 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.067 r  c1/q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.067    c1/q_reg[24]_i_1_n_5
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[26]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    c1/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 c1/q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.391ns (64.817%)  route 0.212ns (35.183%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.569     1.488    c1/clk_IBUF_BUFG
    SLICE_X40Y99         FDRE                                         r  c1/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  c1/q_reg[23]/Q
                         net (fo=1, routed)           0.212     1.841    c1/q_reg_n_0_[23]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.001 r  c1/q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.002    c1/q_reg[20]_i_1_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.092 r  c1/q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.092    c1/q_reg[24]_i_1_n_6
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    c1/clk_IBUF_BUFG
    SLICE_X40Y100        FDRE                                         r  c1/q_reg[25]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105     1.859    c1/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 c3/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.482    c3/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  c3/q_reg[0]/Q
                         net (fo=1, routed)           0.173     1.796    c3/q_reg_n_0_[0]
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  c3/q[0]_i_2__2/O
                         net (fo=1, routed)           0.000     1.841    c3/q[0]_i_2__2_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.911 r  c3/q_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.911    c3/q_reg[0]_i_1__0_n_7
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.996    c3/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[0]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     1.587    c3/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.568     1.487    c1/clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  c1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  c1/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.811    c1/q_reg_n_0_[11]
    SLICE_X40Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  c1/q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.919    c1/q_reg[8]_i_1__0_n_4
    SLICE_X40Y96         FDRE                                         r  c1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.005    c1/clk_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  c1/q_reg[11]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.105     1.592    c1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.568     1.487    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  c1/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.811    c1/q_reg_n_0_[3]
    SLICE_X40Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.919 r  c1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.919    c1/q_reg[0]_i_1_n_4
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.005    c1/clk_IBUF_BUFG
    SLICE_X40Y94         FDRE                                         r  c1/q_reg[3]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.105     1.592    c1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c3/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.481    c3/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  c3/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  c3/q_reg[11]/Q
                         net (fo=1, routed)           0.183     1.805    c3/q_reg_n_0_[11]
    SLICE_X28Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.913 r  c3/q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.913    c3/q_reg[8]_i_1__1_n_4
    SLICE_X28Y72         FDRE                                         r  c3/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.994    c3/clk_IBUF_BUFG
    SLICE_X28Y72         FDRE                                         r  c3/q_reg[11]/C
                         clock pessimism             -0.512     1.481    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.105     1.586    c3/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c3/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.563     1.482    c3/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  c3/q_reg[3]/Q
                         net (fo=1, routed)           0.183     1.806    c3/q_reg_n_0_[3]
    SLICE_X28Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.914 r  c3/q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.914    c3/q_reg[0]_i_1__0_n_4
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.996    c3/clk_IBUF_BUFG
    SLICE_X28Y70         FDRE                                         r  c3/q_reg[3]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.105     1.587    c3/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c1/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.568     1.487    c1/clk_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  c1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  c1/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.805    c1/q_reg_n_0_[4]
    SLICE_X40Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.920 r  c1/q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.920    c1/q_reg[4]_i_1__0_n_7
    SLICE_X40Y95         FDRE                                         r  c1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.005    c1/clk_IBUF_BUFG
    SLICE_X40Y95         FDRE                                         r  c1/q_reg[4]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.105     1.592    c1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 c3/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c3/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.562     1.481    c3/clk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  c3/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  c3/q_reg[4]/Q
                         net (fo=1, routed)           0.176     1.799    c3/q_reg_n_0_[4]
    SLICE_X28Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.914 r  c3/q_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.914    c3/q_reg[4]_i_1__1_n_7
    SLICE_X28Y71         FDRE                                         r  c3/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.995    c3/clk_IBUF_BUFG
    SLICE_X28Y71         FDRE                                         r  c3/q_reg[4]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X28Y71         FDRE (Hold_fdre_C_D)         0.105     1.586    c3/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y94    c1/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y96    c1/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y96    c1/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    c1/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    c1/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    c1/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y97    c1/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y98    c1/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y98    c1/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y70    c3/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y73    c3/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y74    c3/q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y100   c1/q_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y100   c1/q_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y100   c1/q_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    c3/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    c3/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    c3/q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y71    c3/q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y94    c1/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y94    c1/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y96    c1/q_reg[10]/C



