// Seed: 3338714182
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input tri id_6,
    output uwire id_7,
    input wand id_8,
    output wire id_9,
    output wand id_10,
    input tri id_11,
    output uwire id_12,
    input supply0 id_13
);
  wire id_15, id_16;
endmodule
module module_1 (
    input  wand id_0,
    output wor  id_1
);
  supply1 id_3 = id_0;
  tri0 id_4;
  assign id_4 = id_0;
  wire id_5;
  not (id_1, id_5);
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_1, id_0, id_1, id_4, id_3, id_3, id_3, id_4, id_0
  );
endmodule
