 
****************************************
Report : timing
        -path full
        -delay max
        -group reg2reg
        -max_paths 1
Design : simpleuart
Version: T-2022.03-SP4
Date   : Mon Mar 24 15:32:30 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: recv_divcnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: recv_divcnt_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.00       0.00      
  recv_divcnt_reg_1_/CK (SAEDRVT14_FSDPQ_V2LP_1)          0.00       0.00 r    0.60
  recv_divcnt_reg_1_/Q (SAEDRVT14_FSDPQ_V2LP_1)           0.04       0.04 r    0.60
  add_x_4/A[1] (simpleuart_simpleuart_DW01_inc_J1_1_0)
                                                          0.00       0.04 r    
  add_x_4/U36/CO (SAEDRVT14_ADDH_0P5)                     0.04 *     0.09 r    0.60
  add_x_4/U37/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.11 r    0.60
  add_x_4/U38/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.13 r    0.60
  add_x_4/U39/CO (SAEDRVT14_ADDH_0P5)                     0.03 *     0.16 r    0.60
  add_x_4/U40/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.18 r    0.60
  add_x_4/U41/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.21 r    0.60
  add_x_4/U42/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.23 r    0.60
  add_x_4/U43/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.25 r    0.60
  add_x_4/U44/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.27 r    0.60
  add_x_4/U45/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.29 r    0.60
  add_x_4/U46/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.31 r    0.60
  add_x_4/U47/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.34 r    0.60
  add_x_4/U48/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.36 r    0.60
  add_x_4/U49/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.38 r    0.60
  add_x_4/U50/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.40 r    0.60
  add_x_4/U51/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.42 r    0.60
  add_x_4/U52/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.44 r    0.60
  add_x_4/U53/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.47 r    0.60
  add_x_4/U54/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.49 r    0.60
  add_x_4/U55/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.51 r    0.60
  add_x_4/U56/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.53 r    0.60
  add_x_4/U57/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.55 r    0.60
  add_x_4/U58/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.57 r    0.60
  add_x_4/U59/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.59 r    0.60
  add_x_4/U60/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.62 r    0.60
  add_x_4/U61/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.64 r    0.60
  add_x_4/U62/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.66 r    0.60
  add_x_4/U63/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.68 r    0.60
  add_x_4/U64/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.71 r    0.60
  add_x_4/U65/CO (SAEDRVT14_ADDH_0P5)                     0.02 *     0.73 r    0.60
  add_x_4/U66/X (SAEDRVT14_EO2_V1_0P75)                   0.02 *     0.75 f    0.60
  add_x_4/SUM[31] (simpleuart_simpleuart_DW01_inc_J1_1_0)
                                                          0.00       0.75 f    
  U482/X (SAEDRVT14_AN2_MM_1)                             0.02 *     0.77 f    0.60
  recv_divcnt_reg_31_/D (SAEDRVT14_FSDPQ_V2LP_1)          0.00 *     0.77 f    0.60
  data arrival time                                                  0.77      

  clock clk (rise edge)                                   4.00       4.00      
  clock network delay (ideal)                             0.00       4.00      
  recv_divcnt_reg_31_/CK (SAEDRVT14_FSDPQ_V2LP_1)         0.00       4.00 r    
  library setup time                                     -0.03       3.97      
  data required time                                                 3.97      
  ------------------------------------------------------------------------------------
  data required time                                                 3.97      
  data arrival time                                                 -0.77      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.19      


1
