srcscan starts
INFO: analyzing module ControlIO32_sim (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ControlIO32_sim.v(54): INFO: undeclared symbol MemtoReg, assumed default net type wire (VERI-9004)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ControlIO32_sim.v(69): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module control32 (VERI-9002)
INFO: analyzing module control32_sim (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/control32_sim.v(61): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module controlIO32 (VERI-9002)
INFO: analyzing module cpuclk_sim (VERI-9002)
INFO: analyzing module dmemory32 (VERI-9002)
INFO: analyzing module exe_sim (VERI-9002)
INFO: analyzing module Executs32 (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/executs32.v(22): WARNING: redeclaration of ansi port 'ALU_Result' is not allowed (VERI-1372)
INFO: analyzing module idcode32_sim (VERI-9002)
INFO: analyzing module Idecode32 (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/idecode32.v(25): WARNING: redeclaration of ansi port 'read_register_1_address' is not allowed (VERI-1372)
INFO: analyzing module Ifetc32 (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/ifetc32.v(25): WARNING: redeclaration of ansi port 'opcplus4' is not allowed (VERI-1372)
INFO: analyzing module ifetc32_sim (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ifetc32_sim.v(70): WARNING: empty statement in sequential block (VERI-1988)
INFO: analyzing module ioread (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/ioread.v(12): WARNING: redeclaration of ansi port 'ioread_data' is not allowed (VERI-1372)
INFO: analyzing module leds (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/leds.v(14): WARNING: redeclaration of ansi port 'ledout' is not allowed (VERI-1372)
INFO: analyzing module memorio (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/memorio.v(20): WARNING: redeclaration of ansi port 'write_data' is not allowed (VERI-1372)
INFO: analyzing module minisys (VERI-9002)
INFO: analyzing module minisys_sim (VERI-9002)
INFO: analyzing module programrom (VERI-9002)
INFO: analyzing module ram_sim (VERI-9002)
INFO: analyzing module switchs (VERI-9002)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/switchs.v(14): WARNING: redeclaration of ansi port 'switchrdata' is not allowed (VERI-1372)
Listing tops:
VeriTop library:xil_defaultlib mod:ControlIO32_sim
VeriTop library:xil_defaultlib mod:control32_sim
VeriTop library:xil_defaultlib mod:controlIO32
VeriTop library:xil_defaultlib mod:cpuclk_sim
VeriTop library:xil_defaultlib mod:exe_sim
VeriTop library:xil_defaultlib mod:idcode32_sim
VeriTop library:xil_defaultlib mod:ifetc32_sim
VeriTop library:xil_defaultlib mod:minisys_sim
VeriTop library:xil_defaultlib mod:ram_sim
END of tops
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ControlIO32_sim.v(23): INFO: compiling module 'ControlIO32_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/control32_sim.v(23): INFO: compiling module 'control32_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/control32_sim.v(49): ERROR: cannot find port 'MemtoReg' on this module (VERI-1010)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/control32.v(3): INFO: 'control32' is declared here (VERI-9035)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/controlIO32.v(3): INFO: compiling module 'controlIO32_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/cpuclk_sim.v(23): INFO: compiling module 'cpuclk_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/cpuclk_sim.v(30): WARNING: Module <cpuclk> not found while processing module instance <Uclk> (VERI-1063)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/exe_sim.v(23): INFO: compiling module 'exe_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/idcode32_sim.v(23): INFO: compiling module 'idcode32_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ifetc32_sim.v(23): INFO: compiling module 'ifetc32_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ifetc32_sim.v(62): WARNING: Module <prgrom> not found while processing module instance <instmem> (VERI-1063)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/minisys_sim.v(22): INFO: compiling module 'minisys_sim_default' (VERI-1018)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/minisys.v(73): WARNING: Module <uart_bmpg_0> not found while processing module instance <uartpg> (VERI-1063)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sources_1/imports/minisys/dmemory32.v(26): WARNING: Module <ram> not found while processing module instance <ram> (VERI-1063)
V:/cpu/Minisys-1_2-10.30/Minisys-1_2.srcs/sim_1/imports/sim/ram_sim.v(23): INFO: compiling module 'ram_sim_default' (VERI-1018)
srcscan exits with return value 0
