# Compile of decode.v was successful.
# Compile of fetch.v was successful.
# Compile of instruction_decoder.v was successful.
# Compile of mux8_1.v was successful.
# Compile of proc.v was successful.
# 5 compiles, 0 failed with no errors.
vsim -gui work.proc_hier_bench
# vsim -gui work.proc_hier_bench 
# Start time: 23:42:21 on Oct 22,2024
# Loading work.proc_hier_bench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.pc
# Loading work.cla_16b
# Loading work.cla_4b
# Loading work.fullAdder_1b
# Loading work.xor2
# Loading work.nand2
# Loading work.memory2c
# Loading work.decode
# Loading work.instruction_decoder
# Loading work.mux4_1
# Loading work.regFile_bypass
# Loading work.regFile
# Loading work.mux8_1
# Loading work.register
# Loading work.mux2_1
# Loading work.execute
# Loading work.alu
# Loading work.shifter
# Loading work.left
# Loading work.right
# Loading work.add
# Loading work.branchCondition
# Loading work.memory
# Loading work.wb
# Loading work.dff
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (8) for port 'out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux8_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/d/registerFile/rf/mux0 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/regFile.v Line: 35
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'asourceMux'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/d/asourceMux File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v Line: 67
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/d/asourceMux File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v Line: 67
# ** Warning: (vsim-3722) C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v(67): [TFMPC] - Missing connection for port 'in2'.
# ** Warning: (vsim-3722) C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v(67): [TFMPC] - Missing connection for port 'in3'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wb_in'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/m File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wb_out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/m File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'alu_out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/m File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 50
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wb_data'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 54
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in3'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# Compile of decode.v was successful.
# Compile of execute.v was successful.
# Compile of memory.v was successful.
# Compile of proc.v was successful.
# Compile of regFile.v failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of regFile.v was successful with warnings.
vsim -gui work.proc_hier_bench
# End time: 23:52:38 on Oct 22,2024, Elapsed time: 0:10:17
# Errors: 0, Warnings: 16
# vsim -gui work.proc_hier_bench 
# Start time: 23:52:38 on Oct 22,2024
# Loading work.proc_hier_bench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.pc
# Loading work.cla_16b
# Loading work.cla_4b
# Loading work.fullAdder_1b
# Loading work.xor2
# Loading work.nand2
# Loading work.memory2c
# Loading work.decode
# Loading work.instruction_decoder
# Loading work.mux4_1
# Loading work.regFile_bypass
# Loading work.regFile
# Loading work.mux8_1
# Loading work.register
# Loading work.mux2_1
# Loading work.execute
# Loading work.alu
# Loading work.shifter
# Loading work.left
# Loading work.right
# Loading work.add
# Loading work.branchCondition
# Loading work.memory
# Loading work.wb
# Loading work.dff
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'regsrc'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/instruction_decoder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/d/instrucDecode File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/decode.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'regsrc_out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/execute.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/x File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 41
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'regsrc_in'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/memory.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/m File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 51
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'regsrc'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wb_data'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 55
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in3'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# Compile of instruction_decoder.v was successful.
# Compile of proc.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.proc_hier_bench
# End time: 23:55:11 on Oct 22,2024, Elapsed time: 0:02:33
# Errors: 0, Warnings: 10
# vsim -gui work.proc_hier_bench 
# Start time: 23:55:11 on Oct 22,2024
# Loading work.proc_hier_bench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.pc
# Loading work.cla_16b
# Loading work.cla_4b
# Loading work.fullAdder_1b
# Loading work.xor2
# Loading work.nand2
# Loading work.memory2c
# Loading work.decode
# Loading work.instruction_decoder
# Loading work.mux4_1
# Loading work.regFile_bypass
# Loading work.regFile
# Loading work.mux8_1
# Loading work.register
# Loading work.mux2_1
# Loading work.execute
# Loading work.alu
# Loading work.shifter
# Loading work.left
# Loading work.right
# Loading work.add
# Loading work.branchCondition
# Loading work.memory
# Loading work.wb
# Loading work.dff
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'regsrc'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'wb_data'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc.v Line: 56
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'in3'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'sel'. The port definition is at: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/mux4_1.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /proc_hier_bench/DUT/p0/w/mux1 File: C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/wb.v Line: 18
# Compile of wb.v was successful.
vsim -gui work.proc_hier_bench
# End time: 23:57:29 on Oct 22,2024, Elapsed time: 0:02:18
# Errors: 0, Warnings: 7
# vsim -gui work.proc_hier_bench 
# Start time: 23:57:29 on Oct 22,2024
# Loading work.proc_hier_bench
# Loading work.proc_hier
# Loading work.clkrst
# Loading work.proc
# Loading work.fetch
# Loading work.pc
# Loading work.cla_16b
# Loading work.cla_4b
# Loading work.fullAdder_1b
# Loading work.xor2
# Loading work.nand2
# Loading work.memory2c
# Loading work.decode
# Loading work.instruction_decoder
# Loading work.mux4_1
# Loading work.regFile_bypass
# Loading work.regFile
# Loading work.mux8_1
# Loading work.register
# Loading work.mux2_1
# Loading work.execute
# Loading work.alu
# Loading work.shifter
# Loading work.left
# Loading work.right
# Loading work.add
# Loading work.branchCondition
# Loading work.memory
# Loading work.wb
# Loading work.dff
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v(97)
#    Time: 800 ps  Iteration: 1  Instance: /proc_hier_bench
# 1
# Break in Module proc_hier_bench at C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v line 97
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/f/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/d/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/x/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/m/*
add wave -position insertpoint sim:/proc_hier_bench/DUT/p0/w/*
run
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# ** Warning: No matching channel descriptor '2' found.  Ignoring the write into the invalid channel.
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# ** Note: $finish    : C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v(97)
#    Time: 900 ps  Iteration: 1  Instance: /proc_hier_bench
# 1
# Break in Module proc_hier_bench at C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v line 97
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v(97)
#    Time: 800 ps  Iteration: 1  Instance: /proc_hier_bench
# 1
# Break in Module proc_hier_bench at C:/Users/tyler_hyposvu/UW/ece552/ece552_project/demo1/verilog/proc_hier_bench.v line 97
# End time: 00:10:37 on Oct 23,2024, Elapsed time: 0:13:08
# Errors: 0, Warnings: 1
