{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 19:57:30 2009 " "Info: Processing started: Tue Mar 10 19:57:30 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/CONTROL.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Info: Found design unit 1: dmemory-behavior" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Info: Found entity 1: dmemory" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/DMEMORY.VHD" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Info: Found design unit 1: Execute-behavior" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Info: Found entity 1: Execute" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/execute.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Info: Found design unit 1: Idecode-behavior" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Info: Found entity 1: Idecode" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IDECODE.VHD" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Info: Found design unit 1: Ifetch-behavior" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Info: Found entity 1: Ifetch" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/IFETCH.VHD" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" MIPS.vhd(27) " "Error (10500): VHDL syntax error at MIPS.vhd(27) near text \"END\";  expecting an identifier (\"end\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" MIPS.vhd(39) " "Error (10500): VHDL syntax error at MIPS.vhd(39) near text \"COMPONENT\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "MIPS MIPS.vhd(263) " "Error (10396): VHDL syntax error at MIPS.vhd(263): name used in construct must match previously specified name \"MIPS\"" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 263 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "MIPS MIPS.vhd(6) " "Error (10523): Ignored construct MIPS at MIPS.vhd(6) due to previous errors" {  } { { "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" "" { Text "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file //coe.gt.buzz/ECE_Root/Users/Students/gth708n/Profile/Desktop/3055/Lab 3/Lab 3-2 proper/MIPS.vhd" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Allocated 151 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 10 19:57:32 2009 " "Error: Processing ended: Tue Mar 10 19:57:32 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
