# aclk {FREQ_HZ 249997498 CLK_DOMAIN sys_top_zynq_ultra_ps_e_0_0_pl_clk3 PHASE 0.000}
# Clock Domain: sys_top_zynq_ultra_ps_e_0_0_pl_clk3
create_clock -name aclk -period 4.000 [get_ports aclk]
# Generated clocks
