// subsys_niosv_altera_mm_interconnect_1920_glxvwqa.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module subsys_niosv_altera_mm_interconnect_1920_glxvwqa (
		output wire [0:0]  jtag_uart_avalon_jtag_slave_address,                                      //                                        jtag_uart_avalon_jtag_slave.address
		output wire        jtag_uart_avalon_jtag_slave_write,                                        //                                                                   .write
		output wire        jtag_uart_avalon_jtag_slave_read,                                         //                                                                   .read
		input  wire [31:0] jtag_uart_avalon_jtag_slave_readdata,                                     //                                                                   .readdata
		output wire [31:0] jtag_uart_avalon_jtag_slave_writedata,                                    //                                                                   .writedata
		input  wire        jtag_uart_avalon_jtag_slave_waitrequest,                                  //                                                                   .waitrequest
		output wire        jtag_uart_avalon_jtag_slave_chipselect,                                   //                                                                   .chipselect
		output wire [15:0] cpu_dm_agent_address,                                                     //                                                       cpu_dm_agent.address
		output wire        cpu_dm_agent_write,                                                       //                                                                   .write
		output wire        cpu_dm_agent_read,                                                        //                                                                   .read
		input  wire [31:0] cpu_dm_agent_readdata,                                                    //                                                                   .readdata
		output wire [31:0] cpu_dm_agent_writedata,                                                   //                                                                   .writedata
		input  wire        cpu_dm_agent_readdatavalid,                                               //                                                                   .readdatavalid
		input  wire        cpu_dm_agent_waitrequest,                                                 //                                                                   .waitrequest
		output wire [15:0] ram_s1_address,                                                           //                                                             ram_s1.address
		output wire        ram_s1_write,                                                             //                                                                   .write
		input  wire [31:0] ram_s1_readdata,                                                          //                                                                   .readdata
		output wire [31:0] ram_s1_writedata,                                                         //                                                                   .writedata
		output wire [3:0]  ram_s1_byteenable,                                                        //                                                                   .byteenable
		output wire        ram_s1_chipselect,                                                        //                                                                   .chipselect
		output wire        ram_s1_clken,                                                             //                                                                   .clken
		output wire [5:0]  cpu_timer_sw_agent_address,                                               //                                                 cpu_timer_sw_agent.address
		output wire        cpu_timer_sw_agent_write,                                                 //                                                                   .write
		output wire        cpu_timer_sw_agent_read,                                                  //                                                                   .read
		input  wire [31:0] cpu_timer_sw_agent_readdata,                                              //                                                                   .readdata
		output wire [31:0] cpu_timer_sw_agent_writedata,                                             //                                                                   .writedata
		output wire [3:0]  cpu_timer_sw_agent_byteenable,                                            //                                                                   .byteenable
		input  wire        cpu_timer_sw_agent_readdatavalid,                                         //                                                                   .readdatavalid
		input  wire        cpu_timer_sw_agent_waitrequest,                                           //                                                                   .waitrequest
		input  wire [31:0] cpu_data_manager_awaddr,                                                  //                                                   cpu_data_manager.awaddr
		input  wire [2:0]  cpu_data_manager_awprot,                                                  //                                                                   .awprot
		input  wire        cpu_data_manager_awvalid,                                                 //                                                                   .awvalid
		output wire        cpu_data_manager_awready,                                                 //                                                                   .awready
		input  wire [31:0] cpu_data_manager_wdata,                                                   //                                                                   .wdata
		input  wire [3:0]  cpu_data_manager_wstrb,                                                   //                                                                   .wstrb
		input  wire        cpu_data_manager_wvalid,                                                  //                                                                   .wvalid
		output wire        cpu_data_manager_wready,                                                  //                                                                   .wready
		output wire [1:0]  cpu_data_manager_bresp,                                                   //                                                                   .bresp
		output wire        cpu_data_manager_bvalid,                                                  //                                                                   .bvalid
		input  wire        cpu_data_manager_bready,                                                  //                                                                   .bready
		input  wire [31:0] cpu_data_manager_araddr,                                                  //                                                                   .araddr
		input  wire [2:0]  cpu_data_manager_arprot,                                                  //                                                                   .arprot
		input  wire        cpu_data_manager_arvalid,                                                 //                                                                   .arvalid
		output wire        cpu_data_manager_arready,                                                 //                                                                   .arready
		output wire [31:0] cpu_data_manager_rdata,                                                   //                                                                   .rdata
		output wire [1:0]  cpu_data_manager_rresp,                                                   //                                                                   .rresp
		output wire        cpu_data_manager_rvalid,                                                  //                                                                   .rvalid
		input  wire        cpu_data_manager_rready,                                                  //                                                                   .rready
		input  wire [31:0] cpu_instruction_manager_awaddr,                                           //                                            cpu_instruction_manager.awaddr
		input  wire [2:0]  cpu_instruction_manager_awprot,                                           //                                                                   .awprot
		input  wire        cpu_instruction_manager_awvalid,                                          //                                                                   .awvalid
		output wire        cpu_instruction_manager_awready,                                          //                                                                   .awready
		input  wire [31:0] cpu_instruction_manager_wdata,                                            //                                                                   .wdata
		input  wire [3:0]  cpu_instruction_manager_wstrb,                                            //                                                                   .wstrb
		input  wire        cpu_instruction_manager_wvalid,                                           //                                                                   .wvalid
		output wire        cpu_instruction_manager_wready,                                           //                                                                   .wready
		output wire [1:0]  cpu_instruction_manager_bresp,                                            //                                                                   .bresp
		output wire        cpu_instruction_manager_bvalid,                                           //                                                                   .bvalid
		input  wire        cpu_instruction_manager_bready,                                           //                                                                   .bready
		input  wire [31:0] cpu_instruction_manager_araddr,                                           //                                                                   .araddr
		input  wire [2:0]  cpu_instruction_manager_arprot,                                           //                                                                   .arprot
		input  wire        cpu_instruction_manager_arvalid,                                          //                                                                   .arvalid
		output wire        cpu_instruction_manager_arready,                                          //                                                                   .arready
		output wire [31:0] cpu_instruction_manager_rdata,                                            //                                                                   .rdata
		output wire [1:0]  cpu_instruction_manager_rresp,                                            //                                                                   .rresp
		output wire        cpu_instruction_manager_rvalid,                                           //                                                                   .rvalid
		input  wire        cpu_instruction_manager_rready,                                           //                                                                   .rready
		input  wire        cpu_reset_reset_bridge_in_reset_reset,                                    //                                    cpu_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset, // jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset.reset,        Reset Input
		input  wire        niosv_clk_out_clk_clk                                                     //                                                  niosv_clk_out_clk.clk,          Clock Input
	);

	wire          rsp_mux_src_valid;                                            // rsp_mux:src_valid -> cpu_data_manager_agent:write_rp_valid
	wire  [124:0] rsp_mux_src_data;                                             // rsp_mux:src_data -> cpu_data_manager_agent:write_rp_data
	wire          rsp_mux_src_ready;                                            // cpu_data_manager_agent:write_rp_ready -> rsp_mux:src_ready
	wire    [3:0] rsp_mux_src_channel;                                          // rsp_mux:src_channel -> cpu_data_manager_agent:write_rp_channel
	wire          rsp_mux_src_startofpacket;                                    // rsp_mux:src_startofpacket -> cpu_data_manager_agent:write_rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                      // rsp_mux:src_endofpacket -> cpu_data_manager_agent:write_rp_endofpacket
	wire          rsp_mux_001_src_valid;                                        // rsp_mux_001:src_valid -> cpu_data_manager_agent:read_rp_valid
	wire  [124:0] rsp_mux_001_src_data;                                         // rsp_mux_001:src_data -> cpu_data_manager_agent:read_rp_data
	wire          rsp_mux_001_src_ready;                                        // cpu_data_manager_agent:read_rp_ready -> rsp_mux_001:src_ready
	wire    [3:0] rsp_mux_001_src_channel;                                      // rsp_mux_001:src_channel -> cpu_data_manager_agent:read_rp_channel
	wire          rsp_mux_001_src_startofpacket;                                // rsp_mux_001:src_startofpacket -> cpu_data_manager_agent:read_rp_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                  // rsp_mux_001:src_endofpacket -> cpu_data_manager_agent:read_rp_endofpacket
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_readdata;                // jtag_uart_avalon_jtag_slave_translator:uav_readdata -> jtag_uart_avalon_jtag_slave_agent:m0_readdata
	wire          jtag_uart_avalon_jtag_slave_agent_m0_waitrequest;             // jtag_uart_avalon_jtag_slave_translator:uav_waitrequest -> jtag_uart_avalon_jtag_slave_agent:m0_waitrequest
	wire          jtag_uart_avalon_jtag_slave_agent_m0_debugaccess;             // jtag_uart_avalon_jtag_slave_agent:m0_debugaccess -> jtag_uart_avalon_jtag_slave_translator:uav_debugaccess
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_address;                 // jtag_uart_avalon_jtag_slave_agent:m0_address -> jtag_uart_avalon_jtag_slave_translator:uav_address
	wire    [3:0] jtag_uart_avalon_jtag_slave_agent_m0_byteenable;              // jtag_uart_avalon_jtag_slave_agent:m0_byteenable -> jtag_uart_avalon_jtag_slave_translator:uav_byteenable
	wire          jtag_uart_avalon_jtag_slave_agent_m0_read;                    // jtag_uart_avalon_jtag_slave_agent:m0_read -> jtag_uart_avalon_jtag_slave_translator:uav_read
	wire          jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid;           // jtag_uart_avalon_jtag_slave_translator:uav_readdatavalid -> jtag_uart_avalon_jtag_slave_agent:m0_readdatavalid
	wire          jtag_uart_avalon_jtag_slave_agent_m0_lock;                    // jtag_uart_avalon_jtag_slave_agent:m0_lock -> jtag_uart_avalon_jtag_slave_translator:uav_lock
	wire   [31:0] jtag_uart_avalon_jtag_slave_agent_m0_writedata;               // jtag_uart_avalon_jtag_slave_agent:m0_writedata -> jtag_uart_avalon_jtag_slave_translator:uav_writedata
	wire          jtag_uart_avalon_jtag_slave_agent_m0_write;                   // jtag_uart_avalon_jtag_slave_agent:m0_write -> jtag_uart_avalon_jtag_slave_translator:uav_write
	wire    [2:0] jtag_uart_avalon_jtag_slave_agent_m0_burstcount;              // jtag_uart_avalon_jtag_slave_agent:m0_burstcount -> jtag_uart_avalon_jtag_slave_translator:uav_burstcount
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_valid;            // jtag_uart_avalon_jtag_slave_agent:rf_source_valid -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_valid
	wire  [125:0] jtag_uart_avalon_jtag_slave_agent_rf_source_data;             // jtag_uart_avalon_jtag_slave_agent:rf_source_data -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_data
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_ready;            // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rf_source_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket;    // jtag_uart_avalon_jtag_slave_agent:rf_source_startofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket;      // jtag_uart_avalon_jtag_slave_agent:rf_source_endofpacket -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:in_endofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid;         // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rf_sink_valid
	wire  [125:0] jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data;          // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rf_sink_data
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready;         // jtag_uart_avalon_jtag_slave_agent:rf_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket; // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_startofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket;   // jtag_uart_avalon_jtag_slave_agent_rsp_fifo:out_endofpacket -> jtag_uart_avalon_jtag_slave_agent:rf_sink_endofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid;       // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_valid -> jtag_uart_avalon_jtag_slave_agent_rdata_fifo:in_valid
	wire   [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data;        // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_data -> jtag_uart_avalon_jtag_slave_agent_rdata_fifo:in_data
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready;       // jtag_uart_avalon_jtag_slave_agent_rdata_fifo:in_ready -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_src_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_valid;       // jtag_uart_avalon_jtag_slave_agent_rdata_fifo:out_valid -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_data;        // jtag_uart_avalon_jtag_slave_agent_rdata_fifo:out_data -> jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_data
	wire          jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_ready;       // jtag_uart_avalon_jtag_slave_agent:rdata_fifo_sink_ready -> jtag_uart_avalon_jtag_slave_agent_rdata_fifo:out_ready
	wire          cmd_mux_src_valid;                                            // cmd_mux:src_valid -> jtag_uart_avalon_jtag_slave_agent:cp_valid
	wire  [124:0] cmd_mux_src_data;                                             // cmd_mux:src_data -> jtag_uart_avalon_jtag_slave_agent:cp_data
	wire          cmd_mux_src_ready;                                            // jtag_uart_avalon_jtag_slave_agent:cp_ready -> cmd_mux:src_ready
	wire    [3:0] cmd_mux_src_channel;                                          // cmd_mux:src_channel -> jtag_uart_avalon_jtag_slave_agent:cp_channel
	wire          cmd_mux_src_startofpacket;                                    // cmd_mux:src_startofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_startofpacket
	wire          cmd_mux_src_endofpacket;                                      // cmd_mux:src_endofpacket -> jtag_uart_avalon_jtag_slave_agent:cp_endofpacket
	wire   [31:0] cpu_dm_agent_agent_m0_readdata;                               // cpu_dm_agent_translator:uav_readdata -> cpu_dm_agent_agent:m0_readdata
	wire          cpu_dm_agent_agent_m0_waitrequest;                            // cpu_dm_agent_translator:uav_waitrequest -> cpu_dm_agent_agent:m0_waitrequest
	wire          cpu_dm_agent_agent_m0_debugaccess;                            // cpu_dm_agent_agent:m0_debugaccess -> cpu_dm_agent_translator:uav_debugaccess
	wire   [31:0] cpu_dm_agent_agent_m0_address;                                // cpu_dm_agent_agent:m0_address -> cpu_dm_agent_translator:uav_address
	wire    [3:0] cpu_dm_agent_agent_m0_byteenable;                             // cpu_dm_agent_agent:m0_byteenable -> cpu_dm_agent_translator:uav_byteenable
	wire          cpu_dm_agent_agent_m0_read;                                   // cpu_dm_agent_agent:m0_read -> cpu_dm_agent_translator:uav_read
	wire          cpu_dm_agent_agent_m0_readdatavalid;                          // cpu_dm_agent_translator:uav_readdatavalid -> cpu_dm_agent_agent:m0_readdatavalid
	wire          cpu_dm_agent_agent_m0_lock;                                   // cpu_dm_agent_agent:m0_lock -> cpu_dm_agent_translator:uav_lock
	wire   [31:0] cpu_dm_agent_agent_m0_writedata;                              // cpu_dm_agent_agent:m0_writedata -> cpu_dm_agent_translator:uav_writedata
	wire          cpu_dm_agent_agent_m0_write;                                  // cpu_dm_agent_agent:m0_write -> cpu_dm_agent_translator:uav_write
	wire    [2:0] cpu_dm_agent_agent_m0_burstcount;                             // cpu_dm_agent_agent:m0_burstcount -> cpu_dm_agent_translator:uav_burstcount
	wire          cpu_dm_agent_agent_rf_source_valid;                           // cpu_dm_agent_agent:rf_source_valid -> cpu_dm_agent_agent_rsp_fifo:in_valid
	wire  [125:0] cpu_dm_agent_agent_rf_source_data;                            // cpu_dm_agent_agent:rf_source_data -> cpu_dm_agent_agent_rsp_fifo:in_data
	wire          cpu_dm_agent_agent_rf_source_ready;                           // cpu_dm_agent_agent_rsp_fifo:in_ready -> cpu_dm_agent_agent:rf_source_ready
	wire          cpu_dm_agent_agent_rf_source_startofpacket;                   // cpu_dm_agent_agent:rf_source_startofpacket -> cpu_dm_agent_agent_rsp_fifo:in_startofpacket
	wire          cpu_dm_agent_agent_rf_source_endofpacket;                     // cpu_dm_agent_agent:rf_source_endofpacket -> cpu_dm_agent_agent_rsp_fifo:in_endofpacket
	wire          cpu_dm_agent_agent_rsp_fifo_out_valid;                        // cpu_dm_agent_agent_rsp_fifo:out_valid -> cpu_dm_agent_agent:rf_sink_valid
	wire  [125:0] cpu_dm_agent_agent_rsp_fifo_out_data;                         // cpu_dm_agent_agent_rsp_fifo:out_data -> cpu_dm_agent_agent:rf_sink_data
	wire          cpu_dm_agent_agent_rsp_fifo_out_ready;                        // cpu_dm_agent_agent:rf_sink_ready -> cpu_dm_agent_agent_rsp_fifo:out_ready
	wire          cpu_dm_agent_agent_rsp_fifo_out_startofpacket;                // cpu_dm_agent_agent_rsp_fifo:out_startofpacket -> cpu_dm_agent_agent:rf_sink_startofpacket
	wire          cpu_dm_agent_agent_rsp_fifo_out_endofpacket;                  // cpu_dm_agent_agent_rsp_fifo:out_endofpacket -> cpu_dm_agent_agent:rf_sink_endofpacket
	wire          cpu_dm_agent_agent_rdata_fifo_src_valid;                      // cpu_dm_agent_agent:rdata_fifo_src_valid -> cpu_dm_agent_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_dm_agent_agent_rdata_fifo_src_data;                       // cpu_dm_agent_agent:rdata_fifo_src_data -> cpu_dm_agent_agent_rdata_fifo:in_data
	wire          cpu_dm_agent_agent_rdata_fifo_src_ready;                      // cpu_dm_agent_agent_rdata_fifo:in_ready -> cpu_dm_agent_agent:rdata_fifo_src_ready
	wire          cpu_dm_agent_agent_rdata_fifo_out_valid;                      // cpu_dm_agent_agent_rdata_fifo:out_valid -> cpu_dm_agent_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_dm_agent_agent_rdata_fifo_out_data;                       // cpu_dm_agent_agent_rdata_fifo:out_data -> cpu_dm_agent_agent:rdata_fifo_sink_data
	wire          cpu_dm_agent_agent_rdata_fifo_out_ready;                      // cpu_dm_agent_agent:rdata_fifo_sink_ready -> cpu_dm_agent_agent_rdata_fifo:out_ready
	wire          cmd_mux_001_src_valid;                                        // cmd_mux_001:src_valid -> cpu_dm_agent_agent:cp_valid
	wire  [124:0] cmd_mux_001_src_data;                                         // cmd_mux_001:src_data -> cpu_dm_agent_agent:cp_data
	wire          cmd_mux_001_src_ready;                                        // cpu_dm_agent_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [3:0] cmd_mux_001_src_channel;                                      // cmd_mux_001:src_channel -> cpu_dm_agent_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                // cmd_mux_001:src_startofpacket -> cpu_dm_agent_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                  // cmd_mux_001:src_endofpacket -> cpu_dm_agent_agent:cp_endofpacket
	wire   [31:0] ram_s1_agent_m0_readdata;                                     // ram_s1_translator:uav_readdata -> ram_s1_agent:m0_readdata
	wire          ram_s1_agent_m0_waitrequest;                                  // ram_s1_translator:uav_waitrequest -> ram_s1_agent:m0_waitrequest
	wire          ram_s1_agent_m0_debugaccess;                                  // ram_s1_agent:m0_debugaccess -> ram_s1_translator:uav_debugaccess
	wire   [31:0] ram_s1_agent_m0_address;                                      // ram_s1_agent:m0_address -> ram_s1_translator:uav_address
	wire    [3:0] ram_s1_agent_m0_byteenable;                                   // ram_s1_agent:m0_byteenable -> ram_s1_translator:uav_byteenable
	wire          ram_s1_agent_m0_read;                                         // ram_s1_agent:m0_read -> ram_s1_translator:uav_read
	wire          ram_s1_agent_m0_readdatavalid;                                // ram_s1_translator:uav_readdatavalid -> ram_s1_agent:m0_readdatavalid
	wire          ram_s1_agent_m0_lock;                                         // ram_s1_agent:m0_lock -> ram_s1_translator:uav_lock
	wire   [31:0] ram_s1_agent_m0_writedata;                                    // ram_s1_agent:m0_writedata -> ram_s1_translator:uav_writedata
	wire          ram_s1_agent_m0_write;                                        // ram_s1_agent:m0_write -> ram_s1_translator:uav_write
	wire    [2:0] ram_s1_agent_m0_burstcount;                                   // ram_s1_agent:m0_burstcount -> ram_s1_translator:uav_burstcount
	wire          ram_s1_agent_rf_source_valid;                                 // ram_s1_agent:rf_source_valid -> ram_s1_agent_rsp_fifo:in_valid
	wire  [125:0] ram_s1_agent_rf_source_data;                                  // ram_s1_agent:rf_source_data -> ram_s1_agent_rsp_fifo:in_data
	wire          ram_s1_agent_rf_source_ready;                                 // ram_s1_agent_rsp_fifo:in_ready -> ram_s1_agent:rf_source_ready
	wire          ram_s1_agent_rf_source_startofpacket;                         // ram_s1_agent:rf_source_startofpacket -> ram_s1_agent_rsp_fifo:in_startofpacket
	wire          ram_s1_agent_rf_source_endofpacket;                           // ram_s1_agent:rf_source_endofpacket -> ram_s1_agent_rsp_fifo:in_endofpacket
	wire          ram_s1_agent_rsp_fifo_out_valid;                              // ram_s1_agent_rsp_fifo:out_valid -> ram_s1_agent:rf_sink_valid
	wire  [125:0] ram_s1_agent_rsp_fifo_out_data;                               // ram_s1_agent_rsp_fifo:out_data -> ram_s1_agent:rf_sink_data
	wire          ram_s1_agent_rsp_fifo_out_ready;                              // ram_s1_agent:rf_sink_ready -> ram_s1_agent_rsp_fifo:out_ready
	wire          ram_s1_agent_rsp_fifo_out_startofpacket;                      // ram_s1_agent_rsp_fifo:out_startofpacket -> ram_s1_agent:rf_sink_startofpacket
	wire          ram_s1_agent_rsp_fifo_out_endofpacket;                        // ram_s1_agent_rsp_fifo:out_endofpacket -> ram_s1_agent:rf_sink_endofpacket
	wire          ram_s1_agent_rdata_fifo_src_valid;                            // ram_s1_agent:rdata_fifo_src_valid -> ram_s1_agent_rdata_fifo:in_valid
	wire   [33:0] ram_s1_agent_rdata_fifo_src_data;                             // ram_s1_agent:rdata_fifo_src_data -> ram_s1_agent_rdata_fifo:in_data
	wire          ram_s1_agent_rdata_fifo_src_ready;                            // ram_s1_agent_rdata_fifo:in_ready -> ram_s1_agent:rdata_fifo_src_ready
	wire          ram_s1_agent_rdata_fifo_out_valid;                            // ram_s1_agent_rdata_fifo:out_valid -> ram_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] ram_s1_agent_rdata_fifo_out_data;                             // ram_s1_agent_rdata_fifo:out_data -> ram_s1_agent:rdata_fifo_sink_data
	wire          ram_s1_agent_rdata_fifo_out_ready;                            // ram_s1_agent:rdata_fifo_sink_ready -> ram_s1_agent_rdata_fifo:out_ready
	wire          cmd_mux_002_src_valid;                                        // cmd_mux_002:src_valid -> ram_s1_agent:cp_valid
	wire  [124:0] cmd_mux_002_src_data;                                         // cmd_mux_002:src_data -> ram_s1_agent:cp_data
	wire          cmd_mux_002_src_ready;                                        // ram_s1_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [3:0] cmd_mux_002_src_channel;                                      // cmd_mux_002:src_channel -> ram_s1_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                // cmd_mux_002:src_startofpacket -> ram_s1_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                  // cmd_mux_002:src_endofpacket -> ram_s1_agent:cp_endofpacket
	wire   [31:0] cpu_timer_sw_agent_agent_m0_readdata;                         // cpu_timer_sw_agent_translator:uav_readdata -> cpu_timer_sw_agent_agent:m0_readdata
	wire          cpu_timer_sw_agent_agent_m0_waitrequest;                      // cpu_timer_sw_agent_translator:uav_waitrequest -> cpu_timer_sw_agent_agent:m0_waitrequest
	wire          cpu_timer_sw_agent_agent_m0_debugaccess;                      // cpu_timer_sw_agent_agent:m0_debugaccess -> cpu_timer_sw_agent_translator:uav_debugaccess
	wire   [31:0] cpu_timer_sw_agent_agent_m0_address;                          // cpu_timer_sw_agent_agent:m0_address -> cpu_timer_sw_agent_translator:uav_address
	wire    [3:0] cpu_timer_sw_agent_agent_m0_byteenable;                       // cpu_timer_sw_agent_agent:m0_byteenable -> cpu_timer_sw_agent_translator:uav_byteenable
	wire          cpu_timer_sw_agent_agent_m0_read;                             // cpu_timer_sw_agent_agent:m0_read -> cpu_timer_sw_agent_translator:uav_read
	wire          cpu_timer_sw_agent_agent_m0_readdatavalid;                    // cpu_timer_sw_agent_translator:uav_readdatavalid -> cpu_timer_sw_agent_agent:m0_readdatavalid
	wire          cpu_timer_sw_agent_agent_m0_lock;                             // cpu_timer_sw_agent_agent:m0_lock -> cpu_timer_sw_agent_translator:uav_lock
	wire   [31:0] cpu_timer_sw_agent_agent_m0_writedata;                        // cpu_timer_sw_agent_agent:m0_writedata -> cpu_timer_sw_agent_translator:uav_writedata
	wire          cpu_timer_sw_agent_agent_m0_write;                            // cpu_timer_sw_agent_agent:m0_write -> cpu_timer_sw_agent_translator:uav_write
	wire    [2:0] cpu_timer_sw_agent_agent_m0_burstcount;                       // cpu_timer_sw_agent_agent:m0_burstcount -> cpu_timer_sw_agent_translator:uav_burstcount
	wire          cpu_timer_sw_agent_agent_rf_source_valid;                     // cpu_timer_sw_agent_agent:rf_source_valid -> cpu_timer_sw_agent_agent_rsp_fifo:in_valid
	wire  [125:0] cpu_timer_sw_agent_agent_rf_source_data;                      // cpu_timer_sw_agent_agent:rf_source_data -> cpu_timer_sw_agent_agent_rsp_fifo:in_data
	wire          cpu_timer_sw_agent_agent_rf_source_ready;                     // cpu_timer_sw_agent_agent_rsp_fifo:in_ready -> cpu_timer_sw_agent_agent:rf_source_ready
	wire          cpu_timer_sw_agent_agent_rf_source_startofpacket;             // cpu_timer_sw_agent_agent:rf_source_startofpacket -> cpu_timer_sw_agent_agent_rsp_fifo:in_startofpacket
	wire          cpu_timer_sw_agent_agent_rf_source_endofpacket;               // cpu_timer_sw_agent_agent:rf_source_endofpacket -> cpu_timer_sw_agent_agent_rsp_fifo:in_endofpacket
	wire          cpu_timer_sw_agent_agent_rsp_fifo_out_valid;                  // cpu_timer_sw_agent_agent_rsp_fifo:out_valid -> cpu_timer_sw_agent_agent:rf_sink_valid
	wire  [125:0] cpu_timer_sw_agent_agent_rsp_fifo_out_data;                   // cpu_timer_sw_agent_agent_rsp_fifo:out_data -> cpu_timer_sw_agent_agent:rf_sink_data
	wire          cpu_timer_sw_agent_agent_rsp_fifo_out_ready;                  // cpu_timer_sw_agent_agent:rf_sink_ready -> cpu_timer_sw_agent_agent_rsp_fifo:out_ready
	wire          cpu_timer_sw_agent_agent_rsp_fifo_out_startofpacket;          // cpu_timer_sw_agent_agent_rsp_fifo:out_startofpacket -> cpu_timer_sw_agent_agent:rf_sink_startofpacket
	wire          cpu_timer_sw_agent_agent_rsp_fifo_out_endofpacket;            // cpu_timer_sw_agent_agent_rsp_fifo:out_endofpacket -> cpu_timer_sw_agent_agent:rf_sink_endofpacket
	wire          cpu_timer_sw_agent_agent_rdata_fifo_src_valid;                // cpu_timer_sw_agent_agent:rdata_fifo_src_valid -> cpu_timer_sw_agent_agent_rdata_fifo:in_valid
	wire   [33:0] cpu_timer_sw_agent_agent_rdata_fifo_src_data;                 // cpu_timer_sw_agent_agent:rdata_fifo_src_data -> cpu_timer_sw_agent_agent_rdata_fifo:in_data
	wire          cpu_timer_sw_agent_agent_rdata_fifo_src_ready;                // cpu_timer_sw_agent_agent_rdata_fifo:in_ready -> cpu_timer_sw_agent_agent:rdata_fifo_src_ready
	wire          cpu_timer_sw_agent_agent_rdata_fifo_out_valid;                // cpu_timer_sw_agent_agent_rdata_fifo:out_valid -> cpu_timer_sw_agent_agent:rdata_fifo_sink_valid
	wire   [33:0] cpu_timer_sw_agent_agent_rdata_fifo_out_data;                 // cpu_timer_sw_agent_agent_rdata_fifo:out_data -> cpu_timer_sw_agent_agent:rdata_fifo_sink_data
	wire          cpu_timer_sw_agent_agent_rdata_fifo_out_ready;                // cpu_timer_sw_agent_agent:rdata_fifo_sink_ready -> cpu_timer_sw_agent_agent_rdata_fifo:out_ready
	wire          cmd_mux_003_src_valid;                                        // cmd_mux_003:src_valid -> cpu_timer_sw_agent_agent:cp_valid
	wire  [124:0] cmd_mux_003_src_data;                                         // cmd_mux_003:src_data -> cpu_timer_sw_agent_agent:cp_data
	wire          cmd_mux_003_src_ready;                                        // cpu_timer_sw_agent_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [3:0] cmd_mux_003_src_channel;                                      // cmd_mux_003:src_channel -> cpu_timer_sw_agent_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                // cmd_mux_003:src_startofpacket -> cpu_timer_sw_agent_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                  // cmd_mux_003:src_endofpacket -> cpu_timer_sw_agent_agent:cp_endofpacket
	wire          cpu_data_manager_agent_write_cp_valid;                        // cpu_data_manager_agent:write_cp_valid -> router:sink_valid
	wire  [124:0] cpu_data_manager_agent_write_cp_data;                         // cpu_data_manager_agent:write_cp_data -> router:sink_data
	wire          cpu_data_manager_agent_write_cp_ready;                        // router:sink_ready -> cpu_data_manager_agent:write_cp_ready
	wire          cpu_data_manager_agent_write_cp_startofpacket;                // cpu_data_manager_agent:write_cp_startofpacket -> router:sink_startofpacket
	wire          cpu_data_manager_agent_write_cp_endofpacket;                  // cpu_data_manager_agent:write_cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                             // router:src_valid -> cmd_demux:sink_valid
	wire  [124:0] router_src_data;                                              // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                             // cmd_demux:sink_ready -> router:src_ready
	wire    [3:0] router_src_channel;                                           // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                     // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                       // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          cpu_data_manager_agent_read_cp_valid;                         // cpu_data_manager_agent:read_cp_valid -> router_001:sink_valid
	wire  [124:0] cpu_data_manager_agent_read_cp_data;                          // cpu_data_manager_agent:read_cp_data -> router_001:sink_data
	wire          cpu_data_manager_agent_read_cp_ready;                         // router_001:sink_ready -> cpu_data_manager_agent:read_cp_ready
	wire          cpu_data_manager_agent_read_cp_startofpacket;                 // cpu_data_manager_agent:read_cp_startofpacket -> router_001:sink_startofpacket
	wire          cpu_data_manager_agent_read_cp_endofpacket;                   // cpu_data_manager_agent:read_cp_endofpacket -> router_001:sink_endofpacket
	wire          router_001_src_valid;                                         // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [124:0] router_001_src_data;                                          // router_001:src_data -> cmd_demux_001:sink_data
	wire          router_001_src_ready;                                         // cmd_demux_001:sink_ready -> router_001:src_ready
	wire    [3:0] router_001_src_channel;                                       // router_001:src_channel -> cmd_demux_001:sink_channel
	wire          router_001_src_startofpacket;                                 // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          router_001_src_endofpacket;                                   // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          cpu_instruction_manager_agent_write_cp_valid;                 // cpu_instruction_manager_agent:write_cp_valid -> router_002:sink_valid
	wire  [124:0] cpu_instruction_manager_agent_write_cp_data;                  // cpu_instruction_manager_agent:write_cp_data -> router_002:sink_data
	wire          cpu_instruction_manager_agent_write_cp_ready;                 // router_002:sink_ready -> cpu_instruction_manager_agent:write_cp_ready
	wire          cpu_instruction_manager_agent_write_cp_startofpacket;         // cpu_instruction_manager_agent:write_cp_startofpacket -> router_002:sink_startofpacket
	wire          cpu_instruction_manager_agent_write_cp_endofpacket;           // cpu_instruction_manager_agent:write_cp_endofpacket -> router_002:sink_endofpacket
	wire          cpu_instruction_manager_agent_read_cp_valid;                  // cpu_instruction_manager_agent:read_cp_valid -> router_003:sink_valid
	wire  [124:0] cpu_instruction_manager_agent_read_cp_data;                   // cpu_instruction_manager_agent:read_cp_data -> router_003:sink_data
	wire          cpu_instruction_manager_agent_read_cp_ready;                  // router_003:sink_ready -> cpu_instruction_manager_agent:read_cp_ready
	wire          cpu_instruction_manager_agent_read_cp_startofpacket;          // cpu_instruction_manager_agent:read_cp_startofpacket -> router_003:sink_startofpacket
	wire          cpu_instruction_manager_agent_read_cp_endofpacket;            // cpu_instruction_manager_agent:read_cp_endofpacket -> router_003:sink_endofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rp_valid;                   // jtag_uart_avalon_jtag_slave_agent:rp_valid -> router_004:sink_valid
	wire  [124:0] jtag_uart_avalon_jtag_slave_agent_rp_data;                    // jtag_uart_avalon_jtag_slave_agent:rp_data -> router_004:sink_data
	wire          jtag_uart_avalon_jtag_slave_agent_rp_ready;                   // router_004:sink_ready -> jtag_uart_avalon_jtag_slave_agent:rp_ready
	wire          jtag_uart_avalon_jtag_slave_agent_rp_startofpacket;           // jtag_uart_avalon_jtag_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          jtag_uart_avalon_jtag_slave_agent_rp_endofpacket;             // jtag_uart_avalon_jtag_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                         // router_004:src_valid -> rsp_demux:sink_valid
	wire  [124:0] router_004_src_data;                                          // router_004:src_data -> rsp_demux:sink_data
	wire          router_004_src_ready;                                         // rsp_demux:sink_ready -> router_004:src_ready
	wire    [3:0] router_004_src_channel;                                       // router_004:src_channel -> rsp_demux:sink_channel
	wire          router_004_src_startofpacket;                                 // router_004:src_startofpacket -> rsp_demux:sink_startofpacket
	wire          router_004_src_endofpacket;                                   // router_004:src_endofpacket -> rsp_demux:sink_endofpacket
	wire          cpu_dm_agent_agent_rp_valid;                                  // cpu_dm_agent_agent:rp_valid -> router_005:sink_valid
	wire  [124:0] cpu_dm_agent_agent_rp_data;                                   // cpu_dm_agent_agent:rp_data -> router_005:sink_data
	wire          cpu_dm_agent_agent_rp_ready;                                  // router_005:sink_ready -> cpu_dm_agent_agent:rp_ready
	wire          cpu_dm_agent_agent_rp_startofpacket;                          // cpu_dm_agent_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          cpu_dm_agent_agent_rp_endofpacket;                            // cpu_dm_agent_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                         // router_005:src_valid -> rsp_demux_001:sink_valid
	wire  [124:0] router_005_src_data;                                          // router_005:src_data -> rsp_demux_001:sink_data
	wire          router_005_src_ready;                                         // rsp_demux_001:sink_ready -> router_005:src_ready
	wire    [3:0] router_005_src_channel;                                       // router_005:src_channel -> rsp_demux_001:sink_channel
	wire          router_005_src_startofpacket;                                 // router_005:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_005_src_endofpacket;                                   // router_005:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          ram_s1_agent_rp_valid;                                        // ram_s1_agent:rp_valid -> router_006:sink_valid
	wire  [124:0] ram_s1_agent_rp_data;                                         // ram_s1_agent:rp_data -> router_006:sink_data
	wire          ram_s1_agent_rp_ready;                                        // router_006:sink_ready -> ram_s1_agent:rp_ready
	wire          ram_s1_agent_rp_startofpacket;                                // ram_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          ram_s1_agent_rp_endofpacket;                                  // ram_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                         // router_006:src_valid -> rsp_demux_002:sink_valid
	wire  [124:0] router_006_src_data;                                          // router_006:src_data -> rsp_demux_002:sink_data
	wire          router_006_src_ready;                                         // rsp_demux_002:sink_ready -> router_006:src_ready
	wire    [3:0] router_006_src_channel;                                       // router_006:src_channel -> rsp_demux_002:sink_channel
	wire          router_006_src_startofpacket;                                 // router_006:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_006_src_endofpacket;                                   // router_006:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          cpu_timer_sw_agent_agent_rp_valid;                            // cpu_timer_sw_agent_agent:rp_valid -> router_007:sink_valid
	wire  [124:0] cpu_timer_sw_agent_agent_rp_data;                             // cpu_timer_sw_agent_agent:rp_data -> router_007:sink_data
	wire          cpu_timer_sw_agent_agent_rp_ready;                            // router_007:sink_ready -> cpu_timer_sw_agent_agent:rp_ready
	wire          cpu_timer_sw_agent_agent_rp_startofpacket;                    // cpu_timer_sw_agent_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          cpu_timer_sw_agent_agent_rp_endofpacket;                      // cpu_timer_sw_agent_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                         // router_007:src_valid -> rsp_demux_003:sink_valid
	wire  [124:0] router_007_src_data;                                          // router_007:src_data -> rsp_demux_003:sink_data
	wire          router_007_src_ready;                                         // rsp_demux_003:sink_ready -> router_007:src_ready
	wire    [3:0] router_007_src_channel;                                       // router_007:src_channel -> rsp_demux_003:sink_channel
	wire          router_007_src_startofpacket;                                 // router_007:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_007_src_endofpacket;                                   // router_007:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          router_002_src_valid;                                         // router_002:src_valid -> cpu_instruction_manager_wr_limiter:cmd_sink_valid
	wire  [124:0] router_002_src_data;                                          // router_002:src_data -> cpu_instruction_manager_wr_limiter:cmd_sink_data
	wire          router_002_src_ready;                                         // cpu_instruction_manager_wr_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [3:0] router_002_src_channel;                                       // router_002:src_channel -> cpu_instruction_manager_wr_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                 // router_002:src_startofpacket -> cpu_instruction_manager_wr_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                   // router_002:src_endofpacket -> cpu_instruction_manager_wr_limiter:cmd_sink_endofpacket
	wire  [124:0] cpu_instruction_manager_wr_limiter_cmd_src_data;              // cpu_instruction_manager_wr_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          cpu_instruction_manager_wr_limiter_cmd_src_ready;             // cmd_demux_002:sink_ready -> cpu_instruction_manager_wr_limiter:cmd_src_ready
	wire    [3:0] cpu_instruction_manager_wr_limiter_cmd_src_channel;           // cpu_instruction_manager_wr_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          cpu_instruction_manager_wr_limiter_cmd_src_startofpacket;     // cpu_instruction_manager_wr_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          cpu_instruction_manager_wr_limiter_cmd_src_endofpacket;       // cpu_instruction_manager_wr_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                        // rsp_mux_002:src_valid -> cpu_instruction_manager_wr_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_002_src_data;                                         // rsp_mux_002:src_data -> cpu_instruction_manager_wr_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                        // cpu_instruction_manager_wr_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [3:0] rsp_mux_002_src_channel;                                      // rsp_mux_002:src_channel -> cpu_instruction_manager_wr_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                // rsp_mux_002:src_startofpacket -> cpu_instruction_manager_wr_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                  // rsp_mux_002:src_endofpacket -> cpu_instruction_manager_wr_limiter:rsp_sink_endofpacket
	wire          cpu_instruction_manager_wr_limiter_rsp_src_valid;             // cpu_instruction_manager_wr_limiter:rsp_src_valid -> cpu_instruction_manager_agent:write_rp_valid
	wire  [124:0] cpu_instruction_manager_wr_limiter_rsp_src_data;              // cpu_instruction_manager_wr_limiter:rsp_src_data -> cpu_instruction_manager_agent:write_rp_data
	wire          cpu_instruction_manager_wr_limiter_rsp_src_ready;             // cpu_instruction_manager_agent:write_rp_ready -> cpu_instruction_manager_wr_limiter:rsp_src_ready
	wire    [3:0] cpu_instruction_manager_wr_limiter_rsp_src_channel;           // cpu_instruction_manager_wr_limiter:rsp_src_channel -> cpu_instruction_manager_agent:write_rp_channel
	wire          cpu_instruction_manager_wr_limiter_rsp_src_startofpacket;     // cpu_instruction_manager_wr_limiter:rsp_src_startofpacket -> cpu_instruction_manager_agent:write_rp_startofpacket
	wire          cpu_instruction_manager_wr_limiter_rsp_src_endofpacket;       // cpu_instruction_manager_wr_limiter:rsp_src_endofpacket -> cpu_instruction_manager_agent:write_rp_endofpacket
	wire          router_003_src_valid;                                         // router_003:src_valid -> cpu_instruction_manager_rd_limiter:cmd_sink_valid
	wire  [124:0] router_003_src_data;                                          // router_003:src_data -> cpu_instruction_manager_rd_limiter:cmd_sink_data
	wire          router_003_src_ready;                                         // cpu_instruction_manager_rd_limiter:cmd_sink_ready -> router_003:src_ready
	wire    [3:0] router_003_src_channel;                                       // router_003:src_channel -> cpu_instruction_manager_rd_limiter:cmd_sink_channel
	wire          router_003_src_startofpacket;                                 // router_003:src_startofpacket -> cpu_instruction_manager_rd_limiter:cmd_sink_startofpacket
	wire          router_003_src_endofpacket;                                   // router_003:src_endofpacket -> cpu_instruction_manager_rd_limiter:cmd_sink_endofpacket
	wire  [124:0] cpu_instruction_manager_rd_limiter_cmd_src_data;              // cpu_instruction_manager_rd_limiter:cmd_src_data -> cmd_demux_003:sink_data
	wire          cpu_instruction_manager_rd_limiter_cmd_src_ready;             // cmd_demux_003:sink_ready -> cpu_instruction_manager_rd_limiter:cmd_src_ready
	wire    [3:0] cpu_instruction_manager_rd_limiter_cmd_src_channel;           // cpu_instruction_manager_rd_limiter:cmd_src_channel -> cmd_demux_003:sink_channel
	wire          cpu_instruction_manager_rd_limiter_cmd_src_startofpacket;     // cpu_instruction_manager_rd_limiter:cmd_src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire          cpu_instruction_manager_rd_limiter_cmd_src_endofpacket;       // cpu_instruction_manager_rd_limiter:cmd_src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire          rsp_mux_003_src_valid;                                        // rsp_mux_003:src_valid -> cpu_instruction_manager_rd_limiter:rsp_sink_valid
	wire  [124:0] rsp_mux_003_src_data;                                         // rsp_mux_003:src_data -> cpu_instruction_manager_rd_limiter:rsp_sink_data
	wire          rsp_mux_003_src_ready;                                        // cpu_instruction_manager_rd_limiter:rsp_sink_ready -> rsp_mux_003:src_ready
	wire    [3:0] rsp_mux_003_src_channel;                                      // rsp_mux_003:src_channel -> cpu_instruction_manager_rd_limiter:rsp_sink_channel
	wire          rsp_mux_003_src_startofpacket;                                // rsp_mux_003:src_startofpacket -> cpu_instruction_manager_rd_limiter:rsp_sink_startofpacket
	wire          rsp_mux_003_src_endofpacket;                                  // rsp_mux_003:src_endofpacket -> cpu_instruction_manager_rd_limiter:rsp_sink_endofpacket
	wire          cpu_instruction_manager_rd_limiter_rsp_src_valid;             // cpu_instruction_manager_rd_limiter:rsp_src_valid -> cpu_instruction_manager_agent:read_rp_valid
	wire  [124:0] cpu_instruction_manager_rd_limiter_rsp_src_data;              // cpu_instruction_manager_rd_limiter:rsp_src_data -> cpu_instruction_manager_agent:read_rp_data
	wire          cpu_instruction_manager_rd_limiter_rsp_src_ready;             // cpu_instruction_manager_agent:read_rp_ready -> cpu_instruction_manager_rd_limiter:rsp_src_ready
	wire    [3:0] cpu_instruction_manager_rd_limiter_rsp_src_channel;           // cpu_instruction_manager_rd_limiter:rsp_src_channel -> cpu_instruction_manager_agent:read_rp_channel
	wire          cpu_instruction_manager_rd_limiter_rsp_src_startofpacket;     // cpu_instruction_manager_rd_limiter:rsp_src_startofpacket -> cpu_instruction_manager_agent:read_rp_startofpacket
	wire          cpu_instruction_manager_rd_limiter_rsp_src_endofpacket;       // cpu_instruction_manager_rd_limiter:rsp_src_endofpacket -> cpu_instruction_manager_agent:read_rp_endofpacket
	wire          cmd_demux_src0_valid;                                         // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [124:0] cmd_demux_src0_data;                                          // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                         // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [3:0] cmd_demux_src0_channel;                                       // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                 // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                   // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_src1_valid;                                         // cmd_demux:src1_valid -> cmd_mux_001:sink0_valid
	wire  [124:0] cmd_demux_src1_data;                                          // cmd_demux:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_src1_ready;                                         // cmd_mux_001:sink0_ready -> cmd_demux:src1_ready
	wire    [3:0] cmd_demux_src1_channel;                                       // cmd_demux:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_src1_startofpacket;                                 // cmd_demux:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_src1_endofpacket;                                   // cmd_demux:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_src2_valid;                                         // cmd_demux:src2_valid -> cmd_mux_002:sink0_valid
	wire  [124:0] cmd_demux_src2_data;                                          // cmd_demux:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_src2_ready;                                         // cmd_mux_002:sink0_ready -> cmd_demux:src2_ready
	wire    [3:0] cmd_demux_src2_channel;                                       // cmd_demux:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_src2_startofpacket;                                 // cmd_demux:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_src2_endofpacket;                                   // cmd_demux:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_src3_valid;                                         // cmd_demux:src3_valid -> cmd_mux_003:sink0_valid
	wire  [124:0] cmd_demux_src3_data;                                          // cmd_demux:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_src3_ready;                                         // cmd_mux_003:sink0_ready -> cmd_demux:src3_ready
	wire    [3:0] cmd_demux_src3_channel;                                       // cmd_demux:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_src3_startofpacket;                                 // cmd_demux:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_src3_endofpacket;                                   // cmd_demux:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                     // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [124:0] cmd_demux_001_src0_data;                                      // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                     // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [3:0] cmd_demux_001_src0_channel;                                   // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                             // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                               // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                     // cmd_demux_001:src1_valid -> cmd_mux_001:sink1_valid
	wire  [124:0] cmd_demux_001_src1_data;                                      // cmd_demux_001:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_001_src1_ready;                                     // cmd_mux_001:sink1_ready -> cmd_demux_001:src1_ready
	wire    [3:0] cmd_demux_001_src1_channel;                                   // cmd_demux_001:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_001_src1_startofpacket;                             // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                               // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_001_src2_valid;                                     // cmd_demux_001:src2_valid -> cmd_mux_002:sink1_valid
	wire  [124:0] cmd_demux_001_src2_data;                                      // cmd_demux_001:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_001_src2_ready;                                     // cmd_mux_002:sink1_ready -> cmd_demux_001:src2_ready
	wire    [3:0] cmd_demux_001_src2_channel;                                   // cmd_demux_001:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_001_src2_startofpacket;                             // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                               // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_001_src3_valid;                                     // cmd_demux_001:src3_valid -> cmd_mux_003:sink1_valid
	wire  [124:0] cmd_demux_001_src3_data;                                      // cmd_demux_001:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_001_src3_ready;                                     // cmd_mux_003:sink1_ready -> cmd_demux_001:src3_ready
	wire    [3:0] cmd_demux_001_src3_channel;                                   // cmd_demux_001:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_001_src3_startofpacket;                             // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                               // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_002_src0_valid;                                     // cmd_demux_002:src0_valid -> cmd_mux_001:sink2_valid
	wire  [124:0] cmd_demux_002_src0_data;                                      // cmd_demux_002:src0_data -> cmd_mux_001:sink2_data
	wire          cmd_demux_002_src0_ready;                                     // cmd_mux_001:sink2_ready -> cmd_demux_002:src0_ready
	wire    [3:0] cmd_demux_002_src0_channel;                                   // cmd_demux_002:src0_channel -> cmd_mux_001:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                             // cmd_demux_002:src0_startofpacket -> cmd_mux_001:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                               // cmd_demux_002:src0_endofpacket -> cmd_mux_001:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                     // cmd_demux_002:src1_valid -> cmd_mux_002:sink2_valid
	wire  [124:0] cmd_demux_002_src1_data;                                      // cmd_demux_002:src1_data -> cmd_mux_002:sink2_data
	wire          cmd_demux_002_src1_ready;                                     // cmd_mux_002:sink2_ready -> cmd_demux_002:src1_ready
	wire    [3:0] cmd_demux_002_src1_channel;                                   // cmd_demux_002:src1_channel -> cmd_mux_002:sink2_channel
	wire          cmd_demux_002_src1_startofpacket;                             // cmd_demux_002:src1_startofpacket -> cmd_mux_002:sink2_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                               // cmd_demux_002:src1_endofpacket -> cmd_mux_002:sink2_endofpacket
	wire          cmd_demux_003_src0_valid;                                     // cmd_demux_003:src0_valid -> cmd_mux_001:sink3_valid
	wire  [124:0] cmd_demux_003_src0_data;                                      // cmd_demux_003:src0_data -> cmd_mux_001:sink3_data
	wire          cmd_demux_003_src0_ready;                                     // cmd_mux_001:sink3_ready -> cmd_demux_003:src0_ready
	wire    [3:0] cmd_demux_003_src0_channel;                                   // cmd_demux_003:src0_channel -> cmd_mux_001:sink3_channel
	wire          cmd_demux_003_src0_startofpacket;                             // cmd_demux_003:src0_startofpacket -> cmd_mux_001:sink3_startofpacket
	wire          cmd_demux_003_src0_endofpacket;                               // cmd_demux_003:src0_endofpacket -> cmd_mux_001:sink3_endofpacket
	wire          cmd_demux_003_src1_valid;                                     // cmd_demux_003:src1_valid -> cmd_mux_002:sink3_valid
	wire  [124:0] cmd_demux_003_src1_data;                                      // cmd_demux_003:src1_data -> cmd_mux_002:sink3_data
	wire          cmd_demux_003_src1_ready;                                     // cmd_mux_002:sink3_ready -> cmd_demux_003:src1_ready
	wire    [3:0] cmd_demux_003_src1_channel;                                   // cmd_demux_003:src1_channel -> cmd_mux_002:sink3_channel
	wire          cmd_demux_003_src1_startofpacket;                             // cmd_demux_003:src1_startofpacket -> cmd_mux_002:sink3_startofpacket
	wire          cmd_demux_003_src1_endofpacket;                               // cmd_demux_003:src1_endofpacket -> cmd_mux_002:sink3_endofpacket
	wire          rsp_demux_src0_valid;                                         // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [124:0] rsp_demux_src0_data;                                          // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                         // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [3:0] rsp_demux_src0_channel;                                       // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                 // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                   // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                         // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [124:0] rsp_demux_src1_data;                                          // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                         // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [3:0] rsp_demux_src1_channel;                                       // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                 // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                   // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                     // rsp_demux_001:src0_valid -> rsp_mux:sink1_valid
	wire  [124:0] rsp_demux_001_src0_data;                                      // rsp_demux_001:src0_data -> rsp_mux:sink1_data
	wire          rsp_demux_001_src0_ready;                                     // rsp_mux:sink1_ready -> rsp_demux_001:src0_ready
	wire    [3:0] rsp_demux_001_src0_channel;                                   // rsp_demux_001:src0_channel -> rsp_mux:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                             // rsp_demux_001:src0_startofpacket -> rsp_mux:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                               // rsp_demux_001:src0_endofpacket -> rsp_mux:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                     // rsp_demux_001:src1_valid -> rsp_mux_001:sink1_valid
	wire  [124:0] rsp_demux_001_src1_data;                                      // rsp_demux_001:src1_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src1_ready;                                     // rsp_mux_001:sink1_ready -> rsp_demux_001:src1_ready
	wire    [3:0] rsp_demux_001_src1_channel;                                   // rsp_demux_001:src1_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                             // rsp_demux_001:src1_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                               // rsp_demux_001:src1_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_001_src2_valid;                                     // rsp_demux_001:src2_valid -> rsp_mux_002:sink0_valid
	wire  [124:0] rsp_demux_001_src2_data;                                      // rsp_demux_001:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_001_src2_ready;                                     // rsp_mux_002:sink0_ready -> rsp_demux_001:src2_ready
	wire    [3:0] rsp_demux_001_src2_channel;                                   // rsp_demux_001:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_001_src2_startofpacket;                             // rsp_demux_001:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_001_src2_endofpacket;                               // rsp_demux_001:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src3_valid;                                     // rsp_demux_001:src3_valid -> rsp_mux_003:sink0_valid
	wire  [124:0] rsp_demux_001_src3_data;                                      // rsp_demux_001:src3_data -> rsp_mux_003:sink0_data
	wire          rsp_demux_001_src3_ready;                                     // rsp_mux_003:sink0_ready -> rsp_demux_001:src3_ready
	wire    [3:0] rsp_demux_001_src3_channel;                                   // rsp_demux_001:src3_channel -> rsp_mux_003:sink0_channel
	wire          rsp_demux_001_src3_startofpacket;                             // rsp_demux_001:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire          rsp_demux_001_src3_endofpacket;                               // rsp_demux_001:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire          rsp_demux_002_src0_valid;                                     // rsp_demux_002:src0_valid -> rsp_mux:sink2_valid
	wire  [124:0] rsp_demux_002_src0_data;                                      // rsp_demux_002:src0_data -> rsp_mux:sink2_data
	wire          rsp_demux_002_src0_ready;                                     // rsp_mux:sink2_ready -> rsp_demux_002:src0_ready
	wire    [3:0] rsp_demux_002_src0_channel;                                   // rsp_demux_002:src0_channel -> rsp_mux:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                             // rsp_demux_002:src0_startofpacket -> rsp_mux:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                               // rsp_demux_002:src0_endofpacket -> rsp_mux:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                     // rsp_demux_002:src1_valid -> rsp_mux_001:sink2_valid
	wire  [124:0] rsp_demux_002_src1_data;                                      // rsp_demux_002:src1_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src1_ready;                                     // rsp_mux_001:sink2_ready -> rsp_demux_002:src1_ready
	wire    [3:0] rsp_demux_002_src1_channel;                                   // rsp_demux_002:src1_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                             // rsp_demux_002:src1_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                               // rsp_demux_002:src1_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_002_src2_valid;                                     // rsp_demux_002:src2_valid -> rsp_mux_002:sink1_valid
	wire  [124:0] rsp_demux_002_src2_data;                                      // rsp_demux_002:src2_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_002_src2_ready;                                     // rsp_mux_002:sink1_ready -> rsp_demux_002:src2_ready
	wire    [3:0] rsp_demux_002_src2_channel;                                   // rsp_demux_002:src2_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_002_src2_startofpacket;                             // rsp_demux_002:src2_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_002_src2_endofpacket;                               // rsp_demux_002:src2_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src3_valid;                                     // rsp_demux_002:src3_valid -> rsp_mux_003:sink1_valid
	wire  [124:0] rsp_demux_002_src3_data;                                      // rsp_demux_002:src3_data -> rsp_mux_003:sink1_data
	wire          rsp_demux_002_src3_ready;                                     // rsp_mux_003:sink1_ready -> rsp_demux_002:src3_ready
	wire    [3:0] rsp_demux_002_src3_channel;                                   // rsp_demux_002:src3_channel -> rsp_mux_003:sink1_channel
	wire          rsp_demux_002_src3_startofpacket;                             // rsp_demux_002:src3_startofpacket -> rsp_mux_003:sink1_startofpacket
	wire          rsp_demux_002_src3_endofpacket;                               // rsp_demux_002:src3_endofpacket -> rsp_mux_003:sink1_endofpacket
	wire          rsp_demux_003_src0_valid;                                     // rsp_demux_003:src0_valid -> rsp_mux:sink3_valid
	wire  [124:0] rsp_demux_003_src0_data;                                      // rsp_demux_003:src0_data -> rsp_mux:sink3_data
	wire          rsp_demux_003_src0_ready;                                     // rsp_mux:sink3_ready -> rsp_demux_003:src0_ready
	wire    [3:0] rsp_demux_003_src0_channel;                                   // rsp_demux_003:src0_channel -> rsp_mux:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                             // rsp_demux_003:src0_startofpacket -> rsp_mux:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                               // rsp_demux_003:src0_endofpacket -> rsp_mux:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                     // rsp_demux_003:src1_valid -> rsp_mux_001:sink3_valid
	wire  [124:0] rsp_demux_003_src1_data;                                      // rsp_demux_003:src1_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src1_ready;                                     // rsp_mux_001:sink3_ready -> rsp_demux_003:src1_ready
	wire    [3:0] rsp_demux_003_src1_channel;                                   // rsp_demux_003:src1_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                             // rsp_demux_003:src1_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                               // rsp_demux_003:src1_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire    [3:0] cpu_instruction_manager_wr_limiter_cmd_valid_data;            // cpu_instruction_manager_wr_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire    [3:0] cpu_instruction_manager_rd_limiter_cmd_valid_data;            // cpu_instruction_manager_rd_limiter:cmd_src_valid -> cmd_demux_003:sink_valid

	subsys_niosv_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) jtag_uart_avalon_jtag_slave_translator (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,   width = 1,                      clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (jtag_uart_avalon_jtag_slave_agent_m0_address),                             //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),                          //   input,   width = 3,                         .burstcount
		.uav_read               (jtag_uart_avalon_jtag_slave_agent_m0_read),                                //   input,   width = 1,                         .read
		.uav_write              (jtag_uart_avalon_jtag_slave_agent_m0_write),                               //   input,   width = 1,                         .write
		.uav_waitrequest        (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),                         //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),                       //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),                          //   input,   width = 4,                         .byteenable
		.uav_readdata           (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                            //  output,  width = 32,                         .readdata
		.uav_writedata          (jtag_uart_avalon_jtag_slave_agent_m0_writedata),                           //   input,  width = 32,                         .writedata
		.uav_lock               (jtag_uart_avalon_jtag_slave_agent_m0_lock),                                //   input,   width = 1,                         .lock
		.uav_debugaccess        (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),                         //   input,   width = 1,                         .debugaccess
		.av_address             (jtag_uart_avalon_jtag_slave_address),                                      //  output,   width = 1,      avalon_anti_slave_0.address
		.av_write               (jtag_uart_avalon_jtag_slave_write),                                        //  output,   width = 1,                         .write
		.av_read                (jtag_uart_avalon_jtag_slave_read),                                         //  output,   width = 1,                         .read
		.av_readdata            (jtag_uart_avalon_jtag_slave_readdata),                                     //   input,  width = 32,                         .readdata
		.av_writedata           (jtag_uart_avalon_jtag_slave_writedata),                                    //  output,  width = 32,                         .writedata
		.av_waitrequest         (jtag_uart_avalon_jtag_slave_waitrequest),                                  //   input,   width = 1,                         .waitrequest
		.av_chipselect          (jtag_uart_avalon_jtag_slave_chipselect),                                   //  output,   width = 1,                         .chipselect
		.av_begintransfer       (),                                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                                         // (terminated),                                       
		.av_burstcount          (),                                                                         // (terminated),                                       
		.av_byteenable          (),                                                                         // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                     // (terminated),                                       
		.av_writebyteenable     (),                                                                         // (terminated),                                       
		.av_lock                (),                                                                         // (terminated),                                       
		.av_clken               (),                                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                                     // (terminated),                                       
		.av_debugaccess         (),                                                                         // (terminated),                                       
		.av_outputenable        (),                                                                         // (terminated),                                       
		.uav_response           (),                                                                         // (terminated),                                       
		.av_response            (2'b00),                                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                      // (terminated),                                       
	);

	subsys_niosv_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) cpu_dm_agent_translator (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,   width = 1,                      clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_dm_agent_agent_m0_address),                                            //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_dm_agent_agent_m0_burstcount),                                         //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_dm_agent_agent_m0_read),                                               //   input,   width = 1,                         .read
		.uav_write              (cpu_dm_agent_agent_m0_write),                                              //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_dm_agent_agent_m0_waitrequest),                                        //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_dm_agent_agent_m0_readdatavalid),                                      //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_dm_agent_agent_m0_byteenable),                                         //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_dm_agent_agent_m0_readdata),                                           //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_dm_agent_agent_m0_writedata),                                          //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_dm_agent_agent_m0_lock),                                               //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_dm_agent_agent_m0_debugaccess),                                        //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_dm_agent_address),                                                     //  output,  width = 16,      avalon_anti_slave_0.address
		.av_write               (cpu_dm_agent_write),                                                       //  output,   width = 1,                         .write
		.av_read                (cpu_dm_agent_read),                                                        //  output,   width = 1,                         .read
		.av_readdata            (cpu_dm_agent_readdata),                                                    //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_dm_agent_writedata),                                                   //  output,  width = 32,                         .writedata
		.av_readdatavalid       (cpu_dm_agent_readdatavalid),                                               //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (cpu_dm_agent_waitrequest),                                                 //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                                         // (terminated),                                       
		.av_burstcount          (),                                                                         // (terminated),                                       
		.av_byteenable          (),                                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                                         // (terminated),                                       
		.av_lock                (),                                                                         // (terminated),                                       
		.av_chipselect          (),                                                                         // (terminated),                                       
		.av_clken               (),                                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                                     // (terminated),                                       
		.av_debugaccess         (),                                                                         // (terminated),                                       
		.av_outputenable        (),                                                                         // (terminated),                                       
		.uav_response           (),                                                                         // (terminated),                                       
		.av_response            (2'b00),                                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                      // (terminated),                                       
	);

	subsys_niosv_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (16),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) ram_s1_translator (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,   width = 1,                      clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (ram_s1_agent_m0_address),                                                  //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (ram_s1_agent_m0_burstcount),                                               //   input,   width = 3,                         .burstcount
		.uav_read               (ram_s1_agent_m0_read),                                                     //   input,   width = 1,                         .read
		.uav_write              (ram_s1_agent_m0_write),                                                    //   input,   width = 1,                         .write
		.uav_waitrequest        (ram_s1_agent_m0_waitrequest),                                              //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (ram_s1_agent_m0_readdatavalid),                                            //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (ram_s1_agent_m0_byteenable),                                               //   input,   width = 4,                         .byteenable
		.uav_readdata           (ram_s1_agent_m0_readdata),                                                 //  output,  width = 32,                         .readdata
		.uav_writedata          (ram_s1_agent_m0_writedata),                                                //   input,  width = 32,                         .writedata
		.uav_lock               (ram_s1_agent_m0_lock),                                                     //   input,   width = 1,                         .lock
		.uav_debugaccess        (ram_s1_agent_m0_debugaccess),                                              //   input,   width = 1,                         .debugaccess
		.av_address             (ram_s1_address),                                                           //  output,  width = 16,      avalon_anti_slave_0.address
		.av_write               (ram_s1_write),                                                             //  output,   width = 1,                         .write
		.av_readdata            (ram_s1_readdata),                                                          //   input,  width = 32,                         .readdata
		.av_writedata           (ram_s1_writedata),                                                         //  output,  width = 32,                         .writedata
		.av_byteenable          (ram_s1_byteenable),                                                        //  output,   width = 4,                         .byteenable
		.av_chipselect          (ram_s1_chipselect),                                                        //  output,   width = 1,                         .chipselect
		.av_clken               (ram_s1_clken),                                                             //  output,   width = 1,                         .clken
		.av_read                (),                                                                         // (terminated),                                       
		.av_begintransfer       (),                                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                                         // (terminated),                                       
		.av_burstcount          (),                                                                         // (terminated),                                       
		.av_readdatavalid       (1'b0),                                                                     // (terminated),                                       
		.av_waitrequest         (1'b0),                                                                     // (terminated),                                       
		.av_writebyteenable     (),                                                                         // (terminated),                                       
		.av_lock                (),                                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                                     // (terminated),                                       
		.av_debugaccess         (),                                                                         // (terminated),                                       
		.av_outputenable        (),                                                                         // (terminated),                                       
		.uav_response           (),                                                                         // (terminated),                                       
		.av_response            (2'b00),                                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                      // (terminated),                                       
	);

	subsys_niosv_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (6),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (1)
	) cpu_timer_sw_agent_translator (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,   width = 1,                      clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_timer_sw_agent_agent_m0_address),                                      //   input,  width = 32, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_timer_sw_agent_agent_m0_burstcount),                                   //   input,   width = 3,                         .burstcount
		.uav_read               (cpu_timer_sw_agent_agent_m0_read),                                         //   input,   width = 1,                         .read
		.uav_write              (cpu_timer_sw_agent_agent_m0_write),                                        //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_timer_sw_agent_agent_m0_waitrequest),                                  //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_timer_sw_agent_agent_m0_readdatavalid),                                //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_timer_sw_agent_agent_m0_byteenable),                                   //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_timer_sw_agent_agent_m0_readdata),                                     //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_timer_sw_agent_agent_m0_writedata),                                    //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_timer_sw_agent_agent_m0_lock),                                         //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_timer_sw_agent_agent_m0_debugaccess),                                  //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_timer_sw_agent_address),                                               //  output,   width = 6,      avalon_anti_slave_0.address
		.av_write               (cpu_timer_sw_agent_write),                                                 //  output,   width = 1,                         .write
		.av_read                (cpu_timer_sw_agent_read),                                                  //  output,   width = 1,                         .read
		.av_readdata            (cpu_timer_sw_agent_readdata),                                              //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_timer_sw_agent_writedata),                                             //  output,  width = 32,                         .writedata
		.av_byteenable          (cpu_timer_sw_agent_byteenable),                                            //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (cpu_timer_sw_agent_readdatavalid),                                         //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (cpu_timer_sw_agent_waitrequest),                                           //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                                         // (terminated),                                       
		.av_beginbursttransfer  (),                                                                         // (terminated),                                       
		.av_burstcount          (),                                                                         // (terminated),                                       
		.av_writebyteenable     (),                                                                         // (terminated),                                       
		.av_lock                (),                                                                         // (terminated),                                       
		.av_chipselect          (),                                                                         // (terminated),                                       
		.av_clken               (),                                                                         // (terminated),                                       
		.uav_clken              (1'b0),                                                                     // (terminated),                                       
		.av_debugaccess         (),                                                                         // (terminated),                                       
		.av_outputenable        (),                                                                         // (terminated),                                       
		.uav_response           (),                                                                         // (terminated),                                       
		.av_response            (2'b00),                                                                    // (terminated),                                       
		.uav_writeresponsevalid (),                                                                         // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                                      // (terminated),                                       
	);

	subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (32),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (1),
		.READ_ISSUING_CAPABILITY   (1),
		.PKT_BEGIN_BURST           (85),
		.PKT_CACHE_H               (98),
		.PKT_CACHE_L               (95),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_THREAD_ID_H           (91),
		.PKT_THREAD_ID_L           (91),
		.PKT_QOS_L                 (86),
		.PKT_QOS_H                 (86),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_DOMAIN_H              (111),
		.PKT_DOMAIN_L              (110),
		.PKT_SNOOP_H               (109),
		.PKT_SNOOP_L               (106),
		.PKT_BARRIER_H             (105),
		.PKT_BARRIER_L             (104),
		.PKT_WUNIQUE               (112),
		.PKT_EOP_OOO               (119),
		.PKT_SOP_OOO               (120),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.ID                        (0),
		.SYNC_RESET                (1)
	) cpu_data_manager_agent (
		.aclk                   (niosv_clk_out_clk_clk),                                                     //   input,    width = 1,              clk.clk
		.aresetn                (~jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (cpu_data_manager_agent_write_cp_valid),                                     //  output,    width = 1,         write_cp.valid
		.write_cp_data          (cpu_data_manager_agent_write_cp_data),                                      //  output,  width = 125,                 .data
		.write_cp_startofpacket (cpu_data_manager_agent_write_cp_startofpacket),                             //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (cpu_data_manager_agent_write_cp_endofpacket),                               //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (cpu_data_manager_agent_write_cp_ready),                                     //   input,    width = 1,                 .ready
		.write_rp_valid         (rsp_mux_src_valid),                                                         //   input,    width = 1,         write_rp.valid
		.write_rp_data          (rsp_mux_src_data),                                                          //   input,  width = 125,                 .data
		.write_rp_channel       (rsp_mux_src_channel),                                                       //   input,    width = 4,                 .channel
		.write_rp_startofpacket (rsp_mux_src_startofpacket),                                                 //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (rsp_mux_src_endofpacket),                                                   //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (rsp_mux_src_ready),                                                         //  output,    width = 1,                 .ready
		.read_cp_valid          (cpu_data_manager_agent_read_cp_valid),                                      //  output,    width = 1,          read_cp.valid
		.read_cp_data           (cpu_data_manager_agent_read_cp_data),                                       //  output,  width = 125,                 .data
		.read_cp_startofpacket  (cpu_data_manager_agent_read_cp_startofpacket),                              //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (cpu_data_manager_agent_read_cp_endofpacket),                                //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (cpu_data_manager_agent_read_cp_ready),                                      //   input,    width = 1,                 .ready
		.read_rp_valid          (rsp_mux_001_src_valid),                                                     //   input,    width = 1,          read_rp.valid
		.read_rp_data           (rsp_mux_001_src_data),                                                      //   input,  width = 125,                 .data
		.read_rp_channel        (rsp_mux_001_src_channel),                                                   //   input,    width = 4,                 .channel
		.read_rp_startofpacket  (rsp_mux_001_src_startofpacket),                                             //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (rsp_mux_001_src_endofpacket),                                               //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (rsp_mux_001_src_ready),                                                     //  output,    width = 1,                 .ready
		.awaddr                 (cpu_data_manager_awaddr),                                                   //   input,   width = 32, altera_axi_slave.awaddr
		.awprot                 (cpu_data_manager_awprot),                                                   //   input,    width = 3,                 .awprot
		.awvalid                (cpu_data_manager_awvalid),                                                  //   input,    width = 1,                 .awvalid
		.awready                (cpu_data_manager_awready),                                                  //  output,    width = 1,                 .awready
		.wdata                  (cpu_data_manager_wdata),                                                    //   input,   width = 32,                 .wdata
		.wstrb                  (cpu_data_manager_wstrb),                                                    //   input,    width = 4,                 .wstrb
		.wvalid                 (cpu_data_manager_wvalid),                                                   //   input,    width = 1,                 .wvalid
		.wready                 (cpu_data_manager_wready),                                                   //  output,    width = 1,                 .wready
		.bresp                  (cpu_data_manager_bresp),                                                    //  output,    width = 2,                 .bresp
		.bvalid                 (cpu_data_manager_bvalid),                                                   //  output,    width = 1,                 .bvalid
		.bready                 (cpu_data_manager_bready),                                                   //   input,    width = 1,                 .bready
		.araddr                 (cpu_data_manager_araddr),                                                   //   input,   width = 32,                 .araddr
		.arprot                 (cpu_data_manager_arprot),                                                   //   input,    width = 3,                 .arprot
		.arvalid                (cpu_data_manager_arvalid),                                                  //   input,    width = 1,                 .arvalid
		.arready                (cpu_data_manager_arready),                                                  //  output,    width = 1,                 .arready
		.rdata                  (cpu_data_manager_rdata),                                                    //  output,   width = 32,                 .rdata
		.rresp                  (cpu_data_manager_rresp),                                                    //  output,    width = 2,                 .rresp
		.rvalid                 (cpu_data_manager_rvalid),                                                   //  output,    width = 1,                 .rvalid
		.rready                 (cpu_data_manager_rready),                                                   //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                                      // (terminated),                                
		.awuser_sai             (1'b0),                                                                      // (terminated),                                
		.wuser_datachk          (4'b0000),                                                                   // (terminated),                                
		.wuser_data             (1'b0),                                                                      // (terminated),                                
		.wuser_poison           (1'b0),                                                                      // (terminated),                                
		.aruser_addrchk         (1'b0),                                                                      // (terminated),                                
		.aruser_sai             (1'b0),                                                                      // (terminated),                                
		.ruser_datachk          (),                                                                          // (terminated),                                
		.ruser_data             (),                                                                          // (terminated),                                
		.ruser_poison           (),                                                                          // (terminated),                                
		.awid                   (1'b0),                                                                      // (terminated),                                
		.awlen                  (4'b0000),                                                                   // (terminated),                                
		.awsize                 (3'b010),                                                                    // (terminated),                                
		.awburst                (2'b01),                                                                     // (terminated),                                
		.awlock                 (2'b00),                                                                     // (terminated),                                
		.awcache                (4'b0000),                                                                   // (terminated),                                
		.awqos                  (4'b0000),                                                                   // (terminated),                                
		.awregion               (4'b0000),                                                                   // (terminated),                                
		.awuser                 (1'b0),                                                                      // (terminated),                                
		.arid                   (1'b0),                                                                      // (terminated),                                
		.arlen                  (4'b0000),                                                                   // (terminated),                                
		.arsize                 (3'b010),                                                                    // (terminated),                                
		.arburst                (2'b01),                                                                     // (terminated),                                
		.arlock                 (2'b00),                                                                     // (terminated),                                
		.arcache                (4'b0000),                                                                   // (terminated),                                
		.arqos                  (4'b0000),                                                                   // (terminated),                                
		.arregion               (4'b0000),                                                                   // (terminated),                                
		.aruser                 (1'b0),                                                                      // (terminated),                                
		.wid                    (1'b0),                                                                      // (terminated),                                
		.wlast                  (1'b1),                                                                      // (terminated),                                
		.wuser                  (1'b0),                                                                      // (terminated),                                
		.bid                    (),                                                                          // (terminated),                                
		.buser                  (),                                                                          // (terminated),                                
		.rid                    (),                                                                          // (terminated),                                
		.rlast                  (),                                                                          // (terminated),                                
		.ruser                  (),                                                                          // (terminated),                                
		.arsnoop                (4'b0000),                                                                   // (terminated),                                
		.ardomain               (2'b00),                                                                     // (terminated),                                
		.arbar                  (2'b00),                                                                     // (terminated),                                
		.awsnoop                (3'b000),                                                                    // (terminated),                                
		.awdomain               (2'b00),                                                                     // (terminated),                                
		.awbar                  (2'b00),                                                                     // (terminated),                                
		.awunique               (1'b0)                                                                       // (terminated),                                
	);

	subsys_niosv_altera_merlin_axi_master_ni_1980_4qd7sla #(
		.ID_WIDTH                  (1),
		.ADDR_WIDTH                (32),
		.RDATA_WIDTH               (32),
		.WDATA_WIDTH               (32),
		.ADDR_USER_WIDTH           (1),
		.DATA_USER_WIDTH           (1),
		.AXI_BURST_LENGTH_WIDTH    (4),
		.AXI_LOCK_WIDTH            (2),
		.SAI_WIDTH                 (1),
		.ADDRCHK_WIDTH             (1),
		.USER_DATA_WIDTH           (1),
		.USE_PKT_DATACHK           (0),
		.USE_PKT_ADDRCHK           (0),
		.AXI_VERSION               ("AXI4Lite"),
		.ACE_LITE_SUPPORT          (0),
		.ROLE_BASED_USER           (0),
		.WRITE_ISSUING_CAPABILITY  (1),
		.READ_ISSUING_CAPABILITY   (8),
		.PKT_BEGIN_BURST           (85),
		.PKT_CACHE_H               (98),
		.PKT_CACHE_L               (95),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_THREAD_ID_H           (91),
		.PKT_THREAD_ID_L           (91),
		.PKT_QOS_L                 (86),
		.PKT_QOS_H                 (86),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_DOMAIN_H              (111),
		.PKT_DOMAIN_L              (110),
		.PKT_SNOOP_H               (109),
		.PKT_SNOOP_L               (106),
		.PKT_BARRIER_H             (105),
		.PKT_BARRIER_L             (104),
		.PKT_WUNIQUE               (112),
		.PKT_EOP_OOO               (119),
		.PKT_SOP_OOO               (120),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.ST_DATA_W                 (125),
		.ST_CHANNEL_W              (4),
		.ID                        (1),
		.SYNC_RESET                (1)
	) cpu_instruction_manager_agent (
		.aclk                   (niosv_clk_out_clk_clk),                                                     //   input,    width = 1,              clk.clk
		.aresetn                (~jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,        clk_reset.reset_n
		.write_cp_valid         (cpu_instruction_manager_agent_write_cp_valid),                              //  output,    width = 1,         write_cp.valid
		.write_cp_data          (cpu_instruction_manager_agent_write_cp_data),                               //  output,  width = 125,                 .data
		.write_cp_startofpacket (cpu_instruction_manager_agent_write_cp_startofpacket),                      //  output,    width = 1,                 .startofpacket
		.write_cp_endofpacket   (cpu_instruction_manager_agent_write_cp_endofpacket),                        //  output,    width = 1,                 .endofpacket
		.write_cp_ready         (cpu_instruction_manager_agent_write_cp_ready),                              //   input,    width = 1,                 .ready
		.write_rp_valid         (cpu_instruction_manager_wr_limiter_rsp_src_valid),                          //   input,    width = 1,         write_rp.valid
		.write_rp_data          (cpu_instruction_manager_wr_limiter_rsp_src_data),                           //   input,  width = 125,                 .data
		.write_rp_channel       (cpu_instruction_manager_wr_limiter_rsp_src_channel),                        //   input,    width = 4,                 .channel
		.write_rp_startofpacket (cpu_instruction_manager_wr_limiter_rsp_src_startofpacket),                  //   input,    width = 1,                 .startofpacket
		.write_rp_endofpacket   (cpu_instruction_manager_wr_limiter_rsp_src_endofpacket),                    //   input,    width = 1,                 .endofpacket
		.write_rp_ready         (cpu_instruction_manager_wr_limiter_rsp_src_ready),                          //  output,    width = 1,                 .ready
		.read_cp_valid          (cpu_instruction_manager_agent_read_cp_valid),                               //  output,    width = 1,          read_cp.valid
		.read_cp_data           (cpu_instruction_manager_agent_read_cp_data),                                //  output,  width = 125,                 .data
		.read_cp_startofpacket  (cpu_instruction_manager_agent_read_cp_startofpacket),                       //  output,    width = 1,                 .startofpacket
		.read_cp_endofpacket    (cpu_instruction_manager_agent_read_cp_endofpacket),                         //  output,    width = 1,                 .endofpacket
		.read_cp_ready          (cpu_instruction_manager_agent_read_cp_ready),                               //   input,    width = 1,                 .ready
		.read_rp_valid          (cpu_instruction_manager_rd_limiter_rsp_src_valid),                          //   input,    width = 1,          read_rp.valid
		.read_rp_data           (cpu_instruction_manager_rd_limiter_rsp_src_data),                           //   input,  width = 125,                 .data
		.read_rp_channel        (cpu_instruction_manager_rd_limiter_rsp_src_channel),                        //   input,    width = 4,                 .channel
		.read_rp_startofpacket  (cpu_instruction_manager_rd_limiter_rsp_src_startofpacket),                  //   input,    width = 1,                 .startofpacket
		.read_rp_endofpacket    (cpu_instruction_manager_rd_limiter_rsp_src_endofpacket),                    //   input,    width = 1,                 .endofpacket
		.read_rp_ready          (cpu_instruction_manager_rd_limiter_rsp_src_ready),                          //  output,    width = 1,                 .ready
		.awaddr                 (cpu_instruction_manager_awaddr),                                            //   input,   width = 32, altera_axi_slave.awaddr
		.awprot                 (cpu_instruction_manager_awprot),                                            //   input,    width = 3,                 .awprot
		.awvalid                (cpu_instruction_manager_awvalid),                                           //   input,    width = 1,                 .awvalid
		.awready                (cpu_instruction_manager_awready),                                           //  output,    width = 1,                 .awready
		.wdata                  (cpu_instruction_manager_wdata),                                             //   input,   width = 32,                 .wdata
		.wstrb                  (cpu_instruction_manager_wstrb),                                             //   input,    width = 4,                 .wstrb
		.wvalid                 (cpu_instruction_manager_wvalid),                                            //   input,    width = 1,                 .wvalid
		.wready                 (cpu_instruction_manager_wready),                                            //  output,    width = 1,                 .wready
		.bresp                  (cpu_instruction_manager_bresp),                                             //  output,    width = 2,                 .bresp
		.bvalid                 (cpu_instruction_manager_bvalid),                                            //  output,    width = 1,                 .bvalid
		.bready                 (cpu_instruction_manager_bready),                                            //   input,    width = 1,                 .bready
		.araddr                 (cpu_instruction_manager_araddr),                                            //   input,   width = 32,                 .araddr
		.arprot                 (cpu_instruction_manager_arprot),                                            //   input,    width = 3,                 .arprot
		.arvalid                (cpu_instruction_manager_arvalid),                                           //   input,    width = 1,                 .arvalid
		.arready                (cpu_instruction_manager_arready),                                           //  output,    width = 1,                 .arready
		.rdata                  (cpu_instruction_manager_rdata),                                             //  output,   width = 32,                 .rdata
		.rresp                  (cpu_instruction_manager_rresp),                                             //  output,    width = 2,                 .rresp
		.rvalid                 (cpu_instruction_manager_rvalid),                                            //  output,    width = 1,                 .rvalid
		.rready                 (cpu_instruction_manager_rready),                                            //   input,    width = 1,                 .rready
		.awuser_addrchk         (1'b0),                                                                      // (terminated),                                
		.awuser_sai             (1'b0),                                                                      // (terminated),                                
		.wuser_datachk          (4'b0000),                                                                   // (terminated),                                
		.wuser_data             (1'b0),                                                                      // (terminated),                                
		.wuser_poison           (1'b0),                                                                      // (terminated),                                
		.aruser_addrchk         (1'b0),                                                                      // (terminated),                                
		.aruser_sai             (1'b0),                                                                      // (terminated),                                
		.ruser_datachk          (),                                                                          // (terminated),                                
		.ruser_data             (),                                                                          // (terminated),                                
		.ruser_poison           (),                                                                          // (terminated),                                
		.awid                   (1'b0),                                                                      // (terminated),                                
		.awlen                  (4'b0000),                                                                   // (terminated),                                
		.awsize                 (3'b010),                                                                    // (terminated),                                
		.awburst                (2'b01),                                                                     // (terminated),                                
		.awlock                 (2'b00),                                                                     // (terminated),                                
		.awcache                (4'b0000),                                                                   // (terminated),                                
		.awqos                  (4'b0000),                                                                   // (terminated),                                
		.awregion               (4'b0000),                                                                   // (terminated),                                
		.awuser                 (1'b0),                                                                      // (terminated),                                
		.arid                   (1'b0),                                                                      // (terminated),                                
		.arlen                  (4'b0000),                                                                   // (terminated),                                
		.arsize                 (3'b010),                                                                    // (terminated),                                
		.arburst                (2'b01),                                                                     // (terminated),                                
		.arlock                 (2'b00),                                                                     // (terminated),                                
		.arcache                (4'b0000),                                                                   // (terminated),                                
		.arqos                  (4'b0000),                                                                   // (terminated),                                
		.arregion               (4'b0000),                                                                   // (terminated),                                
		.aruser                 (1'b0),                                                                      // (terminated),                                
		.wid                    (1'b0),                                                                      // (terminated),                                
		.wlast                  (1'b1),                                                                      // (terminated),                                
		.wuser                  (1'b0),                                                                      // (terminated),                                
		.bid                    (),                                                                          // (terminated),                                
		.buser                  (),                                                                          // (terminated),                                
		.rid                    (),                                                                          // (terminated),                                
		.rlast                  (),                                                                          // (terminated),                                
		.ruser                  (),                                                                          // (terminated),                                
		.arsnoop                (4'b0000),                                                                   // (terminated),                                
		.ardomain               (2'b00),                                                                     // (terminated),                                
		.arbar                  (2'b00),                                                                     // (terminated),                                
		.awsnoop                (3'b000),                                                                    // (terminated),                                
		.awdomain               (2'b00),                                                                     // (terminated),                                
		.awbar                  (2'b00),                                                                     // (terminated),                                
		.awunique               (1'b0)                                                                       // (terminated),                                
	);

	subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) jtag_uart_avalon_jtag_slave_agent (
		.clk                     (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,             clk.clk
		.reset                   (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (jtag_uart_avalon_jtag_slave_agent_m0_address),                             //  output,   width = 32,              m0.address
		.m0_burstcount           (jtag_uart_avalon_jtag_slave_agent_m0_burstcount),                          //  output,    width = 3,                .burstcount
		.m0_byteenable           (jtag_uart_avalon_jtag_slave_agent_m0_byteenable),                          //  output,    width = 4,                .byteenable
		.m0_debugaccess          (jtag_uart_avalon_jtag_slave_agent_m0_debugaccess),                         //  output,    width = 1,                .debugaccess
		.m0_lock                 (jtag_uart_avalon_jtag_slave_agent_m0_lock),                                //  output,    width = 1,                .lock
		.m0_readdata             (jtag_uart_avalon_jtag_slave_agent_m0_readdata),                            //   input,   width = 32,                .readdata
		.m0_readdatavalid        (jtag_uart_avalon_jtag_slave_agent_m0_readdatavalid),                       //   input,    width = 1,                .readdatavalid
		.m0_read                 (jtag_uart_avalon_jtag_slave_agent_m0_read),                                //  output,    width = 1,                .read
		.m0_waitrequest          (jtag_uart_avalon_jtag_slave_agent_m0_waitrequest),                         //   input,    width = 1,                .waitrequest
		.m0_writedata            (jtag_uart_avalon_jtag_slave_agent_m0_writedata),                           //  output,   width = 32,                .writedata
		.m0_write                (jtag_uart_avalon_jtag_slave_agent_m0_write),                               //  output,    width = 1,                .write
		.rp_endofpacket          (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),                         //  output,    width = 1,              rp.endofpacket
		.rp_ready                (jtag_uart_avalon_jtag_slave_agent_rp_ready),                               //   input,    width = 1,                .ready
		.rp_valid                (jtag_uart_avalon_jtag_slave_agent_rp_valid),                               //  output,    width = 1,                .valid
		.rp_data                 (jtag_uart_avalon_jtag_slave_agent_rp_data),                                //  output,  width = 125,                .data
		.rp_startofpacket        (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),                       //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                                        //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                                        //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_src_data),                                                         //   input,  width = 125,                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                                                //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                                                  //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                                      //   input,    width = 4,                .channel
		.rf_sink_ready           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),                     //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),                     //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket),             //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),               //   input,    width = 1,                .endofpacket
		.rf_sink_data            (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),                      //   input,  width = 126,                .data
		.rf_source_ready         (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),                        //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),                        //  output,    width = 1,                .valid
		.rf_source_startofpacket (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),                //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),                  //  output,    width = 1,                .endofpacket
		.rf_source_data          (jtag_uart_avalon_jtag_slave_agent_rf_source_data),                         //  output,  width = 126,                .data
		.rdata_fifo_sink_ready   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_ready),                   //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_valid),                   //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_data),                    //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready),                   //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid),                   //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),                    //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                      // (terminated),                               
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) jtag_uart_avalon_jtag_slave_agent_rsp_fifo (
		.clk               (niosv_clk_out_clk_clk),                                        //   input,    width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),                        //   input,    width = 1, clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rf_source_data),             //   input,  width = 126,        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (jtag_uart_avalon_jtag_slave_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (jtag_uart_avalon_jtag_slave_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_data),          //  output,  width = 126,       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                                        // (terminated),                         
		.csr_read          (1'b0),                                                         // (terminated),                         
		.csr_write         (1'b0),                                                         // (terminated),                         
		.csr_readdata      (),                                                             // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                         // (terminated),                         
		.almost_full_data  (),                                                             // (terminated),                         
		.almost_empty_data (),                                                             // (terminated),                         
		.in_empty          (1'b0),                                                         // (terminated),                         
		.out_empty         (),                                                             // (terminated),                         
		.in_error          (1'b0),                                                         // (terminated),                         
		.out_error         (),                                                             // (terminated),                         
		.in_channel        (1'b0),                                                         // (terminated),                         
		.out_channel       ()                                                              // (terminated),                         
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) jtag_uart_avalon_jtag_slave_agent_rdata_fifo (
		.clk               (niosv_clk_out_clk_clk),                                  //   input,   width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),                  //   input,   width = 1, clk_reset.reset
		.in_data           (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (jtag_uart_avalon_jtag_slave_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                                  // (terminated),                        
		.csr_read          (1'b0),                                                   // (terminated),                        
		.csr_write         (1'b0),                                                   // (terminated),                        
		.csr_readdata      (),                                                       // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),                   // (terminated),                        
		.almost_full_data  (),                                                       // (terminated),                        
		.almost_empty_data (),                                                       // (terminated),                        
		.in_startofpacket  (1'b0),                                                   // (terminated),                        
		.in_endofpacket    (1'b0),                                                   // (terminated),                        
		.out_startofpacket (),                                                       // (terminated),                        
		.out_endofpacket   (),                                                       // (terminated),                        
		.in_empty          (1'b0),                                                   // (terminated),                        
		.out_empty         (),                                                       // (terminated),                        
		.in_error          (1'b0),                                                   // (terminated),                        
		.out_error         (),                                                       // (terminated),                        
		.in_channel        (1'b0),                                                   // (terminated),                        
		.out_channel       ()                                                        // (terminated),                        
	);

	subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_dm_agent_agent (
		.clk                     (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,             clk.clk
		.reset                   (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_dm_agent_agent_m0_address),                                            //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_dm_agent_agent_m0_burstcount),                                         //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_dm_agent_agent_m0_byteenable),                                         //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_dm_agent_agent_m0_debugaccess),                                        //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_dm_agent_agent_m0_lock),                                               //  output,    width = 1,                .lock
		.m0_readdata             (cpu_dm_agent_agent_m0_readdata),                                           //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_dm_agent_agent_m0_readdatavalid),                                      //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_dm_agent_agent_m0_read),                                               //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_dm_agent_agent_m0_waitrequest),                                        //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_dm_agent_agent_m0_writedata),                                          //  output,   width = 32,                .writedata
		.m0_write                (cpu_dm_agent_agent_m0_write),                                              //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_dm_agent_agent_rp_endofpacket),                                        //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_dm_agent_agent_rp_ready),                                              //   input,    width = 1,                .ready
		.rp_valid                (cpu_dm_agent_agent_rp_valid),                                              //  output,    width = 1,                .valid
		.rp_data                 (cpu_dm_agent_agent_rp_data),                                               //  output,  width = 125,                .data
		.rp_startofpacket        (cpu_dm_agent_agent_rp_startofpacket),                                      //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_001_src_data),                                                     //   input,  width = 125,                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                                  //   input,    width = 4,                .channel
		.rf_sink_ready           (cpu_dm_agent_agent_rsp_fifo_out_ready),                                    //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_dm_agent_agent_rsp_fifo_out_valid),                                    //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_dm_agent_agent_rsp_fifo_out_startofpacket),                            //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_dm_agent_agent_rsp_fifo_out_endofpacket),                              //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_dm_agent_agent_rsp_fifo_out_data),                                     //   input,  width = 126,                .data
		.rf_source_ready         (cpu_dm_agent_agent_rf_source_ready),                                       //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_dm_agent_agent_rf_source_valid),                                       //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_dm_agent_agent_rf_source_startofpacket),                               //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_dm_agent_agent_rf_source_endofpacket),                                 //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_dm_agent_agent_rf_source_data),                                        //  output,  width = 126,                .data
		.rdata_fifo_sink_ready   (cpu_dm_agent_agent_rdata_fifo_out_ready),                                  //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_dm_agent_agent_rdata_fifo_out_valid),                                  //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_dm_agent_agent_rdata_fifo_out_data),                                   //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_dm_agent_agent_rdata_fifo_src_ready),                                  //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_dm_agent_agent_rdata_fifo_src_valid),                                  //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_dm_agent_agent_rdata_fifo_src_data),                                   //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                      // (terminated),                               
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) cpu_dm_agent_agent_rsp_fifo (
		.clk               (niosv_clk_out_clk_clk),                         //   input,    width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),         //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_dm_agent_agent_rf_source_data),             //   input,  width = 126,        in.data
		.in_valid          (cpu_dm_agent_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_dm_agent_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_dm_agent_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_dm_agent_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_dm_agent_agent_rsp_fifo_out_data),          //  output,  width = 126,       out.data
		.out_valid         (cpu_dm_agent_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_dm_agent_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_dm_agent_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_dm_agent_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                         // (terminated),                         
		.csr_read          (1'b0),                                          // (terminated),                         
		.csr_write         (1'b0),                                          // (terminated),                         
		.csr_readdata      (),                                              // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                         
		.almost_full_data  (),                                              // (terminated),                         
		.almost_empty_data (),                                              // (terminated),                         
		.in_empty          (1'b0),                                          // (terminated),                         
		.out_empty         (),                                              // (terminated),                         
		.in_error          (1'b0),                                          // (terminated),                         
		.out_error         (),                                              // (terminated),                         
		.in_channel        (1'b0),                                          // (terminated),                         
		.out_channel       ()                                               // (terminated),                         
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) cpu_dm_agent_agent_rdata_fifo (
		.clk               (niosv_clk_out_clk_clk),                   //   input,   width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),   //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_dm_agent_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_dm_agent_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_dm_agent_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_dm_agent_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_dm_agent_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_dm_agent_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                   // (terminated),                        
		.csr_read          (1'b0),                                    // (terminated),                        
		.csr_write         (1'b0),                                    // (terminated),                        
		.csr_readdata      (),                                        // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),    // (terminated),                        
		.almost_full_data  (),                                        // (terminated),                        
		.almost_empty_data (),                                        // (terminated),                        
		.in_startofpacket  (1'b0),                                    // (terminated),                        
		.in_endofpacket    (1'b0),                                    // (terminated),                        
		.out_startofpacket (),                                        // (terminated),                        
		.out_endofpacket   (),                                        // (terminated),                        
		.in_empty          (1'b0),                                    // (terminated),                        
		.out_empty         (),                                        // (terminated),                        
		.in_error          (1'b0),                                    // (terminated),                        
		.out_error         (),                                        // (terminated),                        
		.in_channel        (1'b0),                                    // (terminated),                        
		.out_channel       ()                                         // (terminated),                        
	);

	subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) ram_s1_agent (
		.clk                     (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,             clk.clk
		.reset                   (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (ram_s1_agent_m0_address),                                                  //  output,   width = 32,              m0.address
		.m0_burstcount           (ram_s1_agent_m0_burstcount),                                               //  output,    width = 3,                .burstcount
		.m0_byteenable           (ram_s1_agent_m0_byteenable),                                               //  output,    width = 4,                .byteenable
		.m0_debugaccess          (ram_s1_agent_m0_debugaccess),                                              //  output,    width = 1,                .debugaccess
		.m0_lock                 (ram_s1_agent_m0_lock),                                                     //  output,    width = 1,                .lock
		.m0_readdata             (ram_s1_agent_m0_readdata),                                                 //   input,   width = 32,                .readdata
		.m0_readdatavalid        (ram_s1_agent_m0_readdatavalid),                                            //   input,    width = 1,                .readdatavalid
		.m0_read                 (ram_s1_agent_m0_read),                                                     //  output,    width = 1,                .read
		.m0_waitrequest          (ram_s1_agent_m0_waitrequest),                                              //   input,    width = 1,                .waitrequest
		.m0_writedata            (ram_s1_agent_m0_writedata),                                                //  output,   width = 32,                .writedata
		.m0_write                (ram_s1_agent_m0_write),                                                    //  output,    width = 1,                .write
		.rp_endofpacket          (ram_s1_agent_rp_endofpacket),                                              //  output,    width = 1,              rp.endofpacket
		.rp_ready                (ram_s1_agent_rp_ready),                                                    //   input,    width = 1,                .ready
		.rp_valid                (ram_s1_agent_rp_valid),                                                    //  output,    width = 1,                .valid
		.rp_data                 (ram_s1_agent_rp_data),                                                     //  output,  width = 125,                .data
		.rp_startofpacket        (ram_s1_agent_rp_startofpacket),                                            //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_002_src_data),                                                     //   input,  width = 125,                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                                                  //   input,    width = 4,                .channel
		.rf_sink_ready           (ram_s1_agent_rsp_fifo_out_ready),                                          //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (ram_s1_agent_rsp_fifo_out_valid),                                          //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (ram_s1_agent_rsp_fifo_out_startofpacket),                                  //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (ram_s1_agent_rsp_fifo_out_endofpacket),                                    //   input,    width = 1,                .endofpacket
		.rf_sink_data            (ram_s1_agent_rsp_fifo_out_data),                                           //   input,  width = 126,                .data
		.rf_source_ready         (ram_s1_agent_rf_source_ready),                                             //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (ram_s1_agent_rf_source_valid),                                             //  output,    width = 1,                .valid
		.rf_source_startofpacket (ram_s1_agent_rf_source_startofpacket),                                     //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (ram_s1_agent_rf_source_endofpacket),                                       //  output,    width = 1,                .endofpacket
		.rf_source_data          (ram_s1_agent_rf_source_data),                                              //  output,  width = 126,                .data
		.rdata_fifo_sink_ready   (ram_s1_agent_rdata_fifo_out_ready),                                        //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (ram_s1_agent_rdata_fifo_out_valid),                                        //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (ram_s1_agent_rdata_fifo_out_data),                                         //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (ram_s1_agent_rdata_fifo_src_ready),                                        //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ram_s1_agent_rdata_fifo_src_valid),                                        //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (ram_s1_agent_rdata_fifo_src_data),                                         //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                      // (terminated),                               
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ram_s1_agent_rsp_fifo (
		.clk               (niosv_clk_out_clk_clk),                   //   input,    width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),   //   input,    width = 1, clk_reset.reset
		.in_data           (ram_s1_agent_rf_source_data),             //   input,  width = 126,        in.data
		.in_valid          (ram_s1_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (ram_s1_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (ram_s1_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (ram_s1_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (ram_s1_agent_rsp_fifo_out_data),          //  output,  width = 126,       out.data
		.out_valid         (ram_s1_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (ram_s1_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (ram_s1_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (ram_s1_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                   // (terminated),                         
		.csr_read          (1'b0),                                    // (terminated),                         
		.csr_write         (1'b0),                                    // (terminated),                         
		.csr_readdata      (),                                        // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),    // (terminated),                         
		.almost_full_data  (),                                        // (terminated),                         
		.almost_empty_data (),                                        // (terminated),                         
		.in_empty          (1'b0),                                    // (terminated),                         
		.out_empty         (),                                        // (terminated),                         
		.in_error          (1'b0),                                    // (terminated),                         
		.out_error         (),                                        // (terminated),                         
		.in_channel        (1'b0),                                    // (terminated),                         
		.out_channel       ()                                         // (terminated),                         
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) ram_s1_agent_rdata_fifo (
		.clk               (niosv_clk_out_clk_clk),                 //   input,   width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset), //   input,   width = 1, clk_reset.reset
		.in_data           (ram_s1_agent_rdata_fifo_src_data),      //   input,  width = 34,        in.data
		.in_valid          (ram_s1_agent_rdata_fifo_src_valid),     //   input,   width = 1,          .valid
		.in_ready          (ram_s1_agent_rdata_fifo_src_ready),     //  output,   width = 1,          .ready
		.out_data          (ram_s1_agent_rdata_fifo_out_data),      //  output,  width = 34,       out.data
		.out_valid         (ram_s1_agent_rdata_fifo_out_valid),     //  output,   width = 1,          .valid
		.out_ready         (ram_s1_agent_rdata_fifo_out_ready),     //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                 // (terminated),                        
		.csr_read          (1'b0),                                  // (terminated),                        
		.csr_write         (1'b0),                                  // (terminated),                        
		.csr_readdata      (),                                      // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),  // (terminated),                        
		.almost_full_data  (),                                      // (terminated),                        
		.almost_empty_data (),                                      // (terminated),                        
		.in_startofpacket  (1'b0),                                  // (terminated),                        
		.in_endofpacket    (1'b0),                                  // (terminated),                        
		.out_startofpacket (),                                      // (terminated),                        
		.out_endofpacket   (),                                      // (terminated),                        
		.in_empty          (1'b0),                                  // (terminated),                        
		.out_empty         (),                                      // (terminated),                        
		.in_error          (1'b0),                                  // (terminated),                        
		.out_error         (),                                      // (terminated),                        
		.in_channel        (1'b0),                                  // (terminated),                        
		.out_channel       ()                                       // (terminated),                        
	);

	subsys_niosv_altera_merlin_slave_agent_1921_b6r3djy #(
		.PKT_ORI_BURST_SIZE_H      (103),
		.PKT_ORI_BURST_SIZE_L      (101),
		.PKT_RESPONSE_STATUS_H     (100),
		.PKT_RESPONSE_STATUS_L     (99),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (94),
		.PKT_PROTECTION_L          (92),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (88),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (90),
		.PKT_DEST_ID_L             (89),
		.PKT_POISON_H              (113),
		.PKT_POISON_L              (113),
		.PKT_DATACHK_H             (114),
		.PKT_DATACHK_L             (114),
		.PKT_SAI_H                 (118),
		.PKT_SAI_L                 (118),
		.PKT_ADDRCHK_H             (117),
		.PKT_ADDRCHK_L             (116),
		.PKT_USER_DATA_H           (115),
		.PKT_USER_DATA_L           (115),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (125),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.USE_MEMORY_BLOCKS         (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0),
		.SYNC_RESET                (1),
		.USE_PKT_DATACHK           (0),
		.ROLE_BASED_USER           (0)
	) cpu_timer_sw_agent_agent (
		.clk                     (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,             clk.clk
		.reset                   (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,       clk_reset.reset
		.m0_address              (cpu_timer_sw_agent_agent_m0_address),                                      //  output,   width = 32,              m0.address
		.m0_burstcount           (cpu_timer_sw_agent_agent_m0_burstcount),                                   //  output,    width = 3,                .burstcount
		.m0_byteenable           (cpu_timer_sw_agent_agent_m0_byteenable),                                   //  output,    width = 4,                .byteenable
		.m0_debugaccess          (cpu_timer_sw_agent_agent_m0_debugaccess),                                  //  output,    width = 1,                .debugaccess
		.m0_lock                 (cpu_timer_sw_agent_agent_m0_lock),                                         //  output,    width = 1,                .lock
		.m0_readdata             (cpu_timer_sw_agent_agent_m0_readdata),                                     //   input,   width = 32,                .readdata
		.m0_readdatavalid        (cpu_timer_sw_agent_agent_m0_readdatavalid),                                //   input,    width = 1,                .readdatavalid
		.m0_read                 (cpu_timer_sw_agent_agent_m0_read),                                         //  output,    width = 1,                .read
		.m0_waitrequest          (cpu_timer_sw_agent_agent_m0_waitrequest),                                  //   input,    width = 1,                .waitrequest
		.m0_writedata            (cpu_timer_sw_agent_agent_m0_writedata),                                    //  output,   width = 32,                .writedata
		.m0_write                (cpu_timer_sw_agent_agent_m0_write),                                        //  output,    width = 1,                .write
		.rp_endofpacket          (cpu_timer_sw_agent_agent_rp_endofpacket),                                  //  output,    width = 1,              rp.endofpacket
		.rp_ready                (cpu_timer_sw_agent_agent_rp_ready),                                        //   input,    width = 1,                .ready
		.rp_valid                (cpu_timer_sw_agent_agent_rp_valid),                                        //  output,    width = 1,                .valid
		.rp_data                 (cpu_timer_sw_agent_agent_rp_data),                                         //  output,  width = 125,                .data
		.rp_startofpacket        (cpu_timer_sw_agent_agent_rp_startofpacket),                                //  output,    width = 1,                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                                    //  output,    width = 1,              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                                    //   input,    width = 1,                .valid
		.cp_data                 (cmd_mux_003_src_data),                                                     //   input,  width = 125,                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                                            //   input,    width = 1,                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                                              //   input,    width = 1,                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                                                  //   input,    width = 4,                .channel
		.rf_sink_ready           (cpu_timer_sw_agent_agent_rsp_fifo_out_ready),                              //  output,    width = 1,         rf_sink.ready
		.rf_sink_valid           (cpu_timer_sw_agent_agent_rsp_fifo_out_valid),                              //   input,    width = 1,                .valid
		.rf_sink_startofpacket   (cpu_timer_sw_agent_agent_rsp_fifo_out_startofpacket),                      //   input,    width = 1,                .startofpacket
		.rf_sink_endofpacket     (cpu_timer_sw_agent_agent_rsp_fifo_out_endofpacket),                        //   input,    width = 1,                .endofpacket
		.rf_sink_data            (cpu_timer_sw_agent_agent_rsp_fifo_out_data),                               //   input,  width = 126,                .data
		.rf_source_ready         (cpu_timer_sw_agent_agent_rf_source_ready),                                 //   input,    width = 1,       rf_source.ready
		.rf_source_valid         (cpu_timer_sw_agent_agent_rf_source_valid),                                 //  output,    width = 1,                .valid
		.rf_source_startofpacket (cpu_timer_sw_agent_agent_rf_source_startofpacket),                         //  output,    width = 1,                .startofpacket
		.rf_source_endofpacket   (cpu_timer_sw_agent_agent_rf_source_endofpacket),                           //  output,    width = 1,                .endofpacket
		.rf_source_data          (cpu_timer_sw_agent_agent_rf_source_data),                                  //  output,  width = 126,                .data
		.rdata_fifo_sink_ready   (cpu_timer_sw_agent_agent_rdata_fifo_out_ready),                            //  output,    width = 1, rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (cpu_timer_sw_agent_agent_rdata_fifo_out_valid),                            //   input,    width = 1,                .valid
		.rdata_fifo_sink_data    (cpu_timer_sw_agent_agent_rdata_fifo_out_data),                             //   input,   width = 34,                .data
		.rdata_fifo_src_ready    (cpu_timer_sw_agent_agent_rdata_fifo_src_ready),                            //   input,    width = 1,  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (cpu_timer_sw_agent_agent_rdata_fifo_src_valid),                            //  output,    width = 1,                .valid
		.rdata_fifo_src_data     (cpu_timer_sw_agent_agent_rdata_fifo_src_data),                             //  output,   width = 34,                .data
		.m0_response             (2'b00),                                                                    // (terminated),                               
		.m0_writeresponsevalid   (1'b0),                                                                     // (terminated),                               
		.rdata_fifo_sink_error   (1'b0)                                                                      // (terminated),                               
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (126),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) cpu_timer_sw_agent_agent_rsp_fifo (
		.clk               (niosv_clk_out_clk_clk),                               //   input,    width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),               //   input,    width = 1, clk_reset.reset
		.in_data           (cpu_timer_sw_agent_agent_rf_source_data),             //   input,  width = 126,        in.data
		.in_valid          (cpu_timer_sw_agent_agent_rf_source_valid),            //   input,    width = 1,          .valid
		.in_ready          (cpu_timer_sw_agent_agent_rf_source_ready),            //  output,    width = 1,          .ready
		.in_startofpacket  (cpu_timer_sw_agent_agent_rf_source_startofpacket),    //   input,    width = 1,          .startofpacket
		.in_endofpacket    (cpu_timer_sw_agent_agent_rf_source_endofpacket),      //   input,    width = 1,          .endofpacket
		.out_data          (cpu_timer_sw_agent_agent_rsp_fifo_out_data),          //  output,  width = 126,       out.data
		.out_valid         (cpu_timer_sw_agent_agent_rsp_fifo_out_valid),         //  output,    width = 1,          .valid
		.out_ready         (cpu_timer_sw_agent_agent_rsp_fifo_out_ready),         //   input,    width = 1,          .ready
		.out_startofpacket (cpu_timer_sw_agent_agent_rsp_fifo_out_startofpacket), //  output,    width = 1,          .startofpacket
		.out_endofpacket   (cpu_timer_sw_agent_agent_rsp_fifo_out_endofpacket),   //  output,    width = 1,          .endofpacket
		.csr_address       (2'b00),                                               // (terminated),                         
		.csr_read          (1'b0),                                                // (terminated),                         
		.csr_write         (1'b0),                                                // (terminated),                         
		.csr_readdata      (),                                                    // (terminated),                         
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated),                         
		.almost_full_data  (),                                                    // (terminated),                         
		.almost_empty_data (),                                                    // (terminated),                         
		.in_empty          (1'b0),                                                // (terminated),                         
		.out_empty         (),                                                    // (terminated),                         
		.in_error          (1'b0),                                                // (terminated),                         
		.out_error         (),                                                    // (terminated),                         
		.in_channel        (1'b0),                                                // (terminated),                         
		.out_channel       ()                                                     // (terminated),                         
	);

	subsys_niosv_altera_avalon_sc_fifo_1932_w27kryi #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (34),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0),
		.EMPTY_WIDTH         (1),
		.MEM_TYPE            ("M20K"),
		.SYNC_RESET          (1)
	) cpu_timer_sw_agent_agent_rdata_fifo (
		.clk               (niosv_clk_out_clk_clk),                         //   input,   width = 1,       clk.clk
		.reset             (cpu_reset_reset_bridge_in_reset_reset),         //   input,   width = 1, clk_reset.reset
		.in_data           (cpu_timer_sw_agent_agent_rdata_fifo_src_data),  //   input,  width = 34,        in.data
		.in_valid          (cpu_timer_sw_agent_agent_rdata_fifo_src_valid), //   input,   width = 1,          .valid
		.in_ready          (cpu_timer_sw_agent_agent_rdata_fifo_src_ready), //  output,   width = 1,          .ready
		.out_data          (cpu_timer_sw_agent_agent_rdata_fifo_out_data),  //  output,  width = 34,       out.data
		.out_valid         (cpu_timer_sw_agent_agent_rdata_fifo_out_valid), //  output,   width = 1,          .valid
		.out_ready         (cpu_timer_sw_agent_agent_rdata_fifo_out_ready), //   input,   width = 1,          .ready
		.csr_address       (2'b00),                                         // (terminated),                        
		.csr_read          (1'b0),                                          // (terminated),                        
		.csr_write         (1'b0),                                          // (terminated),                        
		.csr_readdata      (),                                              // (terminated),                        
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated),                        
		.almost_full_data  (),                                              // (terminated),                        
		.almost_empty_data (),                                              // (terminated),                        
		.in_startofpacket  (1'b0),                                          // (terminated),                        
		.in_endofpacket    (1'b0),                                          // (terminated),                        
		.out_startofpacket (),                                              // (terminated),                        
		.out_endofpacket   (),                                              // (terminated),                        
		.in_empty          (1'b0),                                          // (terminated),                        
		.out_empty         (),                                              // (terminated),                        
		.in_error          (1'b0),                                          // (terminated),                        
		.out_error         (),                                              // (terminated),                        
		.in_channel        (1'b0),                                          // (terminated),                        
		.out_channel       ()                                               // (terminated),                        
	);

	subsys_niosv_altera_merlin_router_1921_oepd4ei router (
		.sink_ready         (cpu_data_manager_agent_write_cp_ready),                                    //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_data_manager_agent_write_cp_valid),                                    //   input,    width = 1,          .valid
		.sink_data          (cpu_data_manager_agent_write_cp_data),                                     //   input,  width = 125,          .data
		.sink_startofpacket (cpu_data_manager_agent_write_cp_startofpacket),                            //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_data_manager_agent_write_cp_endofpacket),                              //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_src_ready),                                                         //   input,    width = 1,       src.ready
		.src_valid          (router_src_valid),                                                         //  output,    width = 1,          .valid
		.src_data           (router_src_data),                                                          //  output,  width = 125,          .data
		.src_channel        (router_src_channel),                                                       //  output,    width = 4,          .channel
		.src_startofpacket  (router_src_startofpacket),                                                 //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                                    //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_oepd4ei router_001 (
		.sink_ready         (cpu_data_manager_agent_read_cp_ready),                                     //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_data_manager_agent_read_cp_valid),                                     //   input,    width = 1,          .valid
		.sink_data          (cpu_data_manager_agent_read_cp_data),                                      //   input,  width = 125,          .data
		.sink_startofpacket (cpu_data_manager_agent_read_cp_startofpacket),                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_data_manager_agent_read_cp_endofpacket),                               //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_001_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_001_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_001_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_001_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_001_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_pigggii router_002 (
		.sink_ready         (cpu_instruction_manager_agent_write_cp_ready),                             //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_instruction_manager_agent_write_cp_valid),                             //   input,    width = 1,          .valid
		.sink_data          (cpu_instruction_manager_agent_write_cp_data),                              //   input,  width = 125,          .data
		.sink_startofpacket (cpu_instruction_manager_agent_write_cp_startofpacket),                     //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_instruction_manager_agent_write_cp_endofpacket),                       //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_002_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_002_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_002_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_002_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_002_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_pigggii router_003 (
		.sink_ready         (cpu_instruction_manager_agent_read_cp_ready),                              //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_instruction_manager_agent_read_cp_valid),                              //   input,    width = 1,          .valid
		.sink_data          (cpu_instruction_manager_agent_read_cp_data),                               //   input,  width = 125,          .data
		.sink_startofpacket (cpu_instruction_manager_agent_read_cp_startofpacket),                      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_instruction_manager_agent_read_cp_endofpacket),                        //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_003_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_003_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_003_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_003_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_003_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_d2kw2eq router_004 (
		.sink_ready         (jtag_uart_avalon_jtag_slave_agent_rp_ready),                               //  output,    width = 1,      sink.ready
		.sink_valid         (jtag_uart_avalon_jtag_slave_agent_rp_valid),                               //   input,    width = 1,          .valid
		.sink_data          (jtag_uart_avalon_jtag_slave_agent_rp_data),                                //   input,  width = 125,          .data
		.sink_startofpacket (jtag_uart_avalon_jtag_slave_agent_rp_startofpacket),                       //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (jtag_uart_avalon_jtag_slave_agent_rp_endofpacket),                         //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_004_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_004_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_004_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_004_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_004_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_tjwd77a router_005 (
		.sink_ready         (cpu_dm_agent_agent_rp_ready),                                              //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_dm_agent_agent_rp_valid),                                              //   input,    width = 1,          .valid
		.sink_data          (cpu_dm_agent_agent_rp_data),                                               //   input,  width = 125,          .data
		.sink_startofpacket (cpu_dm_agent_agent_rp_startofpacket),                                      //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_dm_agent_agent_rp_endofpacket),                                        //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_005_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_005_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_005_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_005_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_005_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_tjwd77a router_006 (
		.sink_ready         (ram_s1_agent_rp_ready),                                                    //  output,    width = 1,      sink.ready
		.sink_valid         (ram_s1_agent_rp_valid),                                                    //   input,    width = 1,          .valid
		.sink_data          (ram_s1_agent_rp_data),                                                     //   input,  width = 125,          .data
		.sink_startofpacket (ram_s1_agent_rp_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (ram_s1_agent_rp_endofpacket),                                              //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_006_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_006_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_006_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_006_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_006_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_router_1921_d2kw2eq router_007 (
		.sink_ready         (cpu_timer_sw_agent_agent_rp_ready),                                        //  output,    width = 1,      sink.ready
		.sink_valid         (cpu_timer_sw_agent_agent_rp_valid),                                        //   input,    width = 1,          .valid
		.sink_data          (cpu_timer_sw_agent_agent_rp_data),                                         //   input,  width = 125,          .data
		.sink_startofpacket (cpu_timer_sw_agent_agent_rp_startofpacket),                                //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (cpu_timer_sw_agent_agent_rp_endofpacket),                                  //   input,    width = 1,          .endofpacket
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready          (router_007_src_ready),                                                     //   input,    width = 1,       src.ready
		.src_valid          (router_007_src_valid),                                                     //  output,    width = 1,          .valid
		.src_data           (router_007_src_data),                                                      //  output,  width = 125,          .data
		.src_channel        (router_007_src_channel),                                                   //  output,    width = 4,          .channel
		.src_startofpacket  (router_007_src_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (90),
		.PKT_DEST_ID_L                        (89),
		.PKT_SRC_ID_H                         (88),
		.PKT_SRC_ID_L                         (87),
		.PKT_BYTE_CNT_H                       (76),
		.PKT_BYTE_CNT_L                       (74),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (69),
		.PKT_TRANS_WRITE                      (70),
		.PKT_TRANS_SEQ_H                      (124),
		.PKT_TRANS_SEQ_L                      (121),
		.MAX_OUTSTANDING_RESPONSES            (3),
		.PIPELINED                            (0),
		.ST_DATA_W                            (125),
		.ST_CHANNEL_W                         (4),
		.VALID_WIDTH                          (4),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) cpu_instruction_manager_wr_limiter (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                                                     //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                                                     //   input,    width = 1,          .valid
		.cmd_sink_data          (router_002_src_data),                                                      //   input,  width = 125,          .data
		.cmd_sink_channel       (router_002_src_channel),                                                   //   input,    width = 4,          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (cpu_instruction_manager_wr_limiter_cmd_src_ready),                         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (cpu_instruction_manager_wr_limiter_cmd_src_data),                          //  output,  width = 125,          .data
		.cmd_src_channel        (cpu_instruction_manager_wr_limiter_cmd_src_channel),                       //  output,    width = 4,          .channel
		.cmd_src_startofpacket  (cpu_instruction_manager_wr_limiter_cmd_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (cpu_instruction_manager_wr_limiter_cmd_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                                                    //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                                                    //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                                                  //   input,    width = 4,          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                                                     //   input,  width = 125,          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                                              //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (cpu_instruction_manager_wr_limiter_rsp_src_ready),                         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (cpu_instruction_manager_wr_limiter_rsp_src_valid),                         //  output,    width = 1,          .valid
		.rsp_src_data           (cpu_instruction_manager_wr_limiter_rsp_src_data),                          //  output,  width = 125,          .data
		.rsp_src_channel        (cpu_instruction_manager_wr_limiter_rsp_src_channel),                       //  output,    width = 4,          .channel
		.rsp_src_startofpacket  (cpu_instruction_manager_wr_limiter_rsp_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (cpu_instruction_manager_wr_limiter_rsp_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (cpu_instruction_manager_wr_limiter_cmd_valid_data)                         //  output,    width = 4, cmd_valid.data
	);

	subsys_niosv_altera_merlin_traffic_limiter_1921_ggluely #(
		.SYNC_RESET                           (1),
		.PKT_DEST_ID_H                        (90),
		.PKT_DEST_ID_L                        (89),
		.PKT_SRC_ID_H                         (88),
		.PKT_SRC_ID_L                         (87),
		.PKT_BYTE_CNT_H                       (76),
		.PKT_BYTE_CNT_L                       (74),
		.PKT_BYTEEN_H                         (35),
		.PKT_BYTEEN_L                         (32),
		.PKT_TRANS_POSTED                     (69),
		.PKT_TRANS_WRITE                      (70),
		.PKT_TRANS_SEQ_H                      (124),
		.PKT_TRANS_SEQ_L                      (121),
		.MAX_OUTSTANDING_RESPONSES            (3),
		.PIPELINED                            (0),
		.ST_DATA_W                            (125),
		.ST_CHANNEL_W                         (4),
		.VALID_WIDTH                          (4),
		.ENFORCE_ORDER                        (1),
		.PREVENT_HAZARDS                      (0),
		.SUPPORTS_POSTED_WRITES               (1),
		.SUPPORTS_NONPOSTED_WRITES            (0),
		.REORDER                              (0),
		.ENABLE_CONCURRENT_SUBORDINATE_ACCESS (0),
		.NO_REPEATED_IDS_BETWEEN_SUBORDINATES (0),
		.ENABLE_OOO                           (0)
	) cpu_instruction_manager_rd_limiter (
		.clk                    (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset                  (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.cmd_sink_ready         (router_003_src_ready),                                                     //  output,    width = 1,  cmd_sink.ready
		.cmd_sink_valid         (router_003_src_valid),                                                     //   input,    width = 1,          .valid
		.cmd_sink_data          (router_003_src_data),                                                      //   input,  width = 125,          .data
		.cmd_sink_channel       (router_003_src_channel),                                                   //   input,    width = 4,          .channel
		.cmd_sink_startofpacket (router_003_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.cmd_sink_endofpacket   (router_003_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.cmd_src_ready          (cpu_instruction_manager_rd_limiter_cmd_src_ready),                         //   input,    width = 1,   cmd_src.ready
		.cmd_src_data           (cpu_instruction_manager_rd_limiter_cmd_src_data),                          //  output,  width = 125,          .data
		.cmd_src_channel        (cpu_instruction_manager_rd_limiter_cmd_src_channel),                       //  output,    width = 4,          .channel
		.cmd_src_startofpacket  (cpu_instruction_manager_rd_limiter_cmd_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.cmd_src_endofpacket    (cpu_instruction_manager_rd_limiter_cmd_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.rsp_sink_ready         (rsp_mux_003_src_ready),                                                    //  output,    width = 1,  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_003_src_valid),                                                    //   input,    width = 1,          .valid
		.rsp_sink_channel       (rsp_mux_003_src_channel),                                                  //   input,    width = 4,          .channel
		.rsp_sink_data          (rsp_mux_003_src_data),                                                     //   input,  width = 125,          .data
		.rsp_sink_startofpacket (rsp_mux_003_src_startofpacket),                                            //   input,    width = 1,          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_003_src_endofpacket),                                              //   input,    width = 1,          .endofpacket
		.rsp_src_ready          (cpu_instruction_manager_rd_limiter_rsp_src_ready),                         //   input,    width = 1,   rsp_src.ready
		.rsp_src_valid          (cpu_instruction_manager_rd_limiter_rsp_src_valid),                         //  output,    width = 1,          .valid
		.rsp_src_data           (cpu_instruction_manager_rd_limiter_rsp_src_data),                          //  output,  width = 125,          .data
		.rsp_src_channel        (cpu_instruction_manager_rd_limiter_rsp_src_channel),                       //  output,    width = 4,          .channel
		.rsp_src_startofpacket  (cpu_instruction_manager_rd_limiter_rsp_src_startofpacket),                 //  output,    width = 1,          .startofpacket
		.rsp_src_endofpacket    (cpu_instruction_manager_rd_limiter_rsp_src_endofpacket),                   //  output,    width = 1,          .endofpacket
		.cmd_src_valid          (cpu_instruction_manager_rd_limiter_cmd_valid_data)                         //  output,    width = 4, cmd_valid.data
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_57pilba cmd_demux (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_src_ready),                                                         //  output,    width = 1,      sink.ready
		.sink_channel       (router_src_channel),                                                       //   input,    width = 4,          .channel
		.sink_data          (router_src_data),                                                          //   input,  width = 125,          .data
		.sink_startofpacket (router_src_startofpacket),                                                 //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                                                   //   input,    width = 1,          .endofpacket
		.sink_valid         (router_src_valid),                                                         //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_src0_ready),                                                     //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                                                     //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_src0_data),                                                      //  output,  width = 125,          .data
		.src0_channel       (cmd_demux_src0_channel),                                                   //  output,    width = 4,          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket),                                               //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_src1_ready),                                                     //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_src1_valid),                                                     //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_src1_data),                                                      //  output,  width = 125,          .data
		.src1_channel       (cmd_demux_src1_channel),                                                   //  output,    width = 4,          .channel
		.src1_startofpacket (cmd_demux_src1_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_src1_endofpacket),                                               //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_src2_ready),                                                     //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_src2_valid),                                                     //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_src2_data),                                                      //  output,  width = 125,          .data
		.src2_channel       (cmd_demux_src2_channel),                                                   //  output,    width = 4,          .channel
		.src2_startofpacket (cmd_demux_src2_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_src2_endofpacket),                                               //  output,    width = 1,          .endofpacket
		.src3_ready         (cmd_demux_src3_ready),                                                     //   input,    width = 1,      src3.ready
		.src3_valid         (cmd_demux_src3_valid),                                                     //  output,    width = 1,          .valid
		.src3_data          (cmd_demux_src3_data),                                                      //  output,  width = 125,          .data
		.src3_channel       (cmd_demux_src3_channel),                                                   //  output,    width = 4,          .channel
		.src3_startofpacket (cmd_demux_src3_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (cmd_demux_src3_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_57pilba cmd_demux_001 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_001_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_001_src_channel),                                                   //   input,    width = 4,          .channel
		.sink_data          (router_001_src_data),                                                      //   input,  width = 125,          .data
		.sink_startofpacket (router_001_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_001_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                                                 //  output,    width = 1,          .valid
		.src0_data          (cmd_demux_001_src0_data),                                                  //  output,  width = 125,          .data
		.src0_channel       (cmd_demux_001_src0_channel),                                               //  output,    width = 4,          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                                                 //  output,    width = 1,          .valid
		.src1_data          (cmd_demux_001_src1_data),                                                  //  output,  width = 125,          .data
		.src1_channel       (cmd_demux_001_src1_channel),                                               //  output,    width = 4,          .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                                                 //   input,    width = 1,      src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                                                 //  output,    width = 1,          .valid
		.src2_data          (cmd_demux_001_src2_data),                                                  //  output,  width = 125,          .data
		.src2_channel       (cmd_demux_001_src2_channel),                                               //  output,    width = 4,          .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                                                 //   input,    width = 1,      src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                                                 //  output,    width = 1,          .valid
		.src3_data          (cmd_demux_001_src3_data),                                                  //  output,  width = 125,          .data
		.src3_channel       (cmd_demux_001_src3_channel),                                               //  output,    width = 4,          .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi cmd_demux_002 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,        clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (cpu_instruction_manager_wr_limiter_cmd_src_ready),                         //  output,    width = 1,       sink.ready
		.sink_channel       (cpu_instruction_manager_wr_limiter_cmd_src_channel),                       //   input,    width = 4,           .channel
		.sink_data          (cpu_instruction_manager_wr_limiter_cmd_src_data),                          //   input,  width = 125,           .data
		.sink_startofpacket (cpu_instruction_manager_wr_limiter_cmd_src_startofpacket),                 //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (cpu_instruction_manager_wr_limiter_cmd_src_endofpacket),                   //   input,    width = 1,           .endofpacket
		.sink_valid         (cpu_instruction_manager_wr_limiter_cmd_valid_data),                        //   input,    width = 4, sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                                                 //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                                                 //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_002_src0_data),                                                  //  output,  width = 125,           .data
		.src0_channel       (cmd_demux_002_src0_channel),                                               //  output,    width = 4,           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                                         //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                                           //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                                                 //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                                                 //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_002_src1_data),                                                  //  output,  width = 125,           .data
		.src1_channel       (cmd_demux_002_src1_channel),                                               //  output,    width = 4,           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                                         //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket)                                            //  output,    width = 1,           .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_3odtgdi cmd_demux_003 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,        clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1,  clk_reset.reset
		.sink_ready         (cpu_instruction_manager_rd_limiter_cmd_src_ready),                         //  output,    width = 1,       sink.ready
		.sink_channel       (cpu_instruction_manager_rd_limiter_cmd_src_channel),                       //   input,    width = 4,           .channel
		.sink_data          (cpu_instruction_manager_rd_limiter_cmd_src_data),                          //   input,  width = 125,           .data
		.sink_startofpacket (cpu_instruction_manager_rd_limiter_cmd_src_startofpacket),                 //   input,    width = 1,           .startofpacket
		.sink_endofpacket   (cpu_instruction_manager_rd_limiter_cmd_src_endofpacket),                   //   input,    width = 1,           .endofpacket
		.sink_valid         (cpu_instruction_manager_rd_limiter_cmd_valid_data),                        //   input,    width = 4, sink_valid.data
		.src0_ready         (cmd_demux_003_src0_ready),                                                 //   input,    width = 1,       src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                                                 //  output,    width = 1,           .valid
		.src0_data          (cmd_demux_003_src0_data),                                                  //  output,  width = 125,           .data
		.src0_channel       (cmd_demux_003_src0_channel),                                               //  output,    width = 4,           .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),                                         //  output,    width = 1,           .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket),                                           //  output,    width = 1,           .endofpacket
		.src1_ready         (cmd_demux_003_src1_ready),                                                 //   input,    width = 1,       src1.ready
		.src1_valid         (cmd_demux_003_src1_valid),                                                 //  output,    width = 1,           .valid
		.src1_data          (cmd_demux_003_src1_data),                                                  //  output,  width = 125,           .data
		.src1_channel       (cmd_demux_003_src1_channel),                                               //  output,    width = 4,           .channel
		.src1_startofpacket (cmd_demux_003_src1_startofpacket),                                         //  output,    width = 1,           .startofpacket
		.src1_endofpacket   (cmd_demux_003_src1_endofpacket)                                            //  output,    width = 1,           .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_retwjqy cmd_mux (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data            (cmd_mux_src_data),                                                         //  output,  width = 125,          .data
		.src_channel         (cmd_mux_src_channel),                                                      //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src0_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src0_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (cmd_demux_001_src0_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_va2hnty cmd_mux_001 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_001_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_001_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (cmd_mux_001_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src1_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src1_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src1_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src1_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (cmd_demux_src1_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src1_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src1_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src1_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (cmd_demux_001_src1_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (cmd_demux_001_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src1_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                                                 //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                                               //   input,    width = 4,          .channel
		.sink2_data          (cmd_demux_002_src0_data),                                                  //   input,  width = 125,          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                                                 //  output,    width = 1,     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                                               //   input,    width = 4,          .channel
		.sink3_data          (cmd_demux_003_src0_data),                                                  //   input,  width = 125,          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_va2hnty cmd_mux_002 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_002_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_002_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (cmd_mux_002_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src2_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src2_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src2_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src2_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (cmd_demux_src2_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src2_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src2_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src2_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src2_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (cmd_demux_001_src2_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (cmd_demux_001_src2_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src2_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink2_ready         (cmd_demux_002_src1_ready),                                                 //  output,    width = 1,     sink2.ready
		.sink2_valid         (cmd_demux_002_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink2_channel       (cmd_demux_002_src1_channel),                                               //   input,    width = 4,          .channel
		.sink2_data          (cmd_demux_002_src1_data),                                                  //   input,  width = 125,          .data
		.sink2_startofpacket (cmd_demux_002_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src1_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink3_ready         (cmd_demux_003_src1_ready),                                                 //  output,    width = 1,     sink3.ready
		.sink3_valid         (cmd_demux_003_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink3_channel       (cmd_demux_003_src1_channel),                                               //   input,    width = 4,          .channel
		.sink3_data          (cmd_demux_003_src1_data),                                                  //   input,  width = 125,          .data
		.sink3_startofpacket (cmd_demux_003_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src1_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_retwjqy cmd_mux_003 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (cmd_mux_003_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (cmd_mux_003_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (cmd_mux_003_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (cmd_demux_src3_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (cmd_demux_src3_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (cmd_demux_src3_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (cmd_demux_src3_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (cmd_demux_src3_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (cmd_demux_src3_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (cmd_demux_001_src3_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (cmd_demux_001_src3_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (cmd_demux_001_src3_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (cmd_demux_001_src3_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (cmd_demux_001_src3_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src3_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi rsp_demux (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_004_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_004_src_channel),                                                   //   input,    width = 4,          .channel
		.sink_data          (router_004_src_data),                                                      //   input,  width = 125,          .data
		.sink_startofpacket (router_004_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_004_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_src0_ready),                                                     //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                                     //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_src0_data),                                                      //  output,  width = 125,          .data
		.src0_channel       (rsp_demux_src0_channel),                                                   //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                               //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                                     //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                                     //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_src1_data),                                                      //  output,  width = 125,          .data
		.src1_channel       (rsp_demux_src1_channel),                                                   //  output,    width = 4,          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                                             //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket)                                                //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_57pilba rsp_demux_001 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_005_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_005_src_channel),                                                   //   input,    width = 4,          .channel
		.sink_data          (router_005_src_data),                                                      //   input,  width = 125,          .data
		.sink_startofpacket (router_005_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_005_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_001_src0_data),                                                  //  output,  width = 125,          .data
		.src0_channel       (rsp_demux_001_src0_channel),                                               //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_001_src1_data),                                                  //  output,  width = 125,          .data
		.src1_channel       (rsp_demux_001_src1_channel),                                               //  output,    width = 4,          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_001_src2_ready),                                                 //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_001_src2_valid),                                                 //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_001_src2_data),                                                  //  output,  width = 125,          .data
		.src2_channel       (rsp_demux_001_src2_channel),                                               //  output,    width = 4,          .channel
		.src2_startofpacket (rsp_demux_001_src2_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_001_src2_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src3_ready         (rsp_demux_001_src3_ready),                                                 //   input,    width = 1,      src3.ready
		.src3_valid         (rsp_demux_001_src3_valid),                                                 //  output,    width = 1,          .valid
		.src3_data          (rsp_demux_001_src3_data),                                                  //  output,  width = 125,          .data
		.src3_channel       (rsp_demux_001_src3_channel),                                               //  output,    width = 4,          .channel
		.src3_startofpacket (rsp_demux_001_src3_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (rsp_demux_001_src3_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_57pilba rsp_demux_002 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_006_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_006_src_channel),                                                   //   input,    width = 4,          .channel
		.sink_data          (router_006_src_data),                                                      //   input,  width = 125,          .data
		.sink_startofpacket (router_006_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_006_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_002_src0_data),                                                  //  output,  width = 125,          .data
		.src0_channel       (rsp_demux_002_src0_channel),                                               //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_002_src1_data),                                                  //  output,  width = 125,          .data
		.src1_channel       (rsp_demux_002_src1_channel),                                               //  output,    width = 4,          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src2_ready         (rsp_demux_002_src2_ready),                                                 //   input,    width = 1,      src2.ready
		.src2_valid         (rsp_demux_002_src2_valid),                                                 //  output,    width = 1,          .valid
		.src2_data          (rsp_demux_002_src2_data),                                                  //  output,  width = 125,          .data
		.src2_channel       (rsp_demux_002_src2_channel),                                               //  output,    width = 4,          .channel
		.src2_startofpacket (rsp_demux_002_src2_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src2_endofpacket   (rsp_demux_002_src2_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src3_ready         (rsp_demux_002_src3_ready),                                                 //   input,    width = 1,      src3.ready
		.src3_valid         (rsp_demux_002_src3_valid),                                                 //  output,    width = 1,          .valid
		.src3_data          (rsp_demux_002_src3_data),                                                  //  output,  width = 125,          .data
		.src3_channel       (rsp_demux_002_src3_channel),                                               //  output,    width = 4,          .channel
		.src3_startofpacket (rsp_demux_002_src3_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src3_endofpacket   (rsp_demux_002_src3_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_demultiplexer_1921_blwqdmi rsp_demux_003 (
		.clk                (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset              (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.sink_ready         (router_007_src_ready),                                                     //  output,    width = 1,      sink.ready
		.sink_channel       (router_007_src_channel),                                                   //   input,    width = 4,          .channel
		.sink_data          (router_007_src_data),                                                      //   input,  width = 125,          .data
		.sink_startofpacket (router_007_src_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink_valid         (router_007_src_valid),                                                     //   input,    width = 1,          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                                                 //   input,    width = 1,      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                                                 //  output,    width = 1,          .valid
		.src0_data          (rsp_demux_003_src0_data),                                                  //  output,  width = 125,          .data
		.src0_channel       (rsp_demux_003_src0_channel),                                               //  output,    width = 4,          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                                           //  output,    width = 1,          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                                                 //   input,    width = 1,      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                                                 //  output,    width = 1,          .valid
		.src1_data          (rsp_demux_003_src1_data),                                                  //  output,  width = 125,          .data
		.src1_channel       (rsp_demux_003_src1_channel),                                               //  output,    width = 4,          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                                         //  output,    width = 1,          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                                            //  output,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri rsp_mux (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                                                        //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_src_valid),                                                        //  output,    width = 1,          .valid
		.src_data            (rsp_mux_src_data),                                                         //  output,  width = 125,          .data
		.src_channel         (rsp_mux_src_channel),                                                      //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                                                //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                                                  //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src0_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_src0_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_001_src0_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                                                 //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                                               //   input,    width = 4,          .channel
		.sink2_data          (rsp_demux_002_src0_data),                                                  //   input,  width = 125,          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                                                 //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                                                 //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                                               //   input,    width = 4,          .channel
		.sink3_data          (rsp_demux_003_src0_data),                                                  //   input,  width = 125,          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_nmwv3ri rsp_mux_001 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_001_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (rsp_mux_001_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (rsp_mux_001_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                                                     //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                                                     //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_src1_channel),                                                   //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_src1_data),                                                      //   input,  width = 125,          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                                             //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                                               //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_001_src1_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                                                 //  output,    width = 1,     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                                               //   input,    width = 4,          .channel
		.sink2_data          (rsp_demux_002_src1_data),                                                  //   input,  width = 125,          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink3_ready         (rsp_demux_003_src1_ready),                                                 //  output,    width = 1,     sink3.ready
		.sink3_valid         (rsp_demux_003_src1_valid),                                                 //   input,    width = 1,          .valid
		.sink3_channel       (rsp_demux_003_src1_channel),                                               //   input,    width = 4,          .channel
		.sink3_data          (rsp_demux_003_src1_data),                                                  //   input,  width = 125,          .data
		.sink3_startofpacket (rsp_demux_003_src1_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src1_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q rsp_mux_002 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_002_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (rsp_mux_002_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (rsp_mux_002_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src2_ready),                                                 //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src2_valid),                                                 //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src2_channel),                                               //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_001_src2_data),                                                  //   input,  width = 125,          .data
		.sink0_startofpacket (rsp_demux_001_src2_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src2_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src2_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src2_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src2_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_002_src2_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (rsp_demux_002_src2_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src2_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

	subsys_niosv_altera_merlin_multiplexer_1922_p6xhf2q rsp_mux_003 (
		.clk                 (niosv_clk_out_clk_clk),                                                    //   input,    width = 1,       clk.clk
		.reset               (jtag_uart_avalon_jtag_slave_translator_reset_reset_bridge_in_reset_reset), //   input,    width = 1, clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                                                    //   input,    width = 1,       src.ready
		.src_valid           (rsp_mux_003_src_valid),                                                    //  output,    width = 1,          .valid
		.src_data            (rsp_mux_003_src_data),                                                     //  output,  width = 125,          .data
		.src_channel         (rsp_mux_003_src_channel),                                                  //  output,    width = 4,          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                                            //  output,    width = 1,          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                                              //  output,    width = 1,          .endofpacket
		.sink0_ready         (rsp_demux_001_src3_ready),                                                 //  output,    width = 1,     sink0.ready
		.sink0_valid         (rsp_demux_001_src3_valid),                                                 //   input,    width = 1,          .valid
		.sink0_channel       (rsp_demux_001_src3_channel),                                               //   input,    width = 4,          .channel
		.sink0_data          (rsp_demux_001_src3_data),                                                  //   input,  width = 125,          .data
		.sink0_startofpacket (rsp_demux_001_src3_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink0_endofpacket   (rsp_demux_001_src3_endofpacket),                                           //   input,    width = 1,          .endofpacket
		.sink1_ready         (rsp_demux_002_src3_ready),                                                 //  output,    width = 1,     sink1.ready
		.sink1_valid         (rsp_demux_002_src3_valid),                                                 //   input,    width = 1,          .valid
		.sink1_channel       (rsp_demux_002_src3_channel),                                               //   input,    width = 4,          .channel
		.sink1_data          (rsp_demux_002_src3_data),                                                  //   input,  width = 125,          .data
		.sink1_startofpacket (rsp_demux_002_src3_startofpacket),                                         //   input,    width = 1,          .startofpacket
		.sink1_endofpacket   (rsp_demux_002_src3_endofpacket)                                            //   input,    width = 1,          .endofpacket
	);

endmodule
