//EEPROM 2
#define     HLT_2   0x80
#define     PCI_2   0x40
#define     JMP_2   0x20
#define     PCO_2   0x10
#define     MAI_2   0x08
#define     RMI_2   0x04
#define     RMO_2   0x02
#define     IRI_2   0x01

#define     IRO_2   0x00
#define     ACO_2   0x00
#define     ACI_2   0x00
#define     SUB_2   0x00
#define     AL0_2   0x00
#define     AL1_2   0x00
#define     ALU_2   0x00
#define     NOT_2   0x00

#define     BRI_2   0x00
#define     ORI_2   0x00


//EEPROM_1
#define     HLT_1   0x00
#define     PCI_1   0x00
#define     JMP_1   0x00
#define     PCO_1   0x00
#define     MAI_1   0x00
#define     RMI_1   0x00
#define     RMO_1   0x00
#define     IRI_1   0x00

#define     IRO_1   0x80
#define     ACO_1   0x40
#define     ACI_1   0x20
#define     SUB_1   0x10
#define     AL0_1   0x08
#define     AL1_1   0x04
#define     ALU_1   0x02
#define     NOT_1   0x01

#define     BRI_1   0x00
#define     ORI_1   0x00


//EEPROM_0
#define     HLT_0   0x00
#define     PCI_0   0x00
#define     JMP_0   0x00
#define     PCO_0   0x00
#define     MAI_0   0x00
#define     RMI_0   0x00
#define     RMO_0   0x00
#define     IRI_0   0x00

#define     IRO_0   0x00
#define     ACO_0   0x00
#define     ACI_0   0x00
#define     SUB_0   0x00
#define     AL0_0   0x00
#define     AL1_0   0x00
#define     ALU_0   0x00
#define     NOT_0   0x00

#define     BRI_0   0x80
#define     ORI_0   0x40