--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_module10.twx top_module10.ncd -o top_module10.twr
top_module10.pcf

Design file:              top_module10.ncd
Physical constraint file: top_module10.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
START_CONTROLLER|    0.954(R)|      FAST  |   -0.391(R)|      SLOW  |clk_BUFGP         |   0.000|
rst             |    2.476(R)|      SLOW  |   -0.725(R)|      SLOW  |clk_BUFGP         |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DONE        |         7.457(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
Results<0>  |         7.718(R)|      SLOW  |         4.066(R)|      FAST  |clk_BUFGP         |   0.000|
Results<1>  |         7.919(R)|      SLOW  |         4.234(R)|      FAST  |clk_BUFGP         |   0.000|
Results<2>  |         7.746(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
Results<3>  |         7.668(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
Results<4>  |         7.664(R)|      SLOW  |         4.032(R)|      FAST  |clk_BUFGP         |   0.000|
Results<5>  |         7.708(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
Results<6>  |         7.708(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
Results<7>  |         7.420(R)|      SLOW  |         3.872(R)|      FAST  |clk_BUFGP         |   0.000|
Results<8>  |         7.610(R)|      SLOW  |         3.991(R)|      FAST  |clk_BUFGP         |   0.000|
Results<9>  |         7.765(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
Results<10> |         7.548(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
Results<11> |         7.416(R)|      SLOW  |         3.868(R)|      FAST  |clk_BUFGP         |   0.000|
Results<12> |         7.654(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
Results<13> |         7.673(R)|      SLOW  |         4.020(R)|      FAST  |clk_BUFGP         |   0.000|
Results<14> |         7.686(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
Results<15> |         7.750(R)|      SLOW  |         4.097(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.758|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 27 16:24:22 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



