// Seed: 3074777194
module module_0 (
    id_1
);
  output wire id_1;
  assign module_2.type_5 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6
);
  tri0 id_8;
  wire id_9;
  assign id_0 = id_3 - id_8;
  module_0 modCall_1 (id_8);
endmodule
module module_2 (
    input wand id_0,
    output supply0 id_1,
    output wor id_2
    , id_27,
    input supply1 id_3,
    output wand id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    inout wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wire id_13,
    input supply0 id_14,
    input wand id_15,
    output tri1 id_16,
    output tri1 id_17,
    input tri0 id_18,
    input wor id_19,
    input wand id_20,
    output tri id_21,
    output supply0 id_22,
    output uwire id_23,
    input tri0 id_24,
    output tri1 id_25
);
  tri id_28 = 1;
  id_29 :
  assert property (@(posedge id_28) id_3)
  else;
  assign id_16 = 1;
  module_0 modCall_1 (id_27);
  assign id_1 = 1'd0;
endmodule
