<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>hannes.stoll</spirit:vendor>
  <spirit:library>myIP</spirit:library>
  <spirit:name>AudioStation</spirit:name>
  <spirit:version>0.5</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:displayName>reset_n</spirit:displayName>
      <spirit:description>Reset wit Active Level Low</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXI_S</spirit:name>
      <spirit:displayName>AXI_S</spirit:displayName>
      <spirit:description>AXI Slave for data transaction between Logic and ARM</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="AXI_S"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_w_payload_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_b_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_qos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_burst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_prot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_payload_resp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_prot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_lock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_payload_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_cache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_w_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_w_payload_strb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_b_payload_resp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_b_payload_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_len</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_qos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_payload_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_b_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_cache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_region</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_size</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_w_payload_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_size</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_r_payload_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_region</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_payload_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_w_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_ar_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_lock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_axi_aw_payload_burst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_S.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXI_S.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:displayName>clk</spirit:displayName>
      <spirit:description>Clock</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">AXI_S</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>io_input_buffer_half</spirit:name>
      <spirit:displayName>input_buffer_half_int</spirit:displayName>
      <spirit:description>Interrupt if input buffer is half full</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_input_buffer_half</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_INPUT_BUFFER_HALF.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>io_input_buffer_full</spirit:name>
      <spirit:displayName>input_buffer_full_int</spirit:displayName>
      <spirit:description>Interrupt if input buffer is full</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_input_buffer_full</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_INPUT_BUFFER_FULL.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>io_output_buffer_half</spirit:name>
      <spirit:displayName>output_buffer_half_int</spirit:displayName>
      <spirit:description>Interrupt if output buffer is half empty</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_output_buffer_half</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_OUTPUT_BUFFER_HALF.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>io_output_buffer_empty</spirit:name>
      <spirit:displayName>output_buffer_empty_int</spirit:displayName>
      <spirit:description>Interrupt if output buffer is empty</spirit:description>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>io_output_buffer_empty</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IO_OUTPUT_BUFFER_EMPTY.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>AXI_S</spirit:name>
      <spirit:addressBlock>
        <spirit:name>data</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">1</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AudioStation</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>501b3f0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>AudioStation</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>501b3f0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>de56fe0d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>io_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_region</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_size</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_burst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_lock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_cache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_qos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_aw_payload_prot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_w_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_w_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_w_payload_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_w_payload_strb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_w_payload_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_b_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_b_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_b_payload_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_b_payload_resp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_region</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_len</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_size</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_burst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_lock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_cache</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_qos</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_ar_payload_prot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_payload_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_payload_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_payload_resp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_axi_r_payload_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_input_buffer_half</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_input_buffer_full</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_output_buffer_half</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_output_buffer_empty</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_bclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_mclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_pblrc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_pbdat</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_reclrc</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>io_recdat</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9f55f364</spirit:name>
      <spirit:enumeration>1250000</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ae9f88f6</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_af38333b</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>AudioStation.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_501b3f0d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>AudioStation.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AudioStation_v0_5.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_de56fe0d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AudioStation_v0_5</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AudioStation_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI4 Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_BURST_LEN</spirit:name>
      <spirit:displayName>AXI4 Burst Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_BURST_LEN" spirit:choiceRef="choice_list_af38333b">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_BURST_LEN">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_TRANSACTIONS_NUM</spirit:name>
      <spirit:displayName>AXI4 Number of Transactions</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_TRANSACTIONS_NUM" spirit:choiceRef="choice_list_ae9f88f6">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_TRANSACTIONS_NUM">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FREQ_HZ</spirit:name>
      <spirit:displayName>AXI Frequency</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FREQ_HZ" spirit:choiceRef="choice_list_9f55f364">1250000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AudioStation_v0_5</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-01-03T17:41:35Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c67f18b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@224cafa7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52832bf1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bcd430b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519ea36a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6191c8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6294be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d83a3b7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73289feb_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f116e1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc1f406_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a0278e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132418e8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64628c1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d17362_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c755b79_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5879ebfa_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ba3a4b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd78069_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5574ad_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180537c3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6aac54_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adf9d45_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3dbef6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20dba864_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ffe7889_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32694432_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0aacac_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483e52ba_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4870a66a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73af5baf_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56db413e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c07e403_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8c529d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aeff379_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36451d71_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb65606_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dff0fe4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2491e3c1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8a1d58_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f6a92_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ea53d6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46f1cad8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b158c77_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7c95e5_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9877d6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c70f3ac_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60bc3562_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d41117_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795ec4a9_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382cc653_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7970fabc_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382c01ad_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ace977_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aa065c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0d518e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e7eb3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600da352_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234d27df_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8d808a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e622e82_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228b262f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c17e70b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d61c0fd_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f16f4da_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70d3015b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7436e1b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b99497_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a29ea9b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7614bc26_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6930e509_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e3812d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a76f9a6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ccc7595_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76ec5648_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f34f94_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5324e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbcc718_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39854394_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be82913_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cfff386_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d3b9d3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7169b7f9_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72786dd3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31581b3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efda2b6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553f11f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542e51f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f29474e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202afa40_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@351cf70e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@142e7619_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382b3028_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131b487e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c86899f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@787c5ca1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52403ef3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50f3817_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdd3111_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5679fab3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c356ea4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7bc5b4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aba97b3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c756e8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce68e5_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470d3937_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3725dbff_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32791bfc_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454e7611_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22abb420_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ecb9e9_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f12905_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fd92399_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ce2fd6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a18c2b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597a56c6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29834c4d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c89e854_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ca5898_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8378b81_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660fb9a3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@724901fd_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1595e280_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4216ec57_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616429bd_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1819d2_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500e8a12_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3932de56_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b98f6c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e274409_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d4a388_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcded37_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52584683_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3b6eaf_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd4101e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3adf29_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f62c9be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3590c78_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675ea4d8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296b1978_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a222a7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d4ab45_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@482ae539_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a798907_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785674b3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f79b934_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffab64a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ed2e78_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b0871d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e38d1c2_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a78be6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b36cf12_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f48b1d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@175ae35a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc05b27_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130307b8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f966032_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1faa6a08_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a2e3e1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7400e16d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67cc5db7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a523084_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc1cba1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc00327_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce8561d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e4ae948_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fae6e95_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fcfcd6a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df35de_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebdbdf6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56aef12_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce7d5af_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6724fbf1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68db824a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3761b866_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67233abb_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@345dcec3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a234cb4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72030dc8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f32d7f6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4316e695_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ecf1c4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25adfe6b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e05f29c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb9b2c0_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af28faa_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dac15c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d3867_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3caca5be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d3ab253_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f40d4b1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f12ecc7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f4a94d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc950f3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a01027d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d51bc3d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421eddf6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487a5e47_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425b72b6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63719014_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd20527_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b35a320_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3795df57_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f24d4df_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea0dcd4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4a18d6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569ffeb1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5fdc66_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae9d723_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd57058_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bae3cf9_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ed0f93_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7387a7fd_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18648e2_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44041312_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112a8a1c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e532d0_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5753e6d2_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1416cd36_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a564f44_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c533ec_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e6275cb_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf8a2be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624db2d4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b36d27_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eedca96_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3745192e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd6c219_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bf3ec7b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d58609_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0b2a30_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346c7455_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796688c1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24690ed3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2868b95b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b63c74_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2153ee1f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca77068_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebcc41f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1826b6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1d881b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390cfd5e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a50f80b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97af7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633fb783_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b327825_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b92b038_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557df116_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6faee9a6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e891223_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cac327_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e947dcb_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b129dc3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555d975a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac45851_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b95762_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e951b86_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13456834_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1972cd9b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6008e4fe_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474a0095_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b9870a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3155661c_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5f11b8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78992968_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25537ade_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8f3b00_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583275c1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3521719_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c0c3ab5_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dafaf66_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bf0efa_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1084d5fe_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d31326_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23e1dd80_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8f910f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77743367_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd3662f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17593dbc_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d42db3a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a40b7c3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165e4824_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c76b124_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7179bd4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbd265e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f46362b_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8e1e37_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e1cc85_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9546770_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40747377_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9859a8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dd58ce_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d49ccc7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d993556_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29244ca4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4767b6d4_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667cf957_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@693dab8e_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bea4fe_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@520f216f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31ce909a_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34cc3ef7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791fe1f7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12873364_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9df94b6_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a947fc8_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487b87c1_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63eaadc3_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd5e91d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2148dc_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b363be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295c61bc_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@556bc6b5_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ff7e31_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6c10d7_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344ca0f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3fff7d_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@562fb6f9_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@129779f2_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bae5be_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ac6ef_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca0c5ca_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e65a50_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5971e298_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d68e184_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a46f5ee_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3004be4f_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98faa45_ARCHIVE_LOCATION">/home/hannes/Entwicklung/synthesizer/FPGA/SpinalAudioStation_IP/SpinalAudioStation_IP.srcs/sources_1/imports/SpinalAudioStation</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a2bc3687"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="f0aee5cb"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e3689d32"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3d7900e7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0d13bdcc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
