<stg><name>dense_layer.2</name>


<trans_list>

<trans id="485" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %popcount_sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="popcount_sum"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %n = alloca i32 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
entry:7 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:8 %gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:9 %store_ln0 = store i12 0, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln32 = store i8 0, i8 %n

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:11 %store_ln36 = store i5 0, i5 %w

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %store_ln33 = store i32 0, i32 %popcount_sum

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:13 %br_ln32 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body4:0 %indvar_flatten_load = load i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4:1 %icmp_ln32 = icmp_eq  i12 %indvar_flatten_load, i12 3200

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4:2 %add_ln32 = add i12 %indvar_flatten_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:3 %br_ln32 = br i1 %icmp_ln32, void %for.inc23, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc23:1 %w_load = load i5 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc23:5 %icmp_ln36 = icmp_eq  i5 %w_load, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc23:6 %select_ln32 = select i1 %icmp_ln36, i5 0, i5 %w_load

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc23:10 %first_iter_0 = icmp_eq  i5 %select_ln32, i5 0

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc23:11 %br_ln36 = br i1 %first_iter_0, void %for.body4.split_ifconv, void %for.first.iter.for.body4

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split_ifconv:0 %store_ln32 = store i12 %add_ln32, i12 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.split_ifconv:348 %add_ln36 = add i5 %select_ln32, i5 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.split_ifconv:349 %icmp_ln36_1 = icmp_eq  i5 %add_ln36, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.split_ifconv:353 %br_ln36 = br i1 %icmp_ln36_1, void %new.latch.for.body4.split_ifconv, void %last.iter.for.body4.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split_ifconv:2 %store_ln36 = store i5 %add_ln36, i5 %w

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="46" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="47" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="49" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc23:2 %n_load = load i8 %n

]]></Node>
<StgValue><ssdm name="n_load"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc23:8 %add_ln32_1 = add i8 %n_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc23:9 %select_ln32_2 = select i1 %icmp_ln36, i8 %add_ln32_1, i8 %n_load

]]></Node>
<StgValue><ssdm name="select_ln32_2"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="8">
<![CDATA[
for.body4.split_ifconv:0 %zext_ln32 = zext i8 %select_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="8">
<![CDATA[
for.body4.split_ifconv:1 %zext_ln36 = zext i8 %select_ln32_2

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:2 %mul_ln36 = mul i12 %zext_ln36, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split_ifconv:352 %output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split_ifconv:1 %store_ln32 = store i8 %select_ln32_2, i8 %n

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="59" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:2 %mul_ln36 = mul i12 %zext_ln36, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="61" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
for.first.iter.for.body4:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.body4:1 %br_ln36 = br void %for.body4.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:2 %mul_ln36 = mul i12 %zext_ln36, i12 25

]]></Node>
<StgValue><ssdm name="mul_ln36"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="5">
<![CDATA[
for.body4.split_ifconv:3 %zext_ln36_1 = zext i5 %select_ln32

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:6 %add_ln37 = add i12 %zext_ln36_1, i12 %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="66" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.body4.split_ifconv:5 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:6 %add_ln37 = add i12 %zext_ln36_1, i12 %mul_ln36

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="12">
<![CDATA[
for.body4.split_ifconv:7 %zext_ln37 = zext i12 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split_ifconv:8 %golden_w1_addr = getelementptr i32 %golden_w1, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="golden_w1_addr"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.body4.split_ifconv:9 %golden_w1_load = load i12 %golden_w1_addr

]]></Node>
<StgValue><ssdm name="golden_w1_load"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:10 %trunc_ln18 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="72" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="12">
<![CDATA[
for.body4.split_ifconv:9 %golden_w1_load = load i12 %golden_w1_addr

]]></Node>
<StgValue><ssdm name="golden_w1_load"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:15 %bit_sel3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 16

]]></Node>
<StgValue><ssdm name="bit_sel3"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:16 %xor_ln18 = xor i1 %bit_sel3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:17 %trunc_ln18_2 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_2"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="1" op_2_bw="16">
<![CDATA[
for.body4.split_ifconv:18 %xor_ln18_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %xor_ln18, i16 %trunc_ln18_2

]]></Node>
<StgValue><ssdm name="xor_ln18_1"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:19 %trunc_ln18_3 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_3"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:20 %bit_sel4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 17

]]></Node>
<StgValue><ssdm name="bit_sel4"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:21 %xor_ln18_32 = xor i1 %bit_sel4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_32"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:22 %trunc_ln18_4 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_4"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="1" op_2_bw="17">
<![CDATA[
for.body4.split_ifconv:23 %xor_ln18_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %xor_ln18_32, i17 %trunc_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln18_2"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:24 %trunc_ln18_5 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_5"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:25 %bit_sel6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 18

]]></Node>
<StgValue><ssdm name="bit_sel6"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:26 %xor_ln18_33 = xor i1 %bit_sel6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_33"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:27 %trunc_ln18_6 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_6"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="1" op_2_bw="18">
<![CDATA[
for.body4.split_ifconv:28 %xor_ln18_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %xor_ln18_33, i18 %trunc_ln18_6

]]></Node>
<StgValue><ssdm name="xor_ln18_3"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="19" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:29 %trunc_ln18_7 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_7"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:30 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 19

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:31 %xor_ln18_34 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_34"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:32 %trunc_ln18_8 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_8"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="19">
<![CDATA[
for.body4.split_ifconv:33 %xor_ln18_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i19, i1 %xor_ln18_34, i19 %trunc_ln18_8

]]></Node>
<StgValue><ssdm name="xor_ln18_4"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="20" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:34 %trunc_ln18_9 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_9"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:35 %bit_sel9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 20

]]></Node>
<StgValue><ssdm name="bit_sel9"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:36 %xor_ln18_35 = xor i1 %bit_sel9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_35"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="20" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:37 %trunc_ln18_10 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_10"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
for.body4.split_ifconv:38 %xor_ln18_5 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i20, i1 %xor_ln18_35, i20 %trunc_ln18_10

]]></Node>
<StgValue><ssdm name="xor_ln18_5"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="21" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:39 %trunc_ln18_11 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_11"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:40 %bit_sel10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 21

]]></Node>
<StgValue><ssdm name="bit_sel10"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:41 %xor_ln18_36 = xor i1 %bit_sel10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_36"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="21" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:42 %trunc_ln18_12 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_12"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="22" op_0_bw="22" op_1_bw="1" op_2_bw="21">
<![CDATA[
for.body4.split_ifconv:43 %xor_ln18_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i1.i21, i1 %xor_ln18_36, i21 %trunc_ln18_12

]]></Node>
<StgValue><ssdm name="xor_ln18_6"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="22" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:44 %trunc_ln18_13 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_13"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:45 %bit_sel12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 22

]]></Node>
<StgValue><ssdm name="bit_sel12"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:46 %xor_ln18_37 = xor i1 %bit_sel12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_37"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:47 %trunc_ln18_14 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_14"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="23" op_1_bw="1" op_2_bw="22">
<![CDATA[
for.body4.split_ifconv:48 %xor_ln18_7 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i1.i22, i1 %xor_ln18_37, i22 %trunc_ln18_14

]]></Node>
<StgValue><ssdm name="xor_ln18_7"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:49 %trunc_ln18_15 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_15"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:50 %bit_sel13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 23

]]></Node>
<StgValue><ssdm name="bit_sel13"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:51 %xor_ln18_38 = xor i1 %bit_sel13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_38"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="23" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:52 %trunc_ln18_16 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_16"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
for.body4.split_ifconv:53 %xor_ln18_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 %xor_ln18_38, i23 %trunc_ln18_16

]]></Node>
<StgValue><ssdm name="xor_ln18_8"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:54 %trunc_ln18_17 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_17"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:55 %bit_sel15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 24

]]></Node>
<StgValue><ssdm name="bit_sel15"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:56 %xor_ln18_39 = xor i1 %bit_sel15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_39"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:57 %trunc_ln18_18 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_18"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="24">
<![CDATA[
for.body4.split_ifconv:58 %xor_ln18_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 %xor_ln18_39, i24 %trunc_ln18_18

]]></Node>
<StgValue><ssdm name="xor_ln18_9"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="25" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:59 %trunc_ln18_19 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_19"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:60 %bit_sel16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 25

]]></Node>
<StgValue><ssdm name="bit_sel16"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:61 %xor_ln18_40 = xor i1 %bit_sel16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_40"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="25" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:62 %trunc_ln18_20 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_20"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="25">
<![CDATA[
for.body4.split_ifconv:63 %xor_ln18_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i25, i1 %xor_ln18_40, i25 %trunc_ln18_20

]]></Node>
<StgValue><ssdm name="xor_ln18_s"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:64 %trunc_ln18_21 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_21"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:65 %bit_sel18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 26

]]></Node>
<StgValue><ssdm name="bit_sel18"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:66 %xor_ln18_41 = xor i1 %bit_sel18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_41"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="26" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:67 %trunc_ln18_22 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_22"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="27" op_0_bw="27" op_1_bw="1" op_2_bw="26">
<![CDATA[
for.body4.split_ifconv:68 %xor_ln18_10 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i1.i26, i1 %xor_ln18_41, i26 %trunc_ln18_22

]]></Node>
<StgValue><ssdm name="xor_ln18_10"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:69 %trunc_ln18_23 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_23"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:70 %bit_sel19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 27

]]></Node>
<StgValue><ssdm name="bit_sel19"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:71 %xor_ln18_42 = xor i1 %bit_sel19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_42"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:72 %trunc_ln18_24 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_24"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="27">
<![CDATA[
for.body4.split_ifconv:73 %xor_ln18_11 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln18_42, i27 %trunc_ln18_24

]]></Node>
<StgValue><ssdm name="xor_ln18_11"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="28" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:74 %trunc_ln18_25 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_25"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:75 %bit_sel21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 28

]]></Node>
<StgValue><ssdm name="bit_sel21"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:76 %xor_ln18_43 = xor i1 %bit_sel21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_43"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="28" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:77 %trunc_ln18_26 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_26"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="29" op_0_bw="29" op_1_bw="1" op_2_bw="28">
<![CDATA[
for.body4.split_ifconv:78 %xor_ln18_12 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i1.i28, i1 %xor_ln18_43, i28 %trunc_ln18_26

]]></Node>
<StgValue><ssdm name="xor_ln18_12"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="29" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:79 %trunc_ln18_27 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_27"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:80 %bit_sel22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 29

]]></Node>
<StgValue><ssdm name="bit_sel22"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:81 %xor_ln18_44 = xor i1 %bit_sel22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_44"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="29" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:82 %trunc_ln18_28 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_28"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="30" op_1_bw="1" op_2_bw="29">
<![CDATA[
for.body4.split_ifconv:83 %xor_ln18_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i1.i29, i1 %xor_ln18_44, i29 %trunc_ln18_28

]]></Node>
<StgValue><ssdm name="xor_ln18_13"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:84 %trunc_ln18_29 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_29"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:85 %bit_sel24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 30

]]></Node>
<StgValue><ssdm name="bit_sel24"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:86 %xor_ln18_45 = xor i1 %bit_sel24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_45"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="30" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:87 %trunc_ln18_30 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_30"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="31" op_0_bw="31" op_1_bw="1" op_2_bw="30">
<![CDATA[
for.body4.split_ifconv:88 %xor_ln18_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %xor_ln18_45, i30 %trunc_ln18_30

]]></Node>
<StgValue><ssdm name="xor_ln18_14"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:89 %trunc_ln18_31 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_31"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:90 %bit_sel25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 1

]]></Node>
<StgValue><ssdm name="bit_sel25"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:91 %xor_ln18_46 = xor i1 %bit_sel25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_46"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body4.split_ifconv:92 %xor_ln18_15 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %xor_ln18_46, i1 %trunc_ln18

]]></Node>
<StgValue><ssdm name="xor_ln18_15"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:93 %trunc_ln18_32 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_32"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:94 %bit_sel27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 2

]]></Node>
<StgValue><ssdm name="bit_sel27"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:95 %xor_ln18_47 = xor i1 %bit_sel27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_47"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:96 %trunc_ln18_33 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_33"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.body4.split_ifconv:97 %xor_ln18_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %xor_ln18_47, i2 %trunc_ln18_33

]]></Node>
<StgValue><ssdm name="xor_ln18_16"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:98 %trunc_ln18_34 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_34"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:99 %bit_sel28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 3

]]></Node>
<StgValue><ssdm name="bit_sel28"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:100 %xor_ln18_48 = xor i1 %bit_sel28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_48"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:101 %trunc_ln18_35 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_35"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.body4.split_ifconv:102 %xor_ln18_17 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln18_48, i3 %trunc_ln18_35

]]></Node>
<StgValue><ssdm name="xor_ln18_17"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:103 %trunc_ln18_36 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_36"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:104 %bit_sel30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 4

]]></Node>
<StgValue><ssdm name="bit_sel30"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:105 %xor_ln18_49 = xor i1 %bit_sel30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_49"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:106 %trunc_ln18_37 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_37"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
for.body4.split_ifconv:107 %xor_ln18_18 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln18_49, i4 %trunc_ln18_37

]]></Node>
<StgValue><ssdm name="xor_ln18_18"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:108 %trunc_ln18_38 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_38"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:109 %bit_sel29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 5

]]></Node>
<StgValue><ssdm name="bit_sel29"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:110 %xor_ln18_50 = xor i1 %bit_sel29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_50"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:111 %trunc_ln18_39 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_39"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.body4.split_ifconv:112 %xor_ln18_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %xor_ln18_50, i5 %trunc_ln18_39

]]></Node>
<StgValue><ssdm name="xor_ln18_19"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:113 %trunc_ln18_40 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_40"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:114 %bit_sel26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 6

]]></Node>
<StgValue><ssdm name="bit_sel26"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:115 %xor_ln18_51 = xor i1 %bit_sel26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_51"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:116 %trunc_ln18_41 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_41"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.body4.split_ifconv:117 %xor_ln18_20 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %xor_ln18_51, i6 %trunc_ln18_41

]]></Node>
<StgValue><ssdm name="xor_ln18_20"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:118 %trunc_ln18_42 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_42"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:119 %bit_sel23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 7

]]></Node>
<StgValue><ssdm name="bit_sel23"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:120 %xor_ln18_52 = xor i1 %bit_sel23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_52"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:121 %trunc_ln18_43 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_43"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.body4.split_ifconv:122 %xor_ln18_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln18_52, i7 %trunc_ln18_43

]]></Node>
<StgValue><ssdm name="xor_ln18_21"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:123 %trunc_ln18_44 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_44"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:124 %bit_sel20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 8

]]></Node>
<StgValue><ssdm name="bit_sel20"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:125 %xor_ln18_53 = xor i1 %bit_sel20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_53"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:126 %trunc_ln18_45 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_45"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body4.split_ifconv:127 %xor_ln18_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %xor_ln18_53, i8 %trunc_ln18_45

]]></Node>
<StgValue><ssdm name="xor_ln18_22"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:128 %trunc_ln18_46 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_46"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:129 %bit_sel17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 9

]]></Node>
<StgValue><ssdm name="bit_sel17"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:130 %xor_ln18_54 = xor i1 %bit_sel17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_54"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:131 %trunc_ln18_47 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_47"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="9">
<![CDATA[
for.body4.split_ifconv:132 %xor_ln18_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln18_54, i9 %trunc_ln18_47

]]></Node>
<StgValue><ssdm name="xor_ln18_23"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:133 %trunc_ln18_48 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_48"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:134 %bit_sel14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 10

]]></Node>
<StgValue><ssdm name="bit_sel14"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:135 %xor_ln18_55 = xor i1 %bit_sel14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_55"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:136 %trunc_ln18_49 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_49"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
for.body4.split_ifconv:137 %xor_ln18_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i10, i1 %xor_ln18_55, i10 %trunc_ln18_49

]]></Node>
<StgValue><ssdm name="xor_ln18_24"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:138 %trunc_ln18_50 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_50"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:139 %bit_sel11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 11

]]></Node>
<StgValue><ssdm name="bit_sel11"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:140 %xor_ln18_56 = xor i1 %bit_sel11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_56"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:141 %trunc_ln18_51 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_51"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="11">
<![CDATA[
for.body4.split_ifconv:142 %xor_ln18_25 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %xor_ln18_56, i11 %trunc_ln18_51

]]></Node>
<StgValue><ssdm name="xor_ln18_25"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:143 %trunc_ln18_52 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_52"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:144 %bit_sel8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 12

]]></Node>
<StgValue><ssdm name="bit_sel8"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:145 %xor_ln18_57 = xor i1 %bit_sel8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_57"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:146 %trunc_ln18_53 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_53"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
for.body4.split_ifconv:147 %xor_ln18_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i12, i1 %xor_ln18_57, i12 %trunc_ln18_53

]]></Node>
<StgValue><ssdm name="xor_ln18_26"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:148 %trunc_ln18_54 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_54"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:149 %bit_sel5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 13

]]></Node>
<StgValue><ssdm name="bit_sel5"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:150 %xor_ln18_58 = xor i1 %bit_sel5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_58"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:151 %trunc_ln18_55 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_55"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="1" op_2_bw="13">
<![CDATA[
for.body4.split_ifconv:152 %xor_ln18_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %xor_ln18_58, i13 %trunc_ln18_55

]]></Node>
<StgValue><ssdm name="xor_ln18_27"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:153 %trunc_ln18_56 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_56"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:154 %bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 14

]]></Node>
<StgValue><ssdm name="bit_sel2"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:155 %xor_ln18_59 = xor i1 %bit_sel2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_59"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:156 %trunc_ln18_57 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_57"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="15" op_1_bw="1" op_2_bw="14">
<![CDATA[
for.body4.split_ifconv:157 %xor_ln18_28 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i1.i14, i1 %xor_ln18_59, i14 %trunc_ln18_57

]]></Node>
<StgValue><ssdm name="xor_ln18_28"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:158 %trunc_ln18_58 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_58"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:159 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 15

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:160 %xor_ln18_60 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_60"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="15" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:161 %trunc_ln18_59 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_59"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="15">
<![CDATA[
for.body4.split_ifconv:162 %xor_ln18_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i15, i1 %xor_ln18_60, i15 %trunc_ln18_59

]]></Node>
<StgValue><ssdm name="xor_ln18_29"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:163 %trunc_ln18_60 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_60"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:164 %xor_ln18_31 = xor i1 %trunc_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_31"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:165 %trunc_ln18_61 = trunc i32 %golden_w1_load

]]></Node>
<StgValue><ssdm name="trunc_ln18_61"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:167 %xor_ln37 = xor i1 %trunc_ln18_61, i1 %xor_ln18_31

]]></Node>
<StgValue><ssdm name="xor_ln37"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body4.split_ifconv:168 %xor_ln37_1 = xor i16 %trunc_ln18_60, i16 %xor_ln18_29

]]></Node>
<StgValue><ssdm name="xor_ln37_1"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body4.split_ifconv:169 %xor_ln37_2 = xor i15 %trunc_ln18_58, i15 %xor_ln18_28

]]></Node>
<StgValue><ssdm name="xor_ln37_2"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body4.split_ifconv:170 %xor_ln37_3 = xor i14 %trunc_ln18_56, i14 %xor_ln18_27

]]></Node>
<StgValue><ssdm name="xor_ln37_3"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.body4.split_ifconv:171 %xor_ln37_4 = xor i13 %trunc_ln18_54, i13 %xor_ln18_26

]]></Node>
<StgValue><ssdm name="xor_ln37_4"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body4.split_ifconv:172 %xor_ln37_5 = xor i12 %trunc_ln18_52, i12 %xor_ln18_25

]]></Node>
<StgValue><ssdm name="xor_ln37_5"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body4.split_ifconv:173 %xor_ln37_6 = xor i11 %trunc_ln18_50, i11 %xor_ln18_24

]]></Node>
<StgValue><ssdm name="xor_ln37_6"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body4.split_ifconv:174 %xor_ln37_7 = xor i10 %trunc_ln18_48, i10 %xor_ln18_23

]]></Node>
<StgValue><ssdm name="xor_ln37_7"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4.split_ifconv:175 %xor_ln37_8 = xor i9 %trunc_ln18_46, i9 %xor_ln18_22

]]></Node>
<StgValue><ssdm name="xor_ln37_8"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body4.split_ifconv:176 %xor_ln37_9 = xor i8 %trunc_ln18_44, i8 %xor_ln18_21

]]></Node>
<StgValue><ssdm name="xor_ln37_9"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body4.split_ifconv:177 %xor_ln37_10 = xor i7 %trunc_ln18_42, i7 %xor_ln18_20

]]></Node>
<StgValue><ssdm name="xor_ln37_10"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body4.split_ifconv:178 %xor_ln37_11 = xor i6 %trunc_ln18_40, i6 %xor_ln18_19

]]></Node>
<StgValue><ssdm name="xor_ln37_11"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.split_ifconv:179 %xor_ln37_12 = xor i5 %trunc_ln18_38, i5 %xor_ln18_18

]]></Node>
<StgValue><ssdm name="xor_ln37_12"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body4.split_ifconv:180 %xor_ln37_13 = xor i4 %trunc_ln18_36, i4 %xor_ln18_17

]]></Node>
<StgValue><ssdm name="xor_ln37_13"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:181 %xor_ln37_14 = xor i3 %trunc_ln18_34, i3 %xor_ln18_16

]]></Node>
<StgValue><ssdm name="xor_ln37_14"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:182 %xor_ln37_15 = xor i2 %trunc_ln18_32, i2 %xor_ln18_15

]]></Node>
<StgValue><ssdm name="xor_ln37_15"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body4.split_ifconv:183 %xor_ln37_16 = xor i31 %trunc_ln18_31, i31 %xor_ln18_14

]]></Node>
<StgValue><ssdm name="xor_ln37_16"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
for.body4.split_ifconv:184 %xor_ln37_17 = xor i30 %trunc_ln18_29, i30 %xor_ln18_13

]]></Node>
<StgValue><ssdm name="xor_ln37_17"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
for.body4.split_ifconv:185 %xor_ln37_18 = xor i29 %trunc_ln18_27, i29 %xor_ln18_12

]]></Node>
<StgValue><ssdm name="xor_ln37_18"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
for.body4.split_ifconv:186 %xor_ln37_19 = xor i28 %trunc_ln18_25, i28 %xor_ln18_11

]]></Node>
<StgValue><ssdm name="xor_ln37_19"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body4.split_ifconv:187 %xor_ln37_20 = xor i27 %trunc_ln18_23, i27 %xor_ln18_10

]]></Node>
<StgValue><ssdm name="xor_ln37_20"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body4.split_ifconv:188 %xor_ln37_21 = xor i26 %trunc_ln18_21, i26 %xor_ln18_s

]]></Node>
<StgValue><ssdm name="xor_ln37_21"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body4.split_ifconv:189 %xor_ln37_22 = xor i25 %trunc_ln18_19, i25 %xor_ln18_9

]]></Node>
<StgValue><ssdm name="xor_ln37_22"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body4.split_ifconv:190 %xor_ln37_23 = xor i24 %trunc_ln18_17, i24 %xor_ln18_8

]]></Node>
<StgValue><ssdm name="xor_ln37_23"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body4.split_ifconv:191 %xor_ln37_24 = xor i23 %trunc_ln18_15, i23 %xor_ln18_7

]]></Node>
<StgValue><ssdm name="xor_ln37_24"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.body4.split_ifconv:192 %xor_ln37_25 = xor i22 %trunc_ln18_13, i22 %xor_ln18_6

]]></Node>
<StgValue><ssdm name="xor_ln37_25"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
for.body4.split_ifconv:193 %xor_ln37_26 = xor i21 %trunc_ln18_11, i21 %xor_ln18_5

]]></Node>
<StgValue><ssdm name="xor_ln37_26"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.body4.split_ifconv:194 %xor_ln37_27 = xor i20 %trunc_ln18_9, i20 %xor_ln18_4

]]></Node>
<StgValue><ssdm name="xor_ln37_27"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.body4.split_ifconv:195 %xor_ln37_28 = xor i19 %trunc_ln18_7, i19 %xor_ln18_3

]]></Node>
<StgValue><ssdm name="xor_ln37_28"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body4.split_ifconv:196 %xor_ln37_29 = xor i18 %trunc_ln18_5, i18 %xor_ln18_2

]]></Node>
<StgValue><ssdm name="xor_ln37_29"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body4.split_ifconv:197 %xor_ln37_30 = xor i17 %trunc_ln18_3, i17 %xor_ln18_1

]]></Node>
<StgValue><ssdm name="xor_ln37_30"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:199 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %xor_ln37_30, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:200 %zext_ln10 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:201 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %xor_ln37_29, i32 17

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:204 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %xor_ln37_28, i32 18

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:206 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %xor_ln37_27, i32 19

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:208 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %xor_ln37_26, i32 20

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:210 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %xor_ln37_25, i32 21

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:212 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %xor_ln37_24, i32 22

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:214 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %xor_ln37_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:216 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %xor_ln37_22, i32 24

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:218 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %xor_ln37_21, i32 25

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:220 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %xor_ln37_20, i32 26

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="28" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:222 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %xor_ln37_19, i32 27

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="29" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:224 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %xor_ln37_18, i32 28

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:226 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %xor_ln37_17, i32 29

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:228 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %xor_ln37_16, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:259 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln37_15, i32 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:260 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %xor_ln37_14, i32 2

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:261 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %xor_ln37_13, i32 3

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:262 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %xor_ln37_12, i32 4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:263 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %xor_ln37_11, i32 5

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:264 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %xor_ln37_10, i32 6

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:265 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %xor_ln37_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:266 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %xor_ln37_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:267 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %xor_ln37_7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:268 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %xor_ln37_6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:269 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %xor_ln37_5, i32 11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:270 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %xor_ln37_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:271 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %xor_ln37_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:272 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %xor_ln37_2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:273 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %xor_ln37_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:274 %zext_ln47 = zext i1 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:275 %zext_ln47_1 = zext i1 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:276 %zext_ln47_2 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:277 %zext_ln47_3 = zext i1 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:278 %zext_ln47_4 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln47_4"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:279 %zext_ln47_5 = zext i1 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln47_5"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:280 %zext_ln47_6 = zext i1 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln47_6"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:281 %zext_ln47_7 = zext i1 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln47_7"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:282 %zext_ln47_8 = zext i1 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln47_8"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:283 %zext_ln47_9 = zext i1 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln47_9"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:284 %zext_ln47_10 = zext i1 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln47_10"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:285 %zext_ln47_11 = zext i1 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln47_11"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:286 %zext_ln47_12 = zext i1 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln47_12"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:287 %zext_ln47_13 = zext i1 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln47_13"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:288 %zext_ln47_14 = zext i1 %xor_ln37

]]></Node>
<StgValue><ssdm name="zext_ln47_14"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:289 %zext_ln47_15 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln47_15"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:290 %add_ln47_1 = add i2 %zext_ln47, i2 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:291 %zext_ln47_16 = zext i2 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_16"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:292 %add_ln47 = add i32 %zext_ln47_16, i32 %zext_ln47_14

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:293 %add_ln47_3 = add i2 %zext_ln47_1, i2 %zext_ln47_4

]]></Node>
<StgValue><ssdm name="add_ln47_3"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:294 %zext_ln47_17 = zext i2 %add_ln47_3

]]></Node>
<StgValue><ssdm name="zext_ln47_17"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:295 %add_ln47_4 = add i2 %zext_ln47_3, i2 %zext_ln47_6

]]></Node>
<StgValue><ssdm name="add_ln47_4"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:296 %zext_ln47_18 = zext i2 %add_ln47_4

]]></Node>
<StgValue><ssdm name="zext_ln47_18"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:297 %add_ln47_5 = add i3 %zext_ln47_18, i3 %zext_ln47_17

]]></Node>
<StgValue><ssdm name="add_ln47_5"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:300 %add_ln47_7 = add i2 %zext_ln47_5, i2 %zext_ln47_8

]]></Node>
<StgValue><ssdm name="add_ln47_7"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:301 %zext_ln47_20 = zext i2 %add_ln47_7

]]></Node>
<StgValue><ssdm name="zext_ln47_20"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:302 %add_ln47_8 = add i2 %zext_ln47_7, i2 %zext_ln47_10

]]></Node>
<StgValue><ssdm name="add_ln47_8"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:303 %zext_ln47_21 = zext i2 %add_ln47_8

]]></Node>
<StgValue><ssdm name="zext_ln47_21"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:304 %add_ln47_9 = add i3 %zext_ln47_21, i3 %zext_ln47_20

]]></Node>
<StgValue><ssdm name="add_ln47_9"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:306 %add_ln47_10 = add i2 %zext_ln47_9, i2 %zext_ln47_12

]]></Node>
<StgValue><ssdm name="add_ln47_10"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:307 %zext_ln47_23 = zext i2 %add_ln47_10

]]></Node>
<StgValue><ssdm name="zext_ln47_23"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:308 %add_ln47_11 = add i2 %zext_ln47_11, i2 %zext_ln47_13

]]></Node>
<StgValue><ssdm name="add_ln47_11"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:309 %zext_ln47_24 = zext i2 %add_ln47_11

]]></Node>
<StgValue><ssdm name="zext_ln47_24"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:310 %add_ln47_12 = add i3 %zext_ln47_24, i3 %zext_ln47_23

]]></Node>
<StgValue><ssdm name="add_ln47_12"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:315 %add_ln47_15 = add i2 %zext_ln47_15, i2 %zext_ln10

]]></Node>
<StgValue><ssdm name="add_ln47_15"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc23:0 %popcount_sum_load = load i32 %popcount_sum

]]></Node>
<StgValue><ssdm name="popcount_sum_load"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc23:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_36_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc23:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc23:7 %select_ln32_1 = select i1 %icmp_ln36, i32 0, i32 %popcount_sum_load

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:11 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_addr_read, i32 31

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body4.split_ifconv:12 %xor_ln18_30 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln18_30"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="32">
<![CDATA[
for.body4.split_ifconv:13 %trunc_ln18_1 = trunc i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln18_1"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
for.body4.split_ifconv:14 %xor_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln18_30, i31 %trunc_ln18_1

]]></Node>
<StgValue><ssdm name="xor_ln"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:166 %xnor_result = xor i32 %golden_w1_load, i32 %xor_ln

]]></Node>
<StgValue><ssdm name="xnor_result"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:202 %zext_ln10_1 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln10_1"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:203 %zext_ln10_2 = zext i1 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln10_2"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:205 %zext_ln10_3 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln10_3"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:207 %zext_ln10_4 = zext i1 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln10_4"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:209 %zext_ln10_5 = zext i1 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln10_5"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:211 %zext_ln10_6 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln10_6"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:213 %zext_ln10_7 = zext i1 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln10_7"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:215 %zext_ln10_8 = zext i1 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln10_8"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:217 %zext_ln10_9 = zext i1 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln10_9"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:219 %zext_ln10_10 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln10_10"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:221 %zext_ln10_11 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln10_11"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:223 %zext_ln10_12 = zext i1 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln10_12"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:225 %zext_ln10_13 = zext i1 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln10_13"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:227 %zext_ln10_14 = zext i1 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln10_14"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:229 %zext_ln10_15 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln10_15"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:230 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xnor_result, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="1">
<![CDATA[
for.body4.split_ifconv:231 %zext_ln10_16 = zext i1 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln10_16"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:232 %add_ln43 = add i32 %zext_ln10_16, i32 %select_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:233 %add_ln43_2 = add i2 %zext_ln10, i2 %zext_ln10_10

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:234 %zext_ln43 = zext i2 %add_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:235 %add_ln43_1 = add i32 %zext_ln43, i32 %zext_ln10_1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:236 %add_ln43_4 = add i2 %zext_ln10_6, i2 %zext_ln10_9

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:237 %zext_ln43_1 = zext i2 %add_ln43_4

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:238 %add_ln43_5 = add i2 %zext_ln10_15, i2 %zext_ln10_12

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:239 %zext_ln43_2 = zext i2 %add_ln43_5

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:240 %add_ln43_6 = add i3 %zext_ln43_2, i3 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:241 %zext_ln43_3 = zext i3 %add_ln43_6

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:242 %add_ln43_3 = add i32 %zext_ln43_3, i32 %add_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:243 %add_ln43_8 = add i2 %zext_ln10_5, i2 %zext_ln10_14

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:244 %zext_ln43_4 = zext i2 %add_ln43_8

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:245 %add_ln43_9 = add i2 %zext_ln10_7, i2 %zext_ln10_13

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:246 %zext_ln43_5 = zext i2 %add_ln43_9

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:247 %add_ln43_10 = add i3 %zext_ln43_5, i3 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:248 %zext_ln43_6 = zext i3 %add_ln43_10

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:249 %add_ln43_11 = add i2 %zext_ln10_4, i2 %zext_ln10_11

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:250 %zext_ln43_7 = zext i2 %add_ln43_11

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:251 %add_ln43_12 = add i2 %zext_ln10_3, i2 %zext_ln10_8

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:252 %zext_ln43_8 = zext i2 %add_ln43_12

]]></Node>
<StgValue><ssdm name="zext_ln43_8"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:253 %add_ln43_13 = add i3 %zext_ln43_8, i3 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:254 %zext_ln43_9 = zext i3 %add_ln43_13

]]></Node>
<StgValue><ssdm name="zext_ln43_9"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body4.split_ifconv:255 %add_ln43_14 = add i4 %zext_ln43_9, i4 %zext_ln43_6

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:298 %zext_ln47_19 = zext i3 %add_ln47_5

]]></Node>
<StgValue><ssdm name="zext_ln47_19"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:299 %add_ln47_2 = add i32 %zext_ln47_19, i32 %add_ln47

]]></Node>
<StgValue><ssdm name="add_ln47_2"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:305 %zext_ln47_22 = zext i3 %add_ln47_9

]]></Node>
<StgValue><ssdm name="zext_ln47_22"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:311 %zext_ln47_25 = zext i3 %add_ln47_12

]]></Node>
<StgValue><ssdm name="zext_ln47_25"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body4.split_ifconv:312 %add_ln47_13 = add i4 %zext_ln47_25, i4 %zext_ln47_22

]]></Node>
<StgValue><ssdm name="add_ln47_13"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="4">
<![CDATA[
for.body4.split_ifconv:313 %zext_ln47_26 = zext i4 %add_ln47_13

]]></Node>
<StgValue><ssdm name="zext_ln47_26"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:314 %add_ln47_6 = add i32 %zext_ln47_26, i32 %add_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_6"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:316 %zext_ln47_27 = zext i2 %add_ln47_15

]]></Node>
<StgValue><ssdm name="zext_ln47_27"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:317 %add_ln47_16 = add i2 %zext_ln10_2, i2 %zext_ln10_3

]]></Node>
<StgValue><ssdm name="add_ln47_16"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:318 %zext_ln47_28 = zext i2 %add_ln47_16

]]></Node>
<StgValue><ssdm name="zext_ln47_28"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:319 %add_ln47_17 = add i3 %zext_ln47_28, i3 %zext_ln47_27

]]></Node>
<StgValue><ssdm name="add_ln47_17"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:320 %zext_ln47_29 = zext i3 %add_ln47_17

]]></Node>
<StgValue><ssdm name="zext_ln47_29"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:321 %add_ln47_18 = add i2 %zext_ln10_4, i2 %zext_ln10_5

]]></Node>
<StgValue><ssdm name="add_ln47_18"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:322 %zext_ln47_30 = zext i2 %add_ln47_18

]]></Node>
<StgValue><ssdm name="zext_ln47_30"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:323 %add_ln47_19 = add i2 %zext_ln10_6, i2 %zext_ln10_7

]]></Node>
<StgValue><ssdm name="add_ln47_19"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:324 %zext_ln47_31 = zext i2 %add_ln47_19

]]></Node>
<StgValue><ssdm name="zext_ln47_31"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:325 %add_ln47_20 = add i3 %zext_ln47_31, i3 %zext_ln47_30

]]></Node>
<StgValue><ssdm name="add_ln47_20"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:326 %zext_ln47_32 = zext i3 %add_ln47_20

]]></Node>
<StgValue><ssdm name="zext_ln47_32"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body4.split_ifconv:327 %add_ln47_21 = add i4 %zext_ln47_32, i4 %zext_ln47_29

]]></Node>
<StgValue><ssdm name="add_ln47_21"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="4">
<![CDATA[
for.body4.split_ifconv:328 %zext_ln47_33 = zext i4 %add_ln47_21

]]></Node>
<StgValue><ssdm name="zext_ln47_33"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:329 %add_ln47_22 = add i2 %zext_ln10_8, i2 %zext_ln10_9

]]></Node>
<StgValue><ssdm name="add_ln47_22"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:330 %zext_ln47_34 = zext i2 %add_ln47_22

]]></Node>
<StgValue><ssdm name="zext_ln47_34"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:331 %add_ln47_23 = add i2 %zext_ln10_10, i2 %zext_ln10_11

]]></Node>
<StgValue><ssdm name="add_ln47_23"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:332 %zext_ln47_35 = zext i2 %add_ln47_23

]]></Node>
<StgValue><ssdm name="zext_ln47_35"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:333 %add_ln47_24 = add i3 %zext_ln47_35, i3 %zext_ln47_34

]]></Node>
<StgValue><ssdm name="add_ln47_24"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:334 %zext_ln47_36 = zext i3 %add_ln47_24

]]></Node>
<StgValue><ssdm name="zext_ln47_36"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:335 %add_ln47_25 = add i2 %zext_ln10_12, i2 %zext_ln10_13

]]></Node>
<StgValue><ssdm name="add_ln47_25"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:336 %zext_ln47_37 = zext i2 %add_ln47_25

]]></Node>
<StgValue><ssdm name="zext_ln47_37"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body4.split_ifconv:337 %add_ln47_26 = add i2 %zext_ln10_14, i2 %zext_ln10_15

]]></Node>
<StgValue><ssdm name="add_ln47_26"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="2">
<![CDATA[
for.body4.split_ifconv:338 %zext_ln47_38 = zext i2 %add_ln47_26

]]></Node>
<StgValue><ssdm name="zext_ln47_38"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body4.split_ifconv:339 %add_ln47_27 = add i3 %zext_ln47_38, i3 %zext_ln47_37

]]></Node>
<StgValue><ssdm name="add_ln47_27"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="3">
<![CDATA[
for.body4.split_ifconv:340 %zext_ln47_39 = zext i3 %add_ln47_27

]]></Node>
<StgValue><ssdm name="zext_ln47_39"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body4.split_ifconv:341 %add_ln47_28 = add i4 %zext_ln47_39, i4 %zext_ln47_36

]]></Node>
<StgValue><ssdm name="add_ln47_28"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="4">
<![CDATA[
for.body4.split_ifconv:342 %zext_ln47_40 = zext i4 %add_ln47_28

]]></Node>
<StgValue><ssdm name="zext_ln47_40"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.split_ifconv:343 %add_ln47_29 = add i5 %zext_ln47_40, i5 %zext_ln47_33

]]></Node>
<StgValue><ssdm name="add_ln47_29"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0">
<![CDATA[
for.end25:0 %ret_ln54 = ret

]]></Node>
<StgValue><ssdm name="ret_ln54"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="406" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body4.split_ifconv:198 %icmp_ln40 = icmp_eq  i5 %select_ln32, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="4">
<![CDATA[
for.body4.split_ifconv:256 %zext_ln43_10 = zext i4 %add_ln43_14

]]></Node>
<StgValue><ssdm name="zext_ln43_10"/></StgValue>
</operation>

<operation id="408" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:257 %add_ln43_7 = add i32 %zext_ln43_10, i32 %add_ln43_3

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>

<operation id="409" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:258 %popcount_sum_1 = add i32 %add_ln43_7, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="popcount_sum_1"/></StgValue>
</operation>

<operation id="410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="5">
<![CDATA[
for.body4.split_ifconv:344 %zext_ln47_41 = zext i5 %add_ln47_29

]]></Node>
<StgValue><ssdm name="zext_ln47_41"/></StgValue>
</operation>

<operation id="411" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:345 %add_ln47_14 = add i32 %zext_ln47_41, i32 %add_ln47_6

]]></Node>
<StgValue><ssdm name="add_ln47_14"/></StgValue>
</operation>

<operation id="412" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:346 %popcount_sum_3 = add i32 %add_ln47_14, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="popcount_sum_3"/></StgValue>
</operation>

<operation id="413" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body4.split_ifconv:347 %popcount_sum_2 = select i1 %icmp_ln40, i32 %popcount_sum_1, i32 %popcount_sum_3

]]></Node>
<StgValue><ssdm name="popcount_sum_2"/></StgValue>
</operation>

<operation id="414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body4.split_ifconv:3 %store_ln33 = store i32 %popcount_sum_2, i32 %popcount_sum

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body4.split_ifconv:4 %br_ln36 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body4.split_ifconv:4 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:350 %shl_ln52 = shl i32 %popcount_sum_2, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln52"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body4.split_ifconv:351 %add_ln52 = add i32 %shl_ln52, i32 4294966512

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
last.iter.for.body4.split_ifconv:0 %store_ln52 = store i32 %add_ln52, i7 %output_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body4.split_ifconv:1 %br_ln36 = br void %new.latch.for.body4.split_ifconv

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
