|ALUSimulation
CLK => \P1:A[7].CLK
CLK => \P1:A[6].CLK
CLK => \P1:A[5].CLK
CLK => \P1:A[4].CLK
CLK => \P1:A[3].CLK
CLK => \P1:A[2].CLK
CLK => \P1:A[1].CLK
CLK => \P1:A[0].CLK
CLK => \P1:B[7].CLK
CLK => \P1:B[6].CLK
CLK => \P1:B[5].CLK
CLK => \P1:B[4].CLK
CLK => \P1:B[3].CLK
CLK => \P1:B[2].CLK
CLK => \P1:B[1].CLK
CLK => \P1:B[0].CLK
CLK => F[8]~reg0.CLK
CLK => F[7]~reg0.CLK
CLK => F[6]~reg0.CLK
CLK => F[5]~reg0.CLK
CLK => F[4]~reg0.CLK
CLK => F[3]~reg0.CLK
CLK => F[2]~reg0.CLK
CLK => F[1]~reg0.CLK
CLK => F[0]~reg0.CLK
CLK => Cout~reg0.CLK
CLK => \P2:Divider[31].CLK
CLK => \P2:Divider[30].CLK
CLK => \P2:Divider[29].CLK
CLK => \P2:Divider[28].CLK
CLK => \P2:Divider[27].CLK
CLK => \P2:Divider[26].CLK
CLK => \P2:Divider[25].CLK
CLK => \P2:Divider[24].CLK
CLK => \P2:Divider[23].CLK
CLK => \P2:Divider[22].CLK
CLK => \P2:Divider[21].CLK
CLK => \P2:Divider[20].CLK
CLK => \P2:Divider[19].CLK
CLK => \P2:Divider[18].CLK
CLK => \P2:Divider[17].CLK
CLK => \P2:Divider[16].CLK
CLK => \P2:Divider[15].CLK
CLK => \P2:Divider[14].CLK
CLK => \P2:Divider[13].CLK
CLK => \P2:Divider[12].CLK
CLK => \P2:Divider[11].CLK
CLK => \P2:Divider[10].CLK
CLK => \P2:Divider[9].CLK
CLK => \P2:Divider[8].CLK
CLK => \P2:Divider[7].CLK
CLK => \P2:Divider[6].CLK
CLK => \P2:Divider[5].CLK
CLK => \P2:Divider[4].CLK
CLK => \P2:Divider[3].CLK
CLK => \P2:Divider[2].CLK
CLK => \P2:Divider[1].CLK
CLK => \P2:Divider[0].CLK
CLK => BitSelect[0]~reg0.CLK
CLK => LED7S[7]~reg0.CLK
CLK => LED7S[6]~reg0.CLK
CLK => LED7S[5]~reg0.CLK
CLK => LED7S[4]~reg0.CLK
CLK => LED7S[3]~reg0.CLK
CLK => LED7S[2]~reg0.CLK
CLK => LED7S[1]~reg0.CLK
CLK => LED7S[0]~reg0.CLK
S[0] => Mux25.IN3
S[0] => Mux24.IN8
S[0] => Mux23.IN7
S[0] => Mux22.IN7
S[0] => Mux21.IN7
S[0] => Mux20.IN7
S[0] => Mux19.IN7
S[0] => Mux18.IN7
S[0] => Mux17.IN8
S[0] => Mux16.IN3
S[1] => Mux25.IN2
S[1] => Mux24.IN7
S[1] => Mux23.IN6
S[1] => Mux22.IN6
S[1] => Mux21.IN6
S[1] => Mux20.IN6
S[1] => Mux19.IN6
S[1] => Mux18.IN6
S[1] => Mux17.IN7
S[1] => Mux16.IN2
S[2] => Mux25.IN1
S[2] => Mux24.IN6
S[2] => Mux23.IN5
S[2] => Mux22.IN5
S[2] => Mux21.IN5
S[2] => Mux20.IN5
S[2] => Mux19.IN5
S[2] => Mux18.IN5
S[2] => Mux17.IN6
S[2] => Mux16.IN1
Cin => Add1.IN18
Cout <= Cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[0] <= F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux15.IN0
Data[0] => Mux11.IN0
Data[0] => Mux7.IN0
Data[0] => Mux3.IN0
Data[1] => Mux14.IN0
Data[1] => Mux10.IN0
Data[1] => Mux6.IN0
Data[1] => Mux2.IN0
Data[2] => Mux13.IN0
Data[2] => Mux9.IN0
Data[2] => Mux5.IN0
Data[2] => Mux1.IN0
Data[3] => Mux12.IN0
Data[3] => Mux8.IN0
Data[3] => Mux4.IN0
Data[3] => Mux0.IN0
Sel[0] => Mux15.IN2
Sel[0] => Mux14.IN2
Sel[0] => Mux13.IN2
Sel[0] => Mux12.IN2
Sel[0] => Mux11.IN2
Sel[0] => Mux10.IN2
Sel[0] => Mux9.IN2
Sel[0] => Mux8.IN2
Sel[0] => Mux7.IN2
Sel[0] => Mux6.IN2
Sel[0] => Mux5.IN2
Sel[0] => Mux4.IN2
Sel[0] => Mux3.IN2
Sel[0] => Mux2.IN2
Sel[0] => Mux1.IN2
Sel[0] => Mux0.IN2
Sel[1] => Mux15.IN1
Sel[1] => Mux14.IN1
Sel[1] => Mux13.IN1
Sel[1] => Mux12.IN1
Sel[1] => Mux11.IN1
Sel[1] => Mux10.IN1
Sel[1] => Mux9.IN1
Sel[1] => Mux8.IN1
Sel[1] => Mux7.IN1
Sel[1] => Mux6.IN1
Sel[1] => Mux5.IN1
Sel[1] => Mux4.IN1
Sel[1] => Mux3.IN1
Sel[1] => Mux2.IN1
Sel[1] => Mux1.IN1
Sel[1] => Mux0.IN1
Wt => Cout~reg0.ENA
Wt => F[0]~reg0.ENA
Wt => F[1]~reg0.ENA
Wt => F[2]~reg0.ENA
Wt => F[3]~reg0.ENA
Wt => F[4]~reg0.ENA
Wt => F[5]~reg0.ENA
Wt => F[6]~reg0.ENA
Wt => F[7]~reg0.ENA
Wt => F[8]~reg0.ENA
Wt => \P1:B[0].ENA
Wt => \P1:B[1].ENA
Wt => \P1:B[2].ENA
Wt => \P1:B[3].ENA
Wt => \P1:B[4].ENA
Wt => \P1:B[5].ENA
Wt => \P1:B[6].ENA
Wt => \P1:B[7].ENA
Wt => \P1:A[0].ENA
Wt => \P1:A[1].ENA
Wt => \P1:A[2].ENA
Wt => \P1:A[3].ENA
Wt => \P1:A[4].ENA
Wt => \P1:A[5].ENA
Wt => \P1:A[6].ENA
Wt => \P1:A[7].ENA
BitSelect[0] <= BitSelect[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BitSelect[1] <= <GND>
BitSelect[2] <= <GND>
LED7S[0] <= LED7S[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[1] <= LED7S[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[2] <= LED7S[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[3] <= LED7S[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[4] <= LED7S[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[5] <= LED7S[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[6] <= LED7S[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED7S[7] <= LED7S[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


