// Seed: 3173939240
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output uwire id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 id_6
);
  rtran (id_3++, id_4);
  logic id_8;
  ;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input wor id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    output wire id_9,
    input wire id_10,
    input supply1 id_11
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_10,
      id_1,
      id_9,
      id_5,
      id_1,
      id_5,
      id_5
  );
endmodule
