Classic Timing Analyzer report for AsubB
Thu Sep 15 01:15:59 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 18.306 ns   ; A[1] ; F[7] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 18.306 ns       ; A[1] ; F[7] ;
; N/A   ; None              ; 18.290 ns       ; A[3] ; F[7] ;
; N/A   ; None              ; 18.229 ns       ; B[3] ; F[7] ;
; N/A   ; None              ; 17.962 ns       ; B[2] ; F[7] ;
; N/A   ; None              ; 17.723 ns       ; A[2] ; F[7] ;
; N/A   ; None              ; 17.683 ns       ; A[0] ; F[7] ;
; N/A   ; None              ; 17.451 ns       ; B[1] ; F[7] ;
; N/A   ; None              ; 17.315 ns       ; B[0] ; F[7] ;
; N/A   ; None              ; 16.912 ns       ; A[4] ; F[7] ;
; N/A   ; None              ; 16.298 ns       ; A[4] ; F[6] ;
; N/A   ; None              ; 16.267 ns       ; B[4] ; F[7] ;
; N/A   ; None              ; 16.233 ns       ; A[5] ; F[6] ;
; N/A   ; None              ; 16.110 ns       ; A[1] ; F[6] ;
; N/A   ; None              ; 16.093 ns       ; A[3] ; F[6] ;
; N/A   ; None              ; 16.032 ns       ; B[3] ; F[6] ;
; N/A   ; None              ; 15.765 ns       ; B[2] ; F[6] ;
; N/A   ; None              ; 15.619 ns       ; B[5] ; F[6] ;
; N/A   ; None              ; 15.554 ns       ; B[4] ; F[6] ;
; N/A   ; None              ; 15.526 ns       ; A[2] ; F[6] ;
; N/A   ; None              ; 15.487 ns       ; A[0] ; F[6] ;
; N/A   ; None              ; 15.417 ns       ; A[1] ; F[5] ;
; N/A   ; None              ; 15.401 ns       ; A[3] ; F[5] ;
; N/A   ; None              ; 15.340 ns       ; B[3] ; F[5] ;
; N/A   ; None              ; 15.255 ns       ; B[1] ; F[6] ;
; N/A   ; None              ; 15.119 ns       ; B[0] ; F[6] ;
; N/A   ; None              ; 15.073 ns       ; B[2] ; F[5] ;
; N/A   ; None              ; 14.834 ns       ; A[2] ; F[5] ;
; N/A   ; None              ; 14.794 ns       ; A[0] ; F[5] ;
; N/A   ; None              ; 14.735 ns       ; A[5] ; F[7] ;
; N/A   ; None              ; 14.562 ns       ; B[1] ; F[5] ;
; N/A   ; None              ; 14.439 ns       ; B[5] ; F[7] ;
; N/A   ; None              ; 14.426 ns       ; B[0] ; F[5] ;
; N/A   ; None              ; 14.023 ns       ; A[4] ; F[5] ;
; N/A   ; None              ; 13.378 ns       ; B[4] ; F[5] ;
; N/A   ; None              ; 13.240 ns       ; A[1] ; F[4] ;
; N/A   ; None              ; 13.224 ns       ; A[3] ; F[4] ;
; N/A   ; None              ; 13.192 ns       ; A[1] ; F[3] ;
; N/A   ; None              ; 13.163 ns       ; B[3] ; F[4] ;
; N/A   ; None              ; 12.896 ns       ; B[2] ; F[4] ;
; N/A   ; None              ; 12.893 ns       ; A[6] ; F[7] ;
; N/A   ; None              ; 12.766 ns       ; B[6] ; F[7] ;
; N/A   ; None              ; 12.669 ns       ; A[1] ; F[2] ;
; N/A   ; None              ; 12.657 ns       ; A[2] ; F[4] ;
; N/A   ; None              ; 12.617 ns       ; A[0] ; F[4] ;
; N/A   ; None              ; 12.523 ns       ; A[0] ; F[3] ;
; N/A   ; None              ; 12.385 ns       ; B[1] ; F[4] ;
; N/A   ; None              ; 12.336 ns       ; B[1] ; F[3] ;
; N/A   ; None              ; 12.331 ns       ; A[1] ; F[1] ;
; N/A   ; None              ; 12.249 ns       ; B[0] ; F[4] ;
; N/A   ; None              ; 12.206 ns       ; B[0] ; F[3] ;
; N/A   ; None              ; 12.000 ns       ; A[0] ; F[2] ;
; N/A   ; None              ; 11.944 ns       ; A[0] ; F[0] ;
; N/A   ; None              ; 11.933 ns       ; A[2] ; F[3] ;
; N/A   ; None              ; 11.865 ns       ; B[2] ; F[3] ;
; N/A   ; None              ; 11.849 ns       ; A[5] ; F[5] ;
; N/A   ; None              ; 11.813 ns       ; B[1] ; F[2] ;
; N/A   ; None              ; 11.811 ns       ; A[4] ; F[4] ;
; N/A   ; None              ; 11.784 ns       ; A[3] ; F[3] ;
; N/A   ; None              ; 11.754 ns       ; A[6] ; F[6] ;
; N/A   ; None              ; 11.725 ns       ; B[3] ; F[3] ;
; N/A   ; None              ; 11.686 ns       ; A[0] ; F[1] ;
; N/A   ; None              ; 11.683 ns       ; B[0] ; F[2] ;
; N/A   ; None              ; 11.580 ns       ; B[0] ; F[0] ;
; N/A   ; None              ; 11.550 ns       ; B[5] ; F[5] ;
; N/A   ; None              ; 11.485 ns       ; B[6] ; F[6] ;
; N/A   ; None              ; 11.449 ns       ; B[1] ; F[1] ;
; N/A   ; None              ; 11.406 ns       ; A[2] ; F[2] ;
; N/A   ; None              ; 11.337 ns       ; B[2] ; F[2] ;
; N/A   ; None              ; 11.317 ns       ; B[0] ; F[1] ;
; N/A   ; None              ; 11.165 ns       ; B[4] ; F[4] ;
; N/A   ; None              ; 9.252 ns        ; A[7] ; F[7] ;
; N/A   ; None              ; 9.224 ns        ; B[7] ; F[7] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Sep 15 01:15:58 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AsubB -c AsubB --timing_analysis_only
Info: Longest tpd from source pin "A[1]" to destination pin "F[7]" is 18.306 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_G9; Fanout = 4; PIN Node = 'A[1]'
    Info: 2: + IC(6.265 ns) + CELL(0.413 ns) = 7.498 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = '74182:inst8|23~1'
    Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 7.900 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = '74182:inst8|23~3'
    Info: 4: + IC(0.252 ns) + CELL(0.388 ns) = 8.540 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 2; COMB Node = '74181:inst11|77~0'
    Info: 5: + IC(2.239 ns) + CELL(0.275 ns) = 11.054 ns; Loc. = LCCOMB_X44_Y25_N0; Fanout = 1; COMB Node = '74181:inst11|77~1'
    Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 11.725 ns; Loc. = LCCOMB_X44_Y25_N2; Fanout = 1; COMB Node = '74181:inst11|77~2'
    Info: 7: + IC(0.241 ns) + CELL(0.150 ns) = 12.116 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 1; COMB Node = '74181:inst11|77~3'
    Info: 8: + IC(3.432 ns) + CELL(2.758 ns) = 18.306 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'F[7]'
    Info: Total cell delay = 5.374 ns ( 29.36 % )
    Info: Total interconnect delay = 12.932 ns ( 70.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu Sep 15 01:15:59 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


