*********************************************************************************
Commit: 26bcc5d3d5e8370aae3adb5ade5341c66be96e72 
*********************************************************************************

[SiliconPkg]

  Revert-ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table
  
  This reverts commit 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b.
  
  Hsd-es-id: 14013388422
  Change-Id: I9979d108bf3ca2af7e670d974724074120fa5000
  Original commit hash: 1f067a53778c3d9f04006efcab7d172d39e15b02
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fce6ad26009f8a0e737180651973716a7d6894b1 
*********************************************************************************

[PlatformPkg]

  [TGL_H][GC][R0][CONS][20H2]: SUT not booting to OS rather entering EFI shell after G3 with QXBP QDF part
  
  Hsd-es-id: 1508683848
  Change-Id: I883b0b5e8e260e33b234073d55c3e220181dcf31
  Original commit hash: a555ed5093839acea0b14a658551eb4bba2763bd
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: qdf

*********************************************************************************
Commit: 0189ed9ca8f8829c30e66ca2aa3cf0468e22b761 
*********************************************************************************

[PlatformPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL]Change maximum allowable tCL to 40 on SaSetup
  
  [Issue/Feature Description]
  on the Micron ODP 2R parts, the tCL may go up to 40, and cause a assert error
  
  [Resolution]
  Set maximum allowable tCL to 40 on SaSetup
  
  [Impacted Platform]
  ALL TGL
  
  Hsd-es-id: 22011866007
  Change-Id: I0954e3aa6c09eac5f7cd0bb08f2cc38cd871ed3d
  Original commit hash: 41d9aebded25987d45be72e3e774579075fcdae8
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: 090b6b185ba31847acdab2b878edc62118827585 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table
  
  [Issue/Feature Description]
  The maximum frequency supported cannot be adjusted through fuse due to sagv freq table limits it
  
  [Resolution]
  set the max freq for sagv point 2&3 to f8400 on sagv freq table,
  let fuse determine its maximum allowable value.
  
  [Impacted Platform]
  TGL-H
  
  Hsd-es-id: 22011782743
  Change-Id: I63a6c3a2d2c94c3c64c56176d10ec1778fd3975a
  Original commit hash: 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: 9043e47ac014c60d56b65bd4398122aa29426fe4 
*********************************************************************************

[SiliconPkg]

  Revert-ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table
  
  This reverts commit 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b.
  
  Hsd-es-id: 14013388422
  Change-Id: I9979d108bf3ca2af7e670d974724074120fa5000
  Original commit hash: 1f067a53778c3d9f04006efcab7d172d39e15b02
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 83ad090f933c9015f07fad71d0d3d6669e213de1 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [TGL_H][GC][R0][CONS][20H2]: SUT not booting to OS rather entering EFI shell after G3 with QXBP QDF part
  
  Hsd-es-id: 1508683848
  Change-Id: I883b0b5e8e260e33b234073d55c3e220181dcf31
  Original commit hash: a555ed5093839acea0b14a658551eb4bba2763bd
  
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: qdf

*********************************************************************************
Commit: 1de885def8049cda6fc23710a562ee989abf7e39 
*********************************************************************************

[PlatformPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL]Change maximum allowable tCL to 40 on SaSetup
  
  [Issue/Feature Description]
  on the Micron ODP 2R parts, the tCL may go up to 40, and cause a assert error
  
  [Resolution]
  Set maximum allowable tCL to 40 on SaSetup
  
  [Impacted Platform]
  ALL TGL
  
  Hsd-es-id: 22011866007
  Change-Id: I0954e3aa6c09eac5f7cd0bb08f2cc38cd871ed3d
  Original commit hash: 41d9aebded25987d45be72e3e774579075fcdae8
  
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: 8511573ae24241326576cbbf2e7ca66faa4a62fa 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl:[TGL-H]unlimit the max freq for sagv point 2&3 on sagv freq table
  
  [Issue/Feature Description]
  The maximum frequency supported cannot be adjusted through fuse due to sagv freq table limits it
  
  [Resolution]
  set the max freq for sagv point 2&3 to f8400 on sagv freq table,
  let fuse determine its maximum allowable value.
  
  [Impacted Platform]
  TGL-H
  
  Hsd-es-id: 22011782743
  Change-Id: I63a6c3a2d2c94c3c64c56176d10ec1778fd3975a
  Original commit hash: 4e91c8d20cdbd38f8262de11cd1d8bceb45a331b
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fuse

*********************************************************************************
Commit: ff272cd71f1dc4310713c027095357aa08828484 
*********************************************************************************

[CPU], [PlatformPkg]

  [TGLH][TGP-H][OC] BIOS warm reset BCLK fix for TGL-H R-stepping
  
  TGL-H r-step has a pcode change that cleans up a bug w/ the OCMB BCLK flow (command 0x24 previously returned 8MHz instead of 0 for no configuration).
  BIOS was relying on this for the warm reset BCLK flow. This change request is to get approval to change the constant from 8MHz (P0 bug) to 0 (R0/R1 correct behavior).
  
  Hsd-es-id: 22012070592
  Change-Id: I8e167307c2963320e4e110c215f34c963c692505
  Original commit hash: e1adee6800fb3f60f320bebbbdc2b765358bd0cb
  
  ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
  ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
  TigerLakePlatSamplePkg/Setup/OverClockSetup.c
  TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping

*********************************************************************************
Commit: ff27d3885da1ed7b277a03c938b6ff60c5161c5c 
*********************************************************************************

[PCH], [ASL]

  AcpiTable: BSOD DRIVER_POWER_STATE_FAILURE(9f) seen during CS cycling pointing to UsbHub3.sys
  
  ModPhy SUS power gating is not POR for TGPH
  
  
  Hsd-es-id: 14013128241
  Change-Id: I9a4e498c4b984ea3ae37d5a77d1106d37c74b267
  Original commit hash: 514c48649e07377ef8904a1c9b2b32a56aafcff8
  
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

################################################################################

Report Summary: Backstop found 10 suspect commits for review 

Warnings Found:
  Commit: 26bcc5d    --Commit Message Contains Key Word: revert
  Commit: fce6ad2    --Commit Message Contains Key Word: qdf
  Commit: 0189ed9    --Commit Message Contains Memory Vendor: Micron
  Commit: 090b6b1    --Commit Message Contains Key Word: fuse
  Commit: 9043e47    --Commit Message Contains Key Word: revert
  Commit: 83ad090    --Commit Message Contains Key Word: qdf
  Commit: 1de885d    --Commit Message Contains Memory Vendor: Micron
  Commit: 8511573    --Commit Message Contains Key Word: fuse
  Commit: ff272cd    --Commit Message Contains Key Word: step
  Commit: ff272cd    --Commit Message Contains Key Word: stepping
  Commit: ff27d38    --Commit Message Contains Key Word: internal
