
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	-common_ui 
Date:		Sun Mar 19 11:02:26 2023
Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_49384_pgmicro02_matheus.almeida_Rgwmns.


**INFO:  MMMC transition support version v31-84 

Loading fill procedures ...
[DEV]innovus 1> sourcr physical/1_init.tcl
invalid command name "sourcr"
[DEV]innovus 2> source physical/1_init.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib.
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
Read 811 cells in  D_CELLS_MOSST_typ_1_80V_25C.
Reading default_emulate_libset_max timing library /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib.
Read 414 cells in  IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.
Library reading multithread flow ended.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
Set DBUPerIGU to M2 pitch 630.

Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

viaInitial starts at Sun Mar 19 11:03:30 2023
viaInitial ends at Sun Mar 19 11:03:30 2023
*** Begin netlist parsing (mem=612.5M) ***
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
Created 1225 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'innovus/minimips.v'

*** Memory Usage v#1 (Current mem = 612.457M, initial mem = 173.848M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=612.5M) ***
Top level cell is minimips.
** Removed 1 unused lib cells.
**WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
Type 'man IMPTS-282' for more detail.
**WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Hooked 1224 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell minimips ...
*** Netlist is unique.
** info: there are 1284 modules.
** info: there are 10484 stdCell insts.

*** Memory Usage v#1 (Current mem = 640.957M, initial mem = 173.848M) ***
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Initializing multi-corner RC extraction with 1 active RC Corners ...
default_emulate_view
Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
Cap table was created using Encounter 07.10-s219_1.
Process name: xc018m6_typ.
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
*Info: initialize multi-corner CTS.
Reading timing constraints file 'innovus//minimips.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:25.3, real=0:01:06, peak res=329.5M, current mem=751.9M)
minimips
minimips
**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7263).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7264).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//minimips.default_emulate_constraint_mode.sdc, Line 7265).

Number of path exceptions in the constraint file = 1
Number of paths exceptions after getting compressed = 1
INFO (CTE): Reading of timing constraints file innovus//minimips.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=347.7M, current mem=770.1M)
Current (total cpu=0:00:25.5, real=0:01:06, peak res=347.7M, current mem=770.1M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 511
Total number of sequential cells: 234
Total number of tristate cells: 64
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
Total number of usable buffers: 10
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
Total number of usable inverters: 13
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
Total number of identified usable delay cells: 14
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: Added size_only attribute to 434 instances
default_emulate_view
default_emulate_view
default_emulate_view
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :3.15
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.05
Adjusting core size to PlacementGrid : width :608.58 height : 605.12
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[DEV]innovus 3> source physical/2_power_plan.tcl 
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 957.8M) ***
*** Begin SPECIAL ROUTE on Sun Mar 19 11:03:40 2023 ***
SPECIAL ROUTE ran on directory: /home/INF01185/matheus.almeida/cci2/miniMIPS/synthesis
SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd vdd"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1573.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 825 macros, 154 used
Read in 146 components
  146 core components: 146 unplaced, 0 placed, 0 fixed
Read in 70 logical pins
Read in 70 nets
Read in 7 special nets, 2 routed
Read in 292 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 250
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 125
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1585.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Mar 19 11:03:40 2023
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Sun Mar 19 11:03:40 2023

sroute post-processing starts at Sun Mar 19 11:03:40 2023
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Sun Mar 19 11:03:40 2023
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 45.31 megs
sroute: Total Peak Memory used = 1001.08 megs
Estimated cell power/ground rail width = 0.915 um
**WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
For 3844 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Inserted 3844 well-taps <FEED1> cells (prefix WELLTAP).
**WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
**WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of add_stripes will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of set_multi_cpu_usage in add_stripes.
Stripe generation is complete; vias are now being generated.
The power planner created 27 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.1,real: 0:00:00.0, mem: 1002.1M) ***
[DEV]innovus 4> source physical/3_pin_clock.tcl 

**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting place_design default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Multithreaded Timing Analysis is initialized with 8 threads

Effort level <high> specified for reg2reg_tmp.49384 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
siFlow : Timing analysis mode is single, using late cdB files
End delay calculation. (MEM=1724.86 CPU=0:00:03.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:04.9  real=0:00:02.0  mem= 1724.9M) ***
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 133 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.7) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 3844 physical insts as they were marked preplaced.
*** Starting "NanoPlace(TM) placement v#2 (mem=1716.8M)" ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:05.3 mem=1716.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:06.4 mem=1717.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=14230 (3844 fixed + 10386 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=11502 #term=41028 #term/net=3.57, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
stdCell: 14230 single + 0 double + 0 multi
Total standard cell length = 58.6536 (mm), area = 0.2862 (mm^2)
Average module density = 0.986.
Density for the design = 0.986.
       = stdcell_area 89257 sites (274412 um^2) / alloc_area 90498 sites (278228 um^2).
Pin Density = 0.3425.
            = total # of pins 41028 / total area 119784.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
Found multi-fanin net ram_data[31]
Found multi-fanin net ram_data[30]
Found multi-fanin net ram_data[29]
Found multi-fanin net ram_data[28]
Found multi-fanin net ram_data[27]
Found multi-fanin net ram_data[26]
Found multi-fanin net ram_data[25]
Found multi-fanin net ram_data[24]
Found multi-fanin net ram_data[23]
Found multi-fanin net ram_data[22]
......
Found 32 (out of 11502) multi-fanin nets.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.463e-09 (2.39e-09 2.07e-09)
              Est.  stn bbox = 4.890e-09 (2.61e-09 2.28e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1781.3M
Iteration  2: Total net bbox = 4.463e-09 (2.39e-09 2.07e-09)
              Est.  stn bbox = 4.890e-09 (2.61e-09 2.28e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1781.3M
Iteration  3: Total net bbox = 5.780e+02 (2.67e+02 3.11e+02)
              Est.  stn bbox = 8.638e+02 (3.70e+02 4.94e+02)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 1781.3M
Iteration  4: Total net bbox = 2.921e+05 (1.13e+05 1.79e+05)
              Est.  stn bbox = 4.002e+05 (1.60e+05 2.40e+05)
              cpu = 0:00:09.0 real = 0:00:02.0 mem = 1781.3M
Iteration  5: Total net bbox = 3.648e+05 (1.49e+05 2.16e+05)
              Est.  stn bbox = 5.245e+05 (2.21e+05 3.04e+05)
              cpu = 0:00:09.1 real = 0:00:02.0 mem = 1781.3M
Iteration  6: Total net bbox = 4.280e+05 (1.85e+05 2.43e+05)
              Est.  stn bbox = 6.034e+05 (2.68e+05 3.35e+05)
              cpu = 0:00:12.7 real = 0:00:03.0 mem = 1813.3M

Iteration  7: Total net bbox = 4.437e+05 (1.99e+05 2.45e+05)
              Est.  stn bbox = 6.192e+05 (2.82e+05 3.37e+05)
              cpu = 0:00:02.9 real = 0:00:01.0 mem = 1813.3M
Iteration  8: Total net bbox = 4.437e+05 (1.99e+05 2.45e+05)
              Est.  stn bbox = 6.192e+05 (2.82e+05 3.37e+05)
              cpu = 0:00:08.8 real = 0:00:06.0 mem = 1813.3M
Iteration  9: Total net bbox = 4.512e+05 (2.05e+05 2.46e+05)
              Est.  stn bbox = 6.272e+05 (2.91e+05 3.36e+05)
              cpu = 0:00:12.4 real = 0:00:03.0 mem = 1813.3M
Iteration 10: Total net bbox = 4.512e+05 (2.05e+05 2.46e+05)
              Est.  stn bbox = 6.272e+05 (2.91e+05 3.36e+05)
              cpu = 0:00:09.2 real = 0:00:06.0 mem = 1813.3M
Iteration 11: Total net bbox = 4.694e+05 (2.14e+05 2.55e+05)
              Est.  stn bbox = 6.436e+05 (2.99e+05 3.45e+05)
              cpu = 0:00:25.2 real = 0:00:05.0 mem = 1813.3M
Iteration 12: Total net bbox = 4.694e+05 (2.14e+05 2.55e+05)
              Est.  stn bbox = 6.436e+05 (2.99e+05 3.45e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1813.3M
*** cost = 4.694e+05 (2.14e+05 2.55e+05) (cpu for global=0:01:32) real=0:00:30.0***
Placement multithread real runtime: 0:00:30.0 with 8 threads.
Info: 41 clock gating cells identified, 41 (on average) moved
minimips
minimips
Core Placement runtime cpu: 0:01:12 real: 0:00:17.0
*** Starting refinePlace (0:02:19 mem=1412.8M) ***
Total net length = 4.696e+05 (2.141e+05 2.555e+05) (ext = 7.041e+03)
Density distribution unevenness ratio = 3.758%
Move report: Detail placement moves 10386 insts, mean move: 7.87 um, max move: 75.39 um
	Max move on inst (U7_banc_registres_reg[15][8]): (326.95, 13.21) --> (401.94, 12.81)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1431.9MB
Summary Report:
Instances move: 10386 (out of 10386 movable)
Mean displacement: 7.87 um
Max displacement: 75.39 um (Instance: U7_banc_registres_reg[15][8]) (326.949, 13.207) -> (401.94, 12.81)
	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
Total net length = 4.720e+05 (2.149e+05 2.571e+05) (ext = 7.033e+03)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 1431.9MB
*** Finished refinePlace (0:02:22 mem=1431.9M) ***
Total net length = 4.868e+05 (2.221e+05 2.647e+05) (ext = 7.053e+03)
*** End of Placement (cpu=0:01:47, real=0:00:44.0, mem=1431.9M) ***
default core: bins with density >  0.75 =   68 % ( 115 / 169 )
Density distribution unevenness ratio = 3.852%
*** Free Virtual Timing Model ...(mem=1431.9M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
congRepair running 8 threads
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2565 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=11502  numIgnoredNets=0
[NR-eagl] There are 42 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 125077

[NR-eagl] Usage: 125075 = (60142 H, 64933 V) = (24.43% H, 26.38% V) = (2.935e+05um H, 3.169e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 125122 = (60151 H, 64971 V) = (24.43% H, 26.39% V) = (2.935e+05um H, 3.171e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.04% H + 0.07% V

[NR-eagl] Usage: 125122 = (60151 H, 64971 V) = (24.43% H, 26.39% V) = (2.935e+05um H, 3.171e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 125131 = (60156 H, 64975 V) = (24.44% H, 26.39% V) = (2.936e+05um H, 3.171e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 125131 = (60156 H, 64975 V) = (24.44% H, 26.39% V) = (2.936e+05um H, 3.171e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.06% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.06% H + 0.05% V
[NR-eagl] Overflow after earlyGlobalRoute 0.06% H + 0.05% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 40958
[NR-eagl] Layer2(MET2)(V) length: 1.560978e+05um, number of vias: 53380
[NR-eagl] Layer3(MET3)(H) length: 2.005916e+05um, number of vias: 11314
[NR-eagl] Layer4(MET4)(V) length: 1.481521e+05um, number of vias: 6252
[NR-eagl] Layer5(MET5)(H) length: 1.014031e+05um, number of vias: 670
[NR-eagl] Layer6(METTP)(V) length: 2.652828e+04um, number of vias: 0
[NR-eagl] Total length: 6.327729e+05um, number of vias: 112574
End of congRepair (cpu=0:00:00.6, real=0:00:01.0)
*** Finishing place_design default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:1:55
***** Total real time  0:0:49
**place_design ... cpu = 0: 1:55, real = 0: 0:49, mem = 1358.1M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 3 warning(s), 2 error(s)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        117.84             66                                      place_design
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [19] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [17] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [18] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
To speed up, if you have to run multiple edit_pin commands then wrap all edit_pin commands within  'setPinAssignMode -pinEditInBatch true' (then edit_pin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [16] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1358.1M).
[DEV]innovus 5> default_emulate_view
'::ui::set_default_switching_activity_legacy' finished successfully.
eval_legacy {setCTSMode -engine ck}
default_emulate_view
[DEV]innovus 6> Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUX0 BUX1 BUX12 BUX16 BUX2 BUX20 BUX3 BUX4 BUX6 BUX8 INX0 INX1 INX12 INX16 INX2 INX20 INX3 INX4 INX6 INX8 -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_emulate_view.
*Info: set_clock_latency is not saved in CTS spec file file because IPO is in usefulSkew mode
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=1559.7M) ***
-engine ck                              # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto, user setting
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1559.7M **
eval_legacy { report_message -start_cmd }
setCTSMode -engine ck -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View default_emulate_view :
Est. Cap                : 0.134357(V=0.13395 H=0.134764) (ff/um) [0.000134357]
Est. Res                : 0.301629(V=0.301629 H=0.301629)(ohm/um) [0.000301629]
Est. Via Res            : 4.25829(ohm) [8.23269]
Est. Via Cap            : 0.183117(ff)
M1(H) w=0.23(um) s=0.23(um) p=0.61(um) es=0.99(um) cap=0.128(ff/um) res=0.41(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=3.9744(ohm) viaCap=0.186661(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.135(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.63(um) es=0.98(um) cap=0.134(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.183117(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.61(um) es=0.94(um) cap=0.132(ff/um) res=0.302(ohm/um) viaRes=4.25829(ohm) viaCap=0.181299(ff)
M6(V) w=0.44(um) s=0.46(um) p=1.26(um) es=2.08(um) cap=0.11(ff/um) res=0.0836(ohm/um) viaRes=1.3248(ohm) viaCap=0.248205(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 default_emulate_view
Default Analysis Views is default_emulate_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1559.7M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (1764) instances, and (0) nets in Clock clock.
*** End changeClockStatus (cpu=0:00:00.2, real=0:00:00.0, mem=1559.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
*** Removed (0) buffers and (0) inverters in Clock clock.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 1559.738M)
*** End deleteClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=1559.7M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-8086):	The command ckSynthesis is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
***** Allocate Placement Memory Finished (MEM: 1559.738M)

Start to trace clock trees ...
*** Begin Tracer (mem=1559.7M) ***
**INFO: remove cell BUX20 from spec clock, because the cell cannot be placed.
**INFO: remove cell INX20 from spec clock, because the cell cannot be placed.
Tracing Clock clock ...
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/A) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (IMPCK-35):	The fanout_load of the cell's pin (AND2X1/B) is 0.0019. CTS does not support fanout_load which is not equal to 1. Remove -useLibMaxFanout from setCTSMode.
**WARN: (EMS-27):	Message (IMPCK-35) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Reconvergent mux Check for spec:clock 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=1559.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 1559.738M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          14.64(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [3(ps) 3(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clock has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.1 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.1 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------
AND2X1               : RC_CG_DECLONE_HIER_INST/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST41/g12
AND2X1               : U8_syscop_RC_CG_HIER_INST40/g12
AND2X1               : U3_di_RC_CG_HIER_INST4/g12
AND2X1               : U7_banc_RC_CG_HIER_INST9/g13
AND2X1               : U7_banc_RC_CG_HIER_INST39/g13
AND2X1               : U7_banc_RC_CG_HIER_INST38/g13
AND2X1               : U7_banc_RC_CG_HIER_INST37/g13
AND2X1               : U7_banc_RC_CG_HIER_INST36/g13
AND2X1               : U7_banc_RC_CG_HIER_INST35/g13
AND2X1               : U7_banc_RC_CG_HIER_INST34/g13
AND2X1               : U7_banc_RC_CG_HIER_INST33/g13
AND2X1               : U7_banc_RC_CG_HIER_INST32/g13
AND2X1               : U7_banc_RC_CG_HIER_INST31/g13
AND2X1               : U7_banc_RC_CG_HIER_INST30/g13
AND2X1               : U7_banc_RC_CG_HIER_INST29/g13
AND2X1               : U7_banc_RC_CG_HIER_INST28/g13
AND2X1               : U7_banc_RC_CG_HIER_INST27/g13
AND2X1               : U7_banc_RC_CG_HIER_INST26/g13
AND2X1               : U7_banc_RC_CG_HIER_INST25/g13
AND2X1               : U7_banc_RC_CG_HIER_INST24/g13
AND2X1               : U7_banc_RC_CG_HIER_INST23/g13
AND2X1               : U7_banc_RC_CG_HIER_INST22/g13
AND2X1               : U7_banc_RC_CG_HIER_INST21/g13
AND2X1               : U7_banc_RC_CG_HIER_INST20/g13
AND2X1               : U7_banc_RC_CG_HIER_INST19/g13
AND2X1               : U7_banc_RC_CG_HIER_INST18/g13
AND2X1               : U7_banc_RC_CG_HIER_INST17/g13
AND2X1               : U7_banc_RC_CG_HIER_INST16/g13
AND2X1               : U7_banc_RC_CG_HIER_INST15/g13
AND2X1               : U7_banc_RC_CG_HIER_INST14/g13
AND2X1               : U7_banc_RC_CG_HIER_INST13/g13
AND2X1               : U7_banc_RC_CG_HIER_INST12/g13
AND2X1               : U7_banc_RC_CG_HIER_INST11/g13
AND2X1               : U7_banc_RC_CG_HIER_INST10/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST7/g13
AND2X1               : U4_ex_U1_alu_RC_CG_HIER_INST6/g13
AND2X1               : U9_bus_ctrl_RC_CG_HIER_INST42/g13
AND2X1               : U2_ei_RC_CG_HIER_INST3/g12
AND2X1               : U2_ei_RC_CG_HIER_INST2/g12
AND2X1               : U1_pf_RC_CG_HIER_INST1/g12

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.1 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          126(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          126(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          913.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          85.1657 Ohm (user set)
   Net length threshold for resistance checks     :          126 um (derived 200*M2 layer pitch)


****** Clock (clock) Diagnostic check Parameters
Assumed driver input transition                   :          41.1(ps) (derived from INX16)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          15.280500(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [3(ps) 3(ps)]



****** Clock Tree (clock) Structure
Max. Skew           : 400(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (BUX0) (INX0) (INX1) (BUX1) (INX2) (BUX2) (BUX3) (INX3) (BUX4) (INX4) (INX6) (BUX6) (BUX8) (INX8) (INX12) (BUX12) (BUX16) (INX16) 
Nr. Subtrees                    : 42
Nr. Sinks                       : 1723
Nr.          Rising  Sync Pins  : 1723
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_DECLONE_HIER_INST/g12/A)
Output_Pin: (RC_CG_DECLONE_HIER_INST/g12/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (191-leaf) (mem=1567.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 4 topdown clustering. 
Trig. Edge Skew=21[397,418*] N191 B7 G1 A21(21.0) L[3,3] score=48460 cpu=0:00:07.0 mem=1562M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:07.2, real=0:00:07.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=22[398,420]ps N8 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 1

Input_Pin:  (U8_syscop_RC_CG_HIER_INST41/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST41/g12/Q)
Output_Net: (U8_syscop_rc_gclk_5742)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (31-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[306,313*] N31 B2 G1 A3(3.2) L[3,3] C2/1 score=36850 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk_5742 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[305,311]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 2

Input_Pin:  (U8_syscop_RC_CG_HIER_INST40/g12/A)
Output_Pin: (U8_syscop_RC_CG_HIER_INST40/g12/Q)
Output_Net: (U8_syscop_rc_gclk)   
**** CK_START: TopDown Tree Construction for U8_syscop_rc_gclk (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[300,308*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36350 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U8_syscop_rc_gclk (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=8[301,308]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 3

Input_Pin:  (U3_di_RC_CG_HIER_INST4/g12/A)
Output_Pin: (U3_di_RC_CG_HIER_INST4/g12/Q)
Output_Net: (U3_di_rc_gclk)   
**** CK_START: TopDown Tree Construction for U3_di_rc_gclk (174-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=44[380,424*] N174 B9 G1 A26(26.0) L[3,3] score=49200 cpu=0:00:04.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U3_di_rc_gclk (cpu=0:00:04.6, real=0:00:05.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=44[380,424]ps N10 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 4

Input_Pin:  (U7_banc_RC_CG_HIER_INST9/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST9/g13/Q)
Output_Net: (U7_banc_rc_gclk)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[342,349*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40640 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[340,347]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 5

Input_Pin:  (U7_banc_RC_CG_HIER_INST39/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST39/g13/Q)
Output_Net: (U7_banc_rc_gclk_14059)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14059 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[340,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40410 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14059 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[338,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 6

Input_Pin:  (U7_banc_RC_CG_HIER_INST38/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST38/g13/Q)
Output_Net: (U7_banc_rc_gclk_14056)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14056 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[337,344*] N32 B3 G1 A5(5.0) L[3,3] score=40830 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14056 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[335,342]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 7

Input_Pin:  (U7_banc_RC_CG_HIER_INST37/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST37/g13/Q)
Output_Net: (U7_banc_rc_gclk_14053)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14053 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[326,334*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39140 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14053 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=9[326,335]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 8

Input_Pin:  (U7_banc_RC_CG_HIER_INST36/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST36/g13/Q)
Output_Net: (U7_banc_rc_gclk_14050)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14050 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[343,349*] N32 B3 G1 A11(11.0) L[3,3] score=41310 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14050 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[340,347]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 9

Input_Pin:  (U7_banc_RC_CG_HIER_INST35/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST35/g13/Q)
Output_Net: (U7_banc_rc_gclk_14047)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14047 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[331,344*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40160 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14047 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=13[332,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 10

Input_Pin:  (U7_banc_RC_CG_HIER_INST34/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST34/g13/Q)
Output_Net: (U7_banc_rc_gclk_14044)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14044 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[342,348*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40520 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14044 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[340,347]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 11

Input_Pin:  (U7_banc_RC_CG_HIER_INST33/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST33/g13/Q)
Output_Net: (U7_banc_rc_gclk_14041)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14041 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[339,344*] N32 B3 G1 A11(11.0) L[3,3] score=40800 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14041 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[341,345]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 12

Input_Pin:  (U7_banc_RC_CG_HIER_INST32/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST32/g13/Q)
Output_Net: (U7_banc_rc_gclk_14038)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14038 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[337,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40960 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14038 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=15[338,353]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 13

Input_Pin:  (U7_banc_RC_CG_HIER_INST31/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST31/g13/Q)
Output_Net: (U7_banc_rc_gclk_14035)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14035 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[337,342*] trVio=B1(1)ps N32 B3 G1 A5(5.0) L[3,3] score=40740 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14035 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=5[335,340]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 14

Input_Pin:  (U7_banc_RC_CG_HIER_INST30/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST30/g13/Q)
Output_Net: (U7_banc_rc_gclk_14032)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14032 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[336,352*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40910 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14032 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=16[335,351]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 15

Input_Pin:  (U7_banc_RC_CG_HIER_INST29/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST29/g13/Q)
Output_Net: (U7_banc_rc_gclk_14029)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14029 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[327,330*] N32 B3 G1 A4(4.2) L[3,3] score=39480 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14029 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=12[325,337]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 16

Input_Pin:  (U7_banc_RC_CG_HIER_INST28/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST28/g13/Q)
Output_Net: (U7_banc_rc_gclk_14026)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14026 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=22[333,355*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41200 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14026 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=23[332,355]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 17

Input_Pin:  (U7_banc_RC_CG_HIER_INST27/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST27/g13/Q)
Output_Net: (U7_banc_rc_gclk_14023)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14023 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[344,348*] N32 B3 G1 A11(11.0) L[3,3] score=41200 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14023 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[345,349]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 18

Input_Pin:  (U7_banc_RC_CG_HIER_INST26/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST26/g13/Q)
Output_Net: (U7_banc_rc_gclk_14020)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14020 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[332,342*] N32 B3 G1 A11(11.0) L[3,3] score=40630 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14020 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=10[334,344]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 19

Input_Pin:  (U7_banc_RC_CG_HIER_INST25/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST25/g13/Q)
Output_Net: (U7_banc_rc_gclk_14017)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14017 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[336,346*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40350 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14017 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=11[335,346]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 20

Input_Pin:  (U7_banc_RC_CG_HIER_INST24/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST24/g13/Q)
Output_Net: (U7_banc_rc_gclk_14014)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14014 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=16[335,351*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40840 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14014 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=16[337,353]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 21

Input_Pin:  (U7_banc_RC_CG_HIER_INST23/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST23/g13/Q)
Output_Net: (U7_banc_rc_gclk_14011)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14011 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=15[332,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40470 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14011 (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=16[334,350]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 22

Input_Pin:  (U7_banc_RC_CG_HIER_INST22/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST22/g13/Q)
Output_Net: (U7_banc_rc_gclk_14008)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14008 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=12[327,339*] N32 B3 G1 A4(4.2) L[3,3] score=40320 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14008 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:01.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=12[325,337]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 23

Input_Pin:  (U7_banc_RC_CG_HIER_INST21/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST21/g13/Q)
Output_Net: (U7_banc_rc_gclk_14005)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14005 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[324,328*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38560 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14005 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=5[322,327]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 24

Input_Pin:  (U7_banc_RC_CG_HIER_INST20/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST20/g13/Q)
Output_Net: (U7_banc_rc_gclk_14002)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_14002 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[337,343*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39990 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_14002 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[335,342]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 25

Input_Pin:  (U7_banc_RC_CG_HIER_INST19/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST19/g13/Q)
Output_Net: (U7_banc_rc_gclk_13999)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13999 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[330,335*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39190 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13999 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[331,338]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 26

Input_Pin:  (U7_banc_RC_CG_HIER_INST18/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST18/g13/Q)
Output_Net: (U7_banc_rc_gclk_13996)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13996 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[327,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38890 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13996 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=5[329,334]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 27

Input_Pin:  (U7_banc_RC_CG_HIER_INST17/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST17/g13/Q)
Output_Net: (U7_banc_rc_gclk_13993)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13993 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[333,336*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=39370 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13993 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[335,339]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 28

Input_Pin:  (U7_banc_RC_CG_HIER_INST16/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST16/g13/Q)
Output_Net: (U7_banc_rc_gclk_13990)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13990 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=10[338,348*] N32 B5 G1 A13(13.0) L[3,3] score=41300 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13990 (cpu=0:00:00.8, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=10[336,346]ps N6 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 29

Input_Pin:  (U7_banc_RC_CG_HIER_INST15/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST15/g13/Q)
Output_Net: (U7_banc_rc_gclk_13987)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13987 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[327,330*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38760 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13987 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[327,332]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 30

Input_Pin:  (U7_banc_RC_CG_HIER_INST14/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST14/g13/Q)
Output_Net: (U7_banc_rc_gclk_13984)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13984 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[327,332*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=38900 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13984 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[328,333]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 31

Input_Pin:  (U7_banc_RC_CG_HIER_INST13/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST13/g13/Q)
Output_Net: (U7_banc_rc_gclk_13981)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13981 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=2[344,346*] N32 B3 G1 A5(5.0) L[3,3] score=41070 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13981 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=2[342,344]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 32

Input_Pin:  (U7_banc_RC_CG_HIER_INST12/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST12/g13/Q)
Output_Net: (U7_banc_rc_gclk_13978)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13978 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[341,346*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40290 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13978 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[339,344]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 33

Input_Pin:  (U7_banc_RC_CG_HIER_INST11/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST11/g13/Q)
Output_Net: (U7_banc_rc_gclk_13975)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13975 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[342,347*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=40460 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13975 (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[342,348]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 34

Input_Pin:  (U7_banc_RC_CG_HIER_INST10/g13/A)
Output_Pin: (U7_banc_RC_CG_HIER_INST10/g13/Q)
Output_Net: (U7_banc_rc_gclk_13972)   
**** CK_START: TopDown Tree Construction for U7_banc_rc_gclk_13972 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[350,355*] N32 B3 G1 A9(9.0) L[4,4] C3/1 score=41220 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U7_banc_rc_gclk_13972 (cpu=0:00:00.6, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[348,354]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 35

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST7/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk_6887)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[294,307*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36250 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk_6887 (cpu=0:00:01.0, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=13[292,305]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 36

Input_Pin:  (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A)
Output_Pin: (U4_ex_U1_alu_RC_CG_HIER_INST6/g13/Q)
Output_Net: (U4_ex_U1_alu_rc_gclk)   
**** CK_START: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=4[294,298*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=35360 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U4_ex_U1_alu_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=4[292,296]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 37

Input_Pin:  (U9_bus_ctrl_RC_CG_HIER_INST42/g13/A)
Output_Pin: (U9_bus_ctrl_RC_CG_HIER_INST42/g13/Q)
Output_Net: (U9_bus_ctrl_rc_gclk)   
**** CK_START: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=19[314,333*] N32 B3 G1 A4(3.8) L[3,3] score=39730 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U9_bus_ctrl_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=19[317,336]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 38

Input_Pin:  (U2_ei_RC_CG_HIER_INST3/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST3/g12/Q)
Output_Net: (U2_ei_rc_gclk_1264)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk_1264 (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[330,337*] N32 B3 G1 A5(5.0) L[3,3] score=40100 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk_1264 (cpu=0:00:00.7, real=0:00:00.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
3 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=6[328,334]ps N4 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 39

Input_Pin:  (U2_ei_RC_CG_HIER_INST2/g12/A)
Output_Pin: (U2_ei_RC_CG_HIER_INST2/g12/Q)
Output_Net: (U2_ei_rc_gclk)   
**** CK_START: TopDown Tree Construction for U2_ei_rc_gclk (33-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=9[294,304*] N33 B2 G1 A3(3.2) L[3,3] C2/1 score=35930 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U2_ei_rc_gclk (cpu=0:00:00.7, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=10[292,302]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 40

Input_Pin:  (U1_pf_RC_CG_HIER_INST1/g12/A)
Output_Pin: (U1_pf_RC_CG_HIER_INST1/g12/Q)
Output_Net: (U1_pf_rc_gclk)   
**** CK_START: TopDown Tree Construction for U1_pf_rc_gclk (32-leaf) (mem=1561.7M)

Total 3 topdown clustering. 
Trig. Edge Skew=7[304,311*] N32 B2 G1 A3(3.2) L[3,3] C2/1 score=36710 cpu=0:00:00.0 mem=1562M 

**** CK_END: TopDown Tree Construction for U1_pf_rc_gclk (cpu=0:00:00.6, real=0:00:01.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
**** CK_START: Macro Models Generation (mem=1561.7M)

Macro model: Skew=7[302,310]ps N3 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=1561.7M)
SubTree No: 41

Input_Pin:  (NULL)
Output_Pin: (clock)
Output_Net: (clock)   
**** CK_START: TopDown Tree Construction for clock (151-leaf) (41 macro model) (mem=1561.7M)

0: ckNode L0_0_INX8: loc not Legalized (131986 430061)=>(131670 432490) 2um
Total 4 topdown clustering. 
Trig. Edge Skew=195[477,672*] N151 B14 G42 A43(43.0) L[3,5] score=77425 cpu=0:00:07.0 mem=1562M 

**** CK_END: TopDown Tree Construction for clock (cpu=0:00:07.2, real=0:00:07.0, mem=1561.7M)



**** CK_START: Update Database (mem=1561.7M)
14 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.1, real=0:00:00.0, mem=1561.7M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 15.280500 microns (5% of max driving distance).

***** Start Refine Placement.....
*** Starting refinePlace (0:03:35 mem=1561.7M) ***
Total net length = 5.242e+05 (2.431e+05 2.810e+05) (ext = 3.348e+04)
Density distribution unevenness ratio = 8.374%
Move report: Detail placement moves 907 insts, mean move: 14.35 um, max move: 82.98 um
	Max move on inst (U7_banc_rc_gclk_14023__L1_I0): (206.64, 144.57) --> (245.70, 100.65)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1565.7MB
Summary Report:
Instances move: 907 (out of 8765 movable)
Mean displacement: 14.35 um
Max displacement: 82.98 um (Instance: U7_banc_rc_gclk_14023__L1_I0) (206.64, 144.57) -> (245.7, 100.65)
	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
Total net length = 5.242e+05 (2.431e+05 2.810e+05) (ext = 3.348e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1565.7MB
*** Finished refinePlace (0:03:35 mem=1565.7M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.742M)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14023__L1_I0 was moved by 82.98 microns during refinePlace. Original location : (206.64, 144.57), Refined location : (245.7, 100.65)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13996__L3_I0 was moved by 78.1 microns during refinePlace. Original location : (206.64, 144.57), Refined location : (245.7, 105.53)
**WARN: (IMPCK-6323):	The placement of U7_banc_g31692 was moved by 75.59 microns during refinePlace. Original location : (239.4, 144.57), Refined location : (183.33, 164.09)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14044__L3_I0 was moved by 73.23 microns during refinePlace. Original location : (208.53, 144.57), Refined location : (149.94, 159.21)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk__L3_I0 was moved by 73.22 microns during refinePlace. Original location : (189, 149.45), Refined location : (149.94, 183.61)
**WARN: (IMPCK-6323):	The placement of U7_banc_g32182 was moved by 68.35 microns during refinePlace. Original location : (265.23, 139.69), Refined location : (206.64, 149.45)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14059__L3_I0 was moved by 68.33 microns during refinePlace. Original location : (187.11, 149.45), Refined location : (206.64, 100.65)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_13972__L3_I0 was moved by 67.72 microns during refinePlace. Original location : (207.27, 144.57), Refined location : (265.23, 134.81)
**WARN: (IMPCK-6323):	The placement of U7_banc_rc_gclk_14050__L1_I0 was moved by 65.19 microns during refinePlace. Original location : (168.21, 168.97), Refined location : (132.3, 198.25)
**WARN: (IMPCK-6323):	The placement of U7_banc_RC_CG_HIER_INST30/g7 was moved by 64.57 microns during refinePlace. Original location : (180.18, 183.61), Refined location : (125.37, 173.85)
**WARN: (IMPCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 15.2805 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 310...


Refine place movement check finished, CPU=0:00:00.5 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_adr_reg[3]/C 671.2(ps)
Min trig. edge delay at sink(R): U8_syscop_save_msk_reg/C 476.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 476.5~671.2(ps)        0~10(ps)            
Fall Phase Delay               : 469.3~704.7(ps)        0~10(ps)            
Trig. Edge Skew                : 194.7(ps)              400(ps)             
Rise Skew                      : 194.7(ps)              
Fall Skew                      : 235.4(ps)              
Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 145.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 148.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 134.8(ps)              200(ps)             
Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 48.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 70(ps)                 0(ps)               
Min. Fall Sink Tran.           : 65.7(ps)               0(ps)               

view default_emulate_view : skew = 194.7ps (required = 400ps)


Clock Analysis (CPU Time 0:00:00.1)


Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Switching to the default view 'default_emulate_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
Reducing the latency of clock tree 'clock' in 'default_emulate_view' view ...

Calculating pre-route downstream delay for clock tree 'clock'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'clock__L2_I4' from (323820 354410) to (269010 476410)
moving 'U7_banc_rc_gclk_14050__L1_I0' from (132300 198250) to (151830 183610)
moving 'U7_banc_rc_gclk_14023__L1_I0' from (245700 100650) to (206640 100650)
moving 'U7_banc_rc_gclk_14014__L2_I0' from (167580 222650) to (182700 203130)
moving 'clock__L2_I6' from (304290 359290) to (219240 412970)
moving 'clock__L2_I4' from (269010 476410) to (201600 539850)
moving 'U3_di_rc_gclk__L2_I2' from (210420 515450) to (169470 505690)
moving 'clock__L1_I0' from (209160 603290) to (208530 574010)
MaxTriggerDelay: 647.1 (ps)
MinTriggerDelay: 482.9 (ps)
Skew: 164.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.6 real=0:00:01.0 mem=1565.7M) ***
Reducing the skew of clock tree 'clock' in 'default_emulate_view' view ...

moving 'clock__L2_I3' from (284760 354410) to (304290 354410)
MaxTriggerDelay: 641.9 (ps)
MinTriggerDelay: 529.8 (ps)
Skew: 112.1 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=1565.7M) ***
Resized (INX6->INX8): U7_banc_rc_gclk_13990__L2_I2
Resized (INX2->INX4): U4_ex_U1_alu_rc_gclk_6887__L1_I0
Resized (INX2->INX4): U4_ex_U1_alu_rc_gclk__L1_I0
Resized (INX8->INX6): U4_ex_U1_alu_rc_gclk__L2_I0
Resized (INX4->INX6): clock__L2_I2
Resized (INX4->INX6): clock__L2_I4
Resized (INX4->INX2): clock__L2_I5
Resized (INX4->INX6): clock__L2_I6
Resized (INX3->INX1): clock__L3_I0
Resized (INX8->INX6): U8_syscop_rc_gclk__L2_I0
Resized (INX2->INX4): U8_syscop_rc_gclk__L1_I0
resized 11 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 9 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.7 real=0:00:01.0 mem=1565.7M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
*** Starting refinePlace (0:03:36 mem=1565.7M) ***
Total net length = 5.374e+05 (2.510e+05 2.865e+05) (ext = 3.352e+04)
Density distribution unevenness ratio = 7.606%
Move report: Detail placement moves 86 insts, mean move: 7.87 um, max move: 64.56 um
	Max move on inst (U7_banc_rc_gclk_14041__L1_I0): (167.58, 168.97) --> (132.30, 198.25)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
Summary Report:
Instances move: 86 (out of 8765 movable)
Mean displacement: 7.87 um
Max displacement: 64.56 um (Instance: U7_banc_rc_gclk_14041__L1_I0) (167.58, 168.97) -> (132.3, 198.25)
	Length: 24 sites, height: 1 rows, site name: core, cell type: INX16
Total net length = 5.374e+05 (2.510e+05 2.865e+05) (ext = 3.352e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
*** Finished refinePlace (0:03:36 mem=1565.7M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.738M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 653.9(ps)
Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 529.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 529.8~653.9(ps)        0~10(ps)            
Fall Phase Delay               : 521.8~682(ps)          0~10(ps)            
Trig. Edge Skew                : 124.1(ps)              400(ps)             
Rise Skew                      : 124.1(ps)              
Fall Skew                      : 160.2(ps)              
Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 153.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 172.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 170.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 53.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 67.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 60.3(ps)               0(ps)               

view default_emulate_view : skew = 124.1ps (required = 400ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.1)


*** ckSynthesis Opt Latency (cpu=0:00:01.3 real=0:00:02.0 mem=1565.7M) ***
***** Start Refine Placement.....
*** Starting refinePlace (0:03:37 mem=1565.7M) ***
Total net length = 5.379e+05 (2.513e+05 2.866e+05) (ext = 3.352e+04)
Density distribution unevenness ratio = 7.552%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
Summary Report:
Instances move: 0 (out of 8765 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.379e+05 (2.513e+05 2.866e+05) (ext = 3.352e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1565.7MB
*** Finished refinePlace (0:03:37 mem=1565.7M) ***
***** Refine Placement Finished (CPU Time: 0:00:00.4  MEM: 1565.738M)

# Analysis View: default_emulate_view
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 653.9(ps)
Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 529.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 529.8~653.9(ps)        0~10(ps)            
Fall Phase Delay               : 521.8~682(ps)          0~10(ps)            
Trig. Edge Skew                : 124.1(ps)              400(ps)             
Rise Skew                      : 124.1(ps)              
Fall Skew                      : 160.2(ps)              
Max. Rise Buffer Tran.         : 205.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 153.5(ps)              200(ps)             
Max. Rise Sink Tran.           : 172.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 170.5(ps)              200(ps)             
Min. Rise Buffer Tran.         : 53.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 67.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 60.3(ps)               0(ps)               

view default_emulate_view : skew = 124.1ps (required = 400ps)


Clock Analysis (CPU Time 0:00:00.1)


deselect_all
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
route_global_detail

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sun Mar 19 11:09:27 2023
#
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
#WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
#WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET1 is not specified for width 0.230.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#WARNING (NRDB-2077) The below via enclosure for LAYER MET5 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER METTP is not specified for width 0.440.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12084 nets.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1103.05 (MB), peak = 1367.61 (MB)
#Merging special wires using 8 threads...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 19 11:09:31 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 19 11:09:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1001           0        4225    90.34%
#  Metal 2        V         976           0        4225     0.00%
#  Metal 3        H        1001           0        4225    11.93%
#  Metal 4        V         976           0        4225     0.00%
#  Metal 5        H        1001           0        4225     0.00%
#  Metal 6        V         488           0        4225     0.00%
#  --------------------------------------------------------------
#  Total                   5443       0.00%  25350    17.05%
#
#  185 nets (1.53%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.52 (MB), peak = 1367.61 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.97 (MB), peak = 1367.61 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.09 (MB), peak = 1367.61 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 443 (skipped).
#Total number of selected nets for routing = 185.
#Total number of unselected nets (but routable) for routing = 11460 (skipped).
#Total number of nets in the design = 12088.
#
#11460 skipped nets do not have any wires.
#185 routable nets have only global wires.
#185 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                185               0  
#------------------------------------------------
#        Total                185               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                185           11460  
#------------------------------------------------
#        Total                185           11460  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3     86(2.04%)     23(0.54%)      1(0.02%)   (2.60%)
#   Metal 4      1(0.02%)      0(0.00%)      0(0.00%)   (0.02%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     87(0.39%)     23(0.10%)      1(0.00%)   (0.50%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 1.16% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 51853 um.
#Total half perimeter of net bounding box = 32535 um.
#Total wire length on LAYER MET1 = 0 um.
#Total wire length on LAYER MET2 = 1048 um.
#Total wire length on LAYER MET3 = 25354 um.
#Total wire length on LAYER MET4 = 19375 um.
#Total wire length on LAYER MET5 = 5661 um.
#Total wire length on LAYER METTP = 416 um.
#Total number of vias = 6385
#Up-Via Summary (total 6385):
#           
#-----------------------
#  Metal 1         2078
#  Metal 2         1854
#  Metal 3         1830
#  Metal 4          603
#  Metal 5           20
#-----------------------
#                  6385 
#
#Max overcon = 5 tracks.
#Total overcon = 0.50%.
#Worst layer Gcell overcon rate = 2.60%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.25 (MB), peak = 1367.61 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1108.30 (MB), peak = 1367.61 (MB)
#Start Track Assignment.
#Done with 1826 horizontal wires in 1 hboxes and 1228 vertical wires in 1 hboxes.
#Done with 226 horizontal wires in 1 hboxes and 133 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 56158 um.
#Total half perimeter of net bounding box = 32535 um.
#Total wire length on LAYER MET1 = 3154 um.
#Total wire length on LAYER MET2 = 1053 um.
#Total wire length on LAYER MET3 = 25928 um.
#Total wire length on LAYER MET4 = 19415 um.
#Total wire length on LAYER MET5 = 6168 um.
#Total wire length on LAYER METTP = 440 um.
#Total number of vias = 6385
#Up-Via Summary (total 6385):
#           
#-----------------------
#  Metal 1         2078
#  Metal 2         1854
#  Metal 3         1830
#  Metal 4          603
#  Metal 5           20
#-----------------------
#                  6385 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.75 (MB), peak = 1367.61 (MB)
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:02
#Increased memory = 20.10 (MB)
#Total memory = 1113.75 (MB)
#Peak memory = 1367.61 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 63.6% required routing.
#    number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:04, memory = 1299.06 (MB), peak = 1367.61 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.14 (MB), peak = 1367.61 (MB)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1126.14 (MB), peak = 1367.61 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 51753 um.
#Total half perimeter of net bounding box = 32535 um.
#Total wire length on LAYER MET1 = 72 um.
#Total wire length on LAYER MET2 = 3543 um.
#Total wire length on LAYER MET3 = 27854 um.
#Total wire length on LAYER MET4 = 19051 um.
#Total wire length on LAYER MET5 = 1137 um.
#Total wire length on LAYER METTP = 97 um.
#Total number of vias = 6775
#Up-Via Summary (total 6775):
#           
#-----------------------
#  Metal 1         2089
#  Metal 2         1988
#  Metal 3         2157
#  Metal 4          536
#  Metal 5            5
#-----------------------
#                  6775 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:18
#Elapsed time = 00:00:04
#Increased memory = 11.06 (MB)
#Total memory = 1124.81 (MB)
#Peak memory = 1367.61 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:04
#Increased memory = 11.06 (MB)
#Total memory = 1124.81 (MB)
#Peak memory = 1367.61 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:09
#Increased memory = 75.99 (MB)
#Total memory = 1107.36 (MB)
#Peak memory = 1367.61 (MB)
#Number of warnings = 41
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 11:09:36 2023
#
deselect_all
*** Look For Un-Routed Clock Tree Net ***
deselect_all

Routing correlation check
============================================================

Min length threshold value is :: 126 microns

Allowed deviation from route guide is 50%

**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "clock__L4_N2" is 0.756549
**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U3_di_rc_gclk__L2_N1" is 0.751177
**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U4_ex_U1_alu_rc_gclk_6887__L2_N0" is 0.780189
**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U4_ex_U1_alu_rc_gclk__L2_N0" is 0.780288
**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "rc_gclk__L2_N5" is 0.613963
**WARN: (IMPCK-6328):	The utilization of preferred routing layers (layer M3 to M4) for net "U2_ei_rc_gclk_1264__L2_N0" is 0.684130

Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk_1264__L1_N0 has 57.7634 percent resistance deviation between preRoute resistance (61.3612 ohm) and after route resistance (145.279 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14035__L2_N1 has 57.2141 percent resistance deviation between preRoute resistance (227.796 ohm) and after route resistance (532.408 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14041__L1_N0 has 55.3105 percent resistance deviation between preRoute resistance (60.35 ohm) and after route resistance (135.043 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14035__L1_N0 has 55.104 percent resistance deviation between preRoute resistance (54.5889 ohm) and after route resistance (121.59 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14059__L3_N0 has 55.0878 percent resistance deviation between preRoute resistance (529.613 ohm) and after route resistance (1179.22 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net clock__L4_N2 has 53.495 percent resistance deviation between preRoute resistance (292.965 ohm) and after route resistance (629.965 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N5 has 53.4841 percent resistance deviation between preRoute resistance (294.094 ohm) and after route resistance (632.243 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L2_N1 has 53.2984 percent resistance deviation between preRoute resistance (131.998 ohm) and after route resistance (282.641 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14029__L2_N1 has 53.2468 percent resistance deviation between preRoute resistance (256.642 ohm) and after route resistance (548.929 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U3_di_rc_gclk__L2_N7 has 52.8871 percent resistance deviation between preRoute resistance (210.818 ohm) and after route resistance (447.475 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U9_bus_ctrl_rc_gclk__L2_N0 has 52.7489 percent resistance deviation between preRoute resistance (208.085 ohm) and after route resistance (440.382 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14056__L1_N0 has 52.5681 percent resistance deviation between preRoute resistance (64.839 ohm) and after route resistance (136.699 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13981__L2_N1 has 52.4552 percent resistance deviation between preRoute resistance (252.556 ohm) and after route resistance (531.195 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U9_bus_ctrl_rc_gclk__L2_N1 has 52.2363 percent resistance deviation between preRoute resistance (168.672 ohm) and after route resistance (353.14 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_13990__L1_N0 has 52.2355 percent resistance deviation between preRoute resistance (106.11 ohm) and after route resistance (222.153 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14050__L2_N0 has 52.0832 percent resistance deviation between preRoute resistance (272.79 ohm) and after route resistance (569.3 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14056__L2_N1 has 52.0025 percent resistance deviation between preRoute resistance (236.354 ohm) and after route resistance (492.43 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U1_pf_rc_gclk__L2_N0 has 51.909 percent resistance deviation between preRoute resistance (380.838 ohm) and after route resistance (791.91 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U2_ei_rc_gclk_1264__L2_N1 has 51.3541 percent resistance deviation between preRoute resistance (195.904 ohm) and after route resistance (402.713 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (IMPCK-6350):	Clock net U7_banc_rc_gclk_14017__L3_N0 has 51.2543 percent resistance deviation between preRoute resistance (492.664 ohm) and after route resistance (1010.68 ohm) values. This may indicate correlation issues like jogging in routing for this net.
**WARN: (EMS-27):	Message (IMPCK-6350) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Wire resistance checks Finished, CPU=0:00:00.1 
============================================================

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 676.3(ps)
Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 547.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 547.5~676.3(ps)        0~10(ps)            
Fall Phase Delay               : 545.2~708.9(ps)        0~10(ps)            
Trig. Edge Skew                : 128.8(ps)              400(ps)             
Rise Skew                      : 128.8(ps)              
Fall Skew                      : 163.7(ps)              
Max. Rise Buffer Tran.         : 204.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 154.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 172.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 62(ps)                 0(ps)               

view default_emulate_view : skew = 128.8ps (required = 400ps)


Clock Analysis (CPU Time 0:00:00.1)


setting up for view 'default_emulate_view'...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Selecting the worst MMMC view of clock tree 'clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1647.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1647.3M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N6
select_net clock__L2_N5
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N1
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N1
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L3_N0
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N1
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L2_N1
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L2_N1
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L2_N1
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L2_N1
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default_emulate_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N6
select_net clock__L2_N5
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N1
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N1
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L3_N0
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N1
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L2_N1
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L2_N1
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L2_N1
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L2_N1
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

# Analysis View: default_emulate_view
********** Clock clock Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U7_banc_registres_reg[5][18]/C 676.3(ps)
Min trig. edge delay at sink(R): U4_ex_U1_alu_hilo_reg[40]/C 547.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 547.5~676.3(ps)        0~10(ps)            
Fall Phase Delay               : 545.2~708.9(ps)        0~10(ps)            
Trig. Edge Skew                : 128.8(ps)              400(ps)             
Rise Skew                      : 128.8(ps)              
Fall Skew                      : 163.7(ps)              
Max. Rise Buffer Tran.         : 204.4(ps)              200(ps)             
Max. Fall Buffer Tran.         : 154.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 175.1(ps)              200(ps)             
Max. Fall Sink Tran.           : 172.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 53.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 48.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 69.4(ps)               0(ps)               
Min. Fall Sink Tran.           : 62(ps)                 0(ps)               

view default_emulate_view : skew = 128.8ps (required = 400ps)


Clock clock has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide minimips.rguide ....
Clock Analysis (CPU Time 0:00:00.1)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          310
Check route layer follows preference              :          0
Check route follows guide                         :          6
clock gating checks                               :          0
Wire resistance checks                            :          90

*** End ckSynthesis (cpu=0:01:16, real=0:00:59.0, mem=1651.0M) ***
default_emulate_constraint_mode
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
**WARN: (IMPCK-8086):	The command ckECO is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to a CCOpt-based flow.
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD OR8X0 OR8X1 OR7X0 OR7X1 ON333X0 ON333X1 ON332X0 ON332X1 ON331X0 ON331X1 ON322X0 ON322X1 OA333X0 OA333X1 OA332X0 OA332X1 OA331X0 OA331X1 OA322X0 OA322X1 NO8X0 NO8X1 NO7X0 NO7X1 NA8X0 NA8X1 NA7X0 NA7X1 LSOGCPX0 LSOGCPX1 LSOGCPX2 LSOGCPX3 LSOGCPX4 LSOGCPX6 LSOGCPX8 LSOGCNX0 LSOGCNX1 LSOGCNX2 LSOGCNX3 LSOGCNX4 LSOGCNX6 LSOGCNX8 LSGCPX0 LSGCPX1 LSGCPX2 LSGCPX3 LSGCPX4 LSGCPX6 LSGCPX8 LSGCNX0 LSGCNX1 LSGCNX2 LSGCNX3 LSGCNX4 LSGCNX6 LSGCNX8 LGCPX0 LGCPX1 LGCPX2 LGCPX3 LGCPX4 LGCPX6 LGCPX8 LGCNX0 LGCNX1 LGCNX2 LGCNX3 LGCNX4 LGCNX6 LGCNX8 FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 AO333X0 AO333X1 AO332X0 AO332X1 AO331X0 AO331X1 AO322X0 AO322X1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 AND8X0 AND8X1 AND7X0 AND7X1 AN333X0 AN333X1 AN332X0 AN332X1 AN331X0 AN331X1 AN322X0 AN322X1 
List of dont touch cells: VDDRPADP VDDPADP VDDORPADP VDDOPADP VDDIPADP VDDCPADP POWERCUTP ILP ILHDP JLP JLGDP ILUDP ISHDP JSGDP JSP ISP ISUDP JCAP ICAP ITP ITUDP ITHDP JTGDP JTP ICUDP ICP ICHDP JCP JCGDP GNDRPADP GNDORPADP GNDOPADP GNDIPADP FILLER60P FILLER50P FILLER40P FILLER20P FILLER10P FILLER05P FILLER02P FILLER01P CORNERP CORNERESDP CORNERBP APR15DP APR15P APR10P APR10DP APR04DP APR04P BT1P BBTUD1P BBTHD1P BBT1P BBSUD1P BBSHD1P BBS1P BBLUD1P BBLHD1P BBL1P BBCUD1P BBCHD1P BBCA1P BBC1P BT2SP BBTUD2SP BBTHD2SP BBT2SP BBSUD2SP BBSHD2SP BBS2SP BBLUD2SP BBLHD2SP BBL2SP BBCUD2SP BBCHD2SP BBCA2SP BBC2SP BT2P BBTUD2P BBTHD2P BBT2P BBSUD2P BBSHD2P BBS2P BBLUD2P BBLHD2P BBL2P BBCUD2P BBCHD2P BBCA2P BBC2P BT4SP BBTUD4SP BBTHD4SP BBT4SP BBSUD4SP BBSHD4SP BBS4SP BBLUD4SP BBLHD4SP BBL4SP BBCUD4SP BBCHD4SP BBCA4SP BBC4SP BT8SP BBTUD8SP BBTHD8SP BBT8SP BBSUD8SP BBSHD8SP BBS8SP BBLUD8SP BBLHD8SP BBL8SP BBCUD8SP BBCHD8SP BBCA8SP BBC8SP BT4SMP BBTUD4SMP BBTHD4SMP BBT4SMP BBSUD4SMP BBSHD4SMP BBS4SMP BBLUD4SMP BBLHD4SMP BBL4SMP BBCUD4SMP BBCHD4SMP BBCA4SMP BBC4SMP APR01P APR01DP BT4P BBTUD4P BBTHD4P BBT4P BBSUD4P BBSHD4P BBS4P BBLUD4P BBLHD4P BBL4P BBCUD4P BBCHD4P BBCA4P BBC4P BT8SMP BBTUD8SMP BBTHD8SMP BBT8SMP BBSUD8SMP BBSHD8SMP BBS8SMP BBLUD8SMP BBLHD8SMP BBL8SMP BBCUD8SMP BBCHD8SMP BBCA8SMP BBC8SMP BT16SP BBTUD16SP BBTHD16SP BBT16SP BBSUD16SP BBSHD16SP BBS16SP BBLUD16SP BBLHD16SP BBL16SP BBCUD16SP BBCHD16SP BBCA16SP BBC16SP BT24SP BBTUD24SP BBTHD24SP BBT24SP BBSUD24SP BBSHD24SP BBS24SP BBLUD24SP BBLHD24SP BBL24SP BBCUD24SP BBCHD24SP BBCA24SP BBC24SP BT8P BBTUD8P BBTHD8P BBT8P BBSUD8P BBSHD8P BBS8P BBLUD8P BBLHD8P BBL8P BBCUD8P BBCHD8P BBCA8P BBC8P BT16SMP BBTUD16SMP BBTHD16SMP BBT16SMP BBSUD16SMP BBSHD16SMP BBS16SMP BBLUD16SMP BBLHD16SMP BBL16SMP BBCUD16SMP BBCHD16SMP BBCA16SMP BBC16SMP BT24SMP BBTUD24SMP BBTHD24SMP BBT24SMP BBSUD24SMP BBSHD24SMP BBS24SMP BBLUD24SMP BBLHD24SMP BBL24SMP BBCUD24SMP BBCHD24SMP BBCA24SMP BBC24SMP BT16P BBTUD16P BBTHD16P BBT16P BBSUD16P BBSHD16P BBS16P BBLUD16P BBLHD16P BBL16P BBCUD16P BBCHD16P BBCA16P BBC16P BT24P BBTUD24P BBTHD24P BBT24P BBSUD24P BBSHD24P BBS24P BBLUD24P BBLHD24P BBL24P BBCUD24P BBCHD24P BBCA24P BBC24P BOTGD8SP BOTGD8SMP BOTGD8P BOTGD4SP BOTGD4SMP BOTGD4P BOTGD2SP BOTGD2P BOTGD24SP BOTGD24SMP BOTGD24P BOTGD1P BOTGD16SP BOTGD16SMP BOTGD16P BOT8SP BOT8SMP BOT8P BOT4SP BOT4SMP BOT4P BOT2SP BOT2P BOT24SP BOT24SMP BOT24P BOT1P BOT16SP BOT16SMP BOT16P BOSGD8SP BOSGD8SMP BOSGD8P BOSGD4SP BOSGD4SMP BOSGD4P BOSGD2SP BOSGD2P BOSGD24SP BOSGD24SMP BOSGD24P BOSGD1P BOSGD16SP BOSGD16SMP BOSGD16P BOS8SP BOS8SMP BOS8P BOS4SP BOS4SMP BOS4P BOS2SP BOS2P BOS24SP BOS24SMP BOS24P BOS1P BOS16SP BOS16SMP BOS16P BOLGD8SP BOLGD8SMP BOLGD8P BOLGD4SP BOLGD4SMP BOLGD4P BOLGD2SP BOLGD2P BOLGD24SP BOLGD24SMP BOLGD24P BOLGD1P BOLGD16SP BOLGD16SMP BOLGD16P BOL8SP BOL8SMP BOL8P BOL4SP BOL4SMP BOL4P BOL2SP BOL2P BOL24SP BOL24SMP BOL24P BOL1P BOL16SP BOL16SMP BOL16P BOCGD8SP BOCGD8SMP BOCGD8P BOCGD4SP BOCGD4SMP BOCGD4P BOCGD2SP BOCGD2P BOCGD24SP BOCGD24SMP BOCGD24P BOCGD1P BOCGD16SP BOCGD16SMP BOCGD16P BOCA8SP BOCA8SMP BOCA8P BOCA4SP BOCA4SMP BOCA4P BOCA2SP BOCA2P BOCA24SP BOCA24SMP BOCA24P BOCA1P BOCA16SP BOCA16SMP BOCA16P BOC8SP BOC8SMP BOC8P BOC4SP BOC4SMP BOC4P BOC2SP BOC2P BOC24SP BOC24SMP BOC24P BOC1P BOC16SP BOC16SMP BOC16P BD8SP BD8SMP BD8P BD4SP BD4SMP BD4P BD2SP BD2P BD24SP BD24SMP BD24P BD1P BD16SP BD16SMP BD16P APR00P APR00DP SIGNALHOLD FEEDCAP7LP FEEDCAP7 FEEDCAP5LP FEEDCAP5 FEEDCAP25LP FEEDCAP25 FEEDCAP2 FEEDCAP15LP FEEDCAP15 FEEDCAP10LP FEEDCAP10 FEED5 FEED25 FEED2 FEED10 FEED1 ANTENNACELLN5 ANTENNACELLN25 ANTENNACELLN2 ANTENNACELLN10 ANTENNACELL5 ANTENNACELL25 ANTENNACELL2 ANTENNACELL10 
List of valid cells: BUX0 BUX1 BUX2 BUX3 BUX4 BUX6 BUX8 BUX12 BUX16 BUX20 INX0 INX1 INX2 INX3 INX4 INX6 INX8 INX12 INX16 INX20 
***** Doing trialRoute -handlePreroute.

eval_legacy { trialRoute -handlePreRoute }
*** Starting trialRoute (mem=1651.0M) ***

There are 0 guide points passed to route_trial for fixed pins.
There are 0 guide points passed to route_trial for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 185

Phase 1a-1d Overflow: 1.98% H + 1.29% V (0:00:00.4 1651.0M)

Phase 1e-1f Overflow: 1.30% H + 0.66% V (0:00:00.2 1651.0M)

Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Phase 1l Overflow: 2.21% H + 2.93% V (0:00:00.7 1659.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	33	 0.13%	25	 0.10%
 -4:	34	 0.14%	19	 0.08%
 -3:	57	 0.23%	55	 0.22%
 -2:	102	 0.42%	132	 0.54%
 -1:	149	 0.61%	341	 1.39%
--------------------------------------
  0:	307	 1.25%	728	 2.96%
  1:	360	 1.47%	723	 2.94%
  2:	437	 1.78%	933	 3.80%
  3:	570	 2.32%	1384	 5.63%
  4:	826	 3.36%	1848	 7.52%
  5:	21695	88.30%	18382	74.81%


Total length: 7.072e+05um, number of vias: 102671
M1(H) length: 7.393e+01um, number of vias: 41242
M2(V) length: 1.729e+05um, number of vias: 37263
M3(H) length: 1.986e+05um, number of vias: 15272
M4(V) length: 1.859e+05um, number of vias: 7739
M5(H) length: 1.202e+05um, number of vias: 1155
M6(V) length: 2.962e+04um

Peak Memory Usage was 1659.0M 
*** Finished trialRoute (cpu=0:00:03.6 real=0:00:02.4 mem=1659.0M) ***

Extraction called for design 'minimips' of instances=14373 and nets=12088 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1659.016M)
setting up for view 'default_emulate_view'...

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_adr_reg[24]/C 489.8(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[27]/C 347.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 347.8~489.8(ps)        0~10(ps)            
Fall Phase Delay               : 387.6~545.3(ps)        0~10(ps)            
Trig. Edge Skew                : 142(ps)                400(ps)             
Rise Skew                      : 142(ps)                
Fall Skew                      : 157.7(ps)              
Max. Rise Buffer Tran.         : 140(ps)                200(ps)             
Max. Fall Buffer Tran.         : 117.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 118.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               

view default_emulate_view : skew = 142ps (required = 400ps)


Clock Analysis (CPU Time 0:00:00.1)


Switching to the default view 'default_emulate_view' ...
Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=1659.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N6
select_net clock__L2_N5
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N1
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N1
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L3_N0
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N1
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L2_N1
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L2_N1
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L2_N1
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L2_N1
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the buffer chains at roots are modified by the re-build process.

Enabling 8 Threads ...
Multi-CPU acceleration using 8 CPU(s).
Selecting the worst MMMC view of clock tree 'clock' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.1 real=0:00:00.0 mem=1659.0M) ***
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N6
select_net clock__L2_N5
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N1
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N1
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L3_N0
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N1
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L2_N1
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L2_N1
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L2_N1
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L2_N1
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

*** None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'default_emulate_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
deselect_all
select_net clock__L4_N3
select_net clock__L4_N2
select_net clock__L4_N1
select_net clock__L4_N0
select_net clock__L3_N1
select_net clock__L3_N0
select_net clock__L2_N6
select_net clock__L2_N5
select_net clock__L2_N4
select_net clock__L2_N3
select_net clock__L2_N2
select_net clock__L2_N1
select_net clock__L2_N0
select_net clock__L1_N0
select_net U1_pf_rc_gclk__L2_N0
select_net U1_pf_rc_gclk__L1_N0
select_net U2_ei_rc_gclk__L2_N0
select_net U2_ei_rc_gclk__L1_N0
select_net U2_ei_rc_gclk_1264__L2_N1
select_net U2_ei_rc_gclk_1264__L2_N0
select_net U2_ei_rc_gclk_1264__L1_N0
select_net U9_bus_ctrl_rc_gclk__L2_N1
select_net U9_bus_ctrl_rc_gclk__L2_N0
select_net U9_bus_ctrl_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk__L2_N0
select_net U4_ex_U1_alu_rc_gclk__L1_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L2_N0
select_net U4_ex_U1_alu_rc_gclk_6887__L1_N0
select_net U7_banc_rc_gclk_13972__L3_N0
select_net U7_banc_rc_gclk_13972__L2_N0
select_net U7_banc_rc_gclk_13972__L1_N0
select_net U7_banc_rc_gclk_13975__L3_N0
select_net U7_banc_rc_gclk_13975__L2_N0
select_net U7_banc_rc_gclk_13975__L1_N0
select_net U7_banc_rc_gclk_13978__L3_N0
select_net U7_banc_rc_gclk_13978__L2_N0
select_net U7_banc_rc_gclk_13978__L1_N0
select_net U7_banc_rc_gclk_13981__L2_N1
select_net U7_banc_rc_gclk_13981__L2_N0
select_net U7_banc_rc_gclk_13981__L1_N0
select_net U7_banc_rc_gclk_13984__L3_N0
select_net U7_banc_rc_gclk_13984__L2_N0
select_net U7_banc_rc_gclk_13984__L1_N0
select_net U7_banc_rc_gclk_13987__L3_N0
select_net U7_banc_rc_gclk_13987__L2_N0
select_net U7_banc_rc_gclk_13987__L1_N0
select_net U7_banc_rc_gclk_13990__L2_N3
select_net U7_banc_rc_gclk_13990__L2_N2
select_net U7_banc_rc_gclk_13990__L2_N1
select_net U7_banc_rc_gclk_13990__L2_N0
select_net U7_banc_rc_gclk_13990__L1_N0
select_net U7_banc_rc_gclk_13993__L3_N0
select_net U7_banc_rc_gclk_13993__L2_N0
select_net U7_banc_rc_gclk_13993__L1_N0
select_net U7_banc_rc_gclk_13996__L3_N0
select_net U7_banc_rc_gclk_13996__L2_N0
select_net U7_banc_rc_gclk_13996__L1_N0
select_net U7_banc_rc_gclk_13999__L3_N0
select_net U7_banc_rc_gclk_13999__L2_N0
select_net U7_banc_rc_gclk_13999__L1_N0
select_net U7_banc_rc_gclk_14002__L3_N0
select_net U7_banc_rc_gclk_14002__L2_N0
select_net U7_banc_rc_gclk_14002__L1_N0
select_net U7_banc_rc_gclk_14005__L3_N0
select_net U7_banc_rc_gclk_14005__L2_N0
select_net U7_banc_rc_gclk_14005__L1_N0
select_net U7_banc_rc_gclk_14008__L2_N1
select_net U7_banc_rc_gclk_14008__L2_N0
select_net U7_banc_rc_gclk_14008__L1_N0
select_net U7_banc_rc_gclk_14011__L3_N0
select_net U7_banc_rc_gclk_14011__L2_N0
select_net U7_banc_rc_gclk_14011__L1_N0
select_net U7_banc_rc_gclk_14014__L3_N0
select_net U7_banc_rc_gclk_14014__L2_N0
select_net U7_banc_rc_gclk_14014__L1_N0
select_net U7_banc_rc_gclk_14017__L3_N0
select_net U7_banc_rc_gclk_14017__L2_N0
select_net U7_banc_rc_gclk_14017__L1_N0
select_net U7_banc_rc_gclk_14020__L2_N1
select_net U7_banc_rc_gclk_14020__L2_N0
select_net U7_banc_rc_gclk_14020__L1_N0
select_net U7_banc_rc_gclk_14023__L2_N1
select_net U7_banc_rc_gclk_14023__L2_N0
select_net U7_banc_rc_gclk_14023__L1_N0
select_net U7_banc_rc_gclk_14026__L3_N0
select_net U7_banc_rc_gclk_14026__L2_N0
select_net U7_banc_rc_gclk_14026__L1_N0
select_net U7_banc_rc_gclk_14029__L2_N1
select_net U7_banc_rc_gclk_14029__L2_N0
select_net U7_banc_rc_gclk_14029__L1_N0
select_net U7_banc_rc_gclk_14032__L3_N0
select_net U7_banc_rc_gclk_14032__L2_N0
select_net U7_banc_rc_gclk_14032__L1_N0
select_net U7_banc_rc_gclk_14035__L2_N1
select_net U7_banc_rc_gclk_14035__L2_N0
select_net U7_banc_rc_gclk_14035__L1_N0
select_net U7_banc_rc_gclk_14038__L3_N0
select_net U7_banc_rc_gclk_14038__L2_N0
select_net U7_banc_rc_gclk_14038__L1_N0
select_net U7_banc_rc_gclk_14041__L2_N1
select_net U7_banc_rc_gclk_14041__L2_N0
select_net U7_banc_rc_gclk_14041__L1_N0
select_net U7_banc_rc_gclk_14044__L3_N0
select_net U7_banc_rc_gclk_14044__L2_N0
select_net U7_banc_rc_gclk_14044__L1_N0
select_net U7_banc_rc_gclk_14047__L3_N0
select_net U7_banc_rc_gclk_14047__L2_N0
select_net U7_banc_rc_gclk_14047__L1_N0
select_net U7_banc_rc_gclk_14050__L2_N1
select_net U7_banc_rc_gclk_14050__L2_N0
select_net U7_banc_rc_gclk_14050__L1_N0
select_net U7_banc_rc_gclk_14053__L3_N0
select_net U7_banc_rc_gclk_14053__L2_N0
select_net U7_banc_rc_gclk_14053__L1_N0
select_net U7_banc_rc_gclk_14056__L2_N1
select_net U7_banc_rc_gclk_14056__L2_N0
select_net U7_banc_rc_gclk_14056__L1_N0
select_net U7_banc_rc_gclk_14059__L3_N0
select_net U7_banc_rc_gclk_14059__L2_N0
select_net U7_banc_rc_gclk_14059__L1_N0
select_net U7_banc_rc_gclk__L3_N0
select_net U7_banc_rc_gclk__L2_N0
select_net U7_banc_rc_gclk__L1_N0
select_net U3_di_rc_gclk__L2_N7
select_net U3_di_rc_gclk__L2_N6
select_net U3_di_rc_gclk__L2_N5
select_net U3_di_rc_gclk__L2_N4
select_net U3_di_rc_gclk__L2_N3
select_net U3_di_rc_gclk__L2_N2
select_net U3_di_rc_gclk__L2_N1
select_net U3_di_rc_gclk__L2_N0
select_net U3_di_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk__L2_N0
select_net U8_syscop_rc_gclk__L1_N0
select_net U8_syscop_rc_gclk_5742__L2_N0
select_net U8_syscop_rc_gclk_5742__L1_N0
select_net rc_gclk__L2_N5
select_net rc_gclk__L2_N4
select_net rc_gclk__L2_N3
select_net rc_gclk__L2_N2
select_net rc_gclk__L2_N1
select_net rc_gclk__L2_N0
select_net rc_gclk__L1_N0
select_net clock
select_net U1_pf_rc_gclk
select_net U2_ei_rc_gclk
select_net U2_ei_rc_gclk_1264
select_net U3_di_rc_gclk
select_net U4_ex_U1_alu_rc_gclk
select_net U4_ex_U1_alu_rc_gclk_6887
select_net U7_banc_rc_gclk
select_net U7_banc_rc_gclk_13972
select_net U7_banc_rc_gclk_13975
select_net U7_banc_rc_gclk_13978
select_net U7_banc_rc_gclk_13981
select_net U7_banc_rc_gclk_13984
select_net U7_banc_rc_gclk_13987
select_net U7_banc_rc_gclk_13990
select_net U7_banc_rc_gclk_13993
select_net U7_banc_rc_gclk_13996
select_net U7_banc_rc_gclk_13999
select_net U7_banc_rc_gclk_14002
select_net U7_banc_rc_gclk_14005
select_net U7_banc_rc_gclk_14008
select_net U7_banc_rc_gclk_14011
select_net U7_banc_rc_gclk_14014
select_net U7_banc_rc_gclk_14017
select_net U7_banc_rc_gclk_14020
select_net U7_banc_rc_gclk_14023
select_net U7_banc_rc_gclk_14026
select_net U7_banc_rc_gclk_14029
select_net U7_banc_rc_gclk_14032
select_net U7_banc_rc_gclk_14035
select_net U7_banc_rc_gclk_14038
select_net U7_banc_rc_gclk_14041
select_net U7_banc_rc_gclk_14044
select_net U7_banc_rc_gclk_14047
select_net U7_banc_rc_gclk_14050
select_net U7_banc_rc_gclk_14053
select_net U7_banc_rc_gclk_14056
select_net U7_banc_rc_gclk_14059
select_net U8_syscop_rc_gclk
select_net U8_syscop_rc_gclk_5742
select_net U9_bus_ctrl_rc_gclk
select_net rc_gclk
deselect_all
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.

# Analysis View: default_emulate_view
********** Clock clock Post-CTS Timing Analysis **********
Nr. of Subtrees                : 42
Nr. of Sinks                   : 1723
Nr. of Buffer                  : 143
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 3(ps)
Root Fall Input Tran           : 3(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): U3_di_DI_adr_reg[24]/C 489.8(ps)
Min trig. edge delay at sink(R): U2_ei_EI_adr_reg[27]/C 347.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 347.8~489.8(ps)        0~10(ps)            
Fall Phase Delay               : 387.6~545.3(ps)        0~10(ps)            
Trig. Edge Skew                : 142(ps)                400(ps)             
Rise Skew                      : 142(ps)                
Fall Skew                      : 157.7(ps)              
Max. Rise Buffer Tran.         : 140(ps)                200(ps)             
Max. Fall Buffer Tran.         : 117.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 118.8(ps)              200(ps)             
Max. Fall Sink Tran.           : 116.7(ps)              200(ps)             
Min. Rise Buffer Tran.         : 4(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 4(ps)                  0(ps)               
Min. Rise Sink Tran.           : 39.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               

view default_emulate_view : skew = 142ps (required = 400ps)


Generating Clock Analysis Report clock_report/clock.postCTS.report ....
Clock Analysis (CPU Time 0:00:00.1)


*** End ckECO (cpu=0:00:05.8, real=0:00:04.0, mem=1659.0M) ***
**clockDesign ... cpu = 0:01:22, real = 0:01:03, mem = 1651.0M **
eval_legacy { report_message -end_cmd }

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPCK-35            82  The fanout_load of the cell's pin (%s/%s...
WARNING   IMPCK-6324           1  More than %d instances moved during refi...
WARNING   IMPCK-6323          10  The placement of %s was moved by %g micr...
WARNING   IMPCK-6328           6  The utilization of preferred routing lay...
WARNING   IMPCK-6350          90  Clock net %s has %g percent resistance d...
WARNING   IMPCK-8086           4  The command %s is obsolete and will be r...
WARNING   IMPTCM-77           17  Option "%s" for command %s is obsolete a...
*** Message Summary: 211 warning(s), 0 error(s)

opt_design -post_cts
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
default_emulate_view
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1651.0M, totSessionCpu=0:04:21 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1651.0M)
*info: There are 10 candidate Buffer cells
*info: There are 10 candidate Inverter cells
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2172.53 CPU=0:00:04.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:04.7  real=0:00:01.0  mem= 2172.5M) ***
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:01.0 totSessionCpu=0:04:31 mem=2172.5M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.037  |
|           TNS (ns):| -36.119 |
|    Violating Paths:|   31    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     21 (21)      |   -0.221   |     52 (52)      |
|   max_tran     |     17 (752)     |   -1.575   |     48 (783)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.326%
------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:06, mem = 1705.1M, totSessionCpu=0:04:32 **
** INFO : this run is activating low effort ccoptDesign flow
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.
**ERROR: (IMPSE-212):	Syntax mapping: Un-mached '{' and '}' for command 'reportVtInstCount'.

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (default_emulate_view) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_db power_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = default_emulate_view
Number of VT partitions  = 3
Standard cells in design = 810
Instances in design      = 10529

Instance distribution across the VT partitions:

 LVT : inst = 5180 (49.2%), cells = 557 (69%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5180 (49.2%)

 SVT : inst = 5348 (50.8%), cells = 197 (24%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 5348 (50.8%)

 HVT : inst = 1 (0.0%), cells = 29 (4%)
   Lib D_CELLS_MOSST_typ_1_80V_25C : inst = 1 (0.0%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1705.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1705.1M) ***
*** Starting optimizing excluded clock nets MEM= 1705.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1705.1M) ***
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt DRV Optimization
GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    79   |  1799   |    94   |     94  |     0   |     0   |     0   |     0   | -2.04 |          0|          0|          0|  78.33  |            |           |
|    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -1.20 |         27|          0|         47|  78.51  |   0:00:04.0|    2436.2M|
|    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -1.20 |          0|          0|          0|  78.51  |   0:00:00.0|    2436.2M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:09.9 real=0:00:04.0 mem=2436.2M) ***

*** Starting refinePlace (0:04:48 mem=2436.2M) ***
Total net length = 5.564e+05 (2.587e+05 2.977e+05) (ext = 3.298e+04)
Density distribution unevenness ratio = 4.429%
Density distribution unevenness ratio = 4.394%
Move report: Timing Driven Placement moves 862 insts, mean move: 12.37 um, max move: 60.77 um
	Max move on inst (U7_banc_g31742): (104.58, 266.57) --> (116.55, 217.77)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2436.2MB
Density distribution unevenness ratio = 4.379%
Move report: Detail placement moves 1439 insts, mean move: 9.43 um, max move: 42.68 um
	Max move on inst (U7_banc_g34612): (163.17, 266.57) --> (200.97, 271.45)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2440.2MB
Summary Report:
Instances move: 1605 (out of 10372 movable)
Mean displacement: 13.23 um
Max displacement: 70.06 um (Instance: U7_banc_g31742) (104.58, 266.57) -> (120.96, 212.89)
	Length: 6 sites, height: 1 rows, site name: core, cell type: ON22X1
Total net length = 5.635e+05 (2.628e+05 3.007e+05) (ext = 3.299e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2440.2MB
*** Finished refinePlace (0:04:50 mem=2440.2M) ***
*** maximum move = 70.06 um ***
*** Finished re-routing un-routed nets (2440.2M) ***

*** Finish Physical Update (cpu=0:00:03.0 real=0:00:01.0 mem=2446.2M) ***
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------
     Summary (cpu=0.30min real=0.17min mem=1717.1M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.202  |
|           TNS (ns):| -14.921 |
|    Violating Paths:|   20    |
|          All Paths:|  1765   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.514%
Routing Overflow: 2.21% H and 2.93% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:31, real = 0:00:18, mem = 1717.1M, totSessionCpu=0:04:52 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -1.202
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt Optimization in TNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 185 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 185 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.202 TNS Slack -14.921 Density 78.51
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -1.202|   -1.202| -14.921|  -14.921|    78.51%|   0:00:00.0| 2490.2M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.998|   -0.998| -11.078|  -11.078|    78.52%|   0:00:01.0| 2508.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.740|   -0.740|  -6.831|   -6.831|    78.52%|   0:00:01.0| 2511.7M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.686|   -0.686|  -6.012|   -6.012|    78.53%|   0:00:00.0| 2538.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.675|   -0.675|  -5.862|   -5.862|    78.53%|   0:00:01.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.536|   -0.536|  -2.909|   -2.909|    78.54%|   0:00:00.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|  -0.317|   -0.317|  -1.948|   -1.948|    78.54%|   0:00:01.0| 2557.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[56]/D              |
|  -0.298|   -0.298|  -1.779|   -1.779|    78.55%|   0:00:01.0| 2596.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.295|   -0.295|  -1.575|   -1.575|    78.56%|   0:00:00.0| 2596.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|  -0.295|   -0.295|  -1.391|   -1.391|    78.57%|   0:00:01.0| 2596.0M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|  -0.184|   -0.184|  -0.828|   -0.828|    78.58%|   0:00:01.0| 2596.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.157|   -0.157|  -0.669|   -0.669|    78.59%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.132|   -0.132|  -0.540|   -0.540|    78.60%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.132|   -0.132|  -0.520|   -0.520|    78.60%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.102|   -0.102|  -0.347|   -0.347|    78.61%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.078|   -0.078|  -0.223|   -0.223|    78.62%|   0:00:01.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|  -0.044|   -0.044|  -0.083|   -0.083|    78.63%|   0:00:00.0| 2615.1M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:01.0| 2615.1M|                  NA|       NA| NA                                       |
|   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2615.1M|default_emulate_view|       NA| NA                                       |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.1 real=0:00:11.0 mem=2615.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.2 real=0:00:11.0 mem=2615.1M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
*** Starting refinePlace (0:05:28 mem=2615.1M) ***
Total net length = 5.815e+05 (2.797e+05 3.018e+05) (ext = 3.301e+04)
Density distribution unevenness ratio = 4.352%
Density distribution unevenness ratio = 4.338%
Move report: Detail placement moves 199 insts, mean move: 4.88 um, max move: 16.06 um
	Max move on inst (U4_ex_U1_alu_g20705): (345.24, 369.05) --> (351.54, 359.29)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2615.3MB
Summary Report:
Instances move: 199 (out of 10394 movable)
Mean displacement: 4.88 um
Max displacement: 16.06 um (Instance: U4_ex_U1_alu_g20705) (345.24, 369.05) -> (351.54, 359.29)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 5.815e+05 (2.797e+05 3.018e+05) (ext = 3.301e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2615.3MB
*** Finished refinePlace (0:05:28 mem=2615.2M) ***
*** maximum move = 16.06 um ***
*** Finished re-routing un-routed nets (2615.2M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2615.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64

*** Finish post-CTS Setup Fixing (cpu=0:00:29.9 real=0:00:13.0 mem=2615.2M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.61min real=0.33min mem=1817.5M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.302  |  4.357  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.637%
Routing Overflow: 2.21% H and 2.93% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:08, real = 0:00:39, mem = 1815.5M, totSessionCpu=0:05:29 **
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt Optimization in WNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 185 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 185 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2540.6M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.050|    0.050|   0.000|    0.000|    78.64%|   0:00:01.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.050|    0.050|   0.000|    0.000|    78.64%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=2542.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:01.0 mem=2542.3M) ***
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 78.64
*** Starting refinePlace (0:05:38 mem=2542.3M) ***
Total net length = 5.825e+05 (2.805e+05 3.020e+05) (ext = 3.302e+04)
Density distribution unevenness ratio = 4.359%
Density distribution unevenness ratio = 4.346%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
Summary Report:
Instances move: 0 (out of 10394 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.825e+05 (2.805e+05 3.020e+05) (ext = 3.302e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
*** Finished refinePlace (0:05:38 mem=2542.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2542.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2542.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.64
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    78.64%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:00.0 mem=2542.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:00.0 mem=2542.3M) ***
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 78.65
*** Starting refinePlace (0:05:40 mem=2542.3M) ***
Total net length = 5.826e+05 (2.805e+05 3.021e+05) (ext = 3.302e+04)
Density distribution unevenness ratio = 4.362%
Density distribution unevenness ratio = 4.349%
Move report: Detail placement moves 4 insts, mean move: 6.85 um, max move: 10.55 um
	Max move on inst (g2748): (120.33, 452.01) --> (126.00, 447.13)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
Summary Report:
Instances move: 4 (out of 10396 movable)
Mean displacement: 6.85 um
Max displacement: 10.55 um (Instance: g2748) (120.33, 452.01) -> (126, 447.13)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 5.826e+05 (2.805e+05 3.021e+05) (ext = 3.302e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
*** Finished refinePlace (0:05:40 mem=2542.3M) ***
*** maximum move = 10.55 um ***
*** Finished re-routing un-routed nets (2542.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2542.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.050|    0.050|   0.000|    0.000|    78.65%|   0:00:00.0| 2542.3M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2542.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=2542.3M) ***
*** Starting refinePlace (0:05:42 mem=2542.3M) ***
Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
Summary Report:
Instances move: 0 (out of 10396 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2542.3MB
*** Finished refinePlace (0:05:42 mem=2542.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2542.3M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2542.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65

*** Finish post-CTS Setup Fixing (cpu=0:00:06.1 real=0:00:04.0 mem=2542.3M) ***

End: GigaOpt Optimization in WNS mode

------------------------------------------------------------
     Summary (cpu=0.22min real=0.18min mem=1816.6M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  2.934  |  4.357  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.648%
Routing Overflow: 2.21% H and 2.93% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:22, real = 0:00:50, mem = 1816.6M, totSessionCpu=0:05:43 **
**INFO: Num dontuse cells 532, Num usable cells 752
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 532, Num usable cells 752
Begin: GigaOpt Optimization in TNS mode
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 185 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 185 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.65
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|   0.000|    0.000|   0.000|    0.000|    78.65%|   0:00:00.0| 2541.7M|default_emulate_view|  reg2reg| U1_pf_RC_CG_HIER_INST1/enl_reg/D         |
|   0.052|    0.052|   0.000|    0.000|    78.66%|   0:00:00.0| 2579.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
|   0.052|    0.052|   0.000|    0.000|    78.66%|   0:00:00.0| 2579.8M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[58]/D              |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:00.0 mem=2579.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.4 real=0:00:00.0 mem=2579.8M) ***
** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 78.66
*** Starting refinePlace (0:05:52 mem=2579.8M) ***
Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
Density distribution unevenness ratio = 4.359%
Density distribution unevenness ratio = 4.346%
Move report: Detail placement moves 11 insts, mean move: 4.45 um, max move: 9.76 um
	Max move on inst (U3_di_g9133): (203.49, 520.33) --> (203.49, 530.09)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2579.8MB
Summary Report:
Instances move: 11 (out of 10397 movable)
Mean displacement: 4.45 um
Max displacement: 9.76 um (Instance: U3_di_g9133) (203.49, 520.33) -> (203.49, 530.09)
	Length: 3 sites, height: 1 rows, site name: core, cell type: NO2X1
Total net length = 5.827e+05 (2.806e+05 3.021e+05) (ext = 3.302e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2579.8MB
*** Finished refinePlace (0:05:52 mem=2579.8M) ***
*** maximum move = 9.76 um ***
*** Finished re-routing un-routed nets (2579.8M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=2579.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.66

*** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=2579.8M) ***

End: GigaOpt Optimization in TNS mode

------------------------------------------------------------
     Summary (cpu=0.16min real=0.15min mem=1814.8M)                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  3.328  |  4.357  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     31 (31)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.661%
Routing Overflow: 2.21% H and 2.93% V
------------------------------------------------------------
**opt_design ... cpu = 0:01:32, real = 0:00:59, mem = 1814.8M, totSessionCpu=0:05:53 **
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
[NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2565 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 185  numPreroutedWires = 4505
[NR-eagl] Read numTotalNets=11697  numIgnoredNets=185
[NR-eagl] EstWL : 128499

[NR-eagl] Usage: 128499 = (63063 H, 65436 V) = (25.62% H, 26.58% V) = (3.077e+05um H, 3.193e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 128640 = (63120 H, 65520 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.197e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.44% H + 0.26% V

[NR-eagl] Usage: 128640 = (63120 H, 65520 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.197e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 128654 = (63118 H, 65536 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.198e+05um V)
[NR-eagl] 
[NR-eagl] Usage: 128654 = (63118 H, 65536 V) = (25.64% H, 26.62% V) = (3.080e+05um H, 3.198e+05um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.45% H + 0.26% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.46% H + 0.22% V
[NR-eagl] Overflow after earlyGlobalRoute 0.57% H + 0.28% V

[NR-eagl] Layer1(MET1)(F) length: 7.182000e+01um, number of vias: 41346
[NR-eagl] Layer2(MET2)(V) length: 1.510454e+05um, number of vias: 52685
[NR-eagl] Layer3(MET3)(H) length: 1.925560e+05um, number of vias: 15169
[NR-eagl] Layer4(MET4)(V) length: 1.568516e+05um, number of vias: 10391
[NR-eagl] Layer5(MET5)(H) length: 1.525852e+05um, number of vias: 1402
[NR-eagl] Layer6(METTP)(V) length: 4.782032e+04um, number of vias: 0
[NR-eagl] Total length: 7.009303e+05um, number of vias: 120993
[NR-eagl] End Peak syMemory usage = 1802.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 1.00 seconds
Extraction called for design 'minimips' of instances=14425 and nets=12140 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1802.711M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 3.00 (area is in unit of 4 std-cell row bins)
Adjusting target slack by 0.1 ns for power optimization
default_emulate_view
#################################################################################
# Design Stage: PreRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
End delay calculation. (MEM=2338.51 CPU=0:00:04.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.2  real=0:00:01.0  mem= 2338.5M) ***

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.118  | -0.118  |  3.407  |  4.353  |
|           TNS (ns):| -0.368  | -0.368  |  0.000  |  0.000  |
|    Violating Paths:|    5    |    5    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.661%
------------------------------------------------------------
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.

Power Net Detected:
    Voltage	    Name
    0.00V	    gnd!
default_emulate_view
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    1.80V	    vdd
    0.00V	    VDD

Begin Power Analysis

    0.00V	    gnd!
default_emulate_view
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    1.80V	    vdd
    0.00V	    VDD


Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.08MB/1310.08MB)

Begin Processing Timing Window Data for Power Calculation

clock(100MHz) CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.18MB/1310.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.22MB/1310.22MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)

Starting Levelizing
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 30%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 30%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 40%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 40%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 50%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 50%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 60%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 60%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 70%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 70%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 80%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 80%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 90%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 90%

Finished Levelizing
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)

Finished Levelizing
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)

Starting Activity Propagation
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)

Starting Activity Propagation
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 10%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%
2023-Mar-19 11:12:30 (2023-Mar-19 14:12:30 GMT): 20%

Finished Activity Propagation
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)

Finished Activity Propagation
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1310.96MB/1310.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)

Starting Calculating power
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 10%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 10%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 20%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 20%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 30%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 30%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 40%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 40%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 50%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 50%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 60%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 60%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 70%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 70%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 80%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 80%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 90%
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT): 90%

Finished Calculating power
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)

Finished Calculating power
2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1326.68MB/1326.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1326.68MB/1326.68MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1326.70MB/1326.70MB)

Begin Static Power Report Generation
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 11:12:31 (2023-Mar-19 14:12:31 GMT)
*
*----------------------------------------------------------------------------------------
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*	Power Domain used:
*		Rail:        vdd 	Voltage:        1.8
*
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*
-----------------------------------------------------------------------------------------
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------


Total Power
Total Leakage Power:         0.00063772
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063772
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002548       38.27
Macro                          1.153e-08    0.001732
Sequential                     0.0002548       38.27
Macro                          1.153e-08    0.001732
IO                                     0           0
Combinational                  0.0003546       53.25
Clock (Combinational)          2.824e-05        4.24
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006377         100
-----------------------------------------------------------------------------------------
IO                                     0           0
Combinational                  0.0003546       53.25
Clock (Combinational)          2.824e-05        4.24
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                          0.0006377         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       1.8  0.0006377         100


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       1.8  0.0006377         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.824e-05       4.428


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.824e-05       4.428
-----------------------------------------------------------------------------------------
Total                          2.824e-05       4.428
-----------------------------------------------------------------------------------------
-----------------------------------------------------------------------------------------
Total                          2.824e-05       4.428
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.55652e-10 F
* 		Total Cap: 	2.55652e-10 F
* 		Total instances in design: 14425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3844
-----------------------------------------------------------------------------------------
 
* 		Total instances in design: 14425
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3844
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000637725 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 14425 cells ( 100.000000%) , 0.000637725 mW ( 100.000000% ) 
Total leakage power = 0.000637725 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 14425 cells ( 100.000000%) , 0.000637725 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1326.93MB/1326.93MB)
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1326.93MB/1326.93MB)


     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                         -0.368            -0.118  report_power
Begin: Leakage Power Optimization
Reclaim Optimization WNS Slack -0.118  TNS Slack -0.368 Density 78.66
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.66%|        -|  -0.118|  -0.368|   0:00:00.0| 2606.8M|
|    78.66%|        0|  -0.118|  -0.368|   0:00:19.0| 2606.8M|
|    78.66%|        0|  -0.118|  -0.368|   0:00:00.0| 2606.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.118  TNS Slack -0.368 Density 78.66
** Finished Core Leakage Power Optimization (cpu = 0:00:21.9) (real = 0:00:21.0) **
*** Finished Leakage Power Optimization (cpu=0:00:22, real=0:00:21, mem=1899.73M, totSessionCpu=0:06:27).
Begin: GigaOpt postEco DRV Optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -0.12 |          0|          0|          0|  78.66  |            |           |
|    32   |    32   |    32   |     32  |     0   |     0   |     0   |     0   | -0.12 |          0|          0|          0|  78.66  |   0:00:00.0|    2622.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=2622.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.000 -> -0.118 (bump = 0.118)
Begin: GigaOpt postEco optimization
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
Info: 185 nets with fixed/cover wires excluded.
Info: 185 clock nets excluded from IPO operation.
Info: 32 top-level, potential tri-state nets excluded from IPO operation.
*info: 185 clock nets excluded
*info: 7 special nets excluded.
*info: 32 multi-driver nets excluded.
*info: 131 no-driver nets excluded.
*info: 185 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.118 TNS Slack -0.368 Density 78.66
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |     Worst View     |Pathgroup|                End Point                 |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+
|  -0.118|   -0.118|  -0.368|   -0.368|    78.66%|   0:00:00.0| 2641.9M|default_emulate_view|  reg2reg| U4_ex_U1_alu_hilo_reg[63]/D              |
|   0.000|    0.000|   0.000|    0.000|    78.67%|   0:00:02.0| 2651.6M|default_emulate_view|       NA| NA                                       |
+--------+---------+--------+---------+----------+------------+--------+--------------------+---------+------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:04.2 real=0:00:02.0 mem=2651.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:04.2 real=0:00:02.0 mem=2651.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.67
*** Starting refinePlace (0:06:39 mem=2651.6M) ***
Total net length = 5.679e+05 (2.705e+05 2.974e+05) (ext = 3.296e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2651.6MB
Summary Report:
Instances move: 0 (out of 10399 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net length = 5.679e+05 (2.705e+05 2.974e+05) (ext = 3.296e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2651.6MB
*** Finished refinePlace (0:06:39 mem=2651.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2651.6M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2651.6M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 78.67

*** Finish post-CTS Setup Fixing (cpu=0:00:05.4 real=0:00:03.0 mem=2651.6M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Multi-CPU acceleration using 8 CPU(s).

Begin Power Analysis

    0.00V	    gnd!
    0.00V	    gnd
    0.00V	    GND
    0.00V	    VSS
    0.00V	    vdd!
    1.80V	    vdd
    0.00V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.01MB/1322.01MB)

Begin Processing Timing Window Data for Power Calculation

CK: assigning clock clock to net clock
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.29MB/1322.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1322.34MB/1322.34MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 30%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 40%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 50%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 60%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 70%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 80%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 90%

Finished Levelizing
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)

Starting Activity Propagation
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%

Finished Activity Propagation
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total)=1322.75MB/1322.75MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 10%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 20%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 30%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 40%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 50%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 60%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 70%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 80%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 90%

Finished Calculating power
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.95MB/1317.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.95MB/1317.95MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=1317.98MB/1317.98MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        1.8
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063796
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002548       38.25
Macro                          1.153e-08    0.001731
IO                                     0           0
Combinational                  0.0003549       53.27
Clock (Combinational)          2.824e-05       4.239
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.000638         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       1.8   0.000638         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.824e-05       4.426
-----------------------------------------------------------------------------------------
Total                          2.824e-05       4.426
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.55677e-10 F
* 		Total instances in design: 14427
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3844
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000637958 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 14427 cells ( 100.000000%) , 0.000637958 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1318.38MB/1318.38MB)

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   report_power
doiPBLastSyncSlave
default_emulate_view


Starting Levelizing
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 30%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 40%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 50%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 60%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 70%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 80%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 90%

Finished Levelizing
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)

Starting Activity Propagation
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 10%
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT): 20%

Finished Activity Propagation
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)

Starting Calculating power
2023-Mar-19 11:13:03 (2023-Mar-19 14:13:03 GMT)
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 10%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 20%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 30%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 40%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 50%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 60%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 70%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 80%
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT): 90%

Finished Calculating power
2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Mar-19 11:13:04 (2023-Mar-19 14:13:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: minimips
*
*	Liberty Libraries used:
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib
*	        default_emulate_view: /pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib
*
*	Power Domain used:
*		Rail:        vdd 	Voltage:        1.8
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.00063796
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                     0.0002548       38.25
Macro                          1.153e-08    0.001731
IO                                     0           0
Combinational                  0.0003549       53.27
Clock (Combinational)          2.824e-05       4.239
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                           0.000638         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
vdd                       1.8   0.000638         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
clock                          2.824e-05       4.426
-----------------------------------------------------------------------------------------
Total                          2.824e-05       4.426
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Highest Leakage Power:    U7_banc_rc_gclk__L3_I0 (BUX16): 	 5.073e-07
* 		Total Cap: 	2.55677e-10 F
* 		Total instances in design: 14427
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:  3844
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.000637958 mW
Cell usage statistics:  
Library D_CELLS_MOSST_typ_1_80V_25C , 14427 cells ( 100.000000%) , 0.000637958 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1318.38MB/1318.38MB)


<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:19, real = 0:01:38, mem = 1920.0M, totSessionCpu=0:06:41 **

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  3.407  |  4.353  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  1765   |  1723   |   41    |   103   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     31 (31)      |
|   max_tran     |      0 (0)       |   0.000    |     30 (30)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.674%
Routing Overflow: 0.57% H and 0.28% V
------------------------------------------------------------
**opt_design ... cpu = 0:02:21, real = 0:01:39, mem = 1920.0M, totSessionCpu=0:06:42 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                          0.000             0.000  final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        245.45            426             0.000             0.000  opt_design_postcts
0
[DEV]innovus 7> report_timing

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 11:13:36 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.547 (P)          0.623 (P)
          Arrival:=          5.547              0.623
 
    Time Borrowed:+          0.913
    Required Time:=          6.460
     Launch Clock:-          0.623
        Data Path:-          5.837
            Slack:=          0.000

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.145       -    0.623  
  U2_ei_EI_instr_reg[31]/Q          -      C->Q   F     DFRQX1          2      -   0.297    0.920  
  g36181/Q                          -      D->Q   F     OR4X1           2  0.126   0.205    1.124  
  U3_di_g9135/Q                     -      A->Q   R     NO2X1           6  0.100   0.265    1.389  
  U3_di_g9132/Q                     -      A->Q   F     NA2X1           2  0.448   0.101    1.490  
  U3_di_g9174/Q                     -      A->Q   R     INX1            6  0.154   0.124    1.614  
  FE_RC_3_0/Q                       -      C->Q   R     AO22X1          1  0.156   0.214    1.828  
  FE_RC_2_0/Q                       -      B->Q   F     NO2X4           4  0.188   0.076    1.903  
  U3_di_g9088/Q                     -      A->Q   R     NA2X1           5  0.081   0.144    2.047  
  U3_di_g36167/Q                    -      A->Q   F     INX1            4  0.240   0.112    2.159  
  U3_di_g9082/Q                     -      A->Q   R     NA2X1           7  0.131   0.256    2.415  
  U3_di_g9052/Q                     -      A->Q   F     NO2X1           3  0.417   0.129    2.545  
  U3_di_g9045/Q                     -      A->Q   R     INX1            4  0.257   0.145    2.690  
  U3_di_g9035/Q                     -      A->Q   F     NO3X1           2  0.164   0.085    2.775  
  U3_di_g9009/Q                     -      C->Q   R     AN21X1          2  0.141   0.194    2.969  
  U3_di_g8987/Q                     -      B->Q   F     NA2X1           1  0.291   0.079    3.048  
  U3_di_g8973/Q                     -      B->Q   R     NO3X1           3  0.108   0.190    3.238  
  U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.282   0.173    3.411  
  U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.209   0.222    3.633  
  U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.320   0.363    3.996  
  U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.508   0.199    4.195  
  U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.125   0.245    4.440  
  U6_renvoi_g2739/Q                 -      A->Q   F     EN2X1           1  0.302   0.195    4.635  
  U6_renvoi_g2720/Q                 -      A->Q   F     AND6X1          3  0.093   0.227    4.862  
  U6_renvoi_g2712/Q                 -      C->Q   R     NO3I1X1        16  0.159   0.660    5.522  
  U6_renvoi_g2709/Q                 -      A->Q   F     NO2X1           1  1.113   0.095    5.616  
  U6_renvoi_g2707/Q                 -      A->Q   R     NO2X1           1  0.263   0.115    5.731  
  U6_renvoi_g2704/Q                 -      B->Q   R     OR3X1           4  0.128   0.228    5.960  
  g2731/Q                           -      C->Q   F     AN21X1          1  0.232   0.056    6.015  
  g2680/Q                           -      C->Q   F     AO31X1          1  0.349   0.260    6.275  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.100   0.185    6.460  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.093   0.001    6.460  
#------------------------------------------------------------------------------------------------
Path 1: MET (0.000 ns) Latch Borrowed Time Check with Pin U2_ei_RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U2_ei_EI_instr_reg[31]/C
            Clock:(R) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) clock
 
                           Capture             Launch
       Clock Edge:+          5.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.547 (P)          0.623 (P)
          Arrival:=          5.547              0.623
 
    Time Borrowed:+          0.913
    Required Time:=          6.460
     Launch Clock:-          0.623
        Data Path:-          5.837
            Slack:=          0.000

#------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  U2_ei_EI_instr_reg[31]/C          -      C      R     (arrival)      33  0.145       -    0.623  
  U2_ei_EI_instr_reg[31]/Q          -      C->Q   F     DFRQX1          2      -   0.297    0.920  
  g36181/Q                          -      D->Q   F     OR4X1           2  0.126   0.205    1.124  
  U3_di_g9135/Q                     -      A->Q   R     NO2X1           6  0.100   0.265    1.389  
  U3_di_g9132/Q                     -      A->Q   F     NA2X1           2  0.448   0.101    1.490  
  U3_di_g9174/Q                     -      A->Q   R     INX1            6  0.154   0.124    1.614  
  FE_RC_3_0/Q                       -      C->Q   R     AO22X1          1  0.156   0.214    1.828  
  FE_RC_2_0/Q                       -      B->Q   F     NO2X4           4  0.188   0.076    1.903  
  U3_di_g9088/Q                     -      A->Q   R     NA2X1           5  0.081   0.144    2.047  
  U3_di_g36167/Q                    -      A->Q   F     INX1            4  0.240   0.112    2.159  
  U3_di_g9082/Q                     -      A->Q   R     NA2X1           7  0.131   0.256    2.415  
  U3_di_g9052/Q                     -      A->Q   F     NO2X1           3  0.417   0.129    2.545  
  U3_di_g9045/Q                     -      A->Q   R     INX1            4  0.257   0.145    2.690  
  U3_di_g9035/Q                     -      A->Q   F     NO3X1           2  0.164   0.085    2.775  
  U3_di_g9009/Q                     -      C->Q   R     AN21X1          2  0.141   0.194    2.969  
  U3_di_g8987/Q                     -      B->Q   F     NA2X1           1  0.291   0.079    3.048  
  U3_di_g8973/Q                     -      B->Q   R     NO3X1           3  0.108   0.190    3.238  
  U3_di_g8971/Q                     -      A->Q   F     INX1            9  0.282   0.173    3.411  
  U3_di_g8963/Q                     -      A->Q   R     NO2X1           5  0.209   0.222    3.633  
  U3_di_g8947/Q                     -      AN->Q  R     NO2I1X1         9  0.320   0.363    3.996  
  U3_di_g8925/Q                     -      B->Q   R     OR2X1           2  0.508   0.199    4.195  
  U3_di_g8914/Q                     -      A->Q   R     AND2X2          5  0.125   0.245    4.440  
  U6_renvoi_g2739/Q                 -      A->Q   F     EN2X1           1  0.302   0.195    4.635  
  U6_renvoi_g2720/Q                 -      A->Q   F     AND6X1          3  0.093   0.227    4.862  
  U6_renvoi_g2712/Q                 -      C->Q   R     NO3I1X1        16  0.159   0.660    5.522  
  U6_renvoi_g2709/Q                 -      A->Q   F     NO2X1           1  1.113   0.095    5.616  
  U6_renvoi_g2707/Q                 -      A->Q   R     NO2X1           1  0.263   0.115    5.731  
  U6_renvoi_g2704/Q                 -      B->Q   R     OR3X1           4  0.128   0.228    5.960  
  g2731/Q                           -      C->Q   F     AN21X1          1  0.232   0.056    6.015  
  g2680/Q                           -      C->Q   F     AO31X1          1  0.349   0.260    6.275  
  U2_ei_RC_CG_HIER_INST3/g7/Q       -      A->Q   F     OR2X1           1  0.100   0.185    6.460  
  U2_ei_RC_CG_HIER_INST3/enl_reg/D  -      D      F     DLLQX1          1  0.093   0.001    6.460  
#------------------------------------------------------------------------------------------------


0
[DEV]innovus 8> source physical/4_nano_route.tcl 
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1314.93 (MB), peak = 1503.04 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1984.0M, init mem=1984.0M)
*info: Placed = 14427          (Fixed = 5751)
*info: Unplaced = 0           
Placement Density:78.67%(280431/356446)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1984.0M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (185) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1984.0M) ***

globalRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalRoute on Sun Mar 19 11:13:55 2023
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[14][8] connects to NET clock__L4_N3 at location ( 196.245 420.290 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST RC_CG_DECLONE_HIER_INST/enl_reg connects to NET clock__L4_N3 at location ( 141.435 494.100 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clock__L4_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][17] connects to NET clock__L4_N1 at location ( 193.095 391.010 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][26] connects to NET clock__L4_N1 at location ( 193.095 386.130 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][23] connects to NET clock__L4_N1 at location ( 219.555 376.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN C of INST U8_syscop_scp_reg_reg[13][25] connects to NET clock__L4_N1 at location ( 200.025 376.370 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST35/enl_reg connects to NET clock__L4_N1 at location ( 193.725 240.340 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST31/enl_reg connects to NET clock__L4_N1 at location ( 178.605 234.240 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST28/enl_reg connects to NET clock__L4_N1 at location ( 184.905 230.580 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clock__L4_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST20/enl_reg connects to NET clock__L4_N0 at location ( 202.545 224.480 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST13/enl_reg connects to NET clock__L4_N0 at location ( 204.435 214.720 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST16/enl_reg connects to NET clock__L4_N0 at location ( 196.875 214.720 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST23/enl_reg connects to NET clock__L4_N0 at location ( 174.825 201.300 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST24/enl_reg connects to NET clock__L4_N0 at location ( 168.525 195.200 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST30/enl_reg connects to NET clock__L4_N0 at location ( 174.195 191.540 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST32/enl_reg connects to NET clock__L4_N0 at location ( 174.195 185.440 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST10/enl_reg connects to NET clock__L4_N0 at location ( 194.355 175.680 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST27/enl_reg connects to NET clock__L4_N0 at location ( 194.355 172.020 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST34/enl_reg connects to NET clock__L4_N0 at location ( 188.055 165.920 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN GN of INST U7_banc_RC_CG_HIER_INST9/enl_reg connects to NET clock__L4_N0 at location ( 180.495 165.920 ) on LAYER MET1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET clock__L4_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U2_ei_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U9_bus_ctrl_rc_gclk__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U9_bus_ctrl_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U4_ex_U1_alu_rc_gclk__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U4_ex_U1_alu_rc_gclk_6887__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13972__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13975__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13978__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13981__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13981__L2_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13984__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13987__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N3 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13990__L2_N1 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13993__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET U7_banc_rc_gclk_13996__L3_N0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12137 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1256.34 (MB), peak = 1522.38 (MB)
#Merging special wires using 8 threads...
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 176.270 386.215 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 212.435 493.575 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 172.490 390.920 ) on MET1 for NET U2_ei_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 232.340 342.120 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 215.330 351.880 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 236.750 322.120 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 271.400 331.880 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 215.960 328.140 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 231.490 327.645 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 213.220 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 251.020 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 270.140 493.575 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 231.080 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 310.085 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 310.085 493.575 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 289.670 498.280 ) on MET1 for NET U3_di_rc_gclk__L2_N1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 96.260 468.520 ) on MET1 for NET U3_di_rc_gclk__L2_N2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 199.360 337.405 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 173.530 332.375 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN C at ( 178.570 327.645 ) on MET1 for NET U3_di_rc_gclk__L2_N3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#58 routed nets are extracted.
#    58 (0.48%) extracted nets are partially routed.
#127 routed nets are imported.
#11514 (94.83%) nets are without wires.
#443 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 12142.
#
#Number of eco nets is 58
#
#Start data preparation...
#
#Data preparation is done on Sun Mar 19 11:13:57 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Sun Mar 19 11:13:57 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1001           0        4225    90.63%
#  Metal 2        V         976           0        4225     0.00%
#  Metal 3        H        1001           0        4225    11.93%
#  Metal 4        V         976           0        4225     0.00%
#  Metal 5        H        1001           0        4225     0.00%
#  Metal 6        V         488           0        4225     0.00%
#  --------------------------------------------------------------
#  Total                   5443       0.00%  25350    17.09%
#
#  185 nets (1.52%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1256.39 (MB), peak = 1522.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1299.51 (MB), peak = 1522.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1299.72 (MB), peak = 1522.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 443 (skipped).
#Total number of routable nets = 11699.
#Total number of nets in the design = 12142.
#
#11572 routable nets have only global wires.
#127 routable nets have only detail routed wires.
#58 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#127 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 58           11514  
#------------------------------------------------
#        Total                 58           11514  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                185           11514  
#------------------------------------------------
#        Total                185           11514  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-4)         (5-8)        (9-12)       (13-16)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 3    244(5.78%)    264(6.25%)     62(1.47%)      5(0.12%)   (13.6%)
#   Metal 4     62(1.47%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.47%)
#   Metal 5     33(0.78%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.78%)
#   Metal 6     19(0.45%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.45%)
#  --------------------------------------------------------------------------
#     Total    358(1.63%)    264(1.20%)     62(0.28%)      5(0.02%)   (3.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 16
#  Overflow after GR: 6.46% H + 0.64% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 750748 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 1548 um.
#Total wire length on LAYER MET2 = 138869 um.
#Total wire length on LAYER MET3 = 173722 um.
#Total wire length on LAYER MET4 = 189212 um.
#Total wire length on LAYER MET5 = 180091 um.
#Total wire length on LAYER METTP = 67307 um.
#Total number of vias = 94742
#Up-Via Summary (total 94742):
#           
#-----------------------
#  Metal 1        40218
#  Metal 2        28159
#  Metal 3        15243
#  Metal 4         9450
#  Metal 5         1672
#-----------------------
#                 94742 
#
#Max overcon = 16 tracks.
#Total overcon = 3.13%.
#Worst layer Gcell overcon rate = 13.61%.
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1299.72 (MB), peak = 1522.38 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1273.74 (MB), peak = 1522.38 (MB)
#Start Track Assignment.
#Done with 19465 horizontal wires in 1 hboxes and 20939 vertical wires in 1 hboxes.
#Done with 5509 horizontal wires in 1 hboxes and 4711 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 792349 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 29009 um.
#Total wire length on LAYER MET2 = 138638 um.
#Total wire length on LAYER MET3 = 181354 um.
#Total wire length on LAYER MET4 = 190676 um.
#Total wire length on LAYER MET5 = 184855 um.
#Total wire length on LAYER METTP = 67816 um.
#Total number of vias = 94658
#Up-Via Summary (total 94658):
#           
#-----------------------
#  Metal 1        40181
#  Metal 2        28123
#  Metal 3        15232
#  Metal 4         9450
#  Metal 5         1672
#-----------------------
#                 94658 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1278.95 (MB), peak = 1522.38 (MB)
#
#
#globalRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:28
#Increased memory = -64.06 (MB)
#Total memory = 1250.94 (MB)
#Peak memory = 1522.38 (MB)
#Number of warnings = 63
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete globalRoute on Sun Mar 19 11:14:23 2023
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
WARNING: the TCL for metric messages failed. (error:can't read "last_error_message": no such variable)
default_emulate_view
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          36.8             77                                      route_design
#routeDesign: cpu time = 00:00:29, elapsed time = 00:00:28, memory = 1165.50 (MB), peak = 1522.38 (MB)
*** Message Summary: 0 warning(s), 0 error(s)


detailRoute

#Start detailRoute on Sun Mar 19 11:14:23 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12137 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Using user defined Ggrids in DB.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1169.98 (MB), peak = 1522.38 (MB)
#Merging special wires using 8 threads...
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 53
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1          9        7        0       16
#	MET2          5       22        5       32
#	MET3          0        1        4        5
#	Totals       14       30        9       53
#1824 out of 14427 instances need to be verified(marked ipoed).
#39.3% of the total area is being checked for drcs
#39.3% of the total area was checked
#    number of violations = 70
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1         19       12        0       31
#	MET2          5       24        5       34
#	MET3          0        1        4        5
#	Totals       24       37        9       70
#cpu time = 00:01:41, elapsed time = 00:00:23, memory = 1538.26 (MB), peak = 1542.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 43
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1         16        6        0       22
#	MET2          4       11        2       17
#	MET3          0        0        4        4
#	Totals       20       17        6       43
#    number of process antenna violations = 58
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 1254.04 (MB), peak = 1542.59 (MB)
#start 2nd optimization iteration ...
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   WreExt   Totals
#	MET1         10        7        0       17
#	MET2          5        9        2       16
#	MET3          0        0        1        1
#	Totals       15       16        3       34
#    number of process antenna violations = 57
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1250.92 (MB), peak = 1542.59 (MB)
#start 3rd optimization iteration ...
#    number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	MET1          0        0
#	MET2          3        3
#	Totals        3        3
#    number of process antenna violations = 72
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1245.04 (MB), peak = 1542.59 (MB)
#start 4th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 72
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.10 (MB), peak = 1542.59 (MB)
#start 5th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 72
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1207.29 (MB), peak = 1542.59 (MB)
#start 6th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.46 (MB), peak = 1542.59 (MB)
#start 7th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1187.34 (MB), peak = 1542.59 (MB)
#start 8th optimization iteration ...
#    number of violations = 0
#    number of process antenna violations = 40
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.05 (MB), peak = 1542.59 (MB)
#start 9th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.05 (MB), peak = 1542.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 736226 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 14224 um.
#Total wire length on LAYER MET2 = 175581 um.
#Total wire length on LAYER MET3 = 211772 um.
#Total wire length on LAYER MET4 = 151480 um.
#Total wire length on LAYER MET5 = 127983 um.
#Total wire length on LAYER METTP = 55184 um.
#Total number of vias = 103987
#Up-Via Summary (total 103987):
#           
#-----------------------
#  Metal 1        41582
#  Metal 2        38650
#  Metal 3        14477
#  Metal 4         7969
#  Metal 5         1309
#-----------------------
#                103987 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:53
#Elapsed time = 00:00:27
#Increased memory = 0.92 (MB)
#Total memory = 1170.70 (MB)
#Peak memory = 1542.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1171.05 (MB), peak = 1542.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 736266 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 14224 um.
#Total wire length on LAYER MET2 = 175581 um.
#Total wire length on LAYER MET3 = 211747 um.
#Total wire length on LAYER MET4 = 151421 um.
#Total wire length on LAYER MET5 = 128017 um.
#Total wire length on LAYER METTP = 55275 um.
#Total number of vias = 104073
#Up-Via Summary (total 104073):
#           
#-----------------------
#  Metal 1        41582
#  Metal 2        38650
#  Metal 3        14481
#  Metal 4         7999
#  Metal 5         1361
#-----------------------
#                104073 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 1
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:08, elapsed time = 00:00:05, memory = 1169.84 (MB), peak = 1542.59 (MB)
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 736272 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 14224 um.
#Total wire length on LAYER MET2 = 175581 um.
#Total wire length on LAYER MET3 = 211752 um.
#Total wire length on LAYER MET4 = 151614 um.
#Total wire length on LAYER MET5 = 128012 um.
#Total wire length on LAYER METTP = 55089 um.
#Total number of vias = 104077
#Up-Via Summary (total 104077):
#           
#-----------------------
#  Metal 1        41582
#  Metal 2        38650
#  Metal 3        14481
#  Metal 4         8007
#  Metal 5         1357
#-----------------------
#                104077 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#detailRoute statistics:
#Cpu time = 00:02:04
#Elapsed time = 00:00:34
#Increased memory = -6.02 (MB)
#Total memory = 1159.48 (MB)
#Peak memory = 1542.59 (MB)
#Number of warnings = 0
#Total number of warnings = 104
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sun Mar 19 11:14:58 2023
#

globalDetailRoute

#Start globalDetailRoute on Sun Mar 19 11:14:58 2023
#
#NanoRoute Version 15.20-p005_1 NR151028-1715/15_20-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.800.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.000 - 1.800] has 12137 nets.
#Voltage range [1.799 - 1.800] has 1 net.
# MET1         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.485
# MET2         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET3         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# MET4         V   Track-Pitch = 0.630    Line-2-Via Pitch = 0.560
# MET5         H   Track-Pitch = 0.610    Line-2-Via Pitch = 0.560
# METTP        V   Track-Pitch = 1.260    Line-2-Via Pitch = 0.950
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.630.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1163.57 (MB), peak = 1542.59 (MB)
#Merging special wires using 8 threads...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.12 (MB)
#Total memory = 1163.58 (MB)
#Peak memory = 1542.59 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1165.09 (MB), peak = 1542.59 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.93 (MB), peak = 1542.59 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 736272 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 14224 um.
#Total wire length on LAYER MET2 = 175581 um.
#Total wire length on LAYER MET3 = 211752 um.
#Total wire length on LAYER MET4 = 151614 um.
#Total wire length on LAYER MET5 = 128012 um.
#Total wire length on LAYER METTP = 55089 um.
#Total number of vias = 104077
#Up-Via Summary (total 104077):
#           
#-----------------------
#  Metal 1        41582
#  Metal 2        38650
#  Metal 3        14481
#  Metal 4         8007
#  Metal 5         1357
#-----------------------
#                104077 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 1163.58 (MB)
#Peak memory = 1542.59 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.92 (MB), peak = 1542.59 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 185
#Total wire length = 736272 um.
#Total half perimeter of net bounding box = 586787 um.
#Total wire length on LAYER MET1 = 14224 um.
#Total wire length on LAYER MET2 = 175581 um.
#Total wire length on LAYER MET3 = 211752 um.
#Total wire length on LAYER MET4 = 151614 um.
#Total wire length on LAYER MET5 = 128012 um.
#Total wire length on LAYER METTP = 55089 um.
#Total number of vias = 104077
#Up-Via Summary (total 104077):
#           
#-----------------------
#  Metal 1        41582
#  Metal 2        38650
#  Metal 3        14481
#  Metal 4         8007
#  Metal 5         1357
#-----------------------
#                104077 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (MB)
#Total memory = 1163.58 (MB)
#Peak memory = 1542.59 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:05
#Increased memory = -4.27 (MB)
#Total memory = 1155.22 (MB)
#Peak memory = 1542.59 (MB)
#Number of warnings = 1
#Total number of warnings = 105
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 11:15:03 2023
#
Begin checking placement ... (start mem=1799.3M, init mem=1799.3M)
*info: Recommended don't use cell = 0           
*info: Placed = 14427          (Fixed = 5751)
*info: Unplaced = 0           
Placement Density:78.67%(280431/356446)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1799.3M)
############################################################################
# Innovus Netlist Design Rule Check
# Sun Mar 19 11:15:03 2023

############################################################################
Design: minimips

------ Design Summary:
Total Standard Cell Number   (cells) : 14427
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 292249.39
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 14427
Number of Nets                 : 12142
Average number of Pins per Net : 3.44
Maximum number of Pins in Net  : 76

------ I/O Port summary

Number of Primary I/O Ports    : 70
Number of Input Ports          : 4
Number of Output Ports         : 34
Number of Bidirectional Ports  : 32
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 70

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 2
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[23]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[21]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[15]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'U3_di_DI_code_ual_reg[14]' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'C' of  instance 'U3_di_g6020' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'D' of  instance 'U9_bus_ctrl_req_allowed_reg' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'RC_CG_DECLONE_HIER_INST/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U8_syscop_RC_CG_HIER_INST41/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U8_syscop_RC_CG_HIER_INST40/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U3_di_RC_CG_HIER_INST4/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST9/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST39/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST38/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST37/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST36/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST35/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST34/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST33/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST32/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'B' of  instance 'U7_banc_RC_CG_HIER_INST31/g7' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
**WARN: (EMS-27):	Message (IMPDB-2136) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 47
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 32
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 436
Number of High Fanout nets (>50)               : 21
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (IMPDB-2139):	Input netlist has a cell FEED1 which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change.
**WARN: (EMS-27):	Message (IMPDB-2139) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

# Number of cells of input netlist marked dont_use = 3844.

Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/minimips.main.htm.ascii.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2139        3844  Input netlist has a cell %s which is mar...
WARNING   IMPDB-2136          47  %s term '%s' of %s instance '%s' does no...
*** Message Summary: 3891 warning(s), 0 error(s)

###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 11:15:03 2023
#  Design:            minimips
#  Command:           report_timing
###############################################################
#################################################################################
# Design Stage: PostRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'minimips' of instances=14427 and nets=12142 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1799.281M)
Calculate delays in Single mode...
End delay calculation. (MEM=2330.6 CPU=0:00:04.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 2330.6M) ***
Path 1: VIOLATED (-0.168 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.553 (P)          0.615 (P)
          Arrival:=         10.553              0.615
 
            Setup:-          0.134
    Required Time:=         10.419
     Launch Clock:-          0.615
        Data Path:-          9.972
            Slack:=         -0.168

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[9]/C                    -      C       R     (arrival)      15  0.079       -    0.615  
  U3_di_DI_op2_reg[9]/Q                    -      C->Q    R     DFRQX2         49      -   1.341    1.956  
  FE_OCPC64_U3_di_n_19436/Q                -      A->Q    F     INX4           45  2.050   0.490    2.446  
  U4_ex_U1_alu_mul_138_45/g37667/Q         -      IN1->Q  R     MU2IX1          1  0.740   0.283    2.729  
  U4_ex_U1_alu_mul_138_45/g37303/Q         -      A->Q    F     NO2X1           2  0.345   0.149    2.878  
  U4_ex_U1_alu_mul_138_45/g38318/Q         -      A->Q    R     INX2           31  0.208   0.321    3.199  
  U4_ex_U1_alu_mul_138_45/g37133/Q         -      A->Q    F     ON22X1          1  0.492   0.177    3.376  
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S  -      B->S    R     FAX4            1  0.215   0.464    3.840  
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S  -      A->S    R     FAX4            1  0.087   0.450    4.290  
  U4_ex_U1_alu_mul_138_45/g36591/Q         -      A->Q    F     INX4            1  0.085   0.043    4.333  
  U4_ex_U1_alu_mul_138_45/g36544/CO        -      B->CO   F     FAX2            1  0.046   0.247    4.580  
  U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.109   0.232    4.813  
  U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.101   0.222    5.034  
  U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.092   0.231    5.266  
  U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.104   0.227    5.493  
  U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X4         1  0.097   0.107    5.599  
  U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.046   0.063    5.662  
  U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.102   0.054    5.717  
  U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.069   0.065    5.782  
  U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.099   0.043    5.825  
  U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.052   0.056    5.880  
  U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.098   0.044    5.924  
  U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.068   0.066    5.990  
  U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.109   0.042    6.032  
  U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.052   0.062    6.094  
  U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.106   0.042    6.136  
  U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.051   0.070    6.206  
  U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.124   0.044    6.250  
  U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.055   0.057    6.306  
  U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.348  
  U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.050   0.057    6.405  
  U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.094   0.042    6.447  
  U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.061   0.059    6.506  
  U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.546  
  U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.602  
  U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.097   0.040    6.643  
  U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.050   0.071    6.714  
  U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.128   0.043    6.757  
  U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.054   0.058    6.815  
  U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.100   0.041    6.856  
  U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.912  
  U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.097   0.041    6.954  
  U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.017  
  U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.109   0.042    7.059  
  U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.060   0.059    7.118  
  U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.099   0.042    7.160  
  U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.223  
  U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.109   0.043    7.266  
  U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.062   0.061    7.327  
  U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.369  
  U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.425  
  U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.097   0.041    7.466  
  U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.050   0.059    7.525  
  U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.567  
  U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.051   0.057    7.624  
  U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.098   0.041    7.665  
  U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.050   0.055    7.720  
  U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.096   0.040    7.760  
  U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.049   0.056    7.816  
  U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.099   0.043    7.859  
  U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.914  
  U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.099   0.041    7.955  
  U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.049   0.068    8.023  
  U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.119   0.043    8.066  
  U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.054   0.060    8.1Path 1: VIOLATED (-0.168 ns) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D 
             View:default_emulate_view
            Group:clock
       Startpoint:(R) U3_di_DI_op2_reg[9]/C
            Clock:(R) clock
         Endpoint:(F) U4_ex_U1_alu_hilo_reg[58]/D
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.553 (P)          0.615 (P)
          Arrival:=         10.553              0.615
 
            Setup:-          0.134
    Required Time:=         10.419
     Launch Clock:-          0.615
        Data Path:-          9.972
            Slack:=         -0.168

#--------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                   (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[9]/C                    -      C       R     (arrival)      15  0.079       -    0.615  
  U3_di_DI_op2_reg[9]/Q                    -      C->Q    R     DFRQX2         49      -   1.341    1.956  
  FE_OCPC64_U3_di_n_19436/Q                -      A->Q    F     INX4           45  2.050   0.490    2.446  
  U4_ex_U1_alu_mul_138_45/g37667/Q         -      IN1->Q  R     MU2IX1          1  0.740   0.283    2.729  
  U4_ex_U1_alu_mul_138_45/g37303/Q         -      A->Q    F     NO2X1           2  0.345   0.149    2.878  
  U4_ex_U1_alu_mul_138_45/g38318/Q         -      A->Q    R     INX2           31  0.208   0.321    3.199  
  U4_ex_U1_alu_mul_138_45/g37133/Q         -      A->Q    F     ON22X1          1  0.492   0.177    3.376  
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_0/S  -      B->S    R     FAX4            1  0.215   0.464    3.840  
  U4_ex_U1_alu_mul_138_45/cdnfadd_009_2/S  -      A->S    R     FAX4            1  0.087   0.450    4.290  
  U4_ex_U1_alu_mul_138_45/g36591/Q         -      A->Q    F     INX4            1  0.085   0.043    4.333  
  U4_ex_U1_alu_mul_138_45/g36544/CO        -      B->CO   F     FAX2            1  0.046   0.247    4.580  
  U4_ex_U1_alu_mul_138_45/g36499/CO        -      CI->CO  F     FAX2            1  0.109   0.232    4.813  
  U4_ex_U1_alu_mul_138_45/g36481/CO        -      CI->CO  F     FAX2            1  0.101   0.222    5.034  
  U4_ex_U1_alu_mul_138_45/g36419/CO        -      CI->CO  F     FAX2            1  0.092   0.231    5.266  
  U4_ex_U1_alu_mul_138_45/g36402/CO        -      CI->CO  F     FAX2            2  0.104   0.227    5.493  
  U4_ex_U1_alu_mul_138_45/g38220/Q         -      AN->Q   F     NA2I1X4         1  0.097   0.107    5.599  
  U4_ex_U1_alu_mul_138_45/g36392/Q         -      A->Q    R     NA2X2           2  0.046   0.063    5.662  
  U4_ex_U1_alu_mul_138_45/g36335/Q         -      A->Q    F     NA2X2           1  0.102   0.054    5.717  
  U4_ex_U1_alu_mul_138_45/g36328/Q         -      A->Q    R     NA2X4           2  0.069   0.065    5.782  
  U4_ex_U1_alu_mul_138_45/g36324/Q         -      A->Q    F     NA2X4           1  0.099   0.043    5.825  
  U4_ex_U1_alu_mul_138_45/g36323/Q         -      A->Q    R     NA2X4           2  0.052   0.056    5.880  
  U4_ex_U1_alu_mul_138_45/g36319/Q         -      A->Q    F     NA2X4           1  0.098   0.044    5.924  
  U4_ex_U1_alu_mul_138_45/g36318/Q         -      A->Q    R     NA2X4           2  0.068   0.066    5.990  
  U4_ex_U1_alu_mul_138_45/g36314/Q         -      A->Q    F     NA2X4           1  0.109   0.042    6.032  
  U4_ex_U1_alu_mul_138_45/g36313/Q         -      A->Q    R     NA2X4           2  0.052   0.062    6.094  
  U4_ex_U1_alu_mul_138_45/g36309/Q         -      A->Q    F     NA2X4           1  0.106   0.042    6.136  
  U4_ex_U1_alu_mul_138_45/g36308/Q         -      A->Q    R     NA2X4           2  0.051   0.070    6.206  
  U4_ex_U1_alu_mul_138_45/g36304/Q         -      A->Q    F     NA2X4           1  0.124   0.044    6.250  
  U4_ex_U1_alu_mul_138_45/g36303/Q         -      A->Q    R     NA2X4           2  0.055   0.057    6.306  
  U4_ex_U1_alu_mul_138_45/g36299/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.348  
  U4_ex_U1_alu_mul_138_45/g36298/Q         -      A->Q    R     NA2X4           2  0.050   0.057    6.405  
  U4_ex_U1_alu_mul_138_45/g36294/Q         -      A->Q    F     NA2X4           1  0.094   0.042    6.447  
  U4_ex_U1_alu_mul_138_45/g36293/Q         -      A->Q    R     NA2X4           2  0.061   0.059    6.506  
  U4_ex_U1_alu_mul_138_45/g36289/Q         -      A->Q    F     NA2X4           1  0.096   0.041    6.546  
  U4_ex_U1_alu_mul_138_45/g36288/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.602  
  U4_ex_U1_alu_mul_138_45/g36284/Q         -      A->Q    F     NA2X4           1  0.097   0.040    6.643  
  U4_ex_U1_alu_mul_138_45/g36283/Q         -      A->Q    R     NA2X4           2  0.050   0.071    6.714  
  U4_ex_U1_alu_mul_138_45/g36279/Q         -      A->Q    F     NA2X4           1  0.128   0.043    6.757  
  U4_ex_U1_alu_mul_138_45/g36278/Q         -      A->Q    R     NA2X4           2  0.054   0.058    6.815  
  U4_ex_U1_alu_mul_138_45/g36274/Q         -      A->Q    F     NA2X4           1  0.100   0.041    6.856  
  U4_ex_U1_alu_mul_138_45/g36273/Q         -      A->Q    R     NA2X4           2  0.050   0.056    6.912  
  U4_ex_U1_alu_mul_138_45/g36269/Q         -      A->Q    F     NA2X4           1  0.097   0.041    6.954  
  U4_ex_U1_alu_mul_138_45/g36268/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.017  
  U4_ex_U1_alu_mul_138_45/g36264/Q         -      A->Q    F     NA2X4           1  0.109   0.042    7.059  
  U4_ex_U1_alu_mul_138_45/g36263/Q         -      A->Q    R     NA2X4           2  0.060   0.059    7.118  
  U4_ex_U1_alu_mul_138_45/g36259/Q         -      A->Q    F     NA2X4           1  0.099   0.042    7.160  
  U4_ex_U1_alu_mul_138_45/g36258/Q         -      A->Q    R     NA2X4           2  0.051   0.063    7.223  
  U4_ex_U1_alu_mul_138_45/g36254/Q         -      A->Q    F     NA2X4           1  0.109   0.043    7.266  
  U4_ex_U1_alu_mul_138_45/g36253/Q         -      A->Q    R     NA2X4           2  0.062   0.061    7.327  
  U4_ex_U1_alu_mul_138_45/g36249/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.369  
  U4_ex_U1_alu_mul_138_45/g36248/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.425  
  U4_ex_U1_alu_mul_138_45/g36244/Q         -      A->Q    F     NA2X4           1  0.097   0.041    7.466  
  U4_ex_U1_alu_mul_138_45/g36243/Q         -      A->Q    R     NA2X4           2  0.050   0.059    7.525  
  U4_ex_U1_alu_mul_138_45/g36239/Q         -      A->Q    F     NA2X4           1  0.101   0.042    7.567  
  U4_ex_U1_alu_mul_138_45/g36238/Q         -      A->Q    R     NA2X4           2  0.051   0.057    7.624  
  U4_ex_U1_alu_mul_138_45/g36234/Q         -      A->Q    F     NA2X4           1  0.098   0.041    7.665  
  U4_ex_U1_alu_mul_138_45/g36233/Q         -      A->Q    R     NA2X4           2  0.050   0.055    7.720  
  U4_ex_U1_alu_mul_138_45/g36229/Q         -      A->Q    F     NA2X4           1  0.096   0.040    7.760  
  U4_ex_U1_alu_mul_138_45/g36228/Q         -      A->Q    R     NA2X4           2  0.049   0.056    7.816  
  U4_ex_U1_alu_mul_138_45/g36224/Q         -      A->Q    F     NA2X4           1  0.099   0.043    7.859  
  U4_ex_U1_alu_mul_138_45/g36223/Q         -      A->Q    R     NA2X4           2  0.052   0.056    7.914  
  U4_ex_U1_alu_mul_138_45/g36219/Q         -      A->Q    F     NA2X4           1  0.099   0.041    7.955  
  U4_ex_U1_alu_mul_138_45/g36218/Q         -      A->Q    R     NA2X4           2  0.049   0.068    8.023  
  U4_ex_U1_alu_mul_138_45/g36214/Q         -      A->Q    F     NA2X4           1  0.119   0.043    8.066  
  U4_ex_U1_alu_mul_138_45/g36213/Q         -      A->Q    R     NA2X4           2  0.054   0.060    8.126  
  U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.103   0.041    8.167  
  U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.051   0.057    8.224  
  U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.101   0.041    8.265  
  U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.050   0.059    8.325  
  U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.108   0.041    8.366  
  U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.051   0.049    8.415  
  U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.088   0.051    8.466  
  U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.521  
  U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.092   0.052    8.572  
  U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.071   0.060    8.633  
  U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.104   0.056    8.689  
  U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.069   0.061    8.749  
  U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X4           1  0.101   0.052    8.801  
  U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.064   0.053    8.854  
  U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.085   0.051    8.905  
  U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.959  
  U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.090   0.054    9.012  
  U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.066   0.057    9.069  
  U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.093   0.053    9.122  
  U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.065   0.063    9.185  
  U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.107   0.052    9.238  
  U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.064   0.060    9.298  
  U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.100   0.057    9.354  
  U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.069   0.058    9.413  
  U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.093   0.055    9.468  
  U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.068   0.061    9.529  
  U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.101   0.051    9.580  
  U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.063   0.057    9.638  
  U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.104   0.052    9.689  
  U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.072   0.058    9.748  
  U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.097   0.056    9.804  
  U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.081   0.060    9.864  
  U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.095   0.052    9.916  
  U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.073   0.056    9.972  
  U4_ex_U1_alu_mul_138_45/g36125/Q         -      A->Q    F     NA2X2           1  0.093   0.055   10.027  
  U4_ex_U1_alu_mul_138_45/g36121/Q         -      A->Q    R     NA2X4           2  0.079   0.056   10.082  
  U4_ex_U1_alu_mul_138_45/g36117/Q         -      A->Q    F     AN21X1          1  0.091   0.078   10.160  
  U4_ex_U1_alu_mul_138_45/g38246/Q         -      A->Q    F     EN2X1           1  0.101   0.165   10.325  
  U4_ex_U1_alu_g21027/Q                    -      E->Q    R     AN222X1         1  0.115   0.186   10.511  
  U4_ex_U1_alu_g20880/Q                    -      A->Q    F     NO2X1           1  0.373   0.076   10.587  
  U4_ex_U1_alu_hilo_reg[58]/D              -      D       F     DFRQX1          1  0.112   0.000   10.587  
#--------------------------------------------------------------------------------------------------------
26  
  U4_ex_U1_alu_mul_138_45/g36209/Q         -      A->Q    F     NA2X4           1  0.103   0.041    8.167  
  U4_ex_U1_alu_mul_138_45/g36208/Q         -      A->Q    R     NA2X4           2  0.051   0.057    8.224  
  U4_ex_U1_alu_mul_138_45/g36204/Q         -      A->Q    F     NA2X4           1  0.101   0.041    8.265  
  U4_ex_U1_alu_mul_138_45/g36203/Q         -      A->Q    R     NA2X4           2  0.050   0.059    8.325  
  U4_ex_U1_alu_mul_138_45/g36199/Q         -      A->Q    F     NA2X4           1  0.108   0.041    8.366  
  U4_ex_U1_alu_mul_138_45/g36198/Q         -      A->Q    R     NA2X4           2  0.051   0.049    8.415  
  U4_ex_U1_alu_mul_138_45/g36194/Q         -      A->Q    F     NA2X2           1  0.088   0.051    8.466  
  U4_ex_U1_alu_mul_138_45/g36193/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.521  
  U4_ex_U1_alu_mul_138_45/g36189/Q         -      A->Q    F     NA2X2           1  0.092   0.052    8.572  
  U4_ex_U1_alu_mul_138_45/g36188/Q         -      A->Q    R     NA2X4           2  0.071   0.060    8.633  
  U4_ex_U1_alu_mul_138_45/g36184/Q         -      A->Q    F     NA2X2           1  0.104   0.056    8.689  
  U4_ex_U1_alu_mul_138_45/g36183/Q         -      A->Q    R     NA2X4           2  0.069   0.061    8.749  
  U4_ex_U1_alu_mul_138_45/g36179/Q         -      A->Q    F     NA2X4           1  0.101   0.052    8.801  
  U4_ex_U1_alu_mul_138_45/g36178/Q         -      A->Q    R     NA2X4           2  0.064   0.053    8.854  
  U4_ex_U1_alu_mul_138_45/g36174/Q         -      A->Q    F     NA2X2           1  0.085   0.051    8.905  
  U4_ex_U1_alu_mul_138_45/g36173/Q         -      A->Q    R     NA2X4           2  0.063   0.054    8.959  
  U4_ex_U1_alu_mul_138_45/g36170/Q         -      A->Q    F     NA2X2           1  0.090   0.054    9.012  
  U4_ex_U1_alu_mul_138_45/g36169/Q         -      A->Q    R     NA2X4           2  0.066   0.057    9.069  
  U4_ex_U1_alu_mul_138_45/g36166/Q         -      A->Q    F     NA2X2           1  0.093   0.053    9.122  
  U4_ex_U1_alu_mul_138_45/g36165/Q         -      A->Q    R     NA2X4           2  0.065   0.063    9.185  
  U4_ex_U1_alu_mul_138_45/g36162/Q         -      A->Q    F     NA2X2           1  0.107   0.052    9.238  
  U4_ex_U1_alu_mul_138_45/g36161/Q         -      A->Q    R     NA2X4           2  0.064   0.060    9.298  
  U4_ex_U1_alu_mul_138_45/g36158/Q         -      A->Q    F     NA2X2           1  0.100   0.057    9.354  
  U4_ex_U1_alu_mul_138_45/g36157/Q         -      A->Q    R     NA2X4           2  0.069   0.058    9.413  
  U4_ex_U1_alu_mul_138_45/g36154/Q         -      A->Q    F     NA2X2           1  0.093   0.055    9.468  
  U4_ex_U1_alu_mul_138_45/g36153/Q         -      A->Q    R     NA2X4           2  0.068   0.061    9.529  
  U4_ex_U1_alu_mul_138_45/g36149/Q         -      A->Q    F     NA2X2           1  0.101   0.051    9.580  
  U4_ex_U1_alu_mul_138_45/g36148/Q         -      A->Q    R     NA2X4           2  0.063   0.057    9.638  
  U4_ex_U1_alu_mul_138_45/g36144/Q         -      A->Q    F     NA2X2           1  0.104   0.052    9.689  
  U4_ex_U1_alu_mul_138_45/g36142/Q         -      A->Q    R     NA2X4           2  0.072   0.058    9.748  
  U4_ex_U1_alu_mul_138_45/g36137/Q         -      A->Q    F     NA2X2           1  0.097   0.056    9.804  
  U4_ex_U1_alu_mul_138_45/g36135/Q         -      A->Q    R     NA2X4           2  0.081   0.060    9.864  
  U4_ex_U1_alu_mul_138_45/g36130/Q         -      A->Q    F     NA2X2           1  0.095   0.052    9.916  
  U4_ex_U1_alu_mul_138_45/g36128/Q         -      A->Q    R     NA2X4           2  0.073   0.056    9.972  
  U4_ex_U1_alu_mul_138_45/g36125/Q         -      A->Q    F     NA2X2           1  0.093   0.055   10.027  
  U4_ex_U1_alu_mul_138_45/g36121/Q         -      A->Q    R     NA2X4           2  0.079   0.056   10.082  
  U4_ex_U1_alu_mul_138_45/g36117/Q         -      A->Q    F     AN21X1          1  0.091   0.078   10.160  
  U4_ex_U1_alu_mul_138_45/g38246/Q         -      A->Q    F     EN2X1           1  0.101   0.165   10.325  
  U4_ex_U1_alu_g21027/Q                    -      E->Q    R     AN222X1         1  0.115   0.186   10.511  
  U4_ex_U1_alu_g20880/Q                    -      A->Q    F     NO2X1           1  0.373   0.076   10.587  
  U4_ex_U1_alu_hilo_reg[58]/D              -      D       F     DFRQX1          1  0.112   0.000   10.587  
#--------------------------------------------------------------------------------------------------------


 *** Starting Verify DRC (MEM: 2330.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:06.4  ELAPSED TIME: 7.00  MEM: 199.6M) ***

[DEV]innovus 9> source physical/5_fillers_reports.tcl 
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED25. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED15. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED10. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED7. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED5. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED3. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED2. Please check whether it is specified correctly.
**WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FEED1. Please check whether it is specified correctly.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 9 filler insts (cell FEED25 / prefix FILLER).
*INFO:   Added 53 filler insts (cell FEED15 / prefix FILLER).
*INFO:   Added 762 filler insts (cell FEED10 / prefix FILLER).
*INFO:   Added 406 filler insts (cell FEED7 / prefix FILLER).
*INFO:   Added 675 filler insts (cell FEED5 / prefix FILLER).
*INFO:   Added 1519 filler insts (cell FEED3 / prefix FILLER).
*INFO:   Added 1349 filler insts (cell FEED2 / prefix FILLER).
*INFO:   Added 2613 filler insts (cell FEED1 / prefix FILLER).
*INFO: Total 7386 filler insts added - prefix FILLER (CPU: 0:00:01.1).
For 7386 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
Start to collect the design information.
Build netlist information for Cell minimips.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/minimips.main.htm.ascii.
Switching SI Aware to true by default in postroute mode   

**ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'set_db timing_analysis_type onChipVariation'. It is also recommended to set 'timing_analysis_cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.

 *** Starting Verify Geometry (MEM: 2076.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 4160
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 9.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:09.3  MEM: 139.2M)

[DEV]innovus 10> source physical/6_netlist_sdf.tcl 
Writing Netlist "minimips.v" ...
Extraction called for design 'minimips' of instances=21813 and nets=12142 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design minimips.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2105.352M)
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: minimips
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
AAE_INFO-618: Total number of nets in the design is 12142,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2609.37 CPU=0:00:07.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:09.4  real=0:00:01.0  mem= 2609.4M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1
Starting SI iteration 2
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
AAE_INFO-618: Total number of nets in the design is 12142,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2567.83 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 2567.8M) ***
[DEV]innovus 11> check_drc

 *** Starting Verify DRC (MEM: 2369.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that check_drc used 1. In Multithreading mode, the number of CPUs check_drc used is not larger than the number of subareas.
 Use 'set_multi_cpu_usage -local_cpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:06.7  ELAPSED TIME: 6.00  MEM: 0.0M) ***

[DEV]innovus 12> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.
