// Seed: 127130962
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output supply0 id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output supply1 id_6
);
  assign id_2 = id_1;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1
    , id_20,
    output supply1 id_2,
    input wire id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply1 id_7,
    output wand id_8,
    output tri id_9,
    input tri0 id_10,
    output uwire id_11,
    output wor id_12,
    output tri1 id_13,
    input tri id_14,
    output uwire id_15,
    input supply0 id_16,
    input wire id_17,
    output wire id_18
);
  wire id_21;
  module_0(
      id_0, id_10, id_7, id_8, id_3, id_3, id_6
  );
endmodule
