-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toThreshold_Filter2D_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_rows_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_cols_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_3_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_0_V_4_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_3_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_4_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_3_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_4_read : IN STD_LOGIC_VECTOR (4 downto 0);
    p_kernel_val_3_V_0_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_3_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_3_V_2_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_3_V_4_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_4_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_4_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_4_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_4_V_3_read : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of toThreshold_Filter2D_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st14_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv11_9 : STD_LOGIC_VECTOR (10 downto 0) := "00000001001";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_7FB : STD_LOGIC_VECTOR (10 downto 0) := "11111111011";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv12_FF9 : STD_LOGIC_VECTOR (11 downto 0) := "111111111001";
    constant ap_const_lv12_FFE : STD_LOGIC_VECTOR (11 downto 0) := "111111111110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv12_FF8 : STD_LOGIC_VECTOR (11 downto 0) := "111111111000";
    constant ap_const_lv12_FF7 : STD_LOGIC_VECTOR (11 downto 0) := "111111110111";
    constant ap_const_lv12_FF6 : STD_LOGIC_VECTOR (11 downto 0) := "111111110110";
    constant ap_const_lv12_FF5 : STD_LOGIC_VECTOR (11 downto 0) := "111111110101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_22 : BOOLEAN;
    signal p_025_0_i_reg_619 : STD_LOGIC_VECTOR (10 downto 0);
    signal heightloop_fu_779_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal heightloop_reg_3118 : STD_LOGIC_VECTOR (10 downto 0);
    signal widthloop_fu_785_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal widthloop_reg_3123 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_146_cast_fu_797_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_146_cast_reg_3128 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg228_i_fu_801_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_neg228_i_reg_3133 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_91_fu_807_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_91_reg_3138 : STD_LOGIC_VECTOR (2 downto 0);
    signal ref_fu_811_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_reg_3144 : STD_LOGIC_VECTOR (10 downto 0);
    signal ref_cast_fu_817_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ref_cast_reg_3149 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_0_1_cast_fu_821_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_1_cast_reg_3154 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_2_cast_fu_825_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_2_cast_reg_3159 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_3_cast_fu_829_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_3_cast_reg_3164 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_4_cast_fu_833_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_0_4_cast_reg_3169 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_cast_fu_837_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_cast_reg_3174 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_2_cast_fu_841_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_2_cast_reg_3179 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_3_cast_fu_845_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_3_cast_reg_3184 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_4_cast_fu_849_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_1_4_cast_reg_3189 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_2_cast_fu_853_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_cast_reg_3194 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_1_cast_fu_857_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_1_cast_reg_3199 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_3_cast_fu_861_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_3_cast_reg_3204 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_2_4_cast_fu_865_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal OP2_V_2_4_cast_reg_3209 : STD_LOGIC_VECTOR (12 downto 0);
    signal OP2_V_3_cast_fu_869_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_3_cast_reg_3214 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_3_1_cast_fu_873_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_3_1_cast_reg_3219 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_3_2_cast_fu_877_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_3_2_cast_reg_3224 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_3_4_cast_fu_881_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_3_4_cast_reg_3229 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_4_cast_fu_885_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_4_cast_reg_3234 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_4_1_cast_fu_889_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_4_1_cast_reg_3239 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_4_2_cast_fu_893_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_4_2_cast_reg_3244 : STD_LOGIC_VECTOR (11 downto 0);
    signal OP2_V_4_3_cast_fu_897_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal OP2_V_4_3_cast_reg_3249 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_70_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_127 : BOOLEAN;
    signal i_V_fu_910_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_V_reg_3258 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_71_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_reg_3263 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_reg_3268 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_96_fu_976_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_96_reg_3272 : STD_LOGIC_VECTOR (2 downto 0);
    signal ImagLoc_y_cast_cast_fu_980_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ImagLoc_y_cast_cast_reg_3278 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_cast_cast_fu_990_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_cast_cast_reg_3283 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_97_fu_994_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_97_reg_3288 : STD_LOGIC_VECTOR (2 downto 0);
    signal y_2_1_cast_cast_fu_1004_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_1_cast_cast_reg_3299 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_cast_cast_fu_1014_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_2_cast_cast_reg_3304 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_3_cast_cast_fu_1024_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal y_2_3_cast_cast_reg_3309 : STD_LOGIC_VECTOR (12 downto 0);
    signal brmerge_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_3314 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_fu_1038_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_reg_3318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_162 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_reg_3335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_185 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal or_cond221_i_reg_3327 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_205 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_74_reg_3318_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1043_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond221_i_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_reg_3331 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_77_reg_3331_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_77_reg_3331_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_77_reg_3331_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_77_reg_3331_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_fu_1104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3335_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3335_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_or_cond7_reg_3335_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_102_reg_3339 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_102_reg_3339_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_102_reg_3339_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_102_reg_3339_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_102_reg_3339_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_3343 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_3343_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_3343_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_78_reg_3343_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_fu_1123_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_reg_3347 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3347_pp0_it1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3347_pp0_it2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_reg_3347_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_108_fu_1133_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_108_reg_3355 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3355_pp0_it1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3355_pp0_it2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_631_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal x_reg_3363 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_100_fu_1137_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_100_reg_3368 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_107_fu_1141_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_107_reg_3373 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_0_addr_reg_3378 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_addr_reg_3384 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_addr_reg_3390 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_addr_reg_3396 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_3402 : STD_LOGIC_VECTOR (10 downto 0);
    signal locy_4_t_fu_1157_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal locy_4_t_reg_3408 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_4_fu_1161_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_4_reg_3412 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_buf_0_val_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_4_0_reg_3420 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_0_reg_3425 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_0_reg_3435 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_0_reg_3445 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_0_reg_3455 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_103_fu_1170_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_103_reg_3464 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_104_fu_1174_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_104_reg_3470 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_105_fu_1178_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_105_reg_3476 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_fu_1182_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_106_reg_3482 : STD_LOGIC_VECTOR (2 downto 0);
    signal src_kernel_win_0_val_0_1_12_reg_3488 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_12_reg_3494 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_12_reg_3500 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_26_reg_3506 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_12_reg_3511 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_1_fu_2094_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_1_reg_3517 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_2_fu_2103_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_2_reg_3522 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_val_4_4_2_reg_3527 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_1_lo_reg_3532 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_lo_reg_3537 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_2_lo_reg_3542 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_lo_reg_3547 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_0_3_fu_2216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_3_0_3_reg_3552 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_0_4_fu_2226_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_4_reg_3557 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_74_fu_2235_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_74_reg_3562 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_3_fu_2243_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_3_reg_3567 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_4_fu_2252_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_4_reg_3572 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_2261_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_1_reg_3577 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_314_1_fu_2270_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_1_reg_3582 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_2_fu_2279_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_2_reg_3587 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_4_fu_2288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_314_4_reg_3592 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_1_2_fu_2403_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_1_2_reg_3597 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp1_fu_2415_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp1_reg_3602 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_2425_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_reg_3607 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_1_fu_2434_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_1_reg_3612 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_3_fu_2442_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_3_reg_3617 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp6_fu_2496_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp6_reg_3622 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_reg_ppstg_tmp6_reg_3622_pp0_it8 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp3_cast_fu_2570_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_cast_reg_3627 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_2584_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp4_reg_3632 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_fu_2594_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_reg_3637 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_1_fu_2603_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_1_reg_3642 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_2_fu_2612_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_2_reg_3647 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_3_fu_2620_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_3_reg_3652 : STD_LOGIC_VECTOR (10 downto 0);
    signal isneg_reg_3657 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_8_fu_2731_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_reg_3663 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_reg_3668 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce0 : STD_LOGIC;
    signal k_buf_0_val_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_0_ce1 : STD_LOGIC;
    signal k_buf_0_val_0_we1 : STD_LOGIC;
    signal k_buf_0_val_0_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce0 : STD_LOGIC;
    signal k_buf_0_val_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_1_ce1 : STD_LOGIC;
    signal k_buf_0_val_1_we1 : STD_LOGIC;
    signal k_buf_0_val_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce0 : STD_LOGIC;
    signal k_buf_0_val_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_2_ce1 : STD_LOGIC;
    signal k_buf_0_val_2_we1 : STD_LOGIC;
    signal k_buf_0_val_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_3_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_631_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_631_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_631_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_631_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_639_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_639_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_639_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_639_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_639_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_647_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_647_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_647_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_647_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_647_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_655_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_655_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_655_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_655_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_655_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_663_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_663_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_663_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_663_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_663_ap_ce : STD_LOGIC;
    signal grp_toThreshold_borderInterpolate_fu_671_p : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_671_len : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_671_borderType : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_671_ap_return : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_toThreshold_borderInterpolate_fu_671_ap_ce : STD_LOGIC;
    signal p_012_0_i_reg_608 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_572 : BOOLEAN;
    signal tmp_76_fu_1148_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_val_0_1_fu_184 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_0_fu_1630_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_28_fu_1936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_2_fu_188 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_3_fu_192 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_0_4_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_17_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_1_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_0_fu_1688_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_57_fu_1969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_2_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_3_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_1_4_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_18_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_1_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_0_fu_1746_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_24_fu_2002_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_2_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_3_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_2_4_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_19_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_1_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_1_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_0_fu_1804_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_57_fu_2035_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_2_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_3_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_3_4_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_20_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_2_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_3_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_val_4_4_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_21_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_28_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_56_fu_1354_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_29_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_55_fu_1345_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_30_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_53_fu_1328_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_31_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_50_fu_1303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_32_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_40_fu_1270_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_14_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_15_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_16_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_17_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_18_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_28_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_56_fu_1531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_29_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_55_fu_1522_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_30_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_53_fu_1505_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_31_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_50_fu_1480_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_32_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_40_fu_1447_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_0_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_1_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_2_fu_372 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_3_fu_376 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_0_4_fu_380 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_384 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_88_fu_771_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_89_fu_775_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_791_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_147_cast_fu_901_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_y_fu_922_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_94_fu_934_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_fu_969_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal y_2_fu_984_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_2_1_fu_998_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_2_2_fu_1008_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal y_2_3_fu_1018_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_fu_955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_fu_1049_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp2_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_150_cast9_fu_1034_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ImagLoc_x_fu_1070_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_101_fu_1085_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_99_fu_1076_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal col_assign_9_2_fu_1128_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_2_fu_1145_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp61_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp62_fu_1239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_37_fu_1231_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp63_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_38_fu_1244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp65_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_1_4_39_fu_1257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_41_fu_1279_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_43_fu_1287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_49_fu_1295_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_51_fu_1312_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_52_fu_1320_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_54_fu_1337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp64_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp66_fu_1416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_37_fu_1408_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp67_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_38_fu_1421_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp68_fu_1442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal right_border_buf_0_val_3_4_39_fu_1434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_41_fu_1456_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_43_fu_1464_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_49_fu_1472_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_51_fu_1489_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_52_fu_1497_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_54_fu_1514_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp32_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_fu_1580_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp34_fu_1598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_fu_1591_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp36_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_fu_1604_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp38_fu_1624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp37_fu_1617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp40_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_1_t_fu_1638_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp42_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_fu_1649_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp44_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp43_fu_1662_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp46_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp45_fu_1675_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp47_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_2_t_fu_1696_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp49_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp48_fu_1707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp51_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_fu_1720_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp53_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp52_fu_1733_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp54_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal locy_3_t_fu_1754_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sel_tmp56_fu_1772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_fu_1765_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp58_fu_1785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp57_fu_1778_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp60_fu_1798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp59_fu_1791_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp_fu_1892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_8_fu_1897_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp4_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_9_fu_1910_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp6_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_buf_0_val_0_0_22_fu_1923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_fu_1945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_33_fu_1953_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_3_4_34_fu_1961_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_fu_1978_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_6_72_fu_1986_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_2_4_7_73_fu_1994_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_fu_2011_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_33_fu_2019_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_val_1_4_34_fu_2027_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_1_fu_2094_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_1_fu_2094_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_0_2_fu_2103_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_2_fu_2103_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_shl3_fu_2160_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl3_cast_fu_2168_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_fu_2172_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_320_0_1_cast_fu_2182_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_0_cast_fu_2178_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_0_1_fu_2185_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_3_0_1_cast_fu_2191_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_0_2_cast_fu_2195_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_0_3_fu_2207_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_3_fu_2207_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_0_3_fu_2207_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_0_2_fu_2198_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_0_3_cast_cast_fu_2212_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_0_4_fu_2226_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_0_4_fu_2226_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_s_74_fu_2235_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_74_fu_2235_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_113_3_fu_2243_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_113_3_fu_2243_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_113_4_fu_2252_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_113_4_fu_2252_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_1_fu_2261_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_2261_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_314_1_fu_2270_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_314_1_fu_2270_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_314_2_fu_2279_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_314_2_fu_2279_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_314_4_fu_2288_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_314_4_fu_2288_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_3_0_3_cast_fu_2343_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_320_0_4_cast_cast_fu_2346_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_3_0_4_fu_2349_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_113_cast_cast_fu_2355_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl_fu_2364_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_2371_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_113_1_fu_2375_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_3_1_fu_2358_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_320_1_1_cast_cast_fu_2381_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_113_2_fu_2394_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_113_2_fu_2394_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_113_2_fu_2394_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_1_1_fu_2385_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_320_1_2_cast_cast_fu_2399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_320_1_3_cast_cast_fu_2409_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_1_4_cast_cast_fu_2412_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_fu_2425_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_2425_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_2_1_fu_2434_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_1_fu_2434_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_2_3_fu_2442_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_3_fu_2442_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_314_3_fu_2456_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_320_3_cast_cast_fu_2447_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_3_4_cast_cast_fu_2467_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_fu_2470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_3_2_cast_cast_fu_2453_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_3_cast_cast_75_fu_2463_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp9_fu_2480_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_3_1_cast_cast_fu_2450_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp8_fu_2486_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp8_cast_fu_2492_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp7_cast_fu_2476_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp1_cast_fu_2534_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_3_1_2_cast_cast_fu_2531_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_2_4_fu_2555_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_4_fu_2555_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_2_4_fu_2555_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_3_1_4_fu_2537_p2 : STD_LOGIC_VECTOR (14 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of p_Val2_3_1_4_fu_2537_p2 : signal is "no";
    signal tmp_320_2_4_cast_cast_fu_2560_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp3_fu_2564_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_320_2_1_cast_cast_fu_2546_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_2_3_cast_cast_fu_2549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp5_fu_2574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp5_cast_fu_2580_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_320_2_cast_cast_fu_2543_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_4_fu_2594_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_2594_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_4_1_fu_2603_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_1_fu_2603_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Val2_4_2_fu_2612_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_2_fu_2612_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_4_3_fu_2620_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_3_fu_2620_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp4_cast_fu_2645_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_cast_fu_2653_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_2648_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 of tmp2_fu_2648_p2 : signal is "no";
    signal p_Val2_4_4_fu_2674_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_320_4_2_cast_fu_2668_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_320_4_1_cast_fu_2665_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp14_fu_2685_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp14_cast_fu_2691_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_3_4_fu_2656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_320_4_cast_fu_2662_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_4_cast_76_fu_2681_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp16_fu_2701_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_320_4_3_cast_fu_2671_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp15_fu_2707_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp15_cast_fu_2713_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_2695_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_7_fu_2717_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal not_i_i_i_fu_2750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_2745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_77_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_2761_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_0_1_fu_2094_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_2_fu_2103_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_3_fu_2207_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_0_4_fu_2226_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_2_fu_2394_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_3_fu_2243_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_113_4_fu_2252_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_1_fu_2261_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_1_fu_2434_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_3_fu_2442_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_2_4_fu_2555_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_2_fu_2425_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_314_1_fu_2270_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_2_fu_2279_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_314_4_fu_2288_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_1_fu_2603_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_2_fu_2612_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_3_fu_2620_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_4_fu_2594_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_74_fu_2235_p00 : STD_LOGIC_VECTOR (10 downto 0);

    component toThreshold_borderInterpolate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p : IN STD_LOGIC_VECTOR (12 downto 0);
        len : IN STD_LOGIC_VECTOR (11 downto 0);
        borderType : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (14 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_0_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_0_address0,
        ce0 => k_buf_0_val_0_ce0,
        q0 => k_buf_0_val_0_q0,
        address1 => k_buf_0_val_0_address1,
        ce1 => k_buf_0_val_0_ce1,
        we1 => k_buf_0_val_0_we1,
        d1 => k_buf_0_val_0_d1);

    k_buf_0_val_1_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_1_address0,
        ce0 => k_buf_0_val_1_ce0,
        q0 => k_buf_0_val_1_q0,
        address1 => k_buf_0_val_1_address1,
        ce1 => k_buf_0_val_1_ce1,
        we1 => k_buf_0_val_1_we1,
        d1 => k_buf_0_val_1_d1);

    k_buf_0_val_2_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_2_address0,
        ce0 => k_buf_0_val_2_ce0,
        q0 => k_buf_0_val_2_q0,
        address1 => k_buf_0_val_2_address1,
        ce1 => k_buf_0_val_2_ce1,
        we1 => k_buf_0_val_2_we1,
        d1 => k_buf_0_val_2_d1);

    k_buf_0_val_3_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => k_buf_0_val_3_d1);

    k_buf_0_val_4_U : component toThreshold_Dilate_0_0_1080_1920_s_k_buf_0_val_0
    generic map (
        DataWidth => 8,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    grp_toThreshold_borderInterpolate_fu_631 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_631_p,
        len => grp_toThreshold_borderInterpolate_fu_631_len,
        borderType => grp_toThreshold_borderInterpolate_fu_631_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_631_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_631_ap_ce);

    grp_toThreshold_borderInterpolate_fu_639 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_639_p,
        len => grp_toThreshold_borderInterpolate_fu_639_len,
        borderType => grp_toThreshold_borderInterpolate_fu_639_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_639_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_639_ap_ce);

    grp_toThreshold_borderInterpolate_fu_647 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_647_p,
        len => grp_toThreshold_borderInterpolate_fu_647_len,
        borderType => grp_toThreshold_borderInterpolate_fu_647_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_647_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_647_ap_ce);

    grp_toThreshold_borderInterpolate_fu_655 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_655_p,
        len => grp_toThreshold_borderInterpolate_fu_655_len,
        borderType => grp_toThreshold_borderInterpolate_fu_655_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_655_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_655_ap_ce);

    grp_toThreshold_borderInterpolate_fu_663 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_663_p,
        len => grp_toThreshold_borderInterpolate_fu_663_len,
        borderType => grp_toThreshold_borderInterpolate_fu_663_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_663_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_663_ap_ce);

    grp_toThreshold_borderInterpolate_fu_671 : component toThreshold_borderInterpolate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p => grp_toThreshold_borderInterpolate_fu_671_p,
        len => grp_toThreshold_borderInterpolate_fu_671_len,
        borderType => grp_toThreshold_borderInterpolate_fu_671_borderType,
        ap_return => grp_toThreshold_borderInterpolate_fu_671_ap_return,
        ap_ce => grp_toThreshold_borderInterpolate_fu_671_ap_ce);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_74_fu_1038_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_70_fu_905_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_70_fu_905_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_70_fu_905_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
                        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) then 
                        ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    -- p_012_0_i_reg_608 assign process. --
    p_012_0_i_reg_608_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_3)) then 
                p_012_0_i_reg_608 <= i_V_reg_3258;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_012_0_i_reg_608 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- p_025_0_i_reg_619 assign process. --
    p_025_0_i_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)))) then 
                p_025_0_i_reg_619 <= j_V_fu_1043_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_70_fu_905_p2 = ap_const_lv1_0)))) then 
                p_025_0_i_reg_619 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_0_1_fu_184 assign process. --
    src_kernel_win_0_val_0_1_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4))))) then 
                src_kernel_win_0_val_0_1_fu_184 <= right_border_buf_0_val_4_0_reg_3420;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_0_1_fu_184 <= col_buf_0_val_0_0_28_fu_1936_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_0_1_fu_184 <= src_kernel_win_0_val_0_0_fu_1630_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_1_1_fu_204 assign process. --
    src_kernel_win_0_val_1_1_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4))))) then 
                src_kernel_win_0_val_1_1_fu_204 <= right_border_buf_0_val_3_0_reg_3425;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_1_1_fu_204 <= right_border_buf_0_val_3_4_57_fu_1969_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_1_1_fu_204 <= src_kernel_win_0_val_1_0_fu_1688_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_2_1_fu_224 assign process. --
    src_kernel_win_0_val_2_1_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4))))) then 
                src_kernel_win_0_val_2_1_fu_224 <= right_border_buf_0_val_2_0_reg_3435;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_2_1_fu_224 <= right_border_buf_0_val_2_4_24_fu_2002_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_2_1_fu_224 <= src_kernel_win_0_val_2_0_fu_1746_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_3_1_fu_248 assign process. --
    src_kernel_win_0_val_3_1_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4))))) then 
                src_kernel_win_0_val_3_1_fu_248 <= right_border_buf_0_val_1_0_reg_3445;
            elsif (((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_3_1_fu_248 <= right_border_buf_0_val_1_4_57_fu_2035_p3;
            elsif ((((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))))) then 
                src_kernel_win_0_val_3_1_fu_248 <= src_kernel_win_0_val_3_0_fu_1804_p3;
            end if; 
        end if;
    end process;

    -- src_kernel_win_0_val_4_1_fu_244 assign process. --
    src_kernel_win_0_val_4_1_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0)))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_4_fu_380;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_0_fu_364;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_1_fu_368;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_2_fu_372;
            elsif ((not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it4) and (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_0_3_fu_376;
            elsif ((((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1)) and not((ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it4))) or (not((ap_const_lv1_0 = brmerge_reg_3314)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it4))))) then 
                src_kernel_win_0_val_4_1_fu_244 <= src_kernel_win_0_val_4_0_reg_3455;
            elsif (((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_0))) then 
                src_kernel_win_0_val_4_1_fu_244 <= col_buf_0_val_0_0_fu_384;
            elsif (((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_1))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_3_0_reg_3425;
            elsif (((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_2))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_2_0_reg_3435;
            elsif (((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and (ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 = ap_const_lv3_3))) then 
                src_kernel_win_0_val_4_1_fu_244 <= right_border_buf_0_val_1_0_reg_3445;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_70_fu_905_p2 = ap_const_lv1_0)))) then
                ImagLoc_y_cast_cast_reg_3278(0) <= ImagLoc_y_cast_cast_fu_980_p1(0);
    ImagLoc_y_cast_cast_reg_3278(1) <= ImagLoc_y_cast_cast_fu_980_p1(1);
    ImagLoc_y_cast_cast_reg_3278(2) <= ImagLoc_y_cast_cast_fu_980_p1(2);
    ImagLoc_y_cast_cast_reg_3278(3) <= ImagLoc_y_cast_cast_fu_980_p1(3);
    ImagLoc_y_cast_cast_reg_3278(4) <= ImagLoc_y_cast_cast_fu_980_p1(4);
    ImagLoc_y_cast_cast_reg_3278(5) <= ImagLoc_y_cast_cast_fu_980_p1(5);
    ImagLoc_y_cast_cast_reg_3278(6) <= ImagLoc_y_cast_cast_fu_980_p1(6);
    ImagLoc_y_cast_cast_reg_3278(7) <= ImagLoc_y_cast_cast_fu_980_p1(7);
    ImagLoc_y_cast_cast_reg_3278(8) <= ImagLoc_y_cast_cast_fu_980_p1(8);
    ImagLoc_y_cast_cast_reg_3278(9) <= ImagLoc_y_cast_cast_fu_980_p1(9);
    ImagLoc_y_cast_cast_reg_3278(10) <= ImagLoc_y_cast_cast_fu_980_p1(10);
    ImagLoc_y_cast_cast_reg_3278(11) <= ImagLoc_y_cast_cast_fu_980_p1(11);
                brmerge_reg_3314 <= brmerge_fu_1028_p2;
                tmp_71_reg_3263 <= tmp_71_fu_916_p2;
                tmp_95_reg_3268 <= ImagLoc_y_fu_922_p2(11 downto 11);
                tmp_96_reg_3272 <= tmp_96_fu_976_p1;
                tmp_97_reg_3288 <= tmp_97_fu_994_p1;
                y_2_1_cast_cast_reg_3299 <= y_2_1_cast_cast_fu_1004_p1;
                y_2_2_cast_cast_reg_3304 <= y_2_2_cast_cast_fu_1014_p1;
                y_2_3_cast_cast_reg_3309 <= y_2_3_cast_cast_fu_1024_p1;
                y_2_cast_cast_reg_3283 <= y_2_cast_cast_fu_990_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                OP2_V_0_1_cast_reg_3154 <= OP2_V_0_1_cast_fu_821_p1;
                OP2_V_0_2_cast_reg_3159 <= OP2_V_0_2_cast_fu_825_p1;
                OP2_V_0_3_cast_reg_3164 <= OP2_V_0_3_cast_fu_829_p1;
                OP2_V_0_4_cast_reg_3169 <= OP2_V_0_4_cast_fu_833_p1;
                OP2_V_1_2_cast_reg_3179 <= OP2_V_1_2_cast_fu_841_p1;
                OP2_V_1_3_cast_reg_3184 <= OP2_V_1_3_cast_fu_845_p1;
                OP2_V_1_4_cast_reg_3189 <= OP2_V_1_4_cast_fu_849_p1;
                OP2_V_1_cast_reg_3174 <= OP2_V_1_cast_fu_837_p1;
                OP2_V_2_1_cast_reg_3199 <= OP2_V_2_1_cast_fu_857_p1;
                OP2_V_2_3_cast_reg_3204 <= OP2_V_2_3_cast_fu_861_p1;
                OP2_V_2_4_cast_reg_3209 <= OP2_V_2_4_cast_fu_865_p1;
                OP2_V_2_cast_reg_3194 <= OP2_V_2_cast_fu_853_p1;
                OP2_V_3_1_cast_reg_3219 <= OP2_V_3_1_cast_fu_873_p1;
                OP2_V_3_2_cast_reg_3224 <= OP2_V_3_2_cast_fu_877_p1;
                OP2_V_3_4_cast_reg_3229 <= OP2_V_3_4_cast_fu_881_p1;
                OP2_V_3_cast_reg_3214 <= OP2_V_3_cast_fu_869_p1;
                OP2_V_4_1_cast_reg_3239 <= OP2_V_4_1_cast_fu_889_p1;
                OP2_V_4_2_cast_reg_3244 <= OP2_V_4_2_cast_fu_893_p1;
                OP2_V_4_3_cast_reg_3249 <= OP2_V_4_3_cast_fu_897_p1;
                OP2_V_4_cast_reg_3234 <= OP2_V_4_cast_fu_885_p1;
                heightloop_reg_3118 <= heightloop_fu_779_p2;
                p_neg228_i_reg_3133 <= p_neg228_i_fu_801_p2;
                ref_cast_reg_3149(0) <= ref_cast_fu_817_p1(0);
    ref_cast_reg_3149(1) <= ref_cast_fu_817_p1(1);
    ref_cast_reg_3149(2) <= ref_cast_fu_817_p1(2);
    ref_cast_reg_3149(3) <= ref_cast_fu_817_p1(3);
    ref_cast_reg_3149(4) <= ref_cast_fu_817_p1(4);
    ref_cast_reg_3149(5) <= ref_cast_fu_817_p1(5);
    ref_cast_reg_3149(6) <= ref_cast_fu_817_p1(6);
    ref_cast_reg_3149(7) <= ref_cast_fu_817_p1(7);
    ref_cast_reg_3149(8) <= ref_cast_fu_817_p1(8);
    ref_cast_reg_3149(9) <= ref_cast_fu_817_p1(9);
    ref_cast_reg_3149(10) <= ref_cast_fu_817_p1(10);
                ref_reg_3144 <= ref_fu_811_p2;
                tmp_146_cast_reg_3128(0) <= tmp_146_cast_fu_797_p1(0);
    tmp_146_cast_reg_3128(1) <= tmp_146_cast_fu_797_p1(1);
    tmp_146_cast_reg_3128(2) <= tmp_146_cast_fu_797_p1(2);
    tmp_146_cast_reg_3128(3) <= tmp_146_cast_fu_797_p1(3);
    tmp_146_cast_reg_3128(4) <= tmp_146_cast_fu_797_p1(4);
    tmp_146_cast_reg_3128(5) <= tmp_146_cast_fu_797_p1(5);
    tmp_146_cast_reg_3128(6) <= tmp_146_cast_fu_797_p1(6);
    tmp_146_cast_reg_3128(7) <= tmp_146_cast_fu_797_p1(7);
    tmp_146_cast_reg_3128(8) <= tmp_146_cast_fu_797_p1(8);
    tmp_146_cast_reg_3128(9) <= tmp_146_cast_fu_797_p1(9);
    tmp_146_cast_reg_3128(10) <= tmp_146_cast_fu_797_p1(10);
                tmp_91_reg_3138 <= tmp_91_fu_807_p1;
                widthloop_reg_3123 <= widthloop_fu_785_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))) then
                ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 <= col_assign_4_reg_3412;
                ap_reg_ppstg_col_assign_reg_3347_pp0_it2 <= ap_reg_ppstg_col_assign_reg_3347_pp0_it1;
                ap_reg_ppstg_col_assign_reg_3347_pp0_it3 <= ap_reg_ppstg_col_assign_reg_3347_pp0_it2;
                ap_reg_ppstg_locy_4_t_reg_3408_pp0_it4 <= locy_4_t_reg_3408;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it2;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it3;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9 <= ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8;
                ap_reg_ppstg_or_cond7_reg_3335_pp0_it2 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it1;
                ap_reg_ppstg_or_cond7_reg_3335_pp0_it3 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it2;
                ap_reg_ppstg_or_cond7_reg_3335_pp0_it4 <= ap_reg_ppstg_or_cond7_reg_3335_pp0_it3;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6 <= src_kernel_win_0_val_0_1_12_reg_3488;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it6;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7 <= src_kernel_win_0_val_0_1_lo_reg_3532;
                ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it7;
                ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6 <= src_kernel_win_0_val_1_1_12_reg_3494;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6 <= src_kernel_win_0_val_2_1_12_reg_3500;
                ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7 <= src_kernel_win_0_val_2_1_lo_reg_3537;
                ap_reg_ppstg_tmp6_reg_3622_pp0_it8 <= tmp6_reg_3622;
                ap_reg_ppstg_tmp_102_reg_3339_pp0_it2 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it1;
                ap_reg_ppstg_tmp_102_reg_3339_pp0_it3 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it2;
                ap_reg_ppstg_tmp_102_reg_3339_pp0_it4 <= ap_reg_ppstg_tmp_102_reg_3339_pp0_it3;
                ap_reg_ppstg_tmp_108_reg_3355_pp0_it2 <= ap_reg_ppstg_tmp_108_reg_3355_pp0_it1;
                ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 <= ap_reg_ppstg_tmp_108_reg_3355_pp0_it2;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it2 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it1;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it3 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it2;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it4 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it3;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it5 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it4;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it6 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it5;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it7 <= ap_reg_ppstg_tmp_74_reg_3318_pp0_it6;
                ap_reg_ppstg_tmp_77_reg_3331_pp0_it2 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it1;
                ap_reg_ppstg_tmp_77_reg_3331_pp0_it3 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it2;
                ap_reg_ppstg_tmp_77_reg_3331_pp0_it4 <= ap_reg_ppstg_tmp_77_reg_3331_pp0_it3;
                ap_reg_ppstg_tmp_78_reg_3343_pp0_it2 <= ap_reg_ppstg_tmp_78_reg_3343_pp0_it1;
                ap_reg_ppstg_tmp_78_reg_3343_pp0_it3 <= ap_reg_ppstg_tmp_78_reg_3343_pp0_it2;
                src_kernel_win_0_val_0_1_12_reg_3488 <= src_kernel_win_0_val_0_1_fu_184;
                src_kernel_win_0_val_1_1_12_reg_3494 <= src_kernel_win_0_val_1_1_fu_204;
                src_kernel_win_0_val_2_1_12_reg_3500 <= src_kernel_win_0_val_2_1_fu_224;
                src_kernel_win_0_val_3_1_12_reg_3511 <= src_kernel_win_0_val_3_1_fu_248;
                src_kernel_win_0_val_4_1_26_reg_3506 <= src_kernel_win_0_val_4_1_fu_244;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                ap_reg_ppstg_col_assign_reg_3347_pp0_it1 <= col_assign_reg_3347;
                ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it1 <= or_cond221_i_reg_3327;
                ap_reg_ppstg_or_cond7_reg_3335_pp0_it1 <= or_cond7_reg_3335;
                ap_reg_ppstg_tmp_102_reg_3339_pp0_it1 <= tmp_102_reg_3339;
                ap_reg_ppstg_tmp_108_reg_3355_pp0_it1 <= tmp_108_reg_3355;
                ap_reg_ppstg_tmp_74_reg_3318_pp0_it1 <= tmp_74_reg_3318;
                ap_reg_ppstg_tmp_77_reg_3331_pp0_it1 <= tmp_77_reg_3331;
                ap_reg_ppstg_tmp_78_reg_3343_pp0_it1 <= tmp_78_reg_3343;
                tmp_74_reg_3318 <= tmp_74_fu_1038_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = brmerge_reg_3314)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)) and (ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_102_reg_3339_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_77_reg_3331_pp0_it2))) then
                col_assign_4_reg_3412 <= col_assign_4_fu_1161_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)) and not((ap_const_lv1_0 = or_cond7_fu_1104_p2)) and (ap_const_lv1_0 = tmp_78_fu_1118_p2))) then
                col_assign_reg_3347 <= col_assign_fu_1123_p2;
                tmp_108_reg_3355 <= tmp_108_fu_1133_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_0)))) then
                col_buf_0_val_0_0_17_fu_200 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_3))) then
                col_buf_0_val_0_0_18_fu_220 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_2))) then
                col_buf_0_val_0_0_19_fu_240 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_1))) then
                col_buf_0_val_0_0_20_fu_264 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_0))) then
                col_buf_0_val_0_0_21_fu_280 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                col_buf_0_val_0_0_fu_384 <= k_buf_0_val_0_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_V_reg_3258 <= i_V_fu_910_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it8)))) then
                isneg_reg_3657 <= p_Val2_7_fu_2717_p2(15 downto 15);
                p_Val2_8_reg_3663 <= p_Val2_8_fu_2731_p1;
                tmp_46_reg_3668 <= p_Val2_7_fu_2717_p2(15 downto 8);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)))) then
                k_buf_0_val_0_addr_reg_3378 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
                k_buf_0_val_1_addr_reg_3384 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
                k_buf_0_val_2_addr_reg_3390 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
                k_buf_0_val_3_addr_reg_3396 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_3402 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_3314) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)))) then
                locy_4_t_reg_3408 <= locy_4_t_fu_1157_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)))) then
                or_cond221_i_reg_3327 <= or_cond221_i_fu_1065_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)))) then
                or_cond7_reg_3335 <= or_cond7_fu_1104_p2;
                tmp_77_reg_3331 <= tmp_77_fu_1099_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it4)))) then
                p_Val2_0_1_reg_3517 <= p_Val2_0_1_fu_2094_p2;
                p_Val2_0_2_reg_3522 <= p_Val2_0_2_fu_2103_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it5)))) then
                p_Val2_0_4_reg_3557 <= p_Val2_0_4_fu_2226_p2;
                p_Val2_113_3_reg_3567 <= p_Val2_113_3_fu_2243_p2;
                p_Val2_113_4_reg_3572 <= p_Val2_113_4_fu_2252_p2;
                p_Val2_1_reg_3577 <= p_Val2_1_fu_2261_p2;
                p_Val2_314_1_reg_3582 <= p_Val2_314_1_fu_2270_p2;
                p_Val2_314_2_reg_3587 <= p_Val2_314_2_fu_2279_p2;
                p_Val2_314_4_reg_3592 <= p_Val2_314_4_fu_2288_p2;
                p_Val2_3_0_3_reg_3552 <= p_Val2_3_0_3_fu_2216_p2;
                p_Val2_s_74_reg_3562 <= p_Val2_s_74_fu_2235_p2;
                src_kernel_win_0_val_0_1_lo_reg_3532 <= src_kernel_win_0_val_0_1_fu_184;
                src_kernel_win_0_val_2_1_lo_reg_3537 <= src_kernel_win_0_val_2_1_fu_224;
                src_kernel_win_0_val_3_2_lo_reg_3542 <= src_kernel_win_0_val_3_2_fu_252;
                src_kernel_win_0_val_3_3_lo_reg_3547 <= src_kernel_win_0_val_3_3_fu_256;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it6)))) then
                p_Val2_2_1_reg_3612 <= p_Val2_2_1_fu_2434_p2;
                p_Val2_2_3_reg_3617 <= p_Val2_2_3_fu_2442_p2;
                p_Val2_2_reg_3607 <= p_Val2_2_fu_2425_p2;
                p_Val2_3_1_2_reg_3597 <= p_Val2_3_1_2_fu_2403_p2;
                tmp1_reg_3602 <= tmp1_fu_2415_p2;
                tmp6_reg_3622 <= tmp6_fu_2496_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it7)))) then
                p_Val2_4_1_reg_3642 <= p_Val2_4_1_fu_2603_p2;
                p_Val2_4_2_reg_3647 <= p_Val2_4_2_fu_2612_p2;
                p_Val2_4_3_reg_3652 <= p_Val2_4_3_fu_2620_p2;
                p_Val2_4_reg_3637 <= p_Val2_4_fu_2594_p2;
                tmp3_cast_reg_3627 <= tmp3_cast_fu_2570_p1;
                tmp4_reg_3632 <= tmp4_fu_2584_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_0))) then
                right_border_buf_0_val_0_0_fu_364 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_14_fu_304 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_1))) then
                right_border_buf_0_val_0_1_fu_368 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_15_fu_308 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_2))) then
                right_border_buf_0_val_0_2_fu_372 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_16_fu_312 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_3))) then
                right_border_buf_0_val_0_3_fu_376 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_17_fu_316 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_0)))) then
                right_border_buf_0_val_0_4_fu_380 <= k_buf_0_val_4_q0;
                right_border_buf_0_val_2_4_18_fu_320 <= k_buf_0_val_2_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then
                right_border_buf_0_val_1_0_reg_3445 <= k_buf_0_val_3_q0;
                right_border_buf_0_val_2_0_reg_3435 <= k_buf_0_val_2_q0;
                right_border_buf_0_val_3_0_reg_3425 <= k_buf_0_val_1_q0;
                right_border_buf_0_val_4_0_reg_3420 <= k_buf_0_val_0_q0;
                src_kernel_win_0_val_4_0_reg_3455 <= k_buf_0_val_4_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_0)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_0))))) then
                right_border_buf_0_val_1_4_28_fu_284 <= right_border_buf_0_val_1_4_56_fu_1354_p3;
                right_border_buf_0_val_1_4_29_fu_288 <= right_border_buf_0_val_1_4_55_fu_1345_p3;
                right_border_buf_0_val_1_4_30_fu_292 <= right_border_buf_0_val_1_4_53_fu_1328_p3;
                right_border_buf_0_val_1_4_31_fu_296 <= right_border_buf_0_val_1_4_50_fu_1303_p3;
                right_border_buf_0_val_1_4_32_fu_300 <= right_border_buf_0_val_1_4_40_fu_1270_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_3)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_2)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_1)) and not((ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_0))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_2)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_1)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3) and (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_0)))) then
                right_border_buf_0_val_3_4_28_fu_324 <= right_border_buf_0_val_3_4_56_fu_1531_p3;
                right_border_buf_0_val_3_4_29_fu_328 <= right_border_buf_0_val_3_4_55_fu_1522_p3;
                right_border_buf_0_val_3_4_30_fu_332 <= right_border_buf_0_val_3_4_53_fu_1505_p3;
                right_border_buf_0_val_3_4_31_fu_336 <= right_border_buf_0_val_3_4_50_fu_1480_p3;
                right_border_buf_0_val_3_4_32_fu_340 <= right_border_buf_0_val_3_4_40_fu_1447_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it7)))) then
                src_kernel_win_0_val_0_2_fu_188 <= ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7;
                src_kernel_win_0_val_0_3_fu_192 <= src_kernel_win_0_val_0_2_fu_188;
                src_kernel_win_0_val_0_4_fu_196 <= src_kernel_win_0_val_0_3_fu_192;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it6) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it5)))) then
                src_kernel_win_0_val_1_2_fu_208 <= src_kernel_win_0_val_1_1_12_reg_3494;
                src_kernel_win_0_val_1_3_fu_212 <= src_kernel_win_0_val_1_2_fu_208;
                src_kernel_win_0_val_1_4_fu_216 <= src_kernel_win_0_val_1_3_fu_212;
                src_kernel_win_0_val_3_2_fu_252 <= src_kernel_win_0_val_3_1_12_reg_3511;
                src_kernel_win_0_val_3_3_fu_256 <= src_kernel_win_0_val_3_2_fu_252;
                src_kernel_win_0_val_3_4_fu_260 <= src_kernel_win_0_val_3_3_fu_256;
                src_kernel_win_0_val_4_4_fu_276 <= src_kernel_win_0_val_4_4_2_reg_3527;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it6)))) then
                src_kernel_win_0_val_2_2_fu_228 <= ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6;
                src_kernel_win_0_val_2_3_fu_232 <= src_kernel_win_0_val_2_2_fu_228;
                src_kernel_win_0_val_2_4_fu_236 <= src_kernel_win_0_val_2_3_fu_232;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)))) then
                src_kernel_win_0_val_4_2_fu_268 <= src_kernel_win_0_val_4_1_fu_244;
                src_kernel_win_0_val_4_3_fu_272 <= src_kernel_win_0_val_4_2_fu_268;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it4)))) then
                src_kernel_win_0_val_4_4_2_reg_3527 <= src_kernel_win_0_val_4_3_fu_272;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)))) then
                tmp_100_reg_3368 <= tmp_100_fu_1137_p1;
                x_reg_3363 <= grp_toThreshold_borderInterpolate_fu_631_ap_return;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)) and (ap_const_lv1_0 = or_cond7_fu_1104_p2))) then
                tmp_102_reg_3339 <= ImagLoc_x_fu_1070_p2(11 downto 11);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3314) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = tmp_95_reg_3268))) then
                tmp_103_reg_3464 <= tmp_103_fu_1170_p1;
                tmp_104_reg_3470 <= tmp_104_fu_1174_p1;
                tmp_105_reg_3476 <= tmp_105_fu_1178_p1;
                tmp_106_reg_3482 <= tmp_106_fu_1182_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge_reg_3314) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268))) then
                tmp_107_reg_3373 <= tmp_107_fu_1141_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)) and not((ap_const_lv1_0 = or_cond7_fu_1104_p2)))) then
                tmp_78_reg_3343 <= tmp_78_fu_1118_p2;
            end if;
        end if;
    end process;
    tmp_146_cast_reg_3128(11) <= '0';
    ref_cast_reg_3149(11) <= '0';
    ImagLoc_y_cast_cast_reg_3278(12) <= '0';

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_70_fu_905_p2, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it5, ap_reg_ppiten_pp0_it6, ap_reg_ppiten_pp0_it9, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_70_fu_905_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it9))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it6))))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st14_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_1070_p2 <= std_logic_vector(unsigned(tmp_150_cast9_fu_1034_p1) + unsigned(ap_const_lv12_FFE));
    ImagLoc_y_cast_cast_fu_980_p1 <= std_logic_vector(resize(unsigned(ImagLoc_y_fu_922_p2),13));
    ImagLoc_y_fu_922_p2 <= std_logic_vector(unsigned(tmp_147_cast_fu_901_p1) + unsigned(ap_const_lv12_FF9));
        OP2_V_0_1_cast_fu_821_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_1_read),11));

        OP2_V_0_2_cast_fu_825_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_2_read),11));

        OP2_V_0_3_cast_fu_829_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_3_read),11));

        OP2_V_0_4_cast_fu_833_p1 <= std_logic_vector(resize(signed(p_kernel_val_0_V_4_read),11));

        OP2_V_1_2_cast_fu_841_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_2_read),11));

        OP2_V_1_3_cast_fu_845_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_3_read),11));

        OP2_V_1_4_cast_fu_849_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_4_read),11));

        OP2_V_1_cast_fu_837_p1 <= std_logic_vector(resize(signed(p_kernel_val_1_V_0_read),11));

        OP2_V_2_1_cast_fu_857_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_1_read),12));

        OP2_V_2_3_cast_fu_861_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_3_read),12));

        OP2_V_2_4_cast_fu_865_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_4_read),13));

        OP2_V_2_cast_fu_853_p1 <= std_logic_vector(resize(signed(p_kernel_val_2_V_0_read),12));

        OP2_V_3_1_cast_fu_873_p1 <= std_logic_vector(resize(signed(p_kernel_val_3_V_1_read),11));

        OP2_V_3_2_cast_fu_877_p1 <= std_logic_vector(resize(signed(p_kernel_val_3_V_2_read),11));

        OP2_V_3_4_cast_fu_881_p1 <= std_logic_vector(resize(signed(p_kernel_val_3_V_4_read),12));

        OP2_V_3_cast_fu_869_p1 <= std_logic_vector(resize(signed(p_kernel_val_3_V_0_read),12));

        OP2_V_4_1_cast_fu_889_p1 <= std_logic_vector(resize(signed(p_kernel_val_4_V_1_read),11));

        OP2_V_4_2_cast_fu_893_p1 <= std_logic_vector(resize(signed(p_kernel_val_4_V_2_read),12));

        OP2_V_4_3_cast_fu_897_p1 <= std_logic_vector(resize(signed(p_kernel_val_4_V_3_read),11));

        OP2_V_4_cast_fu_885_p1 <= std_logic_vector(resize(signed(p_kernel_val_4_V_0_read),11));


    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, tmp_70_fu_905_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_70_fu_905_p2 = ap_const_lv1_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(tmp_70_fu_905_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_70_fu_905_p2 = ap_const_lv1_0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_127 assign process. --
    ap_sig_bdd_127_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_127 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_162 assign process. --
    ap_sig_bdd_162_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_162 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_185 assign process. --
    ap_sig_bdd_185_assign_proc : process(p_src_data_stream_V_empty_n, brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)
    begin
                ap_sig_bdd_185 <= ((p_src_data_stream_V_empty_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)));
    end process;


    -- ap_sig_bdd_205 assign process. --
    ap_sig_bdd_205_assign_proc : process(p_dst_data_stream_V_full_n, ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9)
    begin
                ap_sig_bdd_205 <= ((p_dst_data_stream_V_full_n = ap_const_logic_0) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9)));
    end process;


    -- ap_sig_bdd_22 assign process. --
    ap_sig_bdd_22_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_22 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_572 assign process. --
    ap_sig_bdd_572_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_572 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_bdd_162)
    begin
        if (ap_sig_bdd_162) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st14_fsm_3 assign process. --
    ap_sig_cseq_ST_st14_fsm_3_assign_proc : process(ap_sig_bdd_572)
    begin
        if (ap_sig_bdd_572) then 
            ap_sig_cseq_ST_st14_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_22)
    begin
        if (ap_sig_bdd_22) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_127)
    begin
        if (ap_sig_bdd_127) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_1028_p2 <= (tmp_72_fu_928_p2 or or_cond6_fu_955_p2);
    col_assign_4_fu_1161_p2 <= std_logic_vector(unsigned(tmp_100_reg_3368) + unsigned(tmp_91_reg_3138));
    col_assign_9_2_fu_1128_p2 <= std_logic_vector(unsigned(ImagLoc_x_fu_1070_p2) + unsigned(p_neg228_i_reg_3133));
    col_assign_fu_1123_p2 <= std_logic_vector(unsigned(tmp_99_fu_1076_p1) + unsigned(tmp_91_reg_3138));
    col_buf_0_val_0_0_22_fu_1923_p3 <= 
        col_buf_0_val_0_0_18_fu_220 when (sel_tmp4_fu_1918_p2(0) = '1') else 
        col_buf_0_val_0_0_9_fu_1910_p3;
    col_buf_0_val_0_0_28_fu_1936_p3 <= 
        col_buf_0_val_0_0_21_fu_280 when (sel_tmp6_fu_1931_p2(0) = '1') else 
        col_buf_0_val_0_0_22_fu_1923_p3;
    col_buf_0_val_0_0_8_fu_1897_p3 <= 
        col_buf_0_val_0_0_20_fu_264 when (sel_tmp_fu_1892_p2(0) = '1') else 
        col_buf_0_val_0_0_17_fu_200;
    col_buf_0_val_0_0_9_fu_1910_p3 <= 
        col_buf_0_val_0_0_19_fu_240 when (sel_tmp2_fu_1905_p2(0) = '1') else 
        col_buf_0_val_0_0_8_fu_1897_p3;

    -- grp_toThreshold_borderInterpolate_fu_631_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_631_ap_ce_assign_proc : process(tmp_74_fu_1038_p2, tmp_74_reg_3318, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (not((ap_const_lv1_0 = tmp_74_fu_1038_p2)) or not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) or not((ap_const_lv1_0 = tmp_74_reg_3318))))) then 
            grp_toThreshold_borderInterpolate_fu_631_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_631_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_631_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_631_len <= p_src_cols_V_read;
        grp_toThreshold_borderInterpolate_fu_631_p <= std_logic_vector(resize(signed(ImagLoc_x_fu_1070_p2),13));


    -- grp_toThreshold_borderInterpolate_fu_639_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_639_ap_ce_assign_proc : process(tmp_95_reg_3268, brmerge_reg_3314, tmp_74_fu_1038_p2, tmp_74_reg_3318, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = tmp_74_fu_1038_p2)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = tmp_74_reg_3318)))))) then 
            grp_toThreshold_borderInterpolate_fu_639_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_639_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_639_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_639_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_639_p <= y_2_3_cast_cast_reg_3309;

    -- grp_toThreshold_borderInterpolate_fu_647_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_647_ap_ce_assign_proc : process(tmp_95_reg_3268, brmerge_reg_3314, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1, ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268))))) then 
            grp_toThreshold_borderInterpolate_fu_647_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_647_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_647_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_647_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_647_p <= ImagLoc_y_cast_cast_reg_3278;

    -- grp_toThreshold_borderInterpolate_fu_655_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_655_ap_ce_assign_proc : process(tmp_95_reg_3268, brmerge_reg_3314, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1, ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268))))) then 
            grp_toThreshold_borderInterpolate_fu_655_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_655_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_655_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_655_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_655_p <= y_2_cast_cast_reg_3283;

    -- grp_toThreshold_borderInterpolate_fu_663_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_663_ap_ce_assign_proc : process(tmp_95_reg_3268, brmerge_reg_3314, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1, ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268))))) then 
            grp_toThreshold_borderInterpolate_fu_663_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_663_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_663_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_663_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_663_p <= y_2_1_cast_cast_reg_3299;

    -- grp_toThreshold_borderInterpolate_fu_671_ap_ce assign process. --
    grp_toThreshold_borderInterpolate_fu_671_ap_ce_assign_proc : process(tmp_95_reg_3268, brmerge_reg_3314, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_74_reg_3318_pp0_it1, ap_reg_ppstg_tmp_74_reg_3318_pp0_it2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (((ap_const_lv1_0 = brmerge_reg_3314) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it1)) and (ap_const_lv1_0 = tmp_95_reg_3268)) or ((ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it2))) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and (ap_const_lv1_0 = brmerge_reg_3314) and (ap_const_lv1_0 = tmp_95_reg_3268))))) then 
            grp_toThreshold_borderInterpolate_fu_671_ap_ce <= ap_const_logic_1;
        else 
            grp_toThreshold_borderInterpolate_fu_671_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_toThreshold_borderInterpolate_fu_671_borderType <= ap_const_lv4_4;
    grp_toThreshold_borderInterpolate_fu_671_len <= p_src_rows_V_read;
    grp_toThreshold_borderInterpolate_fu_671_p <= y_2_2_cast_cast_reg_3304;
    heightloop_fu_779_p2 <= std_logic_vector(unsigned(tmp_88_fu_771_p1) + unsigned(ap_const_lv11_9));
    i_V_fu_910_p2 <= std_logic_vector(unsigned(p_012_0_i_reg_608) + unsigned(ap_const_lv11_1));
    icmp2_fu_1059_p2 <= "0" when (tmp_98_fu_1049_p4 = ap_const_lv9_0) else "1";
    icmp_fu_944_p2 <= "1" when (signed(tmp_94_fu_934_p4) > signed(ap_const_lv10_0)) else "0";
    j_V_fu_1043_p2 <= std_logic_vector(unsigned(p_025_0_i_reg_619) + unsigned(ap_const_lv11_1));
    k_buf_0_val_0_address0 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
    k_buf_0_val_0_address1 <= k_buf_0_val_0_addr_reg_3378;

    -- k_buf_0_val_0_ce0 assign process. --
    k_buf_0_val_0_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_0_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_0_ce1 assign process. --
    k_buf_0_val_0_ce1_assign_proc : process(ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_0_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_0_d1 <= p_src_data_stream_V_dout;

    -- k_buf_0_val_0_we1 assign process. --
    k_buf_0_val_0_we1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_0_val_0_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_address0 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
    k_buf_0_val_1_address1 <= k_buf_0_val_1_addr_reg_3384;

    -- k_buf_0_val_1_ce0 assign process. --
    k_buf_0_val_1_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_1_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_1_ce1 assign process. --
    k_buf_0_val_1_ce1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_1_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_1_d1 <= k_buf_0_val_0_q0;

    -- k_buf_0_val_1_we1 assign process. --
    k_buf_0_val_1_we1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_1_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_address0 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
    k_buf_0_val_2_address1 <= k_buf_0_val_2_addr_reg_3390;

    -- k_buf_0_val_2_ce0 assign process. --
    k_buf_0_val_2_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_2_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_2_ce1 assign process. --
    k_buf_0_val_2_ce1_assign_proc : process(ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_2_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_2_d1 <= k_buf_0_val_1_q0;

    -- k_buf_0_val_2_we1 assign process. --
    k_buf_0_val_2_we1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10))))))) then 
            k_buf_0_val_2_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_3_address0 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_3396;

    -- k_buf_0_val_3_ce0 assign process. --
    k_buf_0_val_3_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_3_ce1 assign process. --
    k_buf_0_val_3_ce1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_3_d1 <= k_buf_0_val_2_q0;

    -- k_buf_0_val_3_we1 assign process. --
    k_buf_0_val_3_we1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_76_fu_1148_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_3402;

    -- k_buf_0_val_4_ce0 assign process. --
    k_buf_0_val_4_ce0_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- k_buf_0_val_4_ce1 assign process. --
    k_buf_0_val_4_ce1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;

    -- k_buf_0_val_4_we1 assign process. --
    k_buf_0_val_4_we1_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10, ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)
    begin
        if (((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3)) or (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_78_reg_3343_pp0_it3))))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    locy_1_t_fu_1638_p2 <= std_logic_vector(unsigned(tmp_97_reg_3288) - unsigned(tmp_104_reg_3470));
    locy_2_t_fu_1696_p2 <= std_logic_vector(unsigned(tmp_97_reg_3288) - unsigned(tmp_105_reg_3476));
    locy_3_t_fu_1754_p2 <= std_logic_vector(unsigned(tmp_97_reg_3288) - unsigned(tmp_106_reg_3482));
    locy_4_t_fu_1157_p2 <= std_logic_vector(unsigned(tmp_97_reg_3288) - unsigned(tmp_107_reg_3373));
    locy_fu_1580_p2 <= std_logic_vector(unsigned(tmp_96_reg_3272) - unsigned(tmp_103_reg_3464));
    not_i_i_i_fu_2750_p2 <= "0" when (tmp_46_reg_3668 = ap_const_lv8_0) else "1";
    or_cond221_i_fu_1065_p2 <= (tmp_71_reg_3263 and icmp2_fu_1059_p2);
    or_cond6_fu_955_p2 <= (icmp_fu_944_p2 and tmp_73_fu_950_p2);
    or_cond7_fu_1104_p2 <= (tmp_77_fu_1099_p2 and rev_fu_1093_p2);
    overflow_fu_2755_p2 <= (not_i_i_i_fu_2750_p2 and tmp_i_i_fu_2745_p2);
    p_Val2_0_1_fu_2094_p0 <= p_Val2_0_1_fu_2094_p00(8 - 1 downto 0);
    p_Val2_0_1_fu_2094_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_3_fu_272),11));
    p_Val2_0_1_fu_2094_p1 <= OP2_V_0_1_cast_reg_3154(3 - 1 downto 0);
    p_Val2_0_1_fu_2094_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_0_1_fu_2094_p0) * signed(p_Val2_0_1_fu_2094_p1))), 11));
    p_Val2_0_2_fu_2103_p0 <= p_Val2_0_2_fu_2103_p00(8 - 1 downto 0);
    p_Val2_0_2_fu_2103_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_2_fu_268),11));
    p_Val2_0_2_fu_2103_p1 <= OP2_V_0_2_cast_reg_3159(3 - 1 downto 0);
    p_Val2_0_2_fu_2103_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_0_2_fu_2103_p0) * signed(p_Val2_0_2_fu_2103_p1))), 11));
    p_Val2_0_3_fu_2207_p0 <= p_Val2_0_3_fu_2207_p00(8 - 1 downto 0);
    p_Val2_0_3_fu_2207_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_1_26_reg_3506),11));
    p_Val2_0_3_fu_2207_p1 <= OP2_V_0_3_cast_reg_3164(3 - 1 downto 0);
    p_Val2_0_3_fu_2207_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_0_3_fu_2207_p0) * signed(p_Val2_0_3_fu_2207_p1))), 11));
    p_Val2_0_4_fu_2226_p0 <= p_Val2_0_4_fu_2226_p00(8 - 1 downto 0);
    p_Val2_0_4_fu_2226_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_4_1_fu_244),11));
    p_Val2_0_4_fu_2226_p1 <= OP2_V_0_4_cast_reg_3169(3 - 1 downto 0);
    p_Val2_0_4_fu_2226_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_0_4_fu_2226_p0) * signed(p_Val2_0_4_fu_2226_p1))), 11));
    p_Val2_113_1_fu_2375_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_2371_p1));
    p_Val2_113_2_fu_2394_p0 <= p_Val2_113_2_fu_2394_p00(8 - 1 downto 0);
    p_Val2_113_2_fu_2394_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_2_lo_reg_3542),11));
    p_Val2_113_2_fu_2394_p1 <= OP2_V_1_2_cast_reg_3179(3 - 1 downto 0);
    p_Val2_113_2_fu_2394_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_113_2_fu_2394_p0) * signed(p_Val2_113_2_fu_2394_p1))), 11));
    p_Val2_113_3_fu_2243_p0 <= p_Val2_113_3_fu_2243_p00(8 - 1 downto 0);
    p_Val2_113_3_fu_2243_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_1_12_reg_3511),11));
    p_Val2_113_3_fu_2243_p1 <= OP2_V_1_3_cast_reg_3184(3 - 1 downto 0);
    p_Val2_113_3_fu_2243_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_113_3_fu_2243_p0) * signed(p_Val2_113_3_fu_2243_p1))), 11));
    p_Val2_113_4_fu_2252_p0 <= p_Val2_113_4_fu_2252_p00(8 - 1 downto 0);
    p_Val2_113_4_fu_2252_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_1_fu_248),11));
    p_Val2_113_4_fu_2252_p1 <= OP2_V_1_4_cast_reg_3189(3 - 1 downto 0);
    p_Val2_113_4_fu_2252_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_113_4_fu_2252_p0) * signed(p_Val2_113_4_fu_2252_p1))), 11));
        p_Val2_113_cast_cast_fu_2355_p1 <= std_logic_vector(resize(signed(p_Val2_s_74_reg_3562),14));

    p_Val2_1_fu_2261_p0 <= p_Val2_1_fu_2261_p00(8 - 1 downto 0);
    p_Val2_1_fu_2261_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_4_fu_216),12));
    p_Val2_1_fu_2261_p1 <= OP2_V_3_cast_reg_3214(4 - 1 downto 0);
    p_Val2_1_fu_2261_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_1_fu_2261_p0) * signed(p_Val2_1_fu_2261_p1))), 12));
    p_Val2_2_1_fu_2434_p0 <= p_Val2_2_1_fu_2434_p00(8 - 1 downto 0);
    p_Val2_2_1_fu_2434_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_3_fu_232),12));
    p_Val2_2_1_fu_2434_p1 <= OP2_V_2_1_cast_reg_3199(4 - 1 downto 0);
    p_Val2_2_1_fu_2434_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_2_1_fu_2434_p0) * signed(p_Val2_2_1_fu_2434_p1))), 12));
    p_Val2_2_3_fu_2442_p0 <= p_Val2_2_3_fu_2442_p00(8 - 1 downto 0);
    p_Val2_2_3_fu_2442_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_2_1_12_reg_3500_pp0_it6),12));
    p_Val2_2_3_fu_2442_p1 <= OP2_V_2_3_cast_reg_3204(4 - 1 downto 0);
    p_Val2_2_3_fu_2442_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_2_3_fu_2442_p0) * signed(p_Val2_2_3_fu_2442_p1))), 12));
    p_Val2_2_4_fu_2555_p0 <= p_Val2_2_4_fu_2555_p00(8 - 1 downto 0);
    p_Val2_2_4_fu_2555_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_2_1_lo_reg_3537_pp0_it7),13));
    p_Val2_2_4_fu_2555_p1 <= OP2_V_2_4_cast_reg_3209(5 - 1 downto 0);
    p_Val2_2_4_fu_2555_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_2_4_fu_2555_p0) * signed(p_Val2_2_4_fu_2555_p1))), 13));
    p_Val2_2_fu_2425_p0 <= p_Val2_2_fu_2425_p00(8 - 1 downto 0);
    p_Val2_2_fu_2425_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_2_4_fu_236),12));
    p_Val2_2_fu_2425_p1 <= OP2_V_2_cast_reg_3194(4 - 1 downto 0);
    p_Val2_2_fu_2425_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_2_fu_2425_p0) * signed(p_Val2_2_fu_2425_p1))), 12));
    p_Val2_314_1_fu_2270_p0 <= p_Val2_314_1_fu_2270_p00(8 - 1 downto 0);
    p_Val2_314_1_fu_2270_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_3_fu_212),11));
    p_Val2_314_1_fu_2270_p1 <= OP2_V_3_1_cast_reg_3219(3 - 1 downto 0);
    p_Val2_314_1_fu_2270_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_314_1_fu_2270_p0) * signed(p_Val2_314_1_fu_2270_p1))), 11));
    p_Val2_314_2_fu_2279_p0 <= p_Val2_314_2_fu_2279_p00(8 - 1 downto 0);
    p_Val2_314_2_fu_2279_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_2_fu_208),11));
    p_Val2_314_2_fu_2279_p1 <= OP2_V_3_2_cast_reg_3224(3 - 1 downto 0);
    p_Val2_314_2_fu_2279_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_314_2_fu_2279_p0) * signed(p_Val2_314_2_fu_2279_p1))), 11));
    p_Val2_314_3_fu_2456_p3 <= (ap_reg_ppstg_src_kernel_win_0_val_1_1_12_reg_3494_pp0_it6 & ap_const_lv1_0);
    p_Val2_314_4_fu_2288_p0 <= p_Val2_314_4_fu_2288_p00(8 - 1 downto 0);
    p_Val2_314_4_fu_2288_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_1_1_fu_204),12));
    p_Val2_314_4_fu_2288_p1 <= OP2_V_3_4_cast_reg_3229(4 - 1 downto 0);
    p_Val2_314_4_fu_2288_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_314_4_fu_2288_p0) * signed(p_Val2_314_4_fu_2288_p1))), 12));
        p_Val2_3_0_1_cast_fu_2191_p1 <= std_logic_vector(resize(signed(p_Val2_3_0_1_fu_2185_p2),13));

    p_Val2_3_0_1_fu_2185_p2 <= std_logic_vector(signed(tmp_320_0_1_cast_fu_2182_p1) + signed(tmp_320_0_cast_fu_2178_p1));
    p_Val2_3_0_2_fu_2198_p2 <= std_logic_vector(signed(p_Val2_3_0_1_cast_fu_2191_p1) + signed(tmp_320_0_2_cast_fu_2195_p1));
        p_Val2_3_0_3_cast_fu_2343_p1 <= std_logic_vector(resize(signed(p_Val2_3_0_3_reg_3552),14));

    p_Val2_3_0_3_fu_2216_p2 <= std_logic_vector(signed(p_Val2_3_0_2_fu_2198_p2) + signed(tmp_320_0_3_cast_cast_fu_2212_p1));
    p_Val2_3_0_4_fu_2349_p2 <= std_logic_vector(signed(p_Val2_3_0_3_cast_fu_2343_p1) + signed(tmp_320_0_4_cast_cast_fu_2346_p1));
    p_Val2_3_1_1_fu_2385_p2 <= std_logic_vector(signed(p_Val2_3_1_fu_2358_p2) + signed(tmp_320_1_1_cast_cast_fu_2381_p1));
        p_Val2_3_1_2_cast_cast_fu_2531_p1 <= std_logic_vector(resize(signed(p_Val2_3_1_2_reg_3597),15));

    p_Val2_3_1_2_fu_2403_p2 <= std_logic_vector(signed(p_Val2_3_1_1_fu_2385_p2) + signed(tmp_320_1_2_cast_cast_fu_2399_p1));
    p_Val2_3_1_4_fu_2537_p2 <= std_logic_vector(signed(tmp1_cast_fu_2534_p1) + signed(p_Val2_3_1_2_cast_cast_fu_2531_p1));
    p_Val2_3_1_fu_2358_p2 <= std_logic_vector(signed(p_Val2_3_0_4_fu_2349_p2) + signed(p_Val2_113_cast_cast_fu_2355_p1));
    p_Val2_3_3_4_fu_2656_p2 <= std_logic_vector(signed(tmp6_cast_fu_2653_p1) + signed(tmp2_fu_2648_p2));
    p_Val2_4_1_fu_2603_p0 <= p_Val2_4_1_fu_2603_p00(8 - 1 downto 0);
    p_Val2_4_1_fu_2603_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_3_fu_192),11));
    p_Val2_4_1_fu_2603_p1 <= OP2_V_4_1_cast_reg_3239(3 - 1 downto 0);
    p_Val2_4_1_fu_2603_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_4_1_fu_2603_p0) * signed(p_Val2_4_1_fu_2603_p1))), 11));
    p_Val2_4_2_fu_2612_p0 <= p_Val2_4_2_fu_2612_p00(8 - 1 downto 0);
    p_Val2_4_2_fu_2612_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_2_fu_188),12));
    p_Val2_4_2_fu_2612_p1 <= OP2_V_4_2_cast_reg_3244(4 - 1 downto 0);
    p_Val2_4_2_fu_2612_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_4_2_fu_2612_p0) * signed(p_Val2_4_2_fu_2612_p1))), 12));
    p_Val2_4_3_fu_2620_p0 <= p_Val2_4_3_fu_2620_p00(8 - 1 downto 0);
    p_Val2_4_3_fu_2620_p00 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_src_kernel_win_0_val_0_1_12_reg_3488_pp0_it7),11));
    p_Val2_4_3_fu_2620_p1 <= OP2_V_4_3_cast_reg_3249(3 - 1 downto 0);
    p_Val2_4_3_fu_2620_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_4_3_fu_2620_p0) * signed(p_Val2_4_3_fu_2620_p1))), 11));
    p_Val2_4_4_fu_2674_p3 <= (ap_reg_ppstg_src_kernel_win_0_val_0_1_lo_reg_3532_pp0_it8 & ap_const_lv1_0);
    p_Val2_4_fu_2594_p0 <= p_Val2_4_fu_2594_p00(8 - 1 downto 0);
    p_Val2_4_fu_2594_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_0_4_fu_196),11));
    p_Val2_4_fu_2594_p1 <= OP2_V_4_cast_reg_3234(3 - 1 downto 0);
    p_Val2_4_fu_2594_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_4_fu_2594_p0) * signed(p_Val2_4_fu_2594_p1))), 11));
    p_Val2_7_fu_2717_p2 <= std_logic_vector(signed(tmp15_cast_fu_2713_p1) + signed(tmp13_fu_2695_p2));
    p_Val2_8_fu_2731_p1 <= p_Val2_7_fu_2717_p2(8 - 1 downto 0);
    p_Val2_s_74_fu_2235_p0 <= p_Val2_s_74_fu_2235_p00(8 - 1 downto 0);
    p_Val2_s_74_fu_2235_p00 <= std_logic_vector(resize(unsigned(src_kernel_win_0_val_3_4_fu_260),11));
    p_Val2_s_74_fu_2235_p1 <= OP2_V_1_cast_reg_3174(3 - 1 downto 0);
    p_Val2_s_74_fu_2235_p2 <= std_logic_vector(resize(unsigned(std_logic_vector(signed('0' &p_Val2_s_74_fu_2235_p0) * signed(p_Val2_s_74_fu_2235_p1))), 11));
    p_Val2_s_fu_2172_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl3_cast_fu_2168_p1));
    p_dst_data_stream_V_din <= 
        p_mux_i_i_cast_fu_2761_p3 when (tmp_i_i_77_fu_2769_p2(0) = '1') else 
        p_Val2_8_reg_3663;

    -- p_dst_data_stream_V_write assign process. --
    p_dst_data_stream_V_write_assign_proc : process(ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_or_cond221_i_reg_3327_pp0_it9)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_i_fu_969_p3 <= 
        ap_const_lv11_4 when (tmp_73_fu_950_p2(0) = '1') else 
        ref_reg_3144;
    p_mux_i_i_cast_fu_2761_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_2745_p2(0) = '1') else 
        ap_const_lv8_0;
    p_neg228_i_fu_801_p2 <= std_logic_vector(unsigned(ap_const_lv12_5) - unsigned(p_src_cols_V_read));
    p_shl3_cast_fu_2168_p1 <= std_logic_vector(resize(unsigned(p_shl3_fu_2160_p3),10));
    p_shl3_fu_2160_p3 <= (src_kernel_win_0_val_4_4_fu_276 & ap_const_lv1_0);
    p_shl_cast_fu_2371_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_2364_p3),10));
    p_shl_fu_2364_p3 <= (src_kernel_win_0_val_3_3_lo_reg_3547 & ap_const_lv1_0);

    -- p_src_data_stream_V_read assign process. --
    p_src_data_stream_V_read_assign_proc : process(brmerge_reg_3314, ap_reg_ppstg_tmp_74_reg_3318_pp0_it3, ap_reg_ppstg_or_cond7_reg_3335_pp0_it3, ap_sig_bdd_185, ap_reg_ppiten_pp0_it4, ap_sig_bdd_205, ap_reg_ppiten_pp0_it10)
    begin
        if ((not((ap_const_lv1_0 = ap_reg_ppstg_tmp_74_reg_3318_pp0_it3)) and not((ap_const_lv1_0 = brmerge_reg_3314)) and not((ap_const_lv1_0 = ap_reg_ppstg_or_cond7_reg_3335_pp0_it3)) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not(((ap_sig_bdd_185 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or (ap_sig_bdd_205 and (ap_const_logic_1 = ap_reg_ppiten_pp0_it10)))))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    ref_cast_fu_817_p1 <= std_logic_vector(resize(unsigned(ref_fu_811_p2),12));
    ref_fu_811_p2 <= std_logic_vector(unsigned(tmp_88_fu_771_p1) + unsigned(ap_const_lv11_7FF));
    rev_fu_1093_p2 <= (tmp_101_fu_1085_p3 xor ap_const_lv1_1);
    right_border_buf_0_val_1_4_33_fu_2019_p3 <= 
        right_border_buf_0_val_1_4_30_fu_292 when (sel_tmp2_fu_1905_p2(0) = '1') else 
        right_border_buf_0_val_1_4_fu_2011_p3;
    right_border_buf_0_val_1_4_34_fu_2027_p3 <= 
        right_border_buf_0_val_1_4_31_fu_296 when (sel_tmp4_fu_1918_p2(0) = '1') else 
        right_border_buf_0_val_1_4_33_fu_2019_p3;
    right_border_buf_0_val_1_4_37_fu_1231_p3 <= 
        right_border_buf_0_val_1_4_32_fu_300 when (sel_tmp61_fu_1226_p2(0) = '1') else 
        k_buf_0_val_3_q0;
    right_border_buf_0_val_1_4_38_fu_1244_p3 <= 
        right_border_buf_0_val_1_4_32_fu_300 when (sel_tmp62_fu_1239_p2(0) = '1') else 
        right_border_buf_0_val_1_4_37_fu_1231_p3;
    right_border_buf_0_val_1_4_39_fu_1257_p3 <= 
        right_border_buf_0_val_1_4_32_fu_300 when (sel_tmp63_fu_1252_p2(0) = '1') else 
        right_border_buf_0_val_1_4_38_fu_1244_p3;
    right_border_buf_0_val_1_4_40_fu_1270_p3 <= 
        right_border_buf_0_val_1_4_32_fu_300 when (sel_tmp65_fu_1265_p2(0) = '1') else 
        right_border_buf_0_val_1_4_39_fu_1257_p3;
    right_border_buf_0_val_1_4_41_fu_1279_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp61_fu_1226_p2(0) = '1') else 
        right_border_buf_0_val_1_4_31_fu_296;
    right_border_buf_0_val_1_4_43_fu_1287_p3 <= 
        right_border_buf_0_val_1_4_31_fu_296 when (sel_tmp62_fu_1239_p2(0) = '1') else 
        right_border_buf_0_val_1_4_41_fu_1279_p3;
    right_border_buf_0_val_1_4_49_fu_1295_p3 <= 
        right_border_buf_0_val_1_4_31_fu_296 when (sel_tmp63_fu_1252_p2(0) = '1') else 
        right_border_buf_0_val_1_4_43_fu_1287_p3;
    right_border_buf_0_val_1_4_50_fu_1303_p3 <= 
        right_border_buf_0_val_1_4_31_fu_296 when (sel_tmp65_fu_1265_p2(0) = '1') else 
        right_border_buf_0_val_1_4_49_fu_1295_p3;
    right_border_buf_0_val_1_4_51_fu_1312_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp62_fu_1239_p2(0) = '1') else 
        right_border_buf_0_val_1_4_30_fu_292;
    right_border_buf_0_val_1_4_52_fu_1320_p3 <= 
        right_border_buf_0_val_1_4_30_fu_292 when (sel_tmp63_fu_1252_p2(0) = '1') else 
        right_border_buf_0_val_1_4_51_fu_1312_p3;
    right_border_buf_0_val_1_4_53_fu_1328_p3 <= 
        right_border_buf_0_val_1_4_30_fu_292 when (sel_tmp65_fu_1265_p2(0) = '1') else 
        right_border_buf_0_val_1_4_52_fu_1320_p3;
    right_border_buf_0_val_1_4_54_fu_1337_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp63_fu_1252_p2(0) = '1') else 
        right_border_buf_0_val_1_4_29_fu_288;
    right_border_buf_0_val_1_4_55_fu_1345_p3 <= 
        right_border_buf_0_val_1_4_29_fu_288 when (sel_tmp65_fu_1265_p2(0) = '1') else 
        right_border_buf_0_val_1_4_54_fu_1337_p3;
    right_border_buf_0_val_1_4_56_fu_1354_p3 <= 
        k_buf_0_val_3_q0 when (sel_tmp65_fu_1265_p2(0) = '1') else 
        right_border_buf_0_val_1_4_28_fu_284;
    right_border_buf_0_val_1_4_57_fu_2035_p3 <= 
        right_border_buf_0_val_1_4_28_fu_284 when (sel_tmp6_fu_1931_p2(0) = '1') else 
        right_border_buf_0_val_1_4_34_fu_2027_p3;
    right_border_buf_0_val_1_4_fu_2011_p3 <= 
        right_border_buf_0_val_1_4_29_fu_288 when (sel_tmp_fu_1892_p2(0) = '1') else 
        right_border_buf_0_val_1_4_32_fu_300;
    right_border_buf_0_val_2_4_24_fu_2002_p3 <= 
        right_border_buf_0_val_2_4_14_fu_304 when (sel_tmp6_fu_1931_p2(0) = '1') else 
        right_border_buf_0_val_2_4_7_73_fu_1994_p3;
    right_border_buf_0_val_2_4_6_72_fu_1986_p3 <= 
        right_border_buf_0_val_2_4_16_fu_312 when (sel_tmp2_fu_1905_p2(0) = '1') else 
        right_border_buf_0_val_2_4_fu_1978_p3;
    right_border_buf_0_val_2_4_7_73_fu_1994_p3 <= 
        right_border_buf_0_val_2_4_17_fu_316 when (sel_tmp4_fu_1918_p2(0) = '1') else 
        right_border_buf_0_val_2_4_6_72_fu_1986_p3;
    right_border_buf_0_val_2_4_fu_1978_p3 <= 
        right_border_buf_0_val_2_4_15_fu_308 when (sel_tmp_fu_1892_p2(0) = '1') else 
        right_border_buf_0_val_2_4_18_fu_320;
    right_border_buf_0_val_3_4_33_fu_1953_p3 <= 
        right_border_buf_0_val_3_4_30_fu_332 when (sel_tmp2_fu_1905_p2(0) = '1') else 
        right_border_buf_0_val_3_4_fu_1945_p3;
    right_border_buf_0_val_3_4_34_fu_1961_p3 <= 
        right_border_buf_0_val_3_4_31_fu_336 when (sel_tmp4_fu_1918_p2(0) = '1') else 
        right_border_buf_0_val_3_4_33_fu_1953_p3;
    right_border_buf_0_val_3_4_37_fu_1408_p3 <= 
        right_border_buf_0_val_3_4_32_fu_340 when (sel_tmp64_fu_1403_p2(0) = '1') else 
        k_buf_0_val_1_q0;
    right_border_buf_0_val_3_4_38_fu_1421_p3 <= 
        right_border_buf_0_val_3_4_32_fu_340 when (sel_tmp66_fu_1416_p2(0) = '1') else 
        right_border_buf_0_val_3_4_37_fu_1408_p3;
    right_border_buf_0_val_3_4_39_fu_1434_p3 <= 
        right_border_buf_0_val_3_4_32_fu_340 when (sel_tmp67_fu_1429_p2(0) = '1') else 
        right_border_buf_0_val_3_4_38_fu_1421_p3;
    right_border_buf_0_val_3_4_40_fu_1447_p3 <= 
        right_border_buf_0_val_3_4_32_fu_340 when (sel_tmp68_fu_1442_p2(0) = '1') else 
        right_border_buf_0_val_3_4_39_fu_1434_p3;
    right_border_buf_0_val_3_4_41_fu_1456_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp64_fu_1403_p2(0) = '1') else 
        right_border_buf_0_val_3_4_31_fu_336;
    right_border_buf_0_val_3_4_43_fu_1464_p3 <= 
        right_border_buf_0_val_3_4_31_fu_336 when (sel_tmp66_fu_1416_p2(0) = '1') else 
        right_border_buf_0_val_3_4_41_fu_1456_p3;
    right_border_buf_0_val_3_4_49_fu_1472_p3 <= 
        right_border_buf_0_val_3_4_31_fu_336 when (sel_tmp67_fu_1429_p2(0) = '1') else 
        right_border_buf_0_val_3_4_43_fu_1464_p3;
    right_border_buf_0_val_3_4_50_fu_1480_p3 <= 
        right_border_buf_0_val_3_4_31_fu_336 when (sel_tmp68_fu_1442_p2(0) = '1') else 
        right_border_buf_0_val_3_4_49_fu_1472_p3;
    right_border_buf_0_val_3_4_51_fu_1489_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp66_fu_1416_p2(0) = '1') else 
        right_border_buf_0_val_3_4_30_fu_332;
    right_border_buf_0_val_3_4_52_fu_1497_p3 <= 
        right_border_buf_0_val_3_4_30_fu_332 when (sel_tmp67_fu_1429_p2(0) = '1') else 
        right_border_buf_0_val_3_4_51_fu_1489_p3;
    right_border_buf_0_val_3_4_53_fu_1505_p3 <= 
        right_border_buf_0_val_3_4_30_fu_332 when (sel_tmp68_fu_1442_p2(0) = '1') else 
        right_border_buf_0_val_3_4_52_fu_1497_p3;
    right_border_buf_0_val_3_4_54_fu_1514_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp67_fu_1429_p2(0) = '1') else 
        right_border_buf_0_val_3_4_29_fu_328;
    right_border_buf_0_val_3_4_55_fu_1522_p3 <= 
        right_border_buf_0_val_3_4_29_fu_328 when (sel_tmp68_fu_1442_p2(0) = '1') else 
        right_border_buf_0_val_3_4_54_fu_1514_p3;
    right_border_buf_0_val_3_4_56_fu_1531_p3 <= 
        k_buf_0_val_1_q0 when (sel_tmp68_fu_1442_p2(0) = '1') else 
        right_border_buf_0_val_3_4_28_fu_324;
    right_border_buf_0_val_3_4_57_fu_1969_p3 <= 
        right_border_buf_0_val_3_4_28_fu_324 when (sel_tmp6_fu_1931_p2(0) = '1') else 
        right_border_buf_0_val_3_4_34_fu_1961_p3;
    right_border_buf_0_val_3_4_fu_1945_p3 <= 
        right_border_buf_0_val_3_4_29_fu_328 when (sel_tmp_fu_1892_p2(0) = '1') else 
        right_border_buf_0_val_3_4_32_fu_340;
    sel_tmp2_fu_1905_p2 <= "1" when (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_2) else "0";
    sel_tmp32_fu_1587_p2 <= "1" when (tmp_96_reg_3272 = tmp_103_reg_3464) else "0";
    sel_tmp33_fu_1591_p3 <= 
        col_buf_0_val_0_0_fu_384 when (sel_tmp32_fu_1587_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3455;
    sel_tmp34_fu_1598_p2 <= "1" when (locy_fu_1580_p2 = ap_const_lv3_2) else "0";
    sel_tmp35_fu_1604_p3 <= 
        right_border_buf_0_val_2_0_reg_3435 when (sel_tmp34_fu_1598_p2(0) = '1') else 
        sel_tmp33_fu_1591_p3;
    sel_tmp36_fu_1611_p2 <= "1" when (locy_fu_1580_p2 = ap_const_lv3_3) else "0";
    sel_tmp37_fu_1617_p3 <= 
        right_border_buf_0_val_1_0_reg_3445 when (sel_tmp36_fu_1611_p2(0) = '1') else 
        sel_tmp35_fu_1604_p3;
    sel_tmp38_fu_1624_p2 <= "1" when (locy_fu_1580_p2 = ap_const_lv3_1) else "0";
    sel_tmp40_fu_1645_p2 <= "1" when (tmp_97_reg_3288 = tmp_104_reg_3470) else "0";
    sel_tmp41_fu_1649_p3 <= 
        col_buf_0_val_0_0_fu_384 when (sel_tmp40_fu_1645_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3455;
    sel_tmp42_fu_1656_p2 <= "1" when (locy_1_t_fu_1638_p2 = ap_const_lv3_2) else "0";
    sel_tmp43_fu_1662_p3 <= 
        right_border_buf_0_val_2_0_reg_3435 when (sel_tmp42_fu_1656_p2(0) = '1') else 
        sel_tmp41_fu_1649_p3;
    sel_tmp44_fu_1669_p2 <= "1" when (locy_1_t_fu_1638_p2 = ap_const_lv3_3) else "0";
    sel_tmp45_fu_1675_p3 <= 
        right_border_buf_0_val_1_0_reg_3445 when (sel_tmp44_fu_1669_p2(0) = '1') else 
        sel_tmp43_fu_1662_p3;
    sel_tmp46_fu_1682_p2 <= "1" when (locy_1_t_fu_1638_p2 = ap_const_lv3_1) else "0";
    sel_tmp47_fu_1703_p2 <= "1" when (tmp_97_reg_3288 = tmp_105_reg_3476) else "0";
    sel_tmp48_fu_1707_p3 <= 
        col_buf_0_val_0_0_fu_384 when (sel_tmp47_fu_1703_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3455;
    sel_tmp49_fu_1714_p2 <= "1" when (locy_2_t_fu_1696_p2 = ap_const_lv3_2) else "0";
    sel_tmp4_fu_1918_p2 <= "1" when (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_3) else "0";
    sel_tmp50_fu_1720_p3 <= 
        right_border_buf_0_val_2_0_reg_3435 when (sel_tmp49_fu_1714_p2(0) = '1') else 
        sel_tmp48_fu_1707_p3;
    sel_tmp51_fu_1727_p2 <= "1" when (locy_2_t_fu_1696_p2 = ap_const_lv3_3) else "0";
    sel_tmp52_fu_1733_p3 <= 
        right_border_buf_0_val_1_0_reg_3445 when (sel_tmp51_fu_1727_p2(0) = '1') else 
        sel_tmp50_fu_1720_p3;
    sel_tmp53_fu_1740_p2 <= "1" when (locy_2_t_fu_1696_p2 = ap_const_lv3_1) else "0";
    sel_tmp54_fu_1761_p2 <= "1" when (tmp_97_reg_3288 = tmp_106_reg_3482) else "0";
    sel_tmp55_fu_1765_p3 <= 
        col_buf_0_val_0_0_fu_384 when (sel_tmp54_fu_1761_p2(0) = '1') else 
        src_kernel_win_0_val_4_0_reg_3455;
    sel_tmp56_fu_1772_p2 <= "1" when (locy_3_t_fu_1754_p2 = ap_const_lv3_2) else "0";
    sel_tmp57_fu_1778_p3 <= 
        right_border_buf_0_val_2_0_reg_3435 when (sel_tmp56_fu_1772_p2(0) = '1') else 
        sel_tmp55_fu_1765_p3;
    sel_tmp58_fu_1785_p2 <= "1" when (locy_3_t_fu_1754_p2 = ap_const_lv3_3) else "0";
    sel_tmp59_fu_1791_p3 <= 
        right_border_buf_0_val_1_0_reg_3445 when (sel_tmp58_fu_1785_p2(0) = '1') else 
        sel_tmp57_fu_1778_p3;
    sel_tmp60_fu_1798_p2 <= "1" when (locy_3_t_fu_1754_p2 = ap_const_lv3_1) else "0";
    sel_tmp61_fu_1226_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_3) else "0";
    sel_tmp62_fu_1239_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_2) else "0";
    sel_tmp63_fu_1252_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_1) else "0";
    sel_tmp64_fu_1403_p2 <= "1" when (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_3) else "0";
    sel_tmp65_fu_1265_p2 <= "1" when (ap_reg_ppstg_col_assign_reg_3347_pp0_it3 = ap_const_lv3_0) else "0";
    sel_tmp66_fu_1416_p2 <= "1" when (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_2) else "0";
    sel_tmp67_fu_1429_p2 <= "1" when (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_1) else "0";
    sel_tmp68_fu_1442_p2 <= "1" when (ap_reg_ppstg_tmp_108_reg_3355_pp0_it3 = ap_const_lv3_0) else "0";
    sel_tmp6_fu_1931_p2 <= "1" when (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_0) else "0";
    sel_tmp_fu_1892_p2 <= "1" when (ap_reg_ppstg_col_assign_4_reg_3412_pp0_it4 = ap_const_lv3_1) else "0";
    src_kernel_win_0_val_0_0_fu_1630_p3 <= 
        right_border_buf_0_val_3_0_reg_3425 when (sel_tmp38_fu_1624_p2(0) = '1') else 
        sel_tmp37_fu_1617_p3;
    src_kernel_win_0_val_1_0_fu_1688_p3 <= 
        right_border_buf_0_val_3_0_reg_3425 when (sel_tmp46_fu_1682_p2(0) = '1') else 
        sel_tmp45_fu_1675_p3;
    src_kernel_win_0_val_2_0_fu_1746_p3 <= 
        right_border_buf_0_val_3_0_reg_3425 when (sel_tmp53_fu_1740_p2(0) = '1') else 
        sel_tmp52_fu_1733_p3;
    src_kernel_win_0_val_3_0_fu_1804_p3 <= 
        right_border_buf_0_val_3_0_reg_3425 when (sel_tmp60_fu_1798_p2(0) = '1') else 
        sel_tmp59_fu_1791_p3;
    tmp13_fu_2695_p2 <= std_logic_vector(signed(tmp14_cast_fu_2691_p1) + signed(p_Val2_3_3_4_fu_2656_p2));
        tmp14_cast_fu_2691_p1 <= std_logic_vector(resize(signed(tmp14_fu_2685_p2),16));

    tmp14_fu_2685_p2 <= std_logic_vector(signed(tmp_320_4_2_cast_fu_2668_p1) + signed(tmp_320_4_1_cast_fu_2665_p1));
        tmp15_cast_fu_2713_p1 <= std_logic_vector(resize(signed(tmp15_fu_2707_p2),16));

    tmp15_fu_2707_p2 <= std_logic_vector(signed(tmp16_fu_2701_p2) + signed(tmp_320_4_3_cast_fu_2671_p1));
    tmp16_fu_2701_p2 <= std_logic_vector(signed(tmp_320_4_cast_fu_2662_p1) + signed(tmp_320_4_cast_76_fu_2681_p1));
        tmp1_cast_fu_2534_p1 <= std_logic_vector(resize(signed(tmp1_reg_3602),15));

    tmp1_fu_2415_p2 <= std_logic_vector(signed(tmp_320_1_3_cast_cast_fu_2409_p1) + signed(tmp_320_1_4_cast_cast_fu_2412_p1));
    tmp2_fu_2648_p2 <= std_logic_vector(signed(tmp4_cast_fu_2645_p1) + signed(tmp3_cast_reg_3627));
        tmp3_cast_fu_2570_p1 <= std_logic_vector(resize(signed(tmp3_fu_2564_p2),16));

    tmp3_fu_2564_p2 <= std_logic_vector(signed(p_Val2_3_1_4_fu_2537_p2) + signed(tmp_320_2_4_cast_cast_fu_2560_p1));
        tmp4_cast_fu_2645_p1 <= std_logic_vector(resize(signed(tmp4_reg_3632),16));

    tmp4_fu_2584_p2 <= std_logic_vector(signed(tmp5_cast_fu_2580_p1) + signed(tmp_320_2_cast_cast_fu_2543_p1));
        tmp5_cast_fu_2580_p1 <= std_logic_vector(resize(signed(tmp5_fu_2574_p2),14));

    tmp5_fu_2574_p2 <= std_logic_vector(signed(tmp_320_2_1_cast_cast_fu_2546_p1) + signed(tmp_320_2_3_cast_cast_fu_2549_p1));
        tmp6_cast_fu_2653_p1 <= std_logic_vector(resize(signed(ap_reg_ppstg_tmp6_reg_3622_pp0_it8),16));

    tmp6_fu_2496_p2 <= std_logic_vector(signed(tmp8_cast_fu_2492_p1) + signed(tmp7_cast_fu_2476_p1));
        tmp7_cast_fu_2476_p1 <= std_logic_vector(resize(signed(tmp7_fu_2470_p2),14));

    tmp7_fu_2470_p2 <= std_logic_vector(signed(tmp_320_3_cast_cast_fu_2447_p1) + signed(tmp_320_3_4_cast_cast_fu_2467_p1));
        tmp8_cast_fu_2492_p1 <= std_logic_vector(resize(signed(tmp8_fu_2486_p2),14));

    tmp8_fu_2486_p2 <= std_logic_vector(signed(tmp9_fu_2480_p2) + signed(tmp_320_3_1_cast_cast_fu_2450_p1));
    tmp9_fu_2480_p2 <= std_logic_vector(signed(tmp_320_3_2_cast_cast_fu_2453_p1) + signed(tmp_320_3_cast_cast_75_fu_2463_p1));
    tmp_100_fu_1137_p1 <= grp_toThreshold_borderInterpolate_fu_631_ap_return(3 - 1 downto 0);
    tmp_101_fu_1085_p3 <= ImagLoc_x_fu_1070_p2(11 downto 11);
    tmp_103_fu_1170_p1 <= grp_toThreshold_borderInterpolate_fu_647_ap_return(3 - 1 downto 0);
    tmp_104_fu_1174_p1 <= grp_toThreshold_borderInterpolate_fu_655_ap_return(3 - 1 downto 0);
    tmp_105_fu_1178_p1 <= grp_toThreshold_borderInterpolate_fu_663_ap_return(3 - 1 downto 0);
    tmp_106_fu_1182_p1 <= grp_toThreshold_borderInterpolate_fu_671_ap_return(3 - 1 downto 0);
    tmp_107_fu_1141_p1 <= grp_toThreshold_borderInterpolate_fu_639_ap_return(3 - 1 downto 0);
    tmp_108_fu_1133_p1 <= col_assign_9_2_fu_1128_p2(3 - 1 downto 0);
    tmp_146_cast_fu_797_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_791_p2),12));
    tmp_147_cast_fu_901_p1 <= std_logic_vector(resize(unsigned(p_012_0_i_reg_608),12));
    tmp_150_cast9_fu_1034_p1 <= std_logic_vector(resize(unsigned(p_025_0_i_reg_619),12));
        tmp_320_0_1_cast_fu_2182_p1 <= std_logic_vector(resize(signed(p_Val2_0_1_reg_3517),12));

        tmp_320_0_2_cast_fu_2195_p1 <= std_logic_vector(resize(signed(p_Val2_0_2_reg_3522),13));

        tmp_320_0_3_cast_cast_fu_2212_p1 <= std_logic_vector(resize(signed(p_Val2_0_3_fu_2207_p2),13));

        tmp_320_0_4_cast_cast_fu_2346_p1 <= std_logic_vector(resize(signed(p_Val2_0_4_reg_3557),14));

        tmp_320_0_cast_fu_2178_p1 <= std_logic_vector(resize(signed(p_Val2_s_fu_2172_p2),12));

        tmp_320_1_1_cast_cast_fu_2381_p1 <= std_logic_vector(resize(signed(p_Val2_113_1_fu_2375_p2),14));

        tmp_320_1_2_cast_cast_fu_2399_p1 <= std_logic_vector(resize(signed(p_Val2_113_2_fu_2394_p2),14));

        tmp_320_1_3_cast_cast_fu_2409_p1 <= std_logic_vector(resize(signed(p_Val2_113_3_reg_3567),12));

        tmp_320_1_4_cast_cast_fu_2412_p1 <= std_logic_vector(resize(signed(p_Val2_113_4_reg_3572),12));

        tmp_320_2_1_cast_cast_fu_2546_p1 <= std_logic_vector(resize(signed(p_Val2_2_1_reg_3612),13));

        tmp_320_2_3_cast_cast_fu_2549_p1 <= std_logic_vector(resize(signed(p_Val2_2_3_reg_3617),13));

        tmp_320_2_4_cast_cast_fu_2560_p1 <= std_logic_vector(resize(signed(p_Val2_2_4_fu_2555_p2),15));

        tmp_320_2_cast_cast_fu_2543_p1 <= std_logic_vector(resize(signed(p_Val2_2_reg_3607),14));

        tmp_320_3_1_cast_cast_fu_2450_p1 <= std_logic_vector(resize(signed(p_Val2_314_1_reg_3582),12));

        tmp_320_3_2_cast_cast_fu_2453_p1 <= std_logic_vector(resize(signed(p_Val2_314_2_reg_3587),12));

        tmp_320_3_4_cast_cast_fu_2467_p1 <= std_logic_vector(resize(signed(p_Val2_314_4_reg_3592),13));

    tmp_320_3_cast_cast_75_fu_2463_p1 <= std_logic_vector(resize(unsigned(p_Val2_314_3_fu_2456_p3),12));
        tmp_320_3_cast_cast_fu_2447_p1 <= std_logic_vector(resize(signed(p_Val2_1_reg_3577),13));

        tmp_320_4_1_cast_fu_2665_p1 <= std_logic_vector(resize(signed(p_Val2_4_1_reg_3642),13));

        tmp_320_4_2_cast_fu_2668_p1 <= std_logic_vector(resize(signed(p_Val2_4_2_reg_3647),13));

        tmp_320_4_3_cast_fu_2671_p1 <= std_logic_vector(resize(signed(p_Val2_4_3_reg_3652),12));

    tmp_320_4_cast_76_fu_2681_p1 <= std_logic_vector(resize(unsigned(p_Val2_4_4_fu_2674_p3),12));
        tmp_320_4_cast_fu_2662_p1 <= std_logic_vector(resize(signed(p_Val2_4_reg_3637),12));

    tmp_70_fu_905_p2 <= "1" when (unsigned(p_012_0_i_reg_608) < unsigned(heightloop_reg_3118)) else "0";
    tmp_71_fu_916_p2 <= "1" when (unsigned(p_012_0_i_reg_608) > unsigned(ap_const_lv11_8)) else "0";
    tmp_72_fu_928_p2 <= "1" when (signed(ImagLoc_y_fu_922_p2) < signed(ap_const_lv12_FFE)) else "0";
    tmp_73_fu_950_p2 <= "1" when (signed(ImagLoc_y_fu_922_p2) < signed(ref_cast_reg_3149)) else "0";
    tmp_74_fu_1038_p2 <= "1" when (unsigned(p_025_0_i_reg_619) < unsigned(widthloop_reg_3123)) else "0";
    tmp_76_fu_1148_p1 <= std_logic_vector(resize(unsigned(x_2_fu_1145_p1),64));
    tmp_77_fu_1099_p2 <= "1" when (signed(ImagLoc_x_fu_1070_p2) < signed(p_src_cols_V_read)) else "0";
    tmp_78_fu_1118_p2 <= "1" when (signed(ImagLoc_x_fu_1070_p2) < signed(tmp_146_cast_reg_3128)) else "0";
    tmp_88_fu_771_p1 <= p_src_rows_V_read(11 - 1 downto 0);
    tmp_89_fu_775_p1 <= p_src_cols_V_read(11 - 1 downto 0);
    tmp_91_fu_807_p1 <= p_neg228_i_fu_801_p2(3 - 1 downto 0);
    tmp_94_fu_934_p4 <= ImagLoc_y_fu_922_p2(11 downto 2);
    tmp_96_fu_976_p1 <= p_i_fu_969_p3(3 - 1 downto 0);
    tmp_97_fu_994_p1 <= p_i_fu_969_p3(3 - 1 downto 0);
    tmp_98_fu_1049_p4 <= p_025_0_i_reg_619(10 downto 2);
    tmp_99_fu_1076_p1 <= ImagLoc_x_fu_1070_p2(3 - 1 downto 0);
    tmp_i_i_77_fu_2769_p2 <= (isneg_reg_3657 or overflow_fu_2755_p2);
    tmp_i_i_fu_2745_p2 <= (isneg_reg_3657 xor ap_const_lv1_1);
    tmp_s_fu_791_p2 <= std_logic_vector(unsigned(tmp_89_fu_775_p1) + unsigned(ap_const_lv11_7FB));
    widthloop_fu_785_p2 <= std_logic_vector(unsigned(tmp_89_fu_775_p1) + unsigned(ap_const_lv11_4));
        x_2_fu_1145_p1 <= std_logic_vector(resize(signed(x_reg_3363),32));

        y_2_1_cast_cast_fu_1004_p1 <= std_logic_vector(resize(signed(y_2_1_fu_998_p2),13));

    y_2_1_fu_998_p2 <= std_logic_vector(unsigned(tmp_147_cast_fu_901_p1) + unsigned(ap_const_lv12_FF7));
        y_2_2_cast_cast_fu_1014_p1 <= std_logic_vector(resize(signed(y_2_2_fu_1008_p2),13));

    y_2_2_fu_1008_p2 <= std_logic_vector(unsigned(tmp_147_cast_fu_901_p1) + unsigned(ap_const_lv12_FF6));
        y_2_3_cast_cast_fu_1024_p1 <= std_logic_vector(resize(signed(y_2_3_fu_1018_p2),13));

    y_2_3_fu_1018_p2 <= std_logic_vector(unsigned(tmp_147_cast_fu_901_p1) + unsigned(ap_const_lv12_FF5));
        y_2_cast_cast_fu_990_p1 <= std_logic_vector(resize(signed(y_2_fu_984_p2),13));

    y_2_fu_984_p2 <= std_logic_vector(unsigned(tmp_147_cast_fu_901_p1) + unsigned(ap_const_lv12_FF8));
end behav;
