Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Thu Apr 20 10:44:58 2017
| Host             : Scott-Surface running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.236  |
| Dynamic (W)              | 0.084  |
| Device Static (W)        | 0.151  |
| Effective TJA (C/W)      | 3.3    |
| Max Ambient (C)          | 84.2   |
| Junction Temperature (C) | 25.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |     0.005 |     2460 |       --- |             --- |
|   LUT as Logic          |     0.004 |      656 |    133800 |            0.49 |
|   Register              |    <0.001 |     1215 |    267600 |            0.45 |
|   LUT as Shift Register |    <0.001 |       42 |     46200 |            0.09 |
|   CARRY4                |    <0.001 |       66 |     33450 |            0.20 |
|   F7/F8 Muxes           |    <0.001 |       10 |    133800 |           <0.01 |
|   Others                |     0.000 |      269 |       --- |             --- |
| Signals                 |     0.006 |     1564 |       --- |             --- |
| DSPs                    |    <0.001 |        2 |       740 |            0.27 |
| I/O                     |     0.067 |       33 |       285 |           11.58 |
| Static Power            |     0.151 |          |           |                 |
| Total                   |     0.236 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.048 |       0.018 |      0.031 |
| Vccaux    |       1.800 |     0.033 |       0.002 |      0.031 |
| Vcco33    |       3.300 |     0.021 |       0.016 |      0.005 |
| Vcco25    |       2.500 |     0.009 |       0.004 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------+--------+-----------------+
| Clock        | Domain | Constraint (ns) |
+--------------+--------+-----------------+
| sysclk_clock | sysclk |            10.0 |
+--------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| top                                                                             |     0.084 |
|   fmac                                                                          |     0.017 |
|     U0                                                                          |     0.017 |
|       i_synth                                                                   |     0.017 |
|         FMA_OP.OP                                                               |     0.016 |
|           addsub                                                                |     0.015 |
|             add                                                                 |     0.015 |
|               A0_IP_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               A1_IP_DELAY                                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               ALIGN_BLK                                                         |     0.005 |
|                 ABS_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 FRAC_ADDSUB                                                     |     0.002 |
|                   LOGIC_ADD.FRAC_ADDSUB                                         |     0.002 |
|                     DIST_DEL                                                    |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     LRG_RND1_DEL                                                |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     LRG_RND2_DEL                                                |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     SML_RND2_DEL                                                |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     STRUCT_ADD1.ADD1                                            |    <0.001 |
|                       CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL                        |    <0.001 |
|                         i_pipe                                                  |    <0.001 |
|                       Q_DEL                                                     |    <0.001 |
|                         i_pipe                                                  |    <0.001 |
|                     STRUCT_ADD2.ADD1                                            |    <0.001 |
|                     SUBTRACT_RND2_DEL                                           |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     SUM_RND2_DELAY                                              |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     ZERO_SML_RND2_DEL                                           |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                 SML_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 SUB_DELAY                                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 YES_DIST_1.DIST_1_ADD_DEL                                       |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 YES_DIST_1.DIST_1_PREADD_DEL                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 ZERO_ALIGN_DELAY                                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 ZERO_DEL                                                        |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 ZERO_SML_ADD_DEL                                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 aligner.ALIGN_SHIFT                                             |     0.001 |
|                   ALIGN_SHIFT                                                   |     0.001 |
|                     MUX_LOOP[0].DEL_SHIFT                                       |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     MUX_LOOP[1].DEL_SHIFT                                       |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST                          |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   ALIGN_Z_D                                                     |    <0.001 |
|                     EQ_ZERO                                                     |    <0.001 |
|                       CARRY_ZERO_DET                                            |    <0.001 |
|                     MUX_LOOP[0].DEL_Z_D                                         |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     MUX_LOOP[2].DEL_Z_D                                         |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST                          |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   cc                                                            |    <0.001 |
|                   cout_delay                                                    |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   dist_compare                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                   dist_ge_det_width_delay                                       |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 aligner.zero_smallest_i_delay                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               ALIGN_DIST_0_DEL                                                  |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               A_SEL_IP_DELAY                                                    |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               B_IP_DELAY                                                        |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               EXP                                                               |     0.002 |
|                 A_AND_B_ZERO_DEL                                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_OR_B_INF_DEL                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_OR_B_INF_SIGN_DEL                                             |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_OR_B_NAN_DEL                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_OR_B_ZERO_SIGN_DEL                                            |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_SEL_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 A_ZERO_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_EXP_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_INF_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_NAN_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_SIGN_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 B_ZERO_DELAY                                                    |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 CANCELLATION_DELAY                                              |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 DEC_STATE_PRE_OP_DELAY                                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 DET_SIGN_DELAY                                                  |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_EXP_ALIGN_DELAY                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_EXP_DELAY                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 EXP_OFF.STRUCT_ADD                                              |    <0.001 |
|                 FLOW_SEL_PRE_OP_DELAY                                           |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMAL_NORM_DIST.ADD_MANT_DELAY                                 |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMAL_NORM_DIST.FLOW_JUST_UNDER_DELAY                          |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMAL_NORM_DIST.FLOW_OVER_DELAY                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMAL_NORM_DIST.NORM_EXP_DELAY                                 |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORMAL_NORM_DIST.NORM_EXP_MSB_DELAY                             |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NORM_SIGN_DEL                                                   |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 NUMB_CMP0                                                       |    <0.001 |
|                   NOT_FAST.CMP                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                 NUMB_CMP1                                                       |    <0.001 |
|                   NOT_FAST.CMP                                                  |    <0.001 |
|                     C_CHAIN                                                     |    <0.001 |
|                 SIGN_SIG_UP_DELAY                                               |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 STATE_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 bma_exp_cc                                                      |    <0.001 |
|                   Q_DEL                                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 conv_exp.downsize_exp                                           |    <0.001 |
|                   COND_DET                                                      |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ONE_DEL                                 |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     EXP_DET_LUT.EXP_ALL_ZERO_DEL                                |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                |    <0.001 |
|                       CARRY_ZERO_DET                                            |    <0.001 |
|                   FLOW_REQ.EXP_NE.FLOW_DELAY                                    |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   FLOW_REQ.EXP_RND_DELAY                                        |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|               NORM                                                              |     0.003 |
|                 ADD_MANT_DELAY_2                                                |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|                 LZE                                                             |    <0.001 |
|                   A_Z_DET                                                       |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   ENCODE[0].DIST_DEL                                            |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   ENCODE[0].MUX_0                                               |    <0.001 |
|                     OP_DEL                                                      |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   ENCODE[0].MUX_Z                                               |    <0.001 |
|                     OP_DEL                                                      |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   ENCODE[1].DIST_DEL                                            |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   ENCODE[1].MUX_0                                               |    <0.001 |
|                     OP_DEL                                                      |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   ZERO_DET_CC_1                                                 |    <0.001 |
|                   ZERO_DET_CC_2.CC                                              |    <0.001 |
|                 NORM_SHIFT                                                      |    <0.001 |
|                   MUX_LOOP[0].DEL_SHIFT                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                         |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                 ROUND                                                           |     0.001 |
|                   LOGIC.RND1                                                    |    <0.001 |
|                     CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL                          |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                     Q_DEL                                                       |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   LOGIC.RND2                                                    |    <0.001 |
|                     Q_DEL                                                       |    <0.001 |
|                       i_pipe                                                    |    <0.001 |
|                   MANT_RND2_DEL                                                 |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   NORMALIZE_RND2_DEL                                            |    <0.001 |
|                     i_pipe                                                      |    <0.001 |
|                   RND_BIT_GEN                                                   |    <0.001 |
|                     NORM_2.create_round_bit.RND_CHAIN                           |    <0.001 |
|                     NORM_2.create_round_bit.check_ones                          |    <0.001 |
|                       WIDE_NOR                                                  |    <0.001 |
|                 ZEROS_DELAY                                                     |    <0.001 |
|                   i_pipe                                                        |    <0.001 |
|               OP                                                                |     0.002 |
|           c_delay                                                               |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           mul                                                                   |    <0.001 |
|             MULT                                                                |    <0.001 |
|               gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                 use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|           mul_exp_inc_delay                                                     |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           mul_exp_no_inc_dbl_bias_delay                                         |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           mul_exp_no_inc_delay                                                  |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           mul_sign_delay                                                        |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           special_detect                                                        |    <0.001 |
|             detector_a                                                          |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             detector_b                                                          |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|             detector_c                                                          |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ONE_DEL                                       |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               EXP_DET_LUT.EXP_ALL_ZERO_DEL                                      |    <0.001 |
|                 i_pipe                                                          |    <0.001 |
|               MANT_CARRY.MANT_ALL_ZERO_DET                                      |    <0.001 |
|                 CARRY_ZERO_DET                                                  |    <0.001 |
|             specialcase_delay_balance_a                                         |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             specialcase_delay_balance_b                                         |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|             specialcase_delay_balance_c                                         |    <0.001 |
|               i_pipe                                                            |    <0.001 |
|           specials_ab_delay                                                     |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|           specials_c_delay                                                      |    <0.001 |
|             i_pipe                                                              |    <0.001 |
|         i_nd_to_rdy                                                             |    <0.001 |
|         need_combiner.use_3to1_fma.skid_buffer_combiner                         |    <0.001 |
+---------------------------------------------------------------------------------+-----------+


