==39512== Cachegrind, a cache and branch-prediction profiler
==39512== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39512== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39512== Command: ./sift .
==39512== 
--39512-- warning: L3 cache found, using its data for the LL simulation.
--39512-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39512-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39512== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39512== (see section Limitations in user manual)
==39512== NOTE: further instances of this message will not be shown
==39512== 
==39512== I   refs:      3,167,698,658
==39512== I1  misses:            1,825
==39512== LLi misses:            1,819
==39512== I1  miss rate:          0.00%
==39512== LLi miss rate:          0.00%
==39512== 
==39512== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39512== D1  misses:        6,268,898  (  3,968,903 rd   +   2,299,995 wr)
==39512== LLd misses:        4,760,576  (  2,678,763 rd   +   2,081,813 wr)
==39512== D1  miss rate:           0.6% (        0.6%     +         0.8%  )
==39512== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39512== 
==39512== LL refs:           6,270,723  (  3,970,728 rd   +   2,299,995 wr)
==39512== LL misses:         4,762,395  (  2,680,582 rd   +   2,081,813 wr)
==39512== LL miss rate:            0.1% (        0.1%     +         0.7%  )
