// Seed: 935272495
module module_0 (
    input tri id_0
    , id_17,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    output wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    output supply1 id_7,
    output wor id_8,
    output wor id_9,
    output supply1 id_10,
    input tri id_11,
    output wire id_12,
    input tri1 id_13,
    output wire id_14,
    output tri0 id_15
);
  wire [(  1 'd0 ) : 1] id_18;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd58,
    parameter id_7  = 32'd12
) (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    input wire id_4,
    input supply0 id_5,
    input wire id_6,
    input tri _id_7,
    output wire id_8,
    output tri id_9,
    input tri0 id_10
    , id_16,
    input tri id_11,
    input wor id_12,
    input tri1 _id_13,
    input supply0 id_14
);
  logic [7:0][id_13 : id_7  ==  -1]
      id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  assign id_1 = id_20;
  assign id_25[-1] = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_4,
      id_9,
      id_8,
      id_1,
      id_8,
      id_8,
      id_1,
      id_9,
      id_1,
      id_4,
      id_8,
      id_5,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
