

================================================================
== Vitis HLS Report for 'decision_function_53'
================================================================
* Date:           Thu Jan 23 13:47:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_347 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_348 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_349 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_350 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_351 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read514, i18 5" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1326 = icmp_slt  i18 %p_read817, i18 279" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1326' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1327 = icmp_slt  i18 %p_read_349, i18 86703" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1327' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1328 = icmp_slt  i18 %p_read110, i18 27837" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1328' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1329 = icmp_slt  i18 %p_read_349, i18 29084" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1329' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1330 = icmp_slt  i18 %p_read_347, i18 78567" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1330' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1331 = icmp_slt  i18 %p_read211, i18 6800" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1331' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1332 = icmp_slt  i18 %p_read1019, i18 6010" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1332' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1333 = icmp_slt  i18 %p_read312, i18 422" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1333' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1334 = icmp_slt  i18 %p_read615, i18 10154" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1334' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1335 = icmp_slt  i18 %p_read_351, i18 311" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1335' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1336 = icmp_slt  i18 %p_read_347, i18 52628" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1336' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1337 = icmp_slt  i18 %p_read, i18 46593" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1337' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1338 = icmp_slt  i18 %p_read615, i18 1217" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1338' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1339 = icmp_slt  i18 %p_read110, i18 155425" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1339' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1340 = icmp_slt  i18 %p_read1322, i18 1" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1340' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1341 = icmp_slt  i18 %p_read413, i18 942" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1341' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1342 = icmp_slt  i18 %p_read110, i18 77511" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1342' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1343 = icmp_slt  i18 %p_read1120, i18 734" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1343' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1344 = icmp_slt  i18 %p_read110, i18 193905" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1344' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1345 = icmp_slt  i18 %p_read1221, i18 485" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1345' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1346 = icmp_slt  i18 %p_read918, i18 13700" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1346' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1347 = icmp_slt  i18 %p_read312, i18 598" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1347' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1348 = icmp_slt  i18 %p_read_350, i18 23" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1348' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1349 = icmp_slt  i18 %p_read110, i18 100194" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1349' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %p_read716, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 53 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.81ns)   --->   "%icmp_ln86_1350 = icmp_slt  i14 %tmp, i14 1" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1350' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1351 = icmp_slt  i18 %p_read_348, i18 94093" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1351' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_1352 = icmp_slt  i18 %p_read1120, i18 955" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1352' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_1353 = icmp_slt  i18 %p_read1120, i18 448" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1353' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1354 = icmp_slt  i18 %p_read_349, i18 94851" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1354' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1326, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_628 = xor i1 %icmp_ln86_1326, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_628' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_628" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1360 = and i1 %icmp_ln86_1328, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1360' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln102_1365)   --->   "%xor_ln104_630 = xor i1 %icmp_ln86_1328, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_630' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns)   --->   "%and_ln102_1361 = and i1 %icmp_ln86_1329, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1361' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_241)   --->   "%xor_ln104_631 = xor i1 %icmp_ln86_1329, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_631' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_241 = and i1 %and_ln104, i1 %xor_ln104_631" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_241' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1364 = and i1 %icmp_ln86_1332, i1 %and_ln102_1360" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1364' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_634 = xor i1 %icmp_ln86_1332, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_634' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln102_1365)   --->   "%and_ln102_1387 = and i1 %icmp_ln86_1333, i1 %xor_ln104_630" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1387' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln102_1365 = and i1 %and_ln102_1387, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1365' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1388 = and i1 %icmp_ln86_1341, i1 %xor_ln104_634" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1388' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1373 = and i1 %and_ln102_1388, i1 %and_ln102_1360" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1373' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1364, i1 %and_ln102_1373" [firmware/BDT.h:117]   --->   Operation 73 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_1359 = and i1 %icmp_ln86_1327, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1359' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_240)   --->   "%xor_ln104_629 = xor i1 %icmp_ln86_1327, i1 1" [firmware/BDT.h:104]   --->   Operation 76 'xor' 'xor_ln104_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_240 = and i1 %xor_ln104_629, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 77 'and' 'and_ln104_240' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%and_ln102_1363 = and i1 %icmp_ln86_1331, i1 %and_ln104_240" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1363' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_243)   --->   "%xor_ln104_633 = xor i1 %icmp_ln86_1331, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_243 = and i1 %and_ln104_240, i1 %xor_ln104_633" [firmware/BDT.h:104]   --->   Operation 80 'and' 'and_ln104_243' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%and_ln102_1366 = and i1 %icmp_ln86_1334, i1 %and_ln102_1361" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1366' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.97ns)   --->   "%and_ln102_1367 = and i1 %icmp_ln86_1335, i1 %and_ln104_241" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1367' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%and_ln102_1372 = and i1 %icmp_ln86_1340, i1 %and_ln102_1364" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1372' <Predicate = (and_ln102_1364 & and_ln102_1360 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%and_ln102_1374 = and i1 %icmp_ln86_1342, i1 %and_ln102_1365" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1374' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1289)   --->   "%and_ln102_1375 = and i1 %icmp_ln86_1343, i1 %and_ln102_1366" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1375' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%xor_ln117 = xor i1 %and_ln102_1372, i1 1" [firmware/BDT.h:117]   --->   Operation 86 'xor' 'xor_ln117' <Predicate = (and_ln102_1364 & and_ln102_1360 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 87 'zext' 'zext_ln117' <Predicate = (and_ln102_1364 & and_ln102_1360 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%select_ln117 = select i1 %and_ln102_1364, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117' <Predicate = (and_ln102_1360 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%select_ln117_1283 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_1283' <Predicate = (and_ln102_1360 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%zext_ln117_139 = zext i2 %select_ln117_1283" [firmware/BDT.h:117]   --->   Operation 90 'zext' 'zext_ln117_139' <Predicate = (and_ln102_1360 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%or_ln117_1173 = or i1 %and_ln102_1360, i1 %and_ln102_1374" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1173' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1284 = select i1 %and_ln102_1360, i3 %zext_ln117_139, i3 4" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1284' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%or_ln117_1174 = or i1 %and_ln102_1360, i1 %and_ln102_1365" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1174' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1286)   --->   "%select_ln117_1285 = select i1 %or_ln117_1173, i3 %select_ln117_1284, i3 5" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1285' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1286 = select i1 %or_ln117_1174, i3 %select_ln117_1285, i3 6" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1286' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1289)   --->   "%zext_ln117_140 = zext i3 %select_ln117_1286" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_140' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1289)   --->   "%or_ln117_1175 = or i1 %and_ln102, i1 %and_ln102_1375" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1175' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1289)   --->   "%select_ln117_1287 = select i1 %and_ln102, i4 %zext_ln117_140, i4 8" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1287' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1176 = or i1 %and_ln102, i1 %and_ln102_1366" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1176' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1289)   --->   "%select_ln117_1288 = select i1 %or_ln117_1175, i4 %select_ln117_1287, i4 9" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1288' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1289 = select i1 %or_ln117_1176, i4 %select_ln117_1288, i4 10" [firmware/BDT.h:117]   --->   Operation 101 'select' 'select_ln117_1289' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%or_ln117_1178 = or i1 %and_ln102, i1 %and_ln102_1361" [firmware/BDT.h:117]   --->   Operation 102 'or' 'or_ln117_1178' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_1362 = and i1 %icmp_ln86_1330, i1 %and_ln102_1359" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1362' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_242)   --->   "%xor_ln104_632 = xor i1 %icmp_ln86_1330, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_242 = and i1 %and_ln102_1359, i1 %xor_ln104_632" [firmware/BDT.h:104]   --->   Operation 105 'and' 'and_ln104_242' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1291)   --->   "%xor_ln104_635 = xor i1 %icmp_ln86_1334, i1 1" [firmware/BDT.h:104]   --->   Operation 106 'xor' 'xor_ln104_635' <Predicate = (icmp_ln86 & or_ln117_1178)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%xor_ln104_636 = xor i1 %icmp_ln86_1335, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_636' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%and_ln102_1368 = and i1 %icmp_ln86_1336, i1 %and_ln102_1362" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1368' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1291)   --->   "%and_ln102_1389 = and i1 %icmp_ln86_1344, i1 %xor_ln104_635" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1389' <Predicate = (icmp_ln86 & or_ln117_1178)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1291)   --->   "%and_ln102_1376 = and i1 %and_ln102_1389, i1 %and_ln102_1361" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1376' <Predicate = (icmp_ln86 & or_ln117_1178)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1293)   --->   "%and_ln102_1377 = and i1 %icmp_ln86_1345, i1 %and_ln102_1367" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1377' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%and_ln102_1390 = and i1 %icmp_ln86_1346, i1 %xor_ln104_636" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1390' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%and_ln102_1378 = and i1 %and_ln102_1390, i1 %and_ln104_241" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1378' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1291)   --->   "%or_ln117_1177 = or i1 %or_ln117_1176, i1 %and_ln102_1376" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1177' <Predicate = (icmp_ln86 & or_ln117_1178)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1291)   --->   "%select_ln117_1290 = select i1 %or_ln117_1177, i4 %select_ln117_1289, i4 11" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1290' <Predicate = (icmp_ln86 & or_ln117_1178)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1293)   --->   "%or_ln117_1179 = or i1 %or_ln117_1178, i1 %and_ln102_1377" [firmware/BDT.h:117]   --->   Operation 116 'or' 'or_ln117_1179' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1291 = select i1 %or_ln117_1178, i4 %select_ln117_1290, i4 12" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1291' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.97ns)   --->   "%or_ln117_1180 = or i1 %or_ln117_1178, i1 %and_ln102_1367" [firmware/BDT.h:117]   --->   Operation 118 'or' 'or_ln117_1180' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1293)   --->   "%select_ln117_1292 = select i1 %or_ln117_1179, i4 %select_ln117_1291, i4 13" [firmware/BDT.h:117]   --->   Operation 119 'select' 'select_ln117_1292' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%or_ln117_1181 = or i1 %or_ln117_1180, i1 %and_ln102_1378" [firmware/BDT.h:117]   --->   Operation 120 'or' 'or_ln117_1181' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1293 = select i1 %or_ln117_1180, i4 %select_ln117_1292, i4 14" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_1293' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%select_ln117_1294 = select i1 %or_ln117_1181, i4 %select_ln117_1293, i4 15" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1294' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1295)   --->   "%zext_ln117_141 = zext i4 %select_ln117_1294" [firmware/BDT.h:117]   --->   Operation 123 'zext' 'zext_ln117_141' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1295 = select i1 %icmp_ln86, i5 %zext_ln117_141, i5 16" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1295' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.97ns)   --->   "%or_ln117_1183 = or i1 %icmp_ln86, i1 %and_ln102_1368" [firmware/BDT.h:117]   --->   Operation 125 'or' 'or_ln117_1183' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1299)   --->   "%xor_ln104_637 = xor i1 %icmp_ln86_1336, i1 1" [firmware/BDT.h:104]   --->   Operation 126 'xor' 'xor_ln104_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.97ns)   --->   "%and_ln102_1369 = and i1 %icmp_ln86_1337, i1 %and_ln104_242" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1369' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.97ns)   --->   "%and_ln102_1370 = and i1 %icmp_ln86_1338, i1 %and_ln102_1363" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1370' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1297)   --->   "%and_ln102_1379 = and i1 %icmp_ln86_1347, i1 %and_ln102_1368" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1379' <Predicate = (or_ln117_1183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1299)   --->   "%and_ln102_1391 = and i1 %icmp_ln86_1348, i1 %xor_ln104_637" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1299)   --->   "%and_ln102_1380 = and i1 %and_ln102_1391, i1 %and_ln102_1362" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1301)   --->   "%and_ln102_1381 = and i1 %icmp_ln86_1349, i1 %and_ln102_1369" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1297)   --->   "%or_ln117_1182 = or i1 %icmp_ln86, i1 %and_ln102_1379" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1182' <Predicate = (or_ln117_1183)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1297)   --->   "%select_ln117_1296 = select i1 %or_ln117_1182, i5 %select_ln117_1295, i5 17" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1296' <Predicate = (or_ln117_1183)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1299)   --->   "%or_ln117_1184 = or i1 %or_ln117_1183, i1 %and_ln102_1380" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1297 = select i1 %or_ln117_1183, i5 %select_ln117_1296, i5 18" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1297' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.97ns)   --->   "%or_ln117_1185 = or i1 %icmp_ln86, i1 %and_ln102_1362" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1185' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1299)   --->   "%select_ln117_1298 = select i1 %or_ln117_1184, i5 %select_ln117_1297, i5 19" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1301)   --->   "%or_ln117_1186 = or i1 %or_ln117_1185, i1 %and_ln102_1381" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1299 = select i1 %or_ln117_1185, i5 %select_ln117_1298, i5 20" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1299' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns)   --->   "%or_ln117_1187 = or i1 %or_ln117_1185, i1 %and_ln102_1369" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1187' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1301)   --->   "%select_ln117_1300 = select i1 %or_ln117_1186, i5 %select_ln117_1299, i5 21" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1301 = select i1 %or_ln117_1187, i5 %select_ln117_1300, i5 22" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_1301' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_1189 = or i1 %icmp_ln86, i1 %and_ln102_1359" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_1189' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1303)   --->   "%xor_ln104_638 = xor i1 %icmp_ln86_1337, i1 1" [firmware/BDT.h:104]   --->   Operation 145 'xor' 'xor_ln104_638' <Predicate = (or_ln117_1189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1307)   --->   "%xor_ln104_639 = xor i1 %icmp_ln86_1338, i1 1" [firmware/BDT.h:104]   --->   Operation 146 'xor' 'xor_ln104_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1303)   --->   "%and_ln102_1392 = and i1 %icmp_ln86_1350, i1 %xor_ln104_638" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1392' <Predicate = (or_ln117_1189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1303)   --->   "%and_ln102_1382 = and i1 %and_ln102_1392, i1 %and_ln104_242" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1382' <Predicate = (or_ln117_1189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1305)   --->   "%and_ln102_1383 = and i1 %icmp_ln86_1351, i1 %and_ln102_1370" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1307)   --->   "%and_ln102_1393 = and i1 %icmp_ln86_1352, i1 %xor_ln104_639" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1307)   --->   "%and_ln102_1384 = and i1 %and_ln102_1393, i1 %and_ln102_1363" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1303)   --->   "%or_ln117_1188 = or i1 %or_ln117_1187, i1 %and_ln102_1382" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1188' <Predicate = (or_ln117_1189)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1303)   --->   "%select_ln117_1302 = select i1 %or_ln117_1188, i5 %select_ln117_1301, i5 23" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1302' <Predicate = (or_ln117_1189)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1305)   --->   "%or_ln117_1190 = or i1 %or_ln117_1189, i1 %and_ln102_1383" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1303 = select i1 %or_ln117_1189, i5 %select_ln117_1302, i5 24" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1303' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.97ns)   --->   "%or_ln117_1191 = or i1 %or_ln117_1189, i1 %and_ln102_1370" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1191' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1305)   --->   "%select_ln117_1304 = select i1 %or_ln117_1190, i5 %select_ln117_1303, i5 25" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1307)   --->   "%or_ln117_1192 = or i1 %or_ln117_1191, i1 %and_ln102_1384" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1305 = select i1 %or_ln117_1191, i5 %select_ln117_1304, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1305' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_1193 = or i1 %or_ln117_1189, i1 %and_ln102_1363" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1193' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1307)   --->   "%select_ln117_1306 = select i1 %or_ln117_1192, i5 %select_ln117_1305, i5 27" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1307 = select i1 %or_ln117_1193, i5 %select_ln117_1306, i5 28" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_1307' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 163 [1/1] (0.97ns)   --->   "%and_ln102_1371 = and i1 %icmp_ln86_1339, i1 %and_ln104_243" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_1371' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1309)   --->   "%and_ln102_1385 = and i1 %icmp_ln86_1353, i1 %and_ln102_1371" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1309)   --->   "%or_ln117_1194 = or i1 %or_ln117_1193, i1 %and_ln102_1385" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_1195 = or i1 %or_ln117_1193, i1 %and_ln102_1371" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1195' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1309)   --->   "%select_ln117_1308 = select i1 %or_ln117_1194, i5 %select_ln117_1307, i5 29" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1309 = select i1 %or_ln117_1195, i5 %select_ln117_1308, i5 30" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1309' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 169 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_640 = xor i1 %icmp_ln86_1339, i1 1" [firmware/BDT.h:104]   --->   Operation 170 'xor' 'xor_ln104_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1394 = and i1 %icmp_ln86_1354, i1 %xor_ln104_640" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1386 = and i1 %and_ln102_1394, i1 %and_ln104_243" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1196 = or i1 %or_ln117_1195, i1 %and_ln102_1386" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1310 = select i1 %or_ln117_1196, i5 %select_ln117_1309, i5 31" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 50, i5 1, i12 1689, i5 2, i12 3847, i5 3, i12 513, i5 4, i12 553, i5 5, i12 3885, i5 6, i12 480, i5 7, i12 1884, i5 8, i12 3687, i5 9, i12 221, i5 10, i12 75, i5 11, i12 4025, i5 12, i12 6, i5 13, i12 150, i5 14, i12 184, i5 15, i12 4084, i5 16, i12 3831, i5 17, i12 537, i5 18, i12 1421, i5 19, i12 4073, i5 20, i12 3735, i5 21, i12 60, i5 22, i12 273, i5 23, i12 3961, i5 24, i12 3564, i5 25, i12 244, i5 26, i12 231, i5 27, i12 1576, i5 28, i12 297, i5 29, i12 46, i5 30, i12 3989, i5 31, i12 4095, i12 0, i5 %select_ln117_1310" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read817', firmware/BDT.h:86) on port 'p_read8' (firmware/BDT.h:86) [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1326', firmware/BDT.h:86) [41]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [72]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1360', firmware/BDT.h:102) [78]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1364', firmware/BDT.h:102) [89]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [129]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1372', firmware/BDT.h:102) [105]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1283', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1284', firmware/BDT.h:117) [134]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1285', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1286', firmware/BDT.h:117) [137]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1287', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1288', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1289', firmware/BDT.h:117) [144]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_635', firmware/BDT.h:104) [94]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1389', firmware/BDT.h:102) [110]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1376', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1177', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1290', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1291', firmware/BDT.h:117) [148]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1292', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1293', firmware/BDT.h:117) [152]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1294', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1295', firmware/BDT.h:117) [156]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1379', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1182', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1296', firmware/BDT.h:117) [158]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1297', firmware/BDT.h:117) [160]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1298', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1299', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1300', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1301', firmware/BDT.h:117) [168]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_638', firmware/BDT.h:104) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1392', firmware/BDT.h:102) [119]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1382', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1188', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1302', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1303', firmware/BDT.h:117) [172]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1304', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1305', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1306', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1307', firmware/BDT.h:117) [180]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1371', firmware/BDT.h:102) [103]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1195', firmware/BDT.h:117) [181]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1309', firmware/BDT.h:117) [184]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_640', firmware/BDT.h:104) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1394', firmware/BDT.h:102) [125]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1386', firmware/BDT.h:102) [126]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1196', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1310', firmware/BDT.h:117) [185]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [186]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
