#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; UART_2_TXInternalInterrupt
UART_2_TXInternalInterrupt__ES2_PATCH EQU 0
UART_2_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
UART_2_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
UART_2_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_2_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_2_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_2_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR4
UART_2_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
UART_2_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
UART_2_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x08)

; Line_RXInternalInterrupt
Line_RXInternalInterrupt__ES2_PATCH EQU 0
Line_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
Line_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
Line_RXInternalInterrupt__INTC_MASK EQU 0x08
Line_RXInternalInterrupt__INTC_NUMBER EQU 3
Line_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
Line_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR3
Line_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
Line_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
Line_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x06)

; LIN_RXInternalInterrupt
LIN_RXInternalInterrupt__ES2_PATCH EQU 0
LIN_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_RXInternalInterrupt__INTC_MASK EQU 0x02
LIN_RXInternalInterrupt__INTC_NUMBER EQU 1
LIN_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LIN_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR1
LIN_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_RXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x02)

; LIN_TXInternalInterrupt
LIN_TXInternalInterrupt__ES2_PATCH EQU 0
LIN_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
LIN_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
LIN_TXInternalInterrupt__INTC_MASK EQU 0x04
LIN_TXInternalInterrupt__INTC_NUMBER EQU 2
LIN_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
LIN_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR2
LIN_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
LIN_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
LIN_TXInternalInterrupt__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x04)

; LIN_Timer_TimerUDB
LIN_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
LIN_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
LIN_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LIN_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
LIN_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
LIN_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
LIN_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
LIN_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
LIN_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
LIN_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
LIN_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LIN_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
LIN_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
LIN_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
LIN_Timer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
LIN_Timer_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
LIN_Timer_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
LIN_Timer_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
LIN_Timer_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
LIN_Timer_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
LIN_Timer_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
LIN_Timer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
LIN_Timer_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
LIN_Timer_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
LIN_Timer_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
LIN_Timer_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
LIN_Timer_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL

; UART_PS2_IntClock
UART_PS2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_PS2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_PS2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_PS2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_PS2_IntClock__INDEX EQU 0x01
UART_PS2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_PS2_IntClock__PM_ACT_MSK EQU 0x02
UART_PS2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_PS2_IntClock__PM_STBY_MSK EQU 0x02

; UART_2_IntClock
UART_2_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_2_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_2_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_2_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_2_IntClock__INDEX EQU 0x02
UART_2_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_2_IntClock__PM_ACT_MSK EQU 0x04
UART_2_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_2_IntClock__PM_STBY_MSK EQU 0x04

; UART_PS2_BUART
UART_PS2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_PS2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_PS2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_PS2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_PS2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
UART_PS2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_PS2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_PS2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_PS2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_PS2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_PS2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_PS2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_PS2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_PS2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_PS2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
UART_PS2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_PS2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
UART_PS2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_PS2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_PS2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
UART_PS2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_PS2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_PS2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_PS2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_PS2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_PS2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_PS2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_PS2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_PS2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_PS2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_PS2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_PS2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_PS2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_PS2_BUART_sRX_RxSts__3__POS EQU 3
UART_PS2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_PS2_BUART_sRX_RxSts__4__POS EQU 4
UART_PS2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_PS2_BUART_sRX_RxSts__5__POS EQU 5
UART_PS2_BUART_sRX_RxSts__MASK EQU 0x38
UART_PS2_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_PS2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_PS2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB15_ST

; lin_timer_isr
lin_timer_isr__ES2_PATCH EQU 0
lin_timer_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
lin_timer_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
lin_timer_isr__INTC_MASK EQU 0x80
lin_timer_isr__INTC_NUMBER EQU 7
lin_timer_isr__INTC_PRIOR_NUM EQU 7
lin_timer_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR7
lin_timer_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
lin_timer_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
lin_timer_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0E)

; Line_IntClock
Line_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Line_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Line_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Line_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Line_IntClock__INDEX EQU 0x00
Line_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Line_IntClock__PM_ACT_MSK EQU 0x01
Line_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Line_IntClock__PM_STBY_MSK EQU 0x01

; LIN_IntClock
LIN_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
LIN_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
LIN_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
LIN_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
LIN_IntClock__INDEX EQU 0x03
LIN_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LIN_IntClock__PM_ACT_MSK EQU 0x08
LIN_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LIN_IntClock__PM_STBY_MSK EQU 0x08

; UART_2_BUART
UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_2_BUART_sTX_TxSts__0__POS EQU 0
UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_2_BUART_sTX_TxSts__1__POS EQU 1
UART_2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_2_BUART_sTX_TxSts__2__POS EQU 2
UART_2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_2_BUART_sTX_TxSts__3__POS EQU 3
UART_2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_2_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_2_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x04
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x10
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x10

; uart_rx_isr
uart_rx_isr__ES2_PATCH EQU 0
uart_rx_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
uart_rx_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
uart_rx_isr__INTC_MASK EQU 0x01
uart_rx_isr__INTC_NUMBER EQU 8
uart_rx_isr__INTC_PRIOR_NUM EQU 7
uart_rx_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR8
uart_rx_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
uart_rx_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
uart_rx_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x10)

; uart_tx_isr
uart_tx_isr__ES2_PATCH EQU 0
uart_tx_isr__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
uart_tx_isr__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
uart_tx_isr__INTC_MASK EQU 0x02
uart_tx_isr__INTC_NUMBER EQU 9
uart_tx_isr__INTC_PRIOR_NUM EQU 7
uart_tx_isr__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR9
uart_tx_isr__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
uart_tx_isr__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
uart_tx_isr__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x12)

; Line_BUART
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Line_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Line_BUART_sCR_SyncCtl_CtrlReg__2__MASK EQU 0x04
Line_BUART_sCR_SyncCtl_CtrlReg__2__POS EQU 2
Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Line_BUART_sCR_SyncCtl_CtrlReg__MASK EQU 0x04
Line_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Line_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
Line_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Line_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Line_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Line_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
Line_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Line_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Line_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Line_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Line_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Line_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Line_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Line_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Line_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Line_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Line_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Line_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Line_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Line_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Line_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
Line_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Line_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Line_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Line_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Line_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Line_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Line_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Line_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Line_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Line_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Line_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
Line_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
Line_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Line_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
Line_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
Line_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Line_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Line_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
Line_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
Line_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Line_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Line_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
Line_BUART_sRX_RxSts__3__MASK EQU 0x08
Line_BUART_sRX_RxSts__3__POS EQU 3
Line_BUART_sRX_RxSts__4__MASK EQU 0x10
Line_BUART_sRX_RxSts__4__POS EQU 4
Line_BUART_sRX_RxSts__5__MASK EQU 0x20
Line_BUART_sRX_RxSts__5__POS EQU 5
Line_BUART_sRX_RxSts__MASK EQU 0x38
Line_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
Line_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Line_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Line_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Line_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
Line_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
Line_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
Line_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Line_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Line_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Line_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Line_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Line_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Line_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Line_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Line_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
Line_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
Line_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Line_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
Line_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
Line_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Line_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Line_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
Line_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
Line_BUART_sTX_TxSts__0__MASK EQU 0x01
Line_BUART_sTX_TxSts__0__POS EQU 0
Line_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Line_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Line_BUART_sTX_TxSts__1__MASK EQU 0x02
Line_BUART_sTX_TxSts__1__POS EQU 1
Line_BUART_sTX_TxSts__2__MASK EQU 0x04
Line_BUART_sTX_TxSts__2__POS EQU 2
Line_BUART_sTX_TxSts__3__MASK EQU 0x08
Line_BUART_sTX_TxSts__3__POS EQU 3
Line_BUART_sTX_TxSts__MASK EQU 0x0F
Line_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB04_MSK
Line_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Line_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB04_ST
Line_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
Line_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
Line_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
Line_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
Line_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
Line_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
Line_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Line_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
Line_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
Line_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1

; LIN_BUART
LIN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIN_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
LIN_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
LIN_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIN_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIN_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIN_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
LIN_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
LIN_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIN_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIN_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
LIN_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
LIN_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIN_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIN_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
LIN_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
LIN_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
LIN_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
LIN_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIN_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
LIN_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
LIN_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIN_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
LIN_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
LIN_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
LIN_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
LIN_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
LIN_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
LIN_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
LIN_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
LIN_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
LIN_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
LIN_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
LIN_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
LIN_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
LIN_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
LIN_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
LIN_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
LIN_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
LIN_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
LIN_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
LIN_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
LIN_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
LIN_BUART_sRX_RxSts__1__MASK EQU 0x02
LIN_BUART_sRX_RxSts__1__POS EQU 1
LIN_BUART_sRX_RxSts__3__MASK EQU 0x08
LIN_BUART_sRX_RxSts__3__POS EQU 3
LIN_BUART_sRX_RxSts__4__MASK EQU 0x10
LIN_BUART_sRX_RxSts__4__POS EQU 4
LIN_BUART_sRX_RxSts__5__MASK EQU 0x20
LIN_BUART_sRX_RxSts__5__POS EQU 5
LIN_BUART_sRX_RxSts__MASK EQU 0x3A
LIN_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
LIN_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
LIN_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
LIN_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
LIN_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
LIN_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
LIN_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
LIN_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
LIN_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
LIN_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
LIN_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
LIN_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
LIN_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
LIN_BUART_sTX_TxSts__0__MASK EQU 0x01
LIN_BUART_sTX_TxSts__0__POS EQU 0
LIN_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
LIN_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
LIN_BUART_sTX_TxSts__1__MASK EQU 0x02
LIN_BUART_sTX_TxSts__1__POS EQU 1
LIN_BUART_sTX_TxSts__2__MASK EQU 0x04
LIN_BUART_sTX_TxSts__2__POS EQU 2
LIN_BUART_sTX_TxSts__3__MASK EQU 0x08
LIN_BUART_sTX_TxSts__3__POS EQU 3
LIN_BUART_sTX_TxSts__MASK EQU 0x0F
LIN_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
LIN_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
LIN_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB11_A0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB11_A1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB11_D0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB11_D1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
LIN_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
LIN_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB11_F0
LIN_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB11_F1

; isr_line
isr_line__ES2_PATCH EQU 0
isr_line__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_line__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_line__INTC_MASK EQU 0x40
isr_line__INTC_NUMBER EQU 6
isr_line__INTC_PRIOR_NUM EQU 7
isr_line__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR6
isr_line__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_line__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_line__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0C)

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

; ISR_PS2
ISR_PS2__ES2_PATCH EQU 0
ISR_PS2__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
ISR_PS2__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
ISR_PS2__INTC_MASK EQU 0x01
ISR_PS2__INTC_NUMBER EQU 0
ISR_PS2__INTC_PRIOR_NUM EQU 7
ISR_PS2__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR0
ISR_PS2__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
ISR_PS2__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
ISR_PS2__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x00)

; Line_Rx
Line_Rx__0__MASK EQU 0x02
Line_Rx__0__PC EQU CYREG_PRT6_PC1
Line_Rx__0__PORT EQU 6
Line_Rx__0__SHIFT EQU 1
Line_Rx__AG EQU CYREG_PRT6_AG
Line_Rx__AMUX EQU CYREG_PRT6_AMUX
Line_Rx__BIE EQU CYREG_PRT6_BIE
Line_Rx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Line_Rx__BYP EQU CYREG_PRT6_BYP
Line_Rx__CTL EQU CYREG_PRT6_CTL
Line_Rx__DM0 EQU CYREG_PRT6_DM0
Line_Rx__DM1 EQU CYREG_PRT6_DM1
Line_Rx__DM2 EQU CYREG_PRT6_DM2
Line_Rx__DR EQU CYREG_PRT6_DR
Line_Rx__INP_DIS EQU CYREG_PRT6_INP_DIS
Line_Rx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Line_Rx__LCD_EN EQU CYREG_PRT6_LCD_EN
Line_Rx__MASK EQU 0x02
Line_Rx__PORT EQU 6
Line_Rx__PRT EQU CYREG_PRT6_PRT
Line_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Line_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Line_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Line_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Line_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Line_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Line_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Line_Rx__PS EQU CYREG_PRT6_PS
Line_Rx__SHIFT EQU 1
Line_Rx__SLW EQU CYREG_PRT6_SLW

; Line_Tx
Line_Tx__0__MASK EQU 0x01
Line_Tx__0__PC EQU CYREG_PRT6_PC0
Line_Tx__0__PORT EQU 6
Line_Tx__0__SHIFT EQU 0
Line_Tx__AG EQU CYREG_PRT6_AG
Line_Tx__AMUX EQU CYREG_PRT6_AMUX
Line_Tx__BIE EQU CYREG_PRT6_BIE
Line_Tx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Line_Tx__BYP EQU CYREG_PRT6_BYP
Line_Tx__CTL EQU CYREG_PRT6_CTL
Line_Tx__DM0 EQU CYREG_PRT6_DM0
Line_Tx__DM1 EQU CYREG_PRT6_DM1
Line_Tx__DM2 EQU CYREG_PRT6_DM2
Line_Tx__DR EQU CYREG_PRT6_DR
Line_Tx__INP_DIS EQU CYREG_PRT6_INP_DIS
Line_Tx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Line_Tx__LCD_EN EQU CYREG_PRT6_LCD_EN
Line_Tx__MASK EQU 0x01
Line_Tx__PORT EQU 6
Line_Tx__PRT EQU CYREG_PRT6_PRT
Line_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Line_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Line_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Line_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Line_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Line_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Line_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Line_Tx__PS EQU CYREG_PRT6_PS
Line_Tx__SHIFT EQU 0
Line_Tx__SLW EQU CYREG_PRT6_SLW

; Tx_UART
Tx_UART__0__MASK EQU 0x40
Tx_UART__0__PC EQU CYREG_PRT4_PC6
Tx_UART__0__PORT EQU 4
Tx_UART__0__SHIFT EQU 6
Tx_UART__AG EQU CYREG_PRT4_AG
Tx_UART__AMUX EQU CYREG_PRT4_AMUX
Tx_UART__BIE EQU CYREG_PRT4_BIE
Tx_UART__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_UART__BYP EQU CYREG_PRT4_BYP
Tx_UART__CTL EQU CYREG_PRT4_CTL
Tx_UART__DM0 EQU CYREG_PRT4_DM0
Tx_UART__DM1 EQU CYREG_PRT4_DM1
Tx_UART__DM2 EQU CYREG_PRT4_DM2
Tx_UART__DR EQU CYREG_PRT4_DR
Tx_UART__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_UART__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_UART__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_UART__MASK EQU 0x40
Tx_UART__PORT EQU 4
Tx_UART__PRT EQU CYREG_PRT4_PRT
Tx_UART__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_UART__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_UART__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_UART__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_UART__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_UART__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_UART__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_UART__PS EQU CYREG_PRT4_PS
Tx_UART__SHIFT EQU 6
Tx_UART__SLW EQU CYREG_PRT4_SLW

; LIN_RX
LIN_RX__0__MASK EQU 0x10
LIN_RX__0__PC EQU CYREG_PRT12_PC4
LIN_RX__0__PORT EQU 12
LIN_RX__0__SHIFT EQU 4
LIN_RX__AG EQU CYREG_PRT12_AG
LIN_RX__BIE EQU CYREG_PRT12_BIE
LIN_RX__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LIN_RX__BYP EQU CYREG_PRT12_BYP
LIN_RX__DM0 EQU CYREG_PRT12_DM0
LIN_RX__DM1 EQU CYREG_PRT12_DM1
LIN_RX__DM2 EQU CYREG_PRT12_DM2
LIN_RX__DR EQU CYREG_PRT12_DR
LIN_RX__INP_DIS EQU CYREG_PRT12_INP_DIS
LIN_RX__MASK EQU 0x10
LIN_RX__PORT EQU 12
LIN_RX__PRT EQU CYREG_PRT12_PRT
LIN_RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LIN_RX__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LIN_RX__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LIN_RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LIN_RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LIN_RX__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LIN_RX__PS EQU CYREG_PRT12_PS
LIN_RX__SHIFT EQU 4
LIN_RX__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LIN_RX__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LIN_RX__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LIN_RX__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LIN_RX__SLW EQU CYREG_PRT12_SLW

; LIN_TX
LIN_TX__0__MASK EQU 0x40
LIN_TX__0__PC EQU CYREG_PRT1_PC6
LIN_TX__0__PORT EQU 1
LIN_TX__0__SHIFT EQU 6
LIN_TX__AG EQU CYREG_PRT1_AG
LIN_TX__AMUX EQU CYREG_PRT1_AMUX
LIN_TX__BIE EQU CYREG_PRT1_BIE
LIN_TX__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LIN_TX__BYP EQU CYREG_PRT1_BYP
LIN_TX__CTL EQU CYREG_PRT1_CTL
LIN_TX__DM0 EQU CYREG_PRT1_DM0
LIN_TX__DM1 EQU CYREG_PRT1_DM1
LIN_TX__DM2 EQU CYREG_PRT1_DM2
LIN_TX__DR EQU CYREG_PRT1_DR
LIN_TX__INP_DIS EQU CYREG_PRT1_INP_DIS
LIN_TX__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LIN_TX__LCD_EN EQU CYREG_PRT1_LCD_EN
LIN_TX__MASK EQU 0x40
LIN_TX__PORT EQU 1
LIN_TX__PRT EQU CYREG_PRT1_PRT
LIN_TX__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LIN_TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LIN_TX__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LIN_TX__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LIN_TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LIN_TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LIN_TX__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LIN_TX__PS EQU CYREG_PRT1_PS
LIN_TX__SHIFT EQU 6
LIN_TX__SLW EQU CYREG_PRT1_SLW

; PS2_IN
PS2_IN__0__MASK EQU 0x40
PS2_IN__0__PC EQU CYREG_PRT6_PC6
PS2_IN__0__PORT EQU 6
PS2_IN__0__SHIFT EQU 6
PS2_IN__AG EQU CYREG_PRT6_AG
PS2_IN__AMUX EQU CYREG_PRT6_AMUX
PS2_IN__BIE EQU CYREG_PRT6_BIE
PS2_IN__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PS2_IN__BYP EQU CYREG_PRT6_BYP
PS2_IN__CTL EQU CYREG_PRT6_CTL
PS2_IN__DM0 EQU CYREG_PRT6_DM0
PS2_IN__DM1 EQU CYREG_PRT6_DM1
PS2_IN__DM2 EQU CYREG_PRT6_DM2
PS2_IN__DR EQU CYREG_PRT6_DR
PS2_IN__INP_DIS EQU CYREG_PRT6_INP_DIS
PS2_IN__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PS2_IN__LCD_EN EQU CYREG_PRT6_LCD_EN
PS2_IN__MASK EQU 0x40
PS2_IN__PORT EQU 6
PS2_IN__PRT EQU CYREG_PRT6_PRT
PS2_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PS2_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PS2_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PS2_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PS2_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PS2_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PS2_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PS2_IN__PS EQU CYREG_PRT6_PS
PS2_IN__SHIFT EQU 6
PS2_IN__SLW EQU CYREG_PRT6_SLW

; isr_1
isr_1__ES2_PATCH EQU 0
isr_1__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN0
isr_1__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD0
isr_1__INTC_MASK EQU 0x20
isr_1__INTC_NUMBER EQU 5
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR5
isr_1__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN0
isr_1__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD0
isr_1__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x0A)

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_LEOPARD
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E09E069
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_LEOPARD_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000003FF
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
