// Seed: 1057067126
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4
);
  reg id_6;
  initial
    @(negedge (1) or posedge 1) begin : LABEL_0
      id_4 = id_1;
    end
  reg id_7 = 1 << 1'b0;
  assign id_0 = 1;
  initial id_7 <= id_6;
  assign id_7 = 1'b0;
  assign module_1.id_0 = 0;
  assign id_6 = id_7;
  always id_4 = 1;
  assign id_6 = "" !== 1;
  assign id_0 = 1;
endmodule
module module_1 (
    output wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    output wand id_4,
    input tri1 id_5,
    input wor id_6,
    input supply0 id_7
);
  assign id_4 = id_7;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_5,
      id_0
  );
  assign id_0 = 1;
  assign id_0 = id_6;
endmodule
