<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: DMAC_PRICTRL0_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">DMAC_PRICTRL0_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___d_m_a_c.html">Direct Memory Access Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="DMAC_PRICTRL0_Type" -->
<p><a href="union_d_m_a_c___p_r_i_c_t_r_l0___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a9a7fd0fa28637ad395c4d2922bed75a7">LVLPRI0</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a2aa05842973ee82cfdae6ee9caa4de8c">__pad0__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8253036b6c627aa49f449d8c3bdd0068">RRLVLEN0</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aa463935feae688e4bc5d861d49e1db3a">LVLPRI1</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a539ce80d138b9d917887817c286282c6">__pad1__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a16ed9e5cce9cc03727c4a55e3b4e655e">RRLVLEN1</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8133704316e058dffb2769ea6b316966">LVLPRI2</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a112d28160774c0cc1d8ce0fdeec57ba5">__pad2__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#af128527557fd399d223539ebb8d888ea">RRLVLEN2</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a0e7c516f2c933c7699c8e04fcd9ab3c7">LVLPRI3</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a26a88abfd30260115b01a6f2e3244e76">__pad3__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aea6804a3407b67168fc5c5ce60e5f0a8">RRLVLEN3</a>:1</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a64456ce67db96ca8687456d3fd2763a3">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a427e85daa098f337f1ff0fad5b8dd908">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a2aa05842973ee82cfdae6ee9caa4de8c"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::__pad0__" ref="a2aa05842973ee82cfdae6ee9caa4de8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a2aa05842973ee82cfdae6ee9caa4de8c">DMAC_PRICTRL0_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 4.. 6 Reserved </p>

</div>
</div>
<a class="anchor" id="a539ce80d138b9d917887817c286282c6"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::__pad1__" ref="a539ce80d138b9d917887817c286282c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a539ce80d138b9d917887817c286282c6">DMAC_PRICTRL0_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 12..14 Reserved </p>

</div>
</div>
<a class="anchor" id="a112d28160774c0cc1d8ce0fdeec57ba5"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::__pad2__" ref="a112d28160774c0cc1d8ce0fdeec57ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a112d28160774c0cc1d8ce0fdeec57ba5">DMAC_PRICTRL0_Type::__pad2__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 20..22 Reserved </p>

</div>
</div>
<a class="anchor" id="a26a88abfd30260115b01a6f2e3244e76"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::__pad3__" ref="a26a88abfd30260115b01a6f2e3244e76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a26a88abfd30260115b01a6f2e3244e76">DMAC_PRICTRL0_Type::__pad3__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 28..30 Reserved </p>

</div>
</div>
<a class="anchor" id="a64456ce67db96ca8687456d3fd2763a3"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::bit" ref="a64456ce67db96ca8687456d3fd2763a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a64456ce67db96ca8687456d3fd2763a3">DMAC_PRICTRL0_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="a9a7fd0fa28637ad395c4d2922bed75a7"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::LVLPRI0" ref="a9a7fd0fa28637ad395c4d2922bed75a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a9a7fd0fa28637ad395c4d2922bed75a7">DMAC_PRICTRL0_Type::LVLPRI0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0.. 3 Level 0 Channel Priority Number </p>

</div>
</div>
<a class="anchor" id="aa463935feae688e4bc5d861d49e1db3a"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::LVLPRI1" ref="aa463935feae688e4bc5d861d49e1db3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aa463935feae688e4bc5d861d49e1db3a">DMAC_PRICTRL0_Type::LVLPRI1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 8..11 Level 1 Channel Priority Number </p>

</div>
</div>
<a class="anchor" id="a8133704316e058dffb2769ea6b316966"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::LVLPRI2" ref="a8133704316e058dffb2769ea6b316966" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8133704316e058dffb2769ea6b316966">DMAC_PRICTRL0_Type::LVLPRI2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16..19 Level 2 Channel Priority Number </p>

</div>
</div>
<a class="anchor" id="a0e7c516f2c933c7699c8e04fcd9ab3c7"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::LVLPRI3" ref="a0e7c516f2c933c7699c8e04fcd9ab3c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a0e7c516f2c933c7699c8e04fcd9ab3c7">DMAC_PRICTRL0_Type::LVLPRI3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 24..27 Level 3 Channel Priority Number </p>

</div>
</div>
<a class="anchor" id="a427e85daa098f337f1ff0fad5b8dd908"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::reg" ref="a427e85daa098f337f1ff0fad5b8dd908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a427e85daa098f337f1ff0fad5b8dd908">DMAC_PRICTRL0_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a8253036b6c627aa49f449d8c3bdd0068"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::RRLVLEN0" ref="a8253036b6c627aa49f449d8c3bdd0068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a8253036b6c627aa49f449d8c3bdd0068">DMAC_PRICTRL0_Type::RRLVLEN0</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 7 Level 0 Round-Robin Scheduling Enable </p>

</div>
</div>
<a class="anchor" id="a16ed9e5cce9cc03727c4a55e3b4e655e"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::RRLVLEN1" ref="a16ed9e5cce9cc03727c4a55e3b4e655e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#a16ed9e5cce9cc03727c4a55e3b4e655e">DMAC_PRICTRL0_Type::RRLVLEN1</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 15 Level 1 Round-Robin Scheduling Enable </p>

</div>
</div>
<a class="anchor" id="af128527557fd399d223539ebb8d888ea"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::RRLVLEN2" ref="af128527557fd399d223539ebb8d888ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#af128527557fd399d223539ebb8d888ea">DMAC_PRICTRL0_Type::RRLVLEN2</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 23 Level 2 Round-Robin Scheduling Enable </p>

</div>
</div>
<a class="anchor" id="aea6804a3407b67168fc5c5ce60e5f0a8"></a><!-- doxytag: member="DMAC_PRICTRL0_Type::RRLVLEN3" ref="aea6804a3407b67168fc5c5ce60e5f0a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_d_m_a_c___p_r_i_c_t_r_l0___type.html#aea6804a3407b67168fc5c5ce60e5f0a8">DMAC_PRICTRL0_Type::RRLVLEN3</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 31 Level 3 Round-Robin Scheduling Enable </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__dmac_8h_source.html">comp_dmac.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:16 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
