WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000044 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250045 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7777342 heartbeat IPC: 3.601 cumulative IPC: 3.274 (Simulation time: 00 hr 00 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000002 cycles: 10711717 heartbeat IPC: 3.408 cumulative IPC: 3.362 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 13647910 heartbeat IPC: 3.406 cumulative IPC: 3.379 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 16582190 heartbeat IPC: 3.408 cumulative IPC: 3.387 (Simulation time: 00 hr 01 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 19516466 heartbeat IPC: 3.408 cumulative IPC: 3.392 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 80000003 cycles: 22457346 heartbeat IPC: 3.4 cumulative IPC: 3.394 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 25390138 heartbeat IPC: 3.41 cumulative IPC: 3.396 (Simulation time: 00 hr 02 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_17.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 28322131 heartbeat IPC: 3.411 cumulative IPC: 3.398 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 31262794 heartbeat IPC: 3.401 cumulative IPC: 3.398 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 34200769 heartbeat IPC: 3.404 cumulative IPC: 3.399 (Simulation time: 00 hr 03 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_17.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 29435887 cumulative IPC: 3.397 (Simulation time: 00 hr 04 min 03 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 29435887 cumulative IPC: 3.397 (Simulation time: 00 hr 04 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_int_17.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.397 instructions: 100000004 cycles: 29435887
CPU 0 Branch Prediction Accuracy: 95.49% MPKI: 3.573 Average ROB Occupancy at Mispredict: 45.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0.425
BRANCH_CONDITIONAL: 3.15
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00048
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   14847745 HIT:   14355386 MISS:     492359
L1D LOAD         ACCESS:   12433543 HIT:   11959526 MISS:     474017
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    2414183 HIT:    2395858 MISS:      18325
L1D TRANSLATION  ACCESS:         19 HIT:          2 MISS:         17
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 5.062 cycles
L1I TOTAL        ACCESS:       6969 HIT:       6886 MISS:         83
L1I LOAD         ACCESS:       6969 HIT:       6886 MISS:         83
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 5.482 cycles
L2C TOTAL        ACCESS:     291905 HIT:     283967 MISS:       7938
L2C LOAD         ACCESS:     255022 HIT:     247175 MISS:       7847
L2C RFO          ACCESS:       6322 HIT:       6274 MISS:         48
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      30544 HIT:      30507 MISS:         37
L2C TRANSLATION  ACCESS:         17 HIT:         11 MISS:          6
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 31.51 cycles
LLC TOTAL        ACCESS:       8991 HIT:       8144 MISS:        847
LLC LOAD         ACCESS:       7847 HIT:       7016 MISS:        831
LLC RFO          ACCESS:         48 HIT:         36 MISS:         12
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1090 HIT:       1090 MISS:          0
LLC TRANSLATION  ACCESS:          6 HIT:          2 MISS:          4
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 107.8 cycles
cpu0_DTLB TOTAL        ACCESS:   13311342 HIT:   13296186 MISS:      15156
cpu0_DTLB LOAD         ACCESS:   13311342 HIT:   13296186 MISS:      15156
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.085 cycles
cpu0_ITLB TOTAL        ACCESS:       6025 HIT:       5689 MISS:        336
cpu0_ITLB LOAD         ACCESS:       6025 HIT:       5689 MISS:        336
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 0.8899 cycles
cpu0_STLB TOTAL        ACCESS:       9004 HIT:       8985 MISS:         19
cpu0_STLB LOAD         ACCESS:       9004 HIT:       8985 MISS:         19
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 257.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        498
  ROW_BUFFER_MISS:        349
 AVG DBUS CONGESTED CYCLE: 3.515
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
