
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'npr29' on host 'en-ec-rhel-ecelinux-14.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Tue Nov 19 21:05:30 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/npr29/hls6775/ece6775Final/refactored'
Sourcing Tcl script 'decrypt.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj'.
INFO: [HLS 200-10] Adding design file 'decrypt.cpp' to the project
INFO: [HLS 200-10] Adding design file 'helper.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'decrypt_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../decrypt_test.cpp in release mode
   Compiling ../../../../helper.cpp in release mode
   Compiling ../../../../decrypt.cpp in release mode
   Generating csim.exe
Ciphertext: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Decrypted plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption successful! The output matches the expected plaintext.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'helper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decrypt.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 9960 ; free virtual = 21562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 9960 ; free virtual = 21562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 9959 ; free virtual = 21561
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rotate' into 'core' (helper.cpp:100) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'core' (helper.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'getRconValue' into 'core' (helper.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'core' into 'expandKey' (helper.cpp:142) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (helper.cpp:317) automatically.
INFO: [XFORM 203-602] Inlining function 'invShiftRows' into 'aes_invRound' (decrypt.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (decrypt.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (decrypt.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (decrypt.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'invShiftRows' into 'aes_invMain' (decrypt.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (decrypt.cpp:42) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 9958 ; free virtual = 21561
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (helper.cpp:406) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cpy' (helper.cpp:378) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (helper.cpp:122) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (helper.cpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cpy' (helper.cpp:378) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (helper.cpp:122) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'getSBoxValue' into 'core' (helper.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'getRconValue' into 'core' (helper.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (helper.cpp:317) automatically.
INFO: [XFORM 203-602] Inlining function 'invShiftRows' into 'aes_invRound' (decrypt.cpp:18) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (decrypt.cpp:19) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (decrypt.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (decrypt.cpp:31) automatically.
INFO: [XFORM 203-602] Inlining function 'invShiftRows' into 'aes_invMain' (decrypt.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (decrypt.cpp:42) automatically.
INFO: [XFORM 203-602] Inlining function 'rotate' into 'core' (helper.cpp:100) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'invMixColumn' (helper.cpp:376)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 9944 ; free virtual = 21546
WARNING: [XFORM 203-631] Renaming function 'galois_multiplication' to 'galois_multiplicatio' (helper.cpp:229:34)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:423:7)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (helper.cpp:126:5)
INFO: [HLS 200-472] Inferring partial write operation for 'expandedKey' (helper.cpp:157:7)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (helper.cpp:304:7)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:333:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:334:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:335:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:336:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:348:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:349:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:350:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:351:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:369:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:370:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:371:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:372:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:317:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:333:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:334:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:335:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:336:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:348:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:349:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:350:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:351:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:369:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:370:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:371:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:372:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:317:16)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (helper.cpp:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (decrypt.cpp:77:7)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1244.180 ; gain = 606.156 ; free physical = 9866 ; free virtual = 21468
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decrypt_dut' ...
WARNING: [SYN 201-107] Renaming port name 'decrypt_dut/input' to 'decrypt_dut/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'decrypt_dut/output' to 'decrypt_dut/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.95 seconds; current allocated memory: 205.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 205.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 205.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 206.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 206.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 206.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 206.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 207.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 207.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 208.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 208.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 208.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 209.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 209.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 209.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decrypt_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 210.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'decrypt_dut_mux_42_1_1_1' to 'decrypt_dut_mux_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'decrypt_dut_mux_42_8_1_1' to 'decrypt_dut_mux_4cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'decrypt_dut_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'decrypt_dut_mux_4cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'core'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 210.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'expandKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'decrypt_dut_mux_4cud': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'expandKey'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 213.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'createRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 215.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'galois_multiplicatio'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 216.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'decrypt_dut_mux_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invMixColumn'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 217.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'invMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'decrypt_dut_mux_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'invMixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 218.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invRound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invRound'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 220.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_invMain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_invMain_roundKey' to 'aes_invMain_rounddEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_invMain'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 222.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'aes_decrypt_expandedKey' to 'aes_decrypt_expaneOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes_decrypt'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 224.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decrypt_dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decrypt_dut/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decrypt_dut/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decrypt_dut/key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decrypt_dut' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decrypt_dut'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 225.874 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.37 MHz
INFO: [RTMG 210-279] Implementing memory 'core_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'core_Rcon_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'aes_invRound_rsbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'aes_invMain_rounddEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_decrypt_expaneOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'aes_decrypt_block_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1245.180 ; gain = 607.156 ; free physical = 9825 ; free virtual = 21439
INFO: [VHDL 208-304] Generating VHDL RTL for decrypt_dut.
INFO: [VLOG 209-307] Generating Verilog RTL for decrypt_dut.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling decrypt.cpp_pre.cpp.tb.cpp
   Compiling helper.cpp_pre.cpp.tb.cpp
   Compiling decrypt_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_decrypt_dut.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Ciphertext: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Decrypted plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption successful! The output matches the expected plaintext.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decrypt_dut_top glbl -prj decrypt_dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s decrypt_dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decrypt_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/AESL_automem_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/createRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/galois_multiplicatio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module galois_multiplicatio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/invMixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/invMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut_mux_4bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut_mux_4bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut_mux_4cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut_mux_4cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/core_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_sbox_rom
INFO: [VRFC 10-311] analyzing module core_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/core_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_Rcon_rom
INFO: [VRFC 10-311] analyzing module core_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invRound_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox_rom
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain_rounddEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain_rounddEe_ram
INFO: [VRFC 10-311] analyzing module aes_invMain_rounddEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt_expaneOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_expaneOg_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_expaneOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_block_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_block
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_decrypt_expaneOg_ram
Compiling module xil_defaultlib.aes_decrypt_expaneOg(DataWidth=8...
Compiling module xil_defaultlib.aes_decrypt_block_ram
Compiling module xil_defaultlib.aes_decrypt_block(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_invRound_rsbox_rom
Compiling module xil_defaultlib.aes_invRound_rsbox(DataWidth=8,A...
Compiling module xil_defaultlib.aes_invMain_rounddEe_ram
Compiling module xil_defaultlib.aes_invMain_rounddEe(DataWidth=8...
Compiling module xil_defaultlib.galois_multiplicatio
Compiling module xil_defaultlib.decrypt_dut_mux_4cud(ID=1,din0_W...
Compiling module xil_defaultlib.invMixColumn
Compiling module xil_defaultlib.invMixColumns
Compiling module xil_defaultlib.aes_invRound
Compiling module xil_defaultlib.createRoundKey
Compiling module xil_defaultlib.aes_invMain
Compiling module xil_defaultlib.core_sbox_rom
Compiling module xil_defaultlib.core_sbox(DataWidth=8,AddressRan...
Compiling module xil_defaultlib.core_Rcon_rom
Compiling module xil_defaultlib.core_Rcon(DataWidth=8,AddressRan...
Compiling module xil_defaultlib.decrypt_dut_mux_4bkb(ID=1,din0_W...
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.expandKey
Compiling module xil_defaultlib.aes_decrypt
Compiling module xil_defaultlib.decrypt_dut
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.AESL_automem_key
Compiling module xil_defaultlib.apatb_decrypt_dut_top
Compiling module work.glbl
Built simulation snapshot decrypt_dut

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/xsim.dir/decrypt_dut/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 21:05:51 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/decrypt_dut/xsim_script.tcl
# xsim {decrypt_dut} -autoloadwcfg -tclbatch {decrypt_dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source decrypt_dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "39785000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 39825 ns : File "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.autotb.v" Line 316
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov 19 21:05:57 2024...
INFO: [COSIM 212-316] Starting C post checking ...
Ciphertext: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Decrypted plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption successful! The output matches the expected plaintext.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 27.89 seconds; peak allocated memory: 225.874 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Nov 19 21:05:58 2024...
