{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 21:27:51 2009 " "Info: Processing started: Tue Aug 04 21:27:51 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iic_top -c iic_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off iic_top -c iic_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_top " "Info: Found entity 1: iic_top" {  } { { "iic_top.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_top.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iic_com.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iic_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_com " "Info: Found entity 1: iic_com" {  } { { "iic_com.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_com.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_top " "Info: Elaborating entity \"iic_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_com iic_com:iic_com " "Info: Elaborating entity \"iic_com\" for hierarchy \"iic_com:iic_com\"" {  } { { "iic_top.v" "iic_com" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_top.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "led_seg7.v 1 1 " "Warning: Using design file led_seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 led_seg7 " "Info: Found entity 1: led_seg7" {  } { { "led_seg7.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/led_seg7.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_seg7 led_seg7:led_seg7 " "Info: Elaborating entity \"led_seg7\" for hierarchy \"led_seg7:led_seg7\"" {  } { { "iic_top.v" "led_seg7" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_top.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "iic_com.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_com.v" 37 -1 0 } } { "iic_com.v" "" { Text "E:/Personal/写书计划/正文整理0801/第五部分 基础实验篇/BJ-EPM240学习板例程/EX9/verilogiic1121/iic_com.v" 118 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cnt.101 " "Info: Register \"iic_com:iic_com\|cnt.101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cstate~98 " "Info: Register \"iic_com:iic_com\|cstate~98\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cstate~99 " "Info: Register \"iic_com:iic_com\|cstate~99\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cstate~100 " "Info: Register \"iic_com:iic_com\|cstate~100\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cstate~101 " "Info: Register \"iic_com:iic_com\|cstate~101\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cnt~10 " "Info: Register \"iic_com:iic_com\|cnt~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "iic_com:iic_com\|cnt~11 " "Info: Register \"iic_com:iic_com\|cnt~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Info: Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Info: Implemented 159 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 21:27:57 2009 " "Info: Processing ended: Tue Aug 04 21:27:57 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
