Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Jun  2 23:10:57 2025
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file user_35t_wrapper_control_sets_placed.rpt
| Design       : user_35t_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   414 |
|    Minimum number of control sets                        |   414 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1356 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   414 |
| >= 0 to < 4        |    63 |
| >= 4 to < 6        |    75 |
| >= 6 to < 8        |    25 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     5 |
| >= 16              |   176 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1424 |          430 |
| No           | No                    | Yes                    |             283 |           93 |
| No           | Yes                   | No                     |            1025 |          412 |
| Yes          | No                    | No                     |            2383 |          593 |
| Yes          | No                    | Yes                    |             227 |           57 |
| Yes          | Yes                   | No                     |            2622 |          775 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                 Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                           |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                            |                1 |              1 |         1.00 |
| ~user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                              | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                            |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_0                                                                                                    |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                     |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                  |                1 |              1 |         1.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Functional_Reset                                                                                                                           |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                        |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |              2 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |         2.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                          |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                                                                      | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                                                                                        |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                1 |              2 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                2 |              3 |         1.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]         |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]         |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                1 |              3 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[0]_1[0]                                                                                                           | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_data_counter0                                                                                                                  | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                   | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                        | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_0/U0/gpio_core_1/gpio_xferAck_Reg_reg_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                 |                1 |              4 |         4.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                   |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                   |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[1][0]                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                |                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__10_n_0                                                                                                                                                                            |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                             | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                             |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                                                                     | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                  | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              |                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                         | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[0][0]                                                                                                                                                           | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                3 |              5 |         1.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_18                                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                3 |              5 |         1.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                5 |              5 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/CE                                                                                                                                                                  | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                            |                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                       |                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                5 |              5 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[4]_i_1__0_n_0                                                                                              | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                1 |              5 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                     | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                2 |              5 |         2.50 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                            |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                           |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                            |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                                                                    |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                               |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                           |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | user_35t_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                3 |              6 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[5]_i_1_n_0                                                                                                          | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[30]_0                                                                                                                                                           | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/writing_out_data_hold                                                                                                              |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                                                                    | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                3 |              6 |         2.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                     |                3 |              7 |         2.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                            |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                2 |              7 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                            |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                                                                         | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                3 |              8 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                                                                             | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                    |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                4 |              8 |         2.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]                                                     |                                                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                      |                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
| ~user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |              8 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                              | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                2 |              9 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                3 |              9 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                      |                2 |             10 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                              |                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                3 |             10 |         3.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                4 |             10 |         2.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                             |                4 |             11 |         2.75 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                         |                9 |             12 |         1.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                4 |             12 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                                                                                                                    |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                3 |             12 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                              |                6 |             12 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                              |                3 |             12 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                          |                2 |             12 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_3[0]                                                                                                                                                  |                3 |             12 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                4 |             13 |         3.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                5 |             13 |         2.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |               11 |             15 |         1.36 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[2].MUXCY_I/E[0]                                                                                                      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                2 |             15 |         7.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                            |                                                                                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                       |                8 |             15 |         1.88 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                              |                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                |                5 |             16 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                      |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                                                                      | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                                                                   | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]       |                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                          |                3 |             16 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                8 |             16 |         2.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |         3.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                5 |             17 |         3.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                               |                3 |             17 |         5.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                               | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                        |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                3 |             18 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                3 |             18 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                          | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                3 |             18 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                4 |             18 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                5 |             18 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                          |                3 |             18 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                5 |             19 |         3.80 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                 |                5 |             21 |         4.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                6 |             23 |         3.83 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                           |                3 |             23 |         7.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                      |                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |                9 |             25 |         2.78 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[1][0]                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               13 |             27 |         2.08 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                6 |             28 |         4.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                           | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                      |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |                4 |             28 |         7.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/Using_FPGA.Native_0                                                                                                         |                                                                                                                                                                                                                                                 |               10 |             30 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                 |                7 |             31 |         4.43 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                      |               12 |             31 |         2.58 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                          |                7 |             31 |         4.43 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                               |                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |               15 |             31 |         2.07 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/INTC_CORE_I/irq                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                                                                                                                    |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SLR_reg_0[0]                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                  | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                      |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                                                                                                                      |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                      |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                      |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                        |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                    | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                      | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                             |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Using_Perf_4.WB_DCache_Valid_Read_data[0]_i_1_n_0                                                                                                                                                  |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                         | user_35t_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |               32 |             32 |         1.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                          |               12 |             32 |         2.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_37_in                                                                                       |                                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                       | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                         | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |               11 |             32 |         2.91 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                                            | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                                      | user_35t_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                      |                5 |             32 |         6.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[53]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                            |               12 |             32 |         2.67 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                         |                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                               |                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_Stack_Protection.MEM_MTS_SHR_reg_0[0]                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                                                                            | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                                                                                                  |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                   | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/valid_Req_XX_reg                                                                                                                                       | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |                9 |             32 |         3.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                        |                9 |             33 |         3.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg_0[0]                                          |                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                     |               10 |             34 |         3.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                8 |             34 |         4.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                 |                5 |             34 |         6.80 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             |                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                7 |             34 |         4.86 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                    |               12 |             36 |         3.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                |                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]  |                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                6 |             37 |         6.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0] |                                                                                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                                                                            | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               16 |             38 |         2.38 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                9 |             38 |         4.22 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[31]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                 |                8 |             39 |         4.88 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                         |               18 |             41 |         2.28 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.new_write_cmd_allowed_reg_0                                                                                 |                                                                                                                                                                                                                                                 |                7 |             42 |         6.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |                6 |             42 |         7.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | user_35t_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                              |               10 |             45 |         4.50 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               18 |             46 |         2.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                               |               17 |             47 |         2.76 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_23[0]                                                                                                                         | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               13 |             48 |         3.69 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                                                                           | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |               17 |             49 |         2.88 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | user_35t_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1__0_n_0                                                  |                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                                     |                                                                                                                                                                                                                                                 |               12 |             50 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                   |                                                                                                                                                                                                                                                 |               11 |             50 |         4.55 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                               |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |               10 |             50 |         5.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                               |                                                                                                                                                                                                                                                 |                9 |             50 |         5.56 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[61]_i_1_n_0                                               |                                                                                                                                                                                                                                                 |                8 |             50 |         6.25 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                |                                                                                                                                                                                                                                                 |               12 |             50 |         4.17 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                             | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               21 |             59 |         2.81 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                   |               26 |             63 |         2.42 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               26 |             63 |         2.42 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                8 |             64 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                       |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                        |                                                                                                                                                                                                                                                 |                9 |             72 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                                                                                                 |               35 |             74 |         2.11 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                       |                                                                                                                                                                                                                                                 |               11 |             76 |         6.91 |
|  user_35t_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |               26 |             85 |         3.27 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                 |               27 |            103 |         3.81 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                          |                                                                                                                                                                                                                                                 |               16 |            128 |         8.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                               | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               58 |            182 |         3.14 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                              | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |               78 |            252 |         3.23 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                | user_35t_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                         |              104 |            258 |         2.48 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        | user_35t_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                                                                     |                                                                                                                                                                                                                                                 |               66 |            264 |         4.00 |
|  user_35t_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |              382 |           1312 |         3.43 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


