Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == M_AXI_BREADY
r_start_wire == w_start_wire
r_start_wire == reset_wire
r_start_wire == r_done_wire
r_start_wire == M_AXI_WVALID
r_start_wire == M_AXI_BVALID
r_start_wire == M_AXI_RDATA
r_start_wire == M_AXI_RLAST
r_start_wire == M_AXI_RVALID
r_start_wire == i_config
r_start_wire == reg01_config
r_start_wire == M_AXI_WVALID_wire
r_start_wire == M_AXI_BRESP_wire
r_start_wire == M_AXI_BVALID_wire
r_start_wire == B_STATE
r_start_wire == AW_EN_RST
r_start_wire == AR_EN_RST
M_AXI_AWBURST == M_AXI_AWREADY_wire
M_AXI_AWBURST == M_AXI_ARVALID_wire
M_AXI_AWBURST == AW_CH_EN
M_AXI_AWBURST == AR_CH_DIS
M_AXI_AWBURST == AW_ADDR_VALID
M_AXI_AWBURST == AW_ADDR_VALID_FLAG
M_AXI_AWVALID == M_AXI_WDATA
M_AXI_AWVALID == M_AXI_WSTRB
M_AXI_AWVALID == M_AXI_WLAST
M_AXI_AWVALID == M_AXI_ARID
M_AXI_AWVALID == M_AXI_ARADDR
M_AXI_AWVALID == M_AXI_ARLEN
M_AXI_AWVALID == M_AXI_ARSIZE
M_AXI_AWVALID == M_AXI_ARBURST
M_AXI_AWVALID == M_AXI_ARCACHE
M_AXI_AWVALID == M_AXI_ARVALID
M_AXI_AWVALID == M_AXI_WDATA_wire
M_AXI_AWVALID == M_AXI_WLAST_wire
M_AXI_AWVALID == M_AXI_RRESP_wire
M_AXI_AWVALID == M_AXI_RLAST_wire
M_AXI_AWVALID == M_AXI_RVALID_wire
M_AXI_AWVALID == AW_STATE
M_AXI_AWVALID == AR_STATE
M_AXI_AWVALID == R_STATE
M_AXI_AWVALID == AW_ILLEGAL_REQ
M_AXI_AWVALID == AR_ILLEGAL_REQ
M_AXI_AWVALID == W_DATA_TO_SERVE
M_AXI_AWVALID == W_B_TO_SERVE
M_AXI_AWVALID == W_CH_EN
M_AXI_AWVALID == AR_ADDR_VALID
M_AXI_AWVALID == AR_ADDR_VALID_FLAG
M_AXI_AWVALID == reg0_config
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_RREADY_wire
axi_awaddr == byte_index
M_AXI_AWVALID_wire == M_AXI_ARREADY_wire
M_AXI_AWVALID_wire == AR_CH_EN
M_AXI_AWVALID_wire == AW_CH_DIS
AW_ILL_TRANS_FIL_PTR == AW_ILL_DATA_TRANS_SRV_PTR
AW_ILL_TRANS_FIL_PTR == AW_ILL_TRANS_SRV_PTR
AR_ILL_TRANS_FIL_PTR == AR_ILL_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_M_AXI_AWADDR_INT == shadow_M_AXI_AWADDR_wire
shadow_M_AXI_AWVALID_wire == shadow_M_AXI_WVALID_wire
shadow_M_AXI_AWVALID_wire == shadow_AW_STATE
shadow_M_AXI_AWVALID_wire == shadow_W_DATA_TO_SERVE
shadow_M_AXI_AWVALID_wire == shadow_W_B_TO_SERVE
shadow_M_AXI_AWVALID_wire == shadow_W_CH_EN
shadow_M_AXI_AWVALID_wire == shadow_AW_CH_EN
shadow_M_AXI_AWVALID_wire == shadow_AW_CH_DIS
shadow_M_AXI_AWVALID_wire == shadow_AW_ADDR_VALID_FLAG
shadow_M_AXI_WLAST_wire == shadow_M_AXI_BVALID_wire
shadow_M_AXI_WLAST_wire == shadow_B_STATE
ARESETN == 1
r_start_wire == 0
r_base_addr_wire one of { 0, 1995491762, 2154147847L }
w_base_addr_wire one of { 0, 1032973850, 2366902304L }
w_done_wire one of { 0, 1 }
M_AXI_AWADDR one of { -1, 0, 2366902412L }
M_AXI_AWLEN one of { -1, 0, 8 }
M_AXI_AWSIZE one of { -1, 0, 2 }
M_AXI_AWBURST one of { -1, 0, 1 }
M_AXI_AWCACHE one of { -1, 0, 3 }
M_AXI_AWVALID one of { -1, 0 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
axi_awaddr one of { -1, 4 }
reg00_config one of { -1, 4294967295L }
reg02_r_anomaly one of { -1, 0, 1032973886 }
reg03_r_anomaly one of { -1, 12582920 }
reg04_w_anomaly one of { -1, 0, 1032973850 }
reg05_w_anomaly one of { -1, 0, 12582920 }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
reg_data_out one of { 0, 4294967295L }
M_AXI_AWADDR_wire one of { -1, 1032973886, 2366902412L }
M_AXI_AWVALID_wire one of { -1, 0, 1 }
M_AXI_ARADDR_wire one of { -1, 1995491798, 2154147883L }
M_AXI_ARLEN_wire == 8
AW_ILL_TRANS_FIL_PTR one of { -1, 1, 4 }
AR_ILL_TRANS_FIL_PTR one of { -1, 1, 2 }
AW_HIGH_ADDR one of { -1, 4272, 61026 }
AR_HIGH_ADDR one of { -1, 45135, 51706 }
internal_data one of { -1, 65535 }
shadow_AW_ADDR_VALID == 65535
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_TRANS_FIL_PTR == 15
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 2, 7 }
shadow_M_AXI_AWLEN_INT one of { 8, 255 }
shadow_M_AXI_AWADDR_INT one of { 4294967292L, 4294967294L, 4294967295L }
shadow_reg_data_out one of { 0, 4294967295L }
shadow_reg05_w_anomaly one of { 12582920, 4292870399L }
shadow_AW_HIGH_ADDR one of { 65532, 65534, 65535 }
shadow_reg02_r_anomaly one of { 0, 4294967294L, 4294967295L }
shadow_M_AXI_AWVALID_wire == 1
shadow_M_AXI_WLAST_wire one of { 0, 1 }
DERIVED_taint_reg_count one of { 22, 23, 24 }
DERIVED_taint_reg_delta one of { 0, 1 }
DERIVED_vcd_timestamp one of { 4, 294, 426 }
===========================================================================
..tick():::EXIT
ARESETN == r_start_wire
ARESETN == w_start_wire
ARESETN == r_done_wire
ARESETN == M_AXI_AWADDR
ARESETN == M_AXI_AWLEN
ARESETN == M_AXI_AWSIZE
ARESETN == M_AXI_AWBURST
ARESETN == M_AXI_AWCACHE
ARESETN == M_AXI_AWVALID
ARESETN == M_AXI_WDATA
ARESETN == M_AXI_WSTRB
ARESETN == M_AXI_WLAST
ARESETN == M_AXI_WVALID
ARESETN == M_AXI_BVALID
ARESETN == M_AXI_ARID
ARESETN == M_AXI_ARADDR
ARESETN == M_AXI_ARLEN
ARESETN == M_AXI_ARSIZE
ARESETN == M_AXI_ARBURST
ARESETN == M_AXI_ARCACHE
ARESETN == M_AXI_ARVALID
ARESETN == M_AXI_RDATA
ARESETN == M_AXI_RLAST
ARESETN == M_AXI_RVALID
ARESETN == i_config
ARESETN == axi_awaddr
ARESETN == reg00_config
ARESETN == reg01_config
ARESETN == reg02_r_anomaly
ARESETN == reg03_r_anomaly
ARESETN == reg04_w_anomaly
ARESETN == reg05_w_anomaly
ARESETN == reg06_r_config
ARESETN == reg10_r_config
ARESETN == reg22_w_config
ARESETN == reg25_w_config
ARESETN == reg_data_out
ARESETN == M_AXI_AWVALID_wire
ARESETN == M_AXI_WDATA_wire
ARESETN == M_AXI_WLAST_wire
ARESETN == M_AXI_WVALID_wire
ARESETN == M_AXI_BRESP_wire
ARESETN == M_AXI_BVALID_wire
ARESETN == M_AXI_ARLEN_wire
ARESETN == M_AXI_ARVALID_wire
ARESETN == M_AXI_RRESP_wire
ARESETN == M_AXI_RLAST_wire
ARESETN == M_AXI_RVALID_wire
ARESETN == AW_ILL_TRANS_FIL_PTR
ARESETN == AW_ILL_DATA_TRANS_SRV_PTR
ARESETN == AW_ILL_TRANS_SRV_PTR
ARESETN == AR_ILL_TRANS_FIL_PTR
ARESETN == AR_ILL_TRANS_SRV_PTR
ARESETN == AW_STATE
ARESETN == AR_STATE
ARESETN == B_STATE
ARESETN == R_STATE
ARESETN == AW_ILLEGAL_REQ
ARESETN == AR_ILLEGAL_REQ
ARESETN == W_DATA_TO_SERVE
ARESETN == W_B_TO_SERVE
ARESETN == W_CH_EN
ARESETN == AW_CH_DIS
ARESETN == AR_CH_DIS
ARESETN == AW_EN_RST
ARESETN == AR_EN_RST
ARESETN == AW_ADDR_VALID
ARESETN == AR_ADDR_VALID
ARESETN == AW_ADDR_VALID_FLAG
ARESETN == AR_ADDR_VALID_FLAG
ARESETN == reg0_config
ARESETN == orig(r_start_wire)
ARESETN == orig(w_start_wire)
ARESETN == orig(reset_wire)
ARESETN == orig(r_done_wire)
ARESETN == orig(M_AXI_WVALID)
ARESETN == orig(M_AXI_BVALID)
ARESETN == orig(M_AXI_RDATA)
ARESETN == orig(M_AXI_RLAST)
ARESETN == orig(M_AXI_RVALID)
ARESETN == orig(i_config)
ARESETN == orig(reg01_config)
ARESETN == orig(M_AXI_WVALID_wire)
ARESETN == orig(M_AXI_BRESP_wire)
ARESETN == orig(M_AXI_BVALID_wire)
ARESETN == orig(B_STATE)
ARESETN == orig(AW_EN_RST)
ARESETN == orig(AR_EN_RST)
reset_wire == M_AXI_BREADY
reset_wire == M_AXI_RREADY
reset_wire == aw_en
reset_wire == M_AXI_AWREADY_wire
reset_wire == M_AXI_ARREADY_wire
reset_wire == M_AXI_RREADY_wire
reset_wire == AW_CH_EN
reset_wire == AR_CH_EN
reset_wire == orig(ARESETN)
reset_wire == orig(M_AXI_BREADY)
r_base_addr_wire == M_AXI_ARADDR_wire
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == M_AXI_AWADDR_wire
w_base_addr_wire == orig(w_base_addr_wire)
w_done_wire == orig(w_done_wire)
byte_index == orig(axi_awaddr)
byte_index == orig(byte_index)
shadow_AW_ADDR_VALID == shadow_M_AXI_AWLEN_INT
shadow_AW_ADDR_VALID == shadow_M_AXI_AWADDR_INT
shadow_AW_ADDR_VALID == shadow_reg_data_out
shadow_AW_ADDR_VALID == shadow_reg05_w_anomaly
shadow_AW_ADDR_VALID == shadow_reg02_r_anomaly
shadow_AW_ADDR_VALID == shadow_M_AXI_AWVALID_wire
shadow_AW_ADDR_VALID == shadow_M_AXI_WLAST_wire
shadow_AW_ADDR_VALID == shadow_M_AXI_WVALID_wire
shadow_AW_ADDR_VALID == shadow_M_AXI_BVALID_wire
shadow_AW_ADDR_VALID == shadow_AW_STATE
shadow_AW_ADDR_VALID == shadow_B_STATE
shadow_AW_ADDR_VALID == shadow_AW_CH_EN
shadow_AW_ADDR_VALID == shadow_AW_CH_DIS
shadow_AW_ADDR_VALID == shadow_AW_ADDR_VALID_FLAG
shadow_AW_ILL_TRANS_SRV_PTR == shadow_AW_ILL_DATA_TRANS_SRV_PTR
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_SRV_PTR == orig(shadow_AW_ILL_DATA_TRANS_SRV_PTR)
shadow_AW_ILL_TRANS_FIL_PTR == orig(shadow_AW_ILL_TRANS_FIL_PTR)
shadow_M_AXI_AWQOS_INT == orig(shadow_M_AXI_AWQOS_INT)
shadow_M_AXI_AWPROT_INT == orig(shadow_M_AXI_AWPROT_INT)
shadow_M_AXI_AWCACHE_INT == orig(shadow_M_AXI_AWCACHE_INT)
shadow_M_AXI_AWSIZE_INT == orig(shadow_M_AXI_AWSIZE_INT)
shadow_W_DATA_TO_SERVE == shadow_W_B_TO_SERVE
shadow_W_DATA_TO_SERVE == shadow_W_CH_EN
shadow_W_DATA_TO_SERVE == orig(shadow_M_AXI_AWVALID_wire)
shadow_W_DATA_TO_SERVE == orig(shadow_M_AXI_WVALID_wire)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_STATE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_DATA_TO_SERVE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_B_TO_SERVE)
shadow_W_DATA_TO_SERVE == orig(shadow_W_CH_EN)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_CH_EN)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_CH_DIS)
shadow_W_DATA_TO_SERVE == orig(shadow_AW_ADDR_VALID_FLAG)
ARESETN == 0
reset_wire == 1
r_base_addr_wire one of { 0, 1995491762, 2154147847L }
w_base_addr_wire one of { 0, 1032973850, 2366902304L }
w_done_wire one of { 0, 1 }
o_data == 4294901760L
byte_index one of { -1, 4 }
AW_HIGH_ADDR one of { 4, 4132, 60958 }
AR_HIGH_ADDR one of { 4, 45067, 51638 }
internal_data == 65535
shadow_AW_ADDR_VALID == 0
shadow_AW_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AW_ILL_TRANS_FIL_PTR == 15
shadow_M_AXI_AWQOS_INT one of { 0, 15 }
shadow_M_AXI_AWPROT_INT one of { 0, 7 }
shadow_M_AXI_AWCACHE_INT one of { 3, 15 }
shadow_M_AXI_AWSIZE_INT one of { 2, 7 }
shadow_M_AXI_AWADDR_wire one of { 0, 4294967295L }
shadow_AW_HIGH_ADDR one of { 0, 65535 }
shadow_W_DATA_TO_SERVE == 1
DERIVED_taint_reg_count one of { 8, 10 }
DERIVED_taint_reg_delta one of { -14, -13 }
DERIVED_vcd_timestamp one of { 5, 295, 427 }
Exiting Daikon.
