// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2019 Boundary Devices
 */

#include "imx8mq-nitrogen8m.dts"

/ {
	model = "Boundary Devices i.MX8MQ Nitrogen8M-tc358743";
	compatible = "boundary,imx8mq-nitrogen8m-tc358743", "fsl,imx8mq";

	clk27m: clk27m {
		compatible = "fixed-clock";
		clock-output-names = "clk27m";
		clock-frequency = <27000000>;
		#clock-cells = <0>;
	};
};

&iomuxc {
	/delete-node/ i2c2-ov5640-mipigrp;
	/delete-node/ i2c3-ov5640-mipigrp;

	pinctrl_i2c2_tc358743_mipi: i2c2-tc358743-mipigrp {
		fsl,pins = <
#define GPIRQ_CSI1_TC3587	<&gpio3 3 IRQ_TYPE_LEVEL_HIGH>
#define GP_CSI1_TC3587_IRQ	<&gpio3 3 GPIO_ACTIVE_HIGH>
			MX8MQ_IOMUXC_NAND_CE2_B_GPIO3_IO3		0x45
#define GP_CSI1_TC3587_RESET	<&gpio3 17 GPIO_ACTIVE_LOW>
			MX8MQ_IOMUXC_NAND_WE_B_GPIO3_IO17		0x05
		>;
	};

	pinctrl_i2c3_tc358743_mipi: i2c3-tc358743-mipigrp {
		fsl,pins = <
#define GPIRQ_CSI2_TC3587	<&gpio3 2 IRQ_TYPE_LEVEL_HIGH>
#define GP_CSI2_TC3587_IRQ	<&gpio3 2 GPIO_ACTIVE_HIGH>
			MX8MQ_IOMUXC_NAND_CE1_B_GPIO3_IO2		0x45
#define GP_CSI2_TC3587_RESET	<&gpio2 19 GPIO_ACTIVE_LOW>
			MX8MQ_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x05
		>;
	};
};

&i2c2 {
	/delete-node/ ov5640-mipi1@3c;

	tc358743_mipi@f {
		AVDD-supply = <&reg_vref_2v5>;
		DOVDD-supply = <&reg_vref_1v8>;
		DVDD-supply = <&reg_vref_1v8>;
		clocks = <&clk27m>;
		clock-names = "refclk";
		compatible = "tc358743";
		csi_id = <0>;
		interrupts-extended = GPIRQ_CSI1_TC3587;
		ipu_id = <0>;
		irq-gpios = GP_CSI1_TC3587_IRQ;
		mclk = <27000000>;
		mclk_source = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_tc358743_mipi>;
		reg = <0x0f>;
		rst-gpios = GP_CSI1_TC3587_RESET;
		reset-gpios = GP_CSI1_TC3587_RESET;
		status = "okay";

		port@0 {
			tc358743_mipi1_ep: endpoint {
				remote-endpoint = <&mipi1_tc358743_ep>;
				data-lanes = <1 2 3 4>;
				clock-lanes = <0>;
				clock-noncontinuous;
				link-frequencies = /bits/ 64 <297000000>;
			};
		};
	};
};

&i2c3 {
	/delete-node/ ov5640-mipi2@3c;

	tc358743_mipi@f {
		AVDD-supply = <&reg_vref_2v5>;
		DOVDD-supply = <&reg_vref_1v8>;
		DVDD-supply = <&reg_vref_1v8>;
		clocks = <&clk27m>;
		clock-names = "refclk";
		compatible = "tc358743";
		csi_id = <0>;
		interrupts-extended = GPIRQ_CSI2_TC3587;
		ipu_id = <0>;
		irq-gpios = GP_CSI2_TC3587_IRQ;
		mclk = <27000000>;
		mclk_source = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3_tc358743_mipi>;
		reg = <0x0f>;
		rst-gpios = GP_CSI2_TC3587_RESET;
		reset-gpios = GP_CSI2_TC3587_RESET;
		status = "okay";

		port@0 {
			tc358743_mipi2_ep: endpoint {
				remote-endpoint = <&mipi2_tc358743_ep>;
				data-lanes = <1 2 3 4>;
				clock-lanes = <0>;
				clock-noncontinuous;
				link-frequencies = /bits/ 64 <297000000>;
			};
		};
	};
};

&mipi_csi_1 {
	port {
		/delete-node/ endpoint@1;

		mipi1_tc358743_ep: endpoint@1 {
			remote-endpoint = <&tc358743_mipi1_ep>;
			data-lanes = <1 2 3 4>;
			csis-hs-settle = <13>;
			csis-clk-settle = <2>;
			csis-wclk;
		};
	};
};

&mipi_csi_2 {
	port {
		/delete-node/ endpoint@1;

		mipi2_tc358743_ep: endpoint@1 {
			remote-endpoint = <&tc358743_mipi2_ep>;
			data-lanes = <1 2 3 4>;
			csis-hs-settle = <13>;
			csis-clk-settle = <2>;
			csis-wclk;
		};
	};
};
