--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_4in1Driver.twx CNC2_4in1Driver.ncd -o CNC2_4in1Driver.twr
CNC2_4in1Driver.pcf -ucf CNC2_4in1Driver.ucf

Design file:              CNC2_4in1Driver.ncd
Physical constraint file: CNC2_4in1Driver.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Tx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
C10.I                        BUFGMUX_X3Y8.I0                  0.705  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.393ns.
--------------------------------------------------------------------------------
Slack:     5.607ns IBUFG_CLK_Rx_25MHz
Report:    0.393ns skew meets   6.000ns timing constraint by 5.607ns
From                         To                           Delay(ns)  Skew(ns)
B10.I                        BUFGMUX_X2Y3.I0                  0.649  0.393

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 36970681 paths analyzed, 1576 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.312ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4 (SLICE_X15Y30.AX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.964ns (Levels of Logic = 3)
  Clock Path Skew:      1.718ns (1.360 - -0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA20    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.A4       net (fanout=1)        2.414   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<20>
    SLICE_X8Y32.BMUX     Topab                 0.376   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X11Y33.A3      net (fanout=1)        0.529   ML3MST_inst/common_mem_douta<20>
    SLICE_X11Y33.A       Tilo                  0.259   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X13Y27.C2      net (fanout=2)        1.388   LB_MIII_DataOut<20>
    SLICE_X13Y27.C       Tilo                  0.259   N111
                                                       LbAle_Data<4>LogicTrst
    SLICE_X15Y30.AX      net (fanout=29)       4.826   LbAle_Data<4>
    SLICE_X15Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     11.964ns (2.807ns logic, 9.157ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.669ns (Levels of Logic = 3)
  Clock Path Skew:      1.711ns (1.360 - -0.351)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA20   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.B4       net (fanout=1)        2.131   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<20>
    SLICE_X8Y32.BMUX     Topbb                 0.364   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_524
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X11Y33.A3      net (fanout=1)        0.529   ML3MST_inst/common_mem_douta<20>
    SLICE_X11Y33.A       Tilo                  0.259   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X13Y27.C2      net (fanout=2)        1.388   LB_MIII_DataOut<20>
    SLICE_X13Y27.C       Tilo                  0.259   N111
                                                       LbAle_Data<4>LogicTrst
    SLICE_X15Y30.AX      net (fanout=29)       4.826   LbAle_Data<4>
    SLICE_X15Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     11.669ns (2.795ns logic, 8.874ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.725ns (Levels of Logic = 3)
  Clock Path Skew:      1.821ns (1.360 - -0.461)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA20    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X8Y32.D1       net (fanout=1)        2.185   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<20>
    SLICE_X8Y32.BMUX     Topdb                 0.366   ML3MST_inst/common_mem_douta<20>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_612
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_11
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_11
    SLICE_X11Y33.A3      net (fanout=1)        0.529   ML3MST_inst/common_mem_douta<20>
    SLICE_X11Y33.A       Tilo                  0.259   LB_MIII_DataOut<20>
                                                       ML3MST_inst/Mmux_host_data_r131
    SLICE_X13Y27.C2      net (fanout=2)        1.388   LB_MIII_DataOut<20>
    SLICE_X13Y27.C       Tilo                  0.259   N111
                                                       LbAle_Data<4>LogicTrst
    SLICE_X15Y30.AX      net (fanout=29)       4.826   LbAle_Data<4>
    SLICE_X15Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<14>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_4
    -------------------------------------------------  ---------------------------
    Total                                     11.725ns (2.797ns logic, 8.928ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11 (SLICE_X13Y30.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.477ns (Levels of Logic = 3)
  Clock Path Skew:      1.725ns (1.373 - -0.352)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B6      net (fanout=21)       1.810   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X2Y32.A1       net (fanout=7)        1.918   AddressDecoderCS2n
    SLICE_X2Y32.A        Tilo                  0.203   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<3>
                                                       LbAle_Data<0>LogicTrst21
    SLICE_X16Y26.A6      net (fanout=48)       2.673   LbAle_Data<0>LogicTrst2
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X13Y30.BX      net (fanout=23)       3.992   LbAle_Data<11>
    SLICE_X13Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    -------------------------------------------------  ---------------------------
    Total                                     11.477ns (1.084ns logic, 10.393ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.369ns (Levels of Logic = 3)
  Clock Path Skew:      1.731ns (1.373 - -0.358)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA27    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y38.A5      net (fanout=1)        2.854   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<27>
    SLICE_X12Y38.BMUX    Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_419
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X17Y38.A3      net (fanout=1)        0.546   ML3MST_inst/common_mem_douta<27>
    SLICE_X17Y38.A       Tilo                  0.259   LB_MIII_DataOut<27>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X16Y26.A2      net (fanout=2)        1.224   LB_MIII_DataOut<27>
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X13Y30.BX      net (fanout=23)       3.992   LbAle_Data<11>
    SLICE_X13Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    -------------------------------------------------  ---------------------------
    Total                                     11.369ns (2.753ns logic, 8.616ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.129ns (Levels of Logic = 2)
  Clock Path Skew:      1.877ns (1.373 - -0.504)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.447   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X16Y26.B2      net (fanout=1)        6.048   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X16Y26.B       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst_SW0
    SLICE_X16Y26.A5      net (fanout=3)        0.169   N97
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X13Y30.BX      net (fanout=23)       3.992   LbAle_Data<11>
    SLICE_X13Y30.CLK     Tdick                 0.063   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_11
    -------------------------------------------------  ---------------------------
    Total                                     11.129ns (0.920ns logic, 10.209ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8 (SLICE_X12Y28.BX), 72 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.467ns (Levels of Logic = 3)
  Clock Path Skew:      1.838ns (1.370 - -0.468)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y10.DOA24   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y36.D1       net (fanout=1)        2.343   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<24>
    SLICE_X6Y36.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X8Y36.B3       net (fanout=1)        0.596   ML3MST_inst/common_mem_douta<24>
    SLICE_X8Y36.B        Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_3
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X12Y26.A1      net (fanout=2)        1.507   LB_MIII_DataOut<24>
    SLICE_X12Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
    SLICE_X12Y28.BX      net (fanout=23)       4.232   LbAle_Data<8>
    SLICE_X12Y28.CLK     Tdick                 0.136   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<9>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    -------------------------------------------------  ---------------------------
    Total                                     11.467ns (2.789ns logic, 8.678ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.236ns (Levels of Logic = 3)
  Clock Path Skew:      1.722ns (1.370 - -0.352)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B6      net (fanout=21)       1.810   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X2Y32.A1       net (fanout=7)        1.918   AddressDecoderCS2n
    SLICE_X2Y32.A        Tilo                  0.203   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<3>
                                                       LbAle_Data<0>LogicTrst21
    SLICE_X12Y26.A4      net (fanout=48)       2.119   LbAle_Data<0>LogicTrst2
    SLICE_X12Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
    SLICE_X12Y28.BX      net (fanout=23)       4.232   LbAle_Data<8>
    SLICE_X12Y28.CLK     Tdick                 0.136   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<9>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    -------------------------------------------------  ---------------------------
    Total                                     11.236ns (1.157ns logic, 10.079ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.154ns (Levels of Logic = 3)
  Clock Path Skew:      1.831ns (1.370 - -0.461)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA24    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X6Y36.D3       net (fanout=1)        2.030   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<24>
    SLICE_X6Y36.BMUX     Topdb                 0.393   ML3MST_inst/common_mem_douta<24>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_616
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_15
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_15
    SLICE_X8Y36.B3       net (fanout=1)        0.596   ML3MST_inst/common_mem_douta<24>
    SLICE_X8Y36.B        Tilo                  0.205   LocalBusBridgeAleDec_inst/m_DataIn_3
                                                       ML3MST_inst/Mmux_host_data_r171
    SLICE_X12Y26.A1      net (fanout=2)        1.507   LB_MIII_DataOut<24>
    SLICE_X12Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
    SLICE_X12Y28.BX      net (fanout=23)       4.232   LbAle_Data<8>
    SLICE_X12Y28.CLK     Tdick                 0.136   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<9>
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_8
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (2.789ns logic, 8.365ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12 (SLICE_X13Y30.C3), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 2)
  Clock Path Skew:      1.301ns (1.217 - -0.084)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X11Y30.B1      net (fanout=6)        0.916   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X11Y30.B       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv1
    SLICE_X13Y30.C3      net (fanout=48)       0.278   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       LbAle_Data<12>LogicTrst
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.569ns logic, 1.194ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.068ns (Levels of Logic = 3)
  Clock Path Skew:      1.293ns (1.217 - -0.076)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y30.A6      net (fanout=21)       0.705   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y30.A       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS1n
    SLICE_X11Y30.B3      net (fanout=4)        0.358   AddressDecoderCS1n
    SLICE_X11Y30.B       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv1
    SLICE_X13Y30.C3      net (fanout=48)       0.278   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       LbAle_Data<12>LogicTrst
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer_12
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.727ns logic, 1.341ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (SLICE_X12Y26.A6), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.817ns (Levels of Logic = 3)
  Clock Path Skew:      1.335ns (1.209 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.AQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0
    SLICE_X16Y33.A5      net (fanout=128)      0.496   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>
    SLICE_X16Y33.BMUX    Topab                 0.246   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_430
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X17Y33.D6      net (fanout=1)        0.020   ML3MST_inst/common_mem_douta<8>
    SLICE_X17Y33.D       Tilo                  0.156   LB_MIII_DataOut<8>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X12Y26.A6      net (fanout=2)        0.511   LB_MIII_DataOut<8>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.190   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.790ns logic, 1.027ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.867ns (Levels of Logic = 3)
  Clock Path Skew:      1.335ns (1.209 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.CQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2
    SLICE_X16Y33.AX      net (fanout=64)       0.685   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>
    SLICE_X16Y33.BMUX    Taxb                  0.107   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_29
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X17Y33.D6      net (fanout=1)        0.020   ML3MST_inst/common_mem_douta<8>
    SLICE_X17Y33.D       Tilo                  0.156   LB_MIII_DataOut<8>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X12Y26.A6      net (fanout=2)        0.511   LB_MIII_DataOut<8>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.190   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.651ns logic, 1.216ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Destination:          cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 3)
  Clock Path Skew:      1.335ns (1.209 - -0.126)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 to cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.DQ       Tcko                  0.198   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    SLICE_X16Y33.BX      net (fanout=32)       0.728   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>
    SLICE_X16Y33.BMUX    Tbxb                  0.073   ML3MST_inst/common_mem_douta<8>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_29
    SLICE_X17Y33.D6      net (fanout=1)        0.020   ML3MST_inst/common_mem_douta<8>
    SLICE_X17Y33.D       Tilo                  0.156   LB_MIII_DataOut<8>
                                                       ML3MST_inst/Mmux_host_data_r311
    SLICE_X12Y26.A6      net (fanout=2)        0.511   LB_MIII_DataOut<8>
    SLICE_X12Y26.CLK     Tah         (-Th)    -0.190   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<9>
                                                       LbAle_Data<8>LogicTrst
                                                       cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer_8
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.617ns logic, 1.259ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7 (SLICE_X12Y28.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.781ns (Levels of Logic = 2)
  Clock Path Skew:      1.298ns (1.214 - -0.084)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y37.AQ       Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X11Y30.B1      net (fanout=6)        0.916   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X11Y30.B       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv1
    SLICE_X12Y28.C5      net (fanout=48)       0.321   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.190   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<9>
                                                       LbAle_Data<7>LogicTrst
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7
    -------------------------------------------------  ---------------------------
    Total                                      1.781ns (0.544ns logic, 1.237ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 3)
  Clock Path Skew:      1.290ns (1.214 - -0.076)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y30.A6      net (fanout=21)       0.705   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X11Y30.A       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       AddressDecoder_inst/oADDRDEC_CS1n
    SLICE_X11Y30.B3      net (fanout=4)        0.358   AddressDecoderCS1n
    SLICE_X11Y30.B       Tilo                  0.156   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
                                                       LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv1
    SLICE_X12Y28.C5      net (fanout=48)       0.321   LocalBusBridgeMIII_inst/iHOST_CSn_iHOST_RDn_AND_220_o_inv
    SLICE_X12Y28.CLK     Tah         (-Th)    -0.190   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<9>
                                                       LbAle_Data<7>LogicTrst
                                                       cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase_7
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.702ns logic, 1.384ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY25MHz = PERIOD TIMEGRP "PHY25MHz" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_25MHz/CLK2X
  Logical resource: DCM_SP_inst_25MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_50MHz
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_25MHz/CLKIN
  Logical resource: DCM_SP_inst_25MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_25MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 145760 paths analyzed, 615 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.373ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (SLICE_X39Y78.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.277 - 0.338)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X39Y78.C1      net (fanout=11)       2.550   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X39Y78.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X39Y78.A1      net (fanout=1)        1.036   ML3MST_inst/N382
    SLICE_X39Y78.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.026ns logic, 3.586ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.766ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.277 - 0.295)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y75.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_25
    SLICE_X39Y78.C5      net (fanout=2)        0.704   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
    SLICE_X39Y78.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>_SW0
    SLICE_X39Y78.A1      net (fanout=1)        1.036   ML3MST_inst/N382
    SLICE_X39Y78.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (1.026ns logic, 1.740ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (SLICE_X41Y75.A4), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.057ns (0.281 - 0.338)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X41Y75.C1      net (fanout=11)       2.142   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X41Y75.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X41Y75.A4      net (fanout=1)        1.067   ML3MST_inst/N386
    SLICE_X41Y75.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.026ns logic, 3.209ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.708ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.149 - 0.162)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y77.DQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_28
    SLICE_X41Y75.C3      net (fanout=2)        0.615   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
    SLICE_X41Y75.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>_SW0
    SLICE_X41Y75.A4      net (fanout=1)        1.067   ML3MST_inst/N386
    SLICE_X41Y75.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<25>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<24>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_24
    -------------------------------------------------  ---------------------------
    Total                                      2.708ns (1.026ns logic, 1.682ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (SLICE_X41Y77.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.966ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.285 - 0.338)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf_0
    SLICE_X41Y77.C1      net (fanout=11)       2.337   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/wordbuf<0>
    SLICE_X41Y77.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X41Y77.A1      net (fanout=1)        0.603   ML3MST_inst/N390
    SLICE_X41Y77.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (1.026ns logic, 2.940ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.285 - 0.347)
  Source Clock:         BUFG_CLK_Tx_25MHz falling at 20.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz falling at 60.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y76.BQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_31
    SLICE_X41Y77.C4      net (fanout=2)        0.943   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<31>
    SLICE_X41Y77.CMUX    Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>_SW0
    SLICE_X41Y77.A1      net (fanout=1)        0.603   ML3MST_inst/N390
    SLICE_X41Y77.CLK     Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg<28>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/PWR_10_o_GND_10_o_xor_8_OUT<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/transmittercrc/crcreg_27
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (1.026ns logic, 1.546ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8 (SLICE_X36Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y74.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8
    SLICE_X36Y74.A6      net (fanout=3)        0.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<8>
    SLICE_X36Y74.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_8
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11 (SLICE_X36Y74.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y74.DQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11
    SLICE_X36Y74.D6      net (fanout=3)        0.031   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<11>
    SLICE_X36Y74.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_11
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4 (SLICE_X28Y73.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Tx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y73.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4
    SLICE_X28Y73.A6      net (fanout=3)        0.036   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<4>
    SLICE_X28Y73.CLK     Tah         (-Th)    -0.190   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4_rstpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/totalpacket_4
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y36.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y34.CLKB
  Clock network: BUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TX_CLK/I0
  Logical resource: BUFG_inst_TX_CLK/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: IBUFG_CLK_Tx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 158 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.149ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (SLICE_X44Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.297 - 0.338)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X45Y68.D4      net (fanout=2)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      3.073ns (0.965ns logic, 2.108ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D2      net (fanout=2)        0.600   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.315   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.965ns logic, 1.808ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X44Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.297 - 0.338)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X45Y68.D4      net (fanout=2)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.964ns logic, 2.108ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D2      net (fanout=2)        0.600   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.314   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.964ns logic, 1.808ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X44Y73.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.054ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.297 - 0.338)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    SLICE_X45Y68.D4      net (fanout=2)        0.900   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      3.054ns (0.946ns logic, 2.108ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.297 - 0.316)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D2      net (fanout=2)        0.600   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X45Y68.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X44Y73.CE      net (fanout=4)        1.208   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X44Y73.CLK     Tceck                 0.296   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.946ns logic, 1.808ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (SLICE_X42Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y62.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X42Y62.DX      net (fanout=1)        0.158   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    SLICE_X42Y62.CLK     Tckdi       (-Th)    -0.041   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.239ns logic, 0.158ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (SLICE_X43Y69.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y69.CQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X43Y69.C5      net (fanout=3)        0.065   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
    SLICE_X43Y69.CLK     Tah         (-Th)    -0.155   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[4]_GND_32_o_add_0_OUT<4>1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.353ns logic, 0.065ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X42Y67.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_Rx_25MHz rising at 40.000ns
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y67.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X42Y67.B5      net (fanout=1)        0.058   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X42Y67.CLK     Tah         (-Th)    -0.131   ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RX_CLK/I0
  Logical resource: BUFG_inst_RX_CLK/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: IBUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X42Y75.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<3>/CLK
  Logical resource: ML3MST_inst/ml3_logic_root/ml3_flame_control/fifo_eth_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X42Y75.CLK
  Clock network: BUFG_CLK_Rx_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;

 1305 paths analyzed, 422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_20 (SLICE_X23Y49.A2), 6 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.212ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_GTIM_20 (FF)
  Destination:          ML3MST_inst/reg_dout_20 (FF)
  Data Path Delay:      17.516ns (Levels of Logic = 4)
  Clock Path Skew:      4.289ns (0.831 - -3.458)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_r_GTIM_20 to ML3MST_inst/reg_dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.AQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/reg_r_GTIM<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_GTIM_20
    SLICE_X5Y73.B1       net (fanout=4)        9.655   ML3MST_inst/ml3_logic_root/reg_r_GTIM<20>
    SLICE_X5Y73.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/mux1273_SW0
    SLICE_X5Y73.A3       net (fanout=1)        0.458   ML3MST_inst/N1371
    SLICE_X5Y73.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/mux1273
    SLICE_X23Y49.B6      net (fanout=1)        4.903   ML3MST_inst/mux1272
    SLICE_X23Y49.B       Tilo                  0.259   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1279
    SLICE_X23Y49.A2      net (fanout=1)        0.993   ML3MST_inst/mux1278
    SLICE_X23Y49.CLK     Tas                   0.322   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux12713
                                                       ML3MST_inst/reg_dout_20
    -------------------------------------------------  ---------------------------
    Total                                     17.516ns (1.507ns logic, 16.009ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.634ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20 (FF)
  Destination:          ML3MST_inst/reg_dout_20 (FF)
  Data Path Delay:      7.769ns (Levels of Logic = 3)
  Clock Path Skew:      4.120ns (0.831 - -3.289)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20 to ML3MST_inst/reg_dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y75.CQ       Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
    SLICE_X5Y73.A2       net (fanout=3)        0.642   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_20
    SLICE_X5Y73.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_mdio/mdio_rdreg<3>
                                                       ML3MST_inst/mux1273
    SLICE_X23Y49.B6      net (fanout=1)        4.903   ML3MST_inst/mux1272
    SLICE_X23Y49.B       Tilo                  0.259   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1279
    SLICE_X23Y49.A2      net (fanout=1)        0.993   ML3MST_inst/mux1278
    SLICE_X23Y49.CLK     Tas                   0.322   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux12713
                                                       ML3MST_inst/reg_dout_20
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (1.231ns logic, 6.538ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.788ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_20 (FF)
  Destination:          ML3MST_inst/reg_dout_20 (FF)
  Data Path Delay:      3.357ns (Levels of Logic = 3)
  Clock Path Skew:      1.554ns (0.523 - -1.031)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_20 to ML3MST_inst/reg_dout_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.210   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<23>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_20
    SLICE_X17Y46.B3      net (fanout=3)        0.943   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<20>
    SLICE_X17Y46.B       Tilo                  0.166   ML3MST_inst/reg_rc_INTS_set_ddd<20>
                                                       ML3MST_inst/mux1278
    SLICE_X23Y49.B1      net (fanout=1)        1.010   ML3MST_inst/mux1277
    SLICE_X23Y49.B       Tilo                  0.166   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1279
    SLICE_X23Y49.A2      net (fanout=1)        0.626   ML3MST_inst/mux1278
    SLICE_X23Y49.CLK     Tas                   0.236   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux12713
                                                       ML3MST_inst/reg_dout_20
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.778ns logic, 2.579ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_21 (SLICE_X23Y49.C6), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.856ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_GTIM_21 (FF)
  Destination:          ML3MST_inst/reg_dout_21 (FF)
  Data Path Delay:      15.160ns (Levels of Logic = 3)
  Clock Path Skew:      4.289ns (0.831 - -3.458)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_r_GTIM_21 to ML3MST_inst/reg_dout_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y77.BQ      Tcko                  0.408   ML3MST_inst/ml3_logic_root/reg_r_GTIM<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_GTIM_21
    SLICE_X3Y77.A4       net (fanout=4)        9.896   ML3MST_inst/ml3_logic_root/reg_r_GTIM<21>
    SLICE_X3Y77.A        Tilo                  0.259   ML3MST_inst/N1257
                                                       ML3MST_inst/mux1376
    SLICE_X23Y49.D4      net (fanout=1)        3.898   ML3MST_inst/mux1375
    SLICE_X23Y49.D       Tilo                  0.259   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1379
    SLICE_X23Y49.C6      net (fanout=1)        0.118   ML3MST_inst/mux1378
    SLICE_X23Y49.CLK     Tas                   0.322   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux13713
                                                       ML3MST_inst/reg_dout_21
    -------------------------------------------------  ---------------------------
    Total                                     15.160ns (1.248ns logic, 13.912ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.394ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_RRCV1_21 (FF)
  Destination:          ML3MST_inst/reg_dout_21 (FF)
  Data Path Delay:      3.077ns (Levels of Logic = 4)
  Clock Path Skew:      1.668ns (0.523 - -1.145)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_r_RRCV1_21 to ML3MST_inst/reg_dout_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y33.CQ      Tcko                  0.210   ML3MST_inst/ml3_logic_root/reg_r_RRCV1<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_RRCV1_21
    SLICE_X41Y33.A1      net (fanout=1)        0.379   ML3MST_inst/ml3_logic_root/reg_r_RRCV1<21>
    SLICE_X41Y33.A       Tilo                  0.166   ML3MST_inst/mux974
                                                       ML3MST_inst/mux1372
    SLICE_X25Y47.B1      net (fanout=1)        1.277   ML3MST_inst/mux1371
    SLICE_X25Y47.B       Tilo                  0.166   ML3MST_inst/reg_rw_PARS<3>
                                                       ML3MST_inst/mux1373
    SLICE_X23Y49.D3      net (fanout=1)        0.467   ML3MST_inst/mux1372
    SLICE_X23Y49.D       Tilo                  0.166   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1379
    SLICE_X23Y49.C6      net (fanout=1)        0.010   ML3MST_inst/mux1378
    SLICE_X23Y49.CLK     Tas                   0.236   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux13713
                                                       ML3MST_inst/reg_dout_21
    -------------------------------------------------  ---------------------------
    Total                                      3.077ns (0.944ns logic, 2.133ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.281ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_RRCV2_21 (FF)
  Destination:          ML3MST_inst/reg_dout_21 (FF)
  Data Path Delay:      2.978ns (Levels of Logic = 4)
  Clock Path Skew:      1.682ns (0.523 - -1.159)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_r_RRCV2_21 to ML3MST_inst/reg_dout_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.CQ      Tcko                  0.212   ML3MST_inst/ml3_logic_root/reg_r_RRCV2<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_RRCV2_21
    SLICE_X41Y33.A2      net (fanout=1)        0.278   ML3MST_inst/ml3_logic_root/reg_r_RRCV2<21>
    SLICE_X41Y33.A       Tilo                  0.166   ML3MST_inst/mux974
                                                       ML3MST_inst/mux1372
    SLICE_X25Y47.B1      net (fanout=1)        1.277   ML3MST_inst/mux1371
    SLICE_X25Y47.B       Tilo                  0.166   ML3MST_inst/reg_rw_PARS<3>
                                                       ML3MST_inst/mux1373
    SLICE_X23Y49.D3      net (fanout=1)        0.467   ML3MST_inst/mux1372
    SLICE_X23Y49.D       Tilo                  0.166   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux1379
    SLICE_X23Y49.C6      net (fanout=1)        0.010   ML3MST_inst/mux1378
    SLICE_X23Y49.CLK     Tas                   0.236   ML3MST_inst/reg_dout<21>
                                                       ML3MST_inst/mux13713
                                                       ML3MST_inst/reg_dout_21
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (0.946ns logic, 2.032ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_24 (SLICE_X8Y42.D1), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.763ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_GTIM_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      15.194ns (Levels of Logic = 4)
  Clock Path Skew:      4.416ns (0.949 - -3.467)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_r_GTIM_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y77.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/reg_r_GTIM<27>
                                                       ML3MST_inst/ml3_logic_root/reg_r_GTIM_24
    SLICE_X6Y77.D6       net (fanout=4)        9.314   ML3MST_inst/ml3_logic_root/reg_r_GTIM<24>
    SLICE_X6Y77.D        Tilo                  0.203   ML3MST_inst/N1373
                                                       ML3MST_inst/mux1673_SW0
    SLICE_X6Y77.C6       net (fanout=1)        0.118   ML3MST_inst/N1373
    SLICE_X6Y77.C        Tilo                  0.204   ML3MST_inst/N1373
                                                       ML3MST_inst/mux1673
    SLICE_X8Y42.B5       net (fanout=1)        3.909   ML3MST_inst/mux1672
    SLICE_X8Y42.B        Tilo                  0.205   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux1676
    SLICE_X8Y42.D1       net (fanout=2)        0.443   ML3MST_inst/mux1675
    SLICE_X8Y42.CLK      Tas                   0.407   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_F
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                     15.194ns (1.410ns logic, 13.784ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.883ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      4.564ns (Levels of Logic = 3)
  Clock Path Skew:      1.666ns (0.641 - -1.025)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y68.CQ       Tcko                  0.210   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
    SLICE_X6Y77.C5       net (fanout=3)        0.968   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_24
    SLICE_X6Y77.C        Tilo                  0.166   ML3MST_inst/N1373
                                                       ML3MST_inst/mux1673
    SLICE_X8Y42.B5       net (fanout=1)        2.520   ML3MST_inst/mux1672
    SLICE_X8Y42.B        Tilo                  0.151   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux1676
    SLICE_X8Y42.D1       net (fanout=2)        0.259   ML3MST_inst/mux1675
    SLICE_X8Y42.CLK      Tas                   0.290   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_F
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.817ns logic, 3.747ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.370ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_r_RRCV2_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      1.800ns (0.641 - -1.159)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/reg_r_RRCV2_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.DMUX    Tshcko                0.252   ML3MST_inst/ml3_logic_root/reg_r_RRCV2<23>
                                                       ML3MST_inst/ml3_logic_root/reg_r_RRCV2_24
    SLICE_X41Y33.B3      net (fanout=1)        0.271   ML3MST_inst/ml3_logic_root/reg_r_RRCV2<24>
    SLICE_X41Y33.B       Tilo                  0.166   ML3MST_inst/mux974
                                                       ML3MST_inst/mux1675
    SLICE_X8Y42.B6       net (fanout=1)        1.796   ML3MST_inst/mux1674
    SLICE_X8Y42.B        Tilo                  0.151   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux1676
    SLICE_X8Y42.D1       net (fanout=2)        0.259   ML3MST_inst/mux1675
    SLICE_X8Y42.CLK      Tas                   0.290   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_F
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (0.859ns logic, 2.326ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_50MHz_to_ML3_HOSTCLK_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_25 (SLICE_X16Y44.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.775ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 (FF)
  Destination:          ML3MST_inst/reg_dout_25 (FF)
  Data Path Delay:      1.129ns (Levels of Logic = 1)
  Clock Path Skew:      3.919ns (0.871 - -3.048)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25 to ML3MST_inst/reg_dout_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y43.BQ      Tcko                  0.384   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1_25
    SLICE_X16Y44.D4      net (fanout=3)        0.383   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI1<25>
    SLICE_X16Y44.CLK     Tah         (-Th)    -0.362   ML3MST_inst/reg_dout<25>
                                                       ML3MST_inst/mux17711_F
                                                       ML3MST_inst/mux17711
                                                       ML3MST_inst/reg_dout_25
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.746ns logic, 0.383ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rc_INTS_set_d_21 (SLICE_X30Y46.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -4.016ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21 (FF)
  Destination:          ML3MST_inst/reg_rc_INTS_set_d_21 (FF)
  Data Path Delay:      0.887ns (Levels of Logic = 0)
  Clock Path Skew:      3.918ns (0.752 - -3.166)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21 to ML3MST_inst/reg_rc_INTS_set_d_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y44.DQ      Tcko                  0.421   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
                                                       ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
    SLICE_X30Y46.DX      net (fanout=2)        0.416   ML3MST_inst/ml3_logic_root/reg_rc_INTS_cset_21
    SLICE_X30Y46.CLK     Tckdi       (-Th)    -0.050   ML3MST_inst/reg_rc_INTS_set_d<21>
                                                       ML3MST_inst/reg_rc_INTS_set_d_21
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.471ns logic, 0.416ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_dout_24 (SLICE_X8Y42.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -3.605ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24 (FF)
  Destination:          ML3MST_inst/reg_dout_24 (FF)
  Data Path Delay:      1.346ns (Levels of Logic = 1)
  Clock Path Skew:      3.966ns (0.912 - -3.054)
  Source Clock:         BUFG_CLK_50MHz rising
  Destination Clock:    BUFG_CLK_80MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24 to ML3MST_inst/reg_dout_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y41.AQ      Tcko                  0.384   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<27>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2_24
    SLICE_X8Y42.C5       net (fanout=3)        0.595   ML3MST_inst/ml3_logic_root/ml3_flame_control/reg_r_STI2<24>
    SLICE_X8Y42.CLK      Tah         (-Th)    -0.367   ML3MST_inst/reg_dout<24>
                                                       ML3MST_inst/mux16711_G
                                                       ML3MST_inst/mux16711
                                                       ML3MST_inst/reg_dout_24
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.751ns logic, 0.595ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;

 1347 paths analyzed, 175 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X7Y59.A1), 54 paths
--------------------------------------------------------------------------------
Delay (setup path):     24.499ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      19.593ns (Levels of Logic = 12)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y57.B4       net (fanout=11)       2.421   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X5Y59.D4       net (fanout=8)        1.327   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X5Y59.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.A1       net (fanout=1)        0.851   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     19.593ns (3.616ns logic, 15.977ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.901ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      18.995ns (Levels of Logic = 12)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X9Y57.B1       net (fanout=9)        1.823   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X5Y59.D4       net (fanout=8)        1.327   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X5Y59.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.A1       net (fanout=1)        0.851   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     18.995ns (3.616ns logic, 15.379ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.669ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      18.763ns (Levels of Logic = 11)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y56.B6       net (fanout=11)       2.207   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X5Y59.D4       net (fanout=8)        1.327   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X5Y59.DMUX     Tilo                  0.313   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_14
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.A1       net (fanout=1)        0.851   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>2
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     18.763ns (3.357ns logic, 15.406ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (SLICE_X7Y59.A5), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     24.152ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      19.246ns (Levels of Logic = 12)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y57.B4       net (fanout=11)       2.421   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y59.B1       net (fanout=8)        1.698   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y59.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     19.246ns (3.562ns logic, 15.684ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.554ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      18.648ns (Levels of Logic = 12)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X9Y57.B1       net (fanout=9)        1.823   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y59.B1       net (fanout=8)        1.698   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y59.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     18.648ns (3.562ns logic, 15.086ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.322ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20 (FF)
  Data Path Delay:      18.416ns (Levels of Logic = 11)
  Clock Path Skew:      -3.921ns (-3.001 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y56.B6       net (fanout=11)       2.207   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y59.B1       net (fanout=8)        1.698   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y59.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.A5       net (fanout=1)        0.187   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>1
    SLICE_X7Y59.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<20>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_20
    -------------------------------------------------  ---------------------------
    Total                                     18.416ns (3.303ns logic, 15.113ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (SLICE_X7Y56.B1), 56 paths
--------------------------------------------------------------------------------
Delay (setup path):     23.890ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      18.976ns (Levels of Logic = 12)
  Clock Path Skew:      -3.929ns (-3.009 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y57.B4       net (fanout=11)       2.421   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y56.C2       net (fanout=8)        0.980   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y56.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.B1       net (fanout=1)        0.635   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     18.976ns (3.562ns logic, 15.414ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.292ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_0 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      18.378ns (Levels of Logic = 12)
  Clock Path Skew:      -3.929ns (-3.009 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_0 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.AQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_0
    SLICE_X9Y57.B1       net (fanout=9)        1.823   ML3MST_inst/reg_rw_IDLY<0>
    SLICE_X9Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>11
    SLICE_X9Y56.B5       net (fanout=2)        0.357   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<7>1
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y56.C2       net (fanout=8)        0.980   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y56.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.B1       net (fanout=1)        0.635   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     18.378ns (3.562ns logic, 14.816ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     23.060ns (data path - clock path skew + uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_1 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19 (FF)
  Data Path Delay:      18.146ns (Levels of Logic = 11)
  Clock Path Skew:      -3.929ns (-3.009 - 0.920)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/reg_rw_IDLY_1 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y69.BQ       Tcko                  0.391   ML3MST_inst/reg_rw_IDLY<3>
                                                       ML3MST_inst/reg_rw_IDLY_1
    SLICE_X9Y56.B6       net (fanout=11)       2.207   ML3MST_inst/reg_rw_IDLY<1>
    SLICE_X9Y56.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>81
    SLICE_X9Y56.A5       net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
    SLICE_X9Y56.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>7
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>11
    SLICE_X23Y55.B3      net (fanout=2)        4.957   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<9>1
    SLICE_X23Y55.B       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>101
    SLICE_X23Y55.A5      net (fanout=2)        0.195   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>9
    SLICE_X23Y55.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>11
    SLICE_X23Y55.D4      net (fanout=2)        0.412   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<11>1
    SLICE_X23Y55.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>121
    SLICE_X23Y55.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
    SLICE_X23Y55.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>11
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>11
    SLICE_X7Y57.A6       net (fanout=2)        4.041   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<13>1
    SLICE_X7Y57.A        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>141
    SLICE_X7Y57.B4       net (fanout=2)        0.502   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>13
    SLICE_X7Y57.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>11
    SLICE_X7Y57.C1       net (fanout=3)        0.593   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<15>1
    SLICE_X7Y57.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>2
                                                       ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>161
    SLICE_X7Y56.C2       net (fanout=8)        0.980   ML3MST_inst/ml3_logic_root/Madd_n3951[22:0]_cy<0>15
    SLICE_X7Y56.C        Tilo                  0.259   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.B1       net (fanout=1)        0.635   ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>1
    SLICE_X7Y56.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<19>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<19>3
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_19
    -------------------------------------------------  ---------------------------
    Total                                     18.146ns (3.303ns logic, 14.843ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_ML3_HOSTCLK_to_ML3_50MHz_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21 (SLICE_X7Y59.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.519ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_15 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21 (FF)
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      -1.639ns (-1.033 - 0.606)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_IDLY_15 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.DQ      Tcko                  0.200   ML3MST_inst/reg_rw_IDLY<15>
                                                       ML3MST_inst/reg_rw_IDLY_15
    SLICE_X7Y59.D6       net (fanout=15)       0.450   ML3MST_inst/reg_rw_IDLY<15>
    SLICE_X7Y59.CLK      Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.415ns logic, 0.450ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21 (SLICE_X7Y59.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.583ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rw_IDLY_14 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21 (FF)
  Data Path Delay:      0.929ns (Levels of Logic = 1)
  Clock Path Skew:      -1.639ns (-1.033 - 0.606)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rw_IDLY_14 to ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y63.CQ      Tcko                  0.200   ML3MST_inst/reg_rw_IDLY<15>
                                                       ML3MST_inst/reg_rw_IDLY_14
    SLICE_X7Y59.D5       net (fanout=16)       0.514   ML3MST_inst/reg_rw_IDLY<14>
    SLICE_X7Y59.CLK      Tah         (-Th)    -0.215   ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m<21>
                                                       ML3MST_inst/ml3_logic_root/GND_4_o_GND_4_o_mux_49_OUT<21>
                                                       ML3MST_inst/ml3_logic_root/reg_rw_IDLY_m_21
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.415ns logic, 0.514ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7 (SLICE_X36Y58.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.459ns (datapath - clock path skew - uncertainty)
  Source:               ML3MST_inst/reg_rs_CMD_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7 (FF)
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      -1.689ns (-1.186 - 0.503)
  Source Clock:         BUFG_CLK_80MHz rising
  Destination Clock:    BUFG_CLK_50MHz rising
  Clock Uncertainty:    0.985ns

  Clock Uncertainty:          0.985ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.050ns
    Phase Error (PE):           0.424ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/reg_rs_CMD_7 to ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y58.DQ      Tcko                  0.198   ML3MST_inst/reg_rs_CMD<7>
                                                       ML3MST_inst/reg_rs_CMD_7
    SLICE_X36Y58.DX      net (fanout=3)        0.509   ML3MST_inst/reg_rs_CMD<7>
    SLICE_X36Y58.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/reg_rs_CMD_d<7>
                                                       ML3MST_inst/ml3_logic_root/reg_rs_CMD_d_7
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.246ns logic, 0.509ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 487326 paths analyzed, 15095 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.087ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y4.DIA27), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.796ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.534 - 0.565)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y35.AQ       Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B6      net (fanout=21)       1.810   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X16Y22.B       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_FrameDelay<15>
                                                       AddressDecoder_inst/oADDRDEC_CS2n
    SLICE_X2Y32.A1       net (fanout=7)        1.918   AddressDecoderCS2n
    SLICE_X2Y32.A        Tilo                  0.203   cnc2_4in1Driver/DDA_Partition_1/m_DDATimeBase<3>
                                                       LbAle_Data<0>LogicTrst21
    SLICE_X16Y26.A6      net (fanout=48)       2.673   LbAle_Data<0>LogicTrst2
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X3Y11.D5       net (fanout=23)       3.321   LbAle_Data<11>
    SLICE_X3Y11.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y4.DIA27    net (fanout=1)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.796ns (1.580ns logic, 10.216ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.688ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.534 - 0.559)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA27    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X12Y38.A5      net (fanout=1)        2.854   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<27>
    SLICE_X12Y38.BMUX    Topab                 0.376   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<9>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_419
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_18
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_18
    SLICE_X17Y38.A3      net (fanout=1)        0.546   ML3MST_inst/common_mem_douta<27>
    SLICE_X17Y38.A       Tilo                  0.259   LB_MIII_DataOut<27>
                                                       ML3MST_inst/Mmux_host_data_r201
    SLICE_X16Y26.A2      net (fanout=2)        1.224   LB_MIII_DataOut<27>
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X3Y11.D5       net (fanout=23)       3.321   LbAle_Data<11>
    SLICE_X3Y11.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y4.DIA27    net (fanout=1)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.688ns (3.249ns logic, 8.439ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.448ns (Levels of Logic = 3)
  Clock Path Skew:      0.121ns (0.534 - 0.413)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.447   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_11
    SLICE_X16Y26.B2      net (fanout=1)        6.048   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<11>
    SLICE_X16Y26.B       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst_SW0
    SLICE_X16Y26.A5      net (fanout=3)        0.169   N97
    SLICE_X16Y26.A       Tilo                  0.205   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_BaseTimer<13>
                                                       LbAle_Data<11>LogicTrst
    SLICE_X3Y11.D5       net (fanout=23)       3.321   LbAle_Data<11>
    SLICE_X3Y11.D        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RetryEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y4.DIA27    net (fanout=1)        0.494   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (1.416ns logic, 10.032ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (SLICE_X12Y11.D1), 2037 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.811ns (Levels of Logic = 10)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.B2        net (fanout=132)      2.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.BMUX      Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A111
    SLICE_X7Y6.A1        net (fanout=15)       1.080   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A11
    SLICE_X7Y6.A         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<4>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A11
    SLICE_X4Y9.AX        net (fanout=1)        1.110   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<0>
    SLICE_X4Y9.COUT      Taxcy                 0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X4Y10.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X4Y10.COUT     Tbyp                  0.076   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y11.B2       net (fanout=2)        0.740   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y11.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize91
    SLICE_X7Y11.B3       net (fanout=1)        0.915   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<8>
    SLICE_X7Y11.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X11Y13.D4      net (fanout=2)        0.885   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X11Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_GetRestSizeEN1
    SLICE_X12Y11.C6      net (fanout=4)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
    SLICE_X12Y11.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.D1      net (fanout=1)        1.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (2.818ns logic, 8.993ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.500ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.B2        net (fanout=132)      2.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.BMUX      Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A111
    SLICE_X9Y10.B2       net (fanout=15)       0.997   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A11
    SLICE_X9Y10.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A61
    SLICE_X4Y10.BX       net (fanout=1)        1.029   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<5>
    SLICE_X4Y10.COUT     Tbxcy                 0.157   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y11.B2       net (fanout=2)        0.740   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y11.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize91
    SLICE_X7Y11.B3       net (fanout=1)        0.915   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<8>
    SLICE_X7Y11.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X11Y13.D4      net (fanout=2)        0.885   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X11Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_GetRestSizeEN1
    SLICE_X12Y11.C6      net (fanout=4)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
    SLICE_X12Y11.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.D1      net (fanout=1)        1.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     11.500ns (2.674ns logic, 8.826ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.477ns (Levels of Logic = 9)
  Clock Path Skew:      -0.008ns (0.478 - 0.486)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y16.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.B2        net (fanout=132)      2.520   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_ControlMode
    SLICE_X5Y9.BMUX      Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2<15>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A111
    SLICE_X0Y9.A2        net (fanout=15)       1.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A11
    SLICE_X0Y9.A         Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_A51
    SLICE_X4Y10.AX       net (fanout=1)        0.802   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_A<4>
    SLICE_X4Y10.COUT     Taxcy                 0.225   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.CIN      net (fanout=1)        0.003   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X4Y11.AMUX     Tcina                 0.177   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIB2_31
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_xor<8>
    SLICE_X5Y11.B2       net (fanout=2)        0.740   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<8>
    SLICE_X5Y11.BMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionTotalSize<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_NextRegionTotalSize91
    SLICE_X7Y11.B3       net (fanout=1)        0.915   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_NextRegionTotalSize<8>
    SLICE_X7Y11.B        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_A101
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o1
    SLICE_X11Y13.D4      net (fanout=2)        0.885   SRIPartition_1/G1.Channel[0].SRIComPartition_1/GND_379_o_m_NextRegionTotalSize[8]_LessThan_280_o
    SLICE_X11Y13.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/Mmux_m_GetRestSizeEN1
    SLICE_X12Y11.C6      net (fanout=4)        0.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_GetRestSizeEN
    SLICE_X12Y11.C       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.D1      net (fanout=1)        1.188   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In2
    SLICE_X12Y11.CLK     Tas                   0.341   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2-In3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     11.477ns (2.688ns logic, 8.789ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y4.DIA10), 73 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.880ns (Levels of Logic = 4)
  Clock Path Skew:      0.078ns (0.534 - 0.456)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y8.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y33.D3      net (fanout=1)        2.510   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10>
    SLICE_X10Y33.BMUX    Topdb                 0.393   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_61
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X13Y33.B6      net (fanout=1)        0.332   ML3MST_inst/common_mem_douta<10>
    SLICE_X13Y33.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X13Y30.A1      net (fanout=2)        2.229   LB_MIII_DataOut<10>
    SLICE_X13Y30.A       Tilo                  0.259   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       LbAle_Data<10>LogicTrst
    SLICE_X9Y12.A4       net (fanout=23)       2.412   LbAle_Data<10>
    SLICE_X9Y12.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT819
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y4.DIA10    net (fanout=1)        1.077   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.880ns (3.320ns logic, 8.560ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.534 - 0.559)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOA10    Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y33.A5      net (fanout=1)        2.409   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<10>
    SLICE_X10Y33.BMUX    Topab                 0.370   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X13Y33.B6      net (fanout=1)        0.332   ML3MST_inst/common_mem_douta<10>
    SLICE_X13Y33.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X13Y30.A1      net (fanout=2)        2.229   LB_MIII_DataOut<10>
    SLICE_X13Y30.A       Tilo                  0.259   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       LbAle_Data<10>LogicTrst
    SLICE_X9Y12.A4       net (fanout=23)       2.412   LbAle_Data<10>
    SLICE_X9Y12.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT819
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y4.DIA10    net (fanout=1)        1.077   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.756ns (3.297ns logic, 8.459ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.698ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.534 - 0.566)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y22.DOA10   Trcko_DOA             1.850   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X10Y33.B1      net (fanout=1)        2.360   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<10>
    SLICE_X10Y33.BMUX    Topbb                 0.361   ML3MST_inst/common_mem_douta<10>
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_52
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_f7_0
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f8_0
    SLICE_X13Y33.B6      net (fanout=1)        0.332   ML3MST_inst/common_mem_douta<10>
    SLICE_X13Y33.B       Tilo                  0.259   LB_MIII_DataOut<15>
                                                       ML3MST_inst/Mmux_host_data_r21
    SLICE_X13Y30.A1      net (fanout=2)        2.229   LB_MIII_DataOut<10>
    SLICE_X13Y30.A       Tilo                  0.259   cnc2_4in1Driver/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Timer<13>
                                                       LbAle_Data<10>LogicTrst
    SLICE_X9Y12.A4       net (fanout=23)       2.412   LbAle_Data<10>
    SLICE_X9Y12.A        Tilo                  0.259   SRIPartition_1/LocalBusBridgeSRI_1/Mmux_m_BusDataOut[15]_IBUS_Address[15]_mux_19_OUT819
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>LogicTrst1
    RAMB16_X0Y4.DIA10    net (fanout=1)        1.077   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<10>
    RAMB16_X0Y4.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.698ns (3.288ns logic, 8.410ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y16.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeMIII_inst/m_DataIn_1 (FF)
  Destination:          ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.181 - 0.194)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeMIII_inst/m_DataIn_1 to ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y32.BQ      Tcko                  0.198   LocalBusBridgeMIII_inst/m_DataIn<2>
                                                       LocalBusBridgeMIII_inst/m_DataIn_1
    RAMB16_X1Y16.DIA1    net (fanout=25)       0.156   LocalBusBridgeMIII_inst/m_DataIn<1>
    RAMB16_X1Y16.CLKA    Trckd_DIA   (-Th)     0.053   ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.145ns logic, 0.156ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X52Y13.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y13.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X52Y13.DX      net (fanout=3)        0.145   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X52Y13.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.248ns logic, 0.145ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28 (SLICE_X48Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y27.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_60
    SLICE_X48Y27.B5      net (fanout=2)        0.079   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<60>
    SLICE_X48Y27.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<61>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1263212
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_28
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.321ns logic, 0.079ns route)
                                                       (80.3% logic, 19.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y6.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1538823 paths analyzed, 12854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.728ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18 (SLICE_X6Y61.B5), 171 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.525ns (Levels of Logic = 6)
  Clock Path Skew:      0.132ns (0.508 - 0.376)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4
    SLICE_X0Y68.A2       net (fanout=2)        7.938   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<4>
    SLICE_X0Y68.COUT     Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_lut<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<7>
    SLICE_X0Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<7>
    SLICE_X0Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<11>
    SLICE_X0Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<11>
    SLICE_X0Y70.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<15>
    SLICE_X0Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<15>
    SLICE_X0Y71.AMUX     Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_GND_6_o_GND_6_o_add_2978_OUT_lut<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_xor<16>
    SLICE_X24Y67.B5      net (fanout=15)       7.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_GND_6_o_GND_6_o_add_2978_OUT20
    SLICE_X24Y67.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>_SW0
    SLICE_X6Y61.B5       net (fanout=1)        2.403   ML3MST_inst/N116
    SLICE_X6Y61.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    -------------------------------------------------  ---------------------------
    Total                                     19.525ns (1.609ns logic, 17.916ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.965ns (Levels of Logic = 5)
  Clock Path Skew:      0.132ns (0.508 - 0.376)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<5>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_4
    SLICE_X0Y68.A2       net (fanout=2)        7.938   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<4>
    SLICE_X0Y68.COUT     Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_lut<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<7>
    SLICE_X0Y69.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<7>
    SLICE_X0Y69.COUT     Tbyp                  0.076   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<11>
    SLICE_X0Y70.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<11>
    SLICE_X0Y70.AMUX     Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<15>
    SLICE_X24Y67.B1      net (fanout=14)       7.085   ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_sub_2975_OUT<12>
    SLICE_X24Y67.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>_SW0
    SLICE_X6Y61.B5       net (fanout=1)        2.403   ML3MST_inst/N116
    SLICE_X6Y61.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    -------------------------------------------------  ---------------------------
    Total                                     18.965ns (1.533ns logic, 17.432ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_12 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.833ns (Levels of Logic = 4)
  Clock Path Skew:      0.135ns (0.508 - 0.373)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_12 to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.CQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_12
    SLICE_X0Y70.A1       net (fanout=2)        7.404   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<12>
    SLICE_X0Y70.COUT     Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_mdio/reg_rws_M3_GAR_dd<15>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_lut<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<15>
    SLICE_X0Y71.CIN      net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_cy<15>
    SLICE_X0Y71.AMUX     Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_GND_6_o_GND_6_o_add_2978_OUT_lut<0>16
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Msub_GND_6_o_GND_6_o_sub_2975_OUT_xor<16>
    SLICE_X24Y67.B5      net (fanout=15)       7.566   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_GND_6_o_GND_6_o_add_2978_OUT20
    SLICE_X24Y67.B       Tilo                  0.205   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<16>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>_SW0
    SLICE_X6Y61.B5       net (fanout=1)        2.403   ML3MST_inst/N116
    SLICE_X6Y61.CLK      Tas                   0.289   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m<17>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/GND_6_o_GND_6_o_mux_2983_OUT<18>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_m_18
    -------------------------------------------------  ---------------------------
    Total                                     18.833ns (1.457ns logic, 17.376ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22 (SLICE_X7Y68.A1), 15179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_11 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.515ns (Levels of Logic = 6)
  Clock Path Skew:      0.147ns (0.506 - 0.359)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_11 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.BQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_11
    SLICE_X12Y54.D3      net (fanout=7)        4.831   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<11>
    SLICE_X12Y54.COUT    Topcyd                0.260   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_lut<11>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_xor<15>
    SLICE_X28Y69.A2      net (fanout=1)        7.266   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT<12>
    SLICE_X28Y69.COUT    Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_57_o_lut<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X29Y70.C4      net (fanout=2)        0.644   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X29Y70.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X28Y70.D2      net (fanout=1)        0.445   ML3MST_inst/N864
    SLICE_X28Y70.DMUX    Topdd                 0.419   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_17_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X7Y68.A1       net (fanout=24)       4.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X7Y68.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    -------------------------------------------------  ---------------------------
    Total                                     19.515ns (2.279ns logic, 17.236ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_7 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.413ns (Levels of Logic = 7)
  Clock Path Skew:      0.139ns (0.506 - 0.367)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_7 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y50.DQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_7
    SLICE_X12Y53.D5      net (fanout=7)        4.650   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<7>
    SLICE_X12Y53.COUT    Topcyd                0.260   ML3MST_inst/reg_rw_PARS<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_lut<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<7>
    SLICE_X12Y54.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<7>
    SLICE_X12Y54.COUT    Tbyp                  0.076   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_xor<15>
    SLICE_X28Y69.A2      net (fanout=1)        7.266   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT<12>
    SLICE_X28Y69.COUT    Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_57_o_lut<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X29Y70.C4      net (fanout=2)        0.644   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X29Y70.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X28Y70.D2      net (fanout=1)        0.445   ML3MST_inst/N864
    SLICE_X28Y70.DMUX    Topdd                 0.419   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_17_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X7Y68.A1       net (fanout=24)       4.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X7Y68.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    -------------------------------------------------  ---------------------------
    Total                                     19.413ns (2.355ns logic, 17.058ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_10 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.361ns (Levels of Logic = 6)
  Clock Path Skew:      0.147ns (0.506 - 0.359)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_10 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y54.AQ      Tcko                  0.447   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<13>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max_10
    SLICE_X12Y54.CX      net (fanout=7)        4.830   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max<10>
    SLICE_X12Y54.COUT    Tcxcy                 0.107   ML3MST_inst/reg_rw_PARS<8>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.CIN     net (fanout=1)        0.003   ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_cy<11>
    SLICE_X12Y55.AMUX    Tcina                 0.177   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_max_rtry<12>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Madd_compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT_xor<15>
    SLICE_X28Y69.A2      net (fanout=1)        7.266   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_ma_max[15]_compara_max_rtry[15]_add_55_OUT<12>
    SLICE_X28Y69.COUT    Topcya                0.395   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mcompar_compara_ma_max[15]_GND_6_o_LessThan_57_o_lut<4>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7_cy1
    SLICE_X29Y70.C4      net (fanout=2)        0.644   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv7
    SLICE_X29Y70.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/fsmfake2<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv15_SW11
    SLICE_X28Y70.D2      net (fanout=1)        0.445   ML3MST_inst/N864
    SLICE_X28Y70.DMUX    Topdd                 0.419   ML3MST_inst/ml3_logic_root/ml3_cyclic_count_17_1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_lut1
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot_cy1
    SLICE_X7Y68.A1       net (fanout=24)       4.047   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n28107_inv17_rstpot
    SLICE_X7Y68.CLK      Tas                   0.322   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout<22>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22_dpot
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_cyclic_tout_22
    -------------------------------------------------  ---------------------------
    Total                                     19.361ns (2.126ns logic, 17.235ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1 (SLICE_X1Y61.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/asic_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.362ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (0.533 - 0.439)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/asic_reset to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y61.AMUX    Tshcko                0.461   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n30068_inv3_cepot
                                                       ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X5Y70.B5       net (fanout=75)       8.687   ML3MST_inst/ml3_logic_root/asic_reset
    SLICE_X5Y70.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv11
    SLICE_X29Y58.D4      net (fanout=20)       4.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv1
    SLICE_X29Y58.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n1612911
    SLICE_X29Y58.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
    SLICE_X29Y58.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n19809_inv1
    SLICE_X1Y61.CE       net (fanout=6)        4.273   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19809_inv
    SLICE_X1Y61.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    -------------------------------------------------  ---------------------------
    Total                                     19.362ns (1.554ns logic, 17.808ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.123ns (0.533 - 0.410)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58 to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y58.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd61
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X5Y70.B4       net (fanout=29)       6.265   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd58
    SLICE_X5Y70.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv11
    SLICE_X29Y58.D4      net (fanout=20)       4.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv1
    SLICE_X29Y58.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n1612911
    SLICE_X29Y58.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
    SLICE_X29Y58.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n19809_inv1
    SLICE_X1Y61.CE       net (fanout=6)        4.273   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19809_inv
    SLICE_X1Y61.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    -------------------------------------------------  ---------------------------
    Total                                     16.870ns (1.484ns logic, 15.386ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.497ns (Levels of Logic = 3)
  Clock Path Skew:      0.153ns (0.620 - 0.467)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_core_reset to ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    SLICE_X5Y70.B3       net (fanout=370)      4.892   ML3MST_inst/ml3_logic_root/ml3_core_reset
    SLICE_X5Y70.B        Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_compara_err_2
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv11
    SLICE_X29Y58.D4      net (fanout=20)       4.722   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n32657_inv1
    SLICE_X29Y58.D       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n1612911
    SLICE_X29Y58.C6      net (fanout=2)        0.126   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
    SLICE_X29Y58.C       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n161291
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status__n19809_inv1
    SLICE_X1Y61.CE       net (fanout=6)        4.273   ML3MST_inst/ml3_logic_root/ml3_flame_control/_n19809_inv
    SLICE_X1Y61.CLK      Tceck                 0.316   ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly<1>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/compara_c2_dly_1
    -------------------------------------------------  ---------------------------
    Total                                     15.497ns (1.484ns logic, 14.013ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (SLICE_X42Y59.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y59.BQ      Tcko                  0.234   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X42Y59.D4      net (fanout=9)        0.121   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_2
    SLICE_X42Y59.CLK     Tah         (-Th)     0.128   ML3MST_inst/ml3_logic_root/ml3_flame_control/iomap_addr_3_3
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/Mram_iomap_cmdlen15
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (0.106ns logic, 0.121ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y34.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.168 - 0.160)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.AQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_3
    RAMB16_X2Y34.ADDRA6  net (fanout=3)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<3>
    RAMB16_X2Y34.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y34.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 (FF)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.168 - 0.160)
  Source Clock:         BUFG_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4 to ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y69.BQ      Tcko                  0.200   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<6>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr_4
    RAMB16_X2Y34.ADDRA7  net (fanout=3)        0.137   ML3MST_inst/ml3_logic_root/ml3_flame_control/tx0_bufwrptr<4>
    RAMB16_X2Y34.CLKA    Trckc_ADDRA (-Th)     0.066   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_transmitter0/ml3_rxpacketbuf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.271ns (0.134ns logic, 0.137ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" TS_PHY25MHz / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y8.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y10.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: ML3MST_inst/common_memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: BUFG_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2803 paths analyzed, 2803 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  14.033ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rws_M3_GAR_clr_ddd_0 (SLICE_X3Y70.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.967ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rws_M3_GAR_clr_ddd_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.604ns (Levels of Logic = 3)
  Clock Path Delay:     0.971ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rws_M3_GAR_clr_ddd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y50.D3      net (fanout=6)        1.386   g_reset_i
    SLICE_X22Y50.D       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X3Y70.SR       net (fanout=63)       5.627   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X3Y70.CLK      Tsrck                 0.400   ML3MST_inst/reg_rws_M3_GAR_clr_ddd<0>
                                                       ML3MST_inst/reg_rws_M3_GAR_clr_ddd_0
    -------------------------------------------------  ---------------------------
    Total                                     14.604ns (2.174ns logic, 12.430ns route)
                                                       (14.9% logic, 85.1% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rws_M3_GAR_clr_ddd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y70.CLK      net (fanout=880)      0.960   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (-2.773ns logic, 3.744ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_7 (SLICE_X11Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.321ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rw_IDLY_7 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.203ns (Levels of Logic = 3)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rw_IDLY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y50.D3      net (fanout=6)        1.386   g_reset_i
    SLICE_X22Y50.D       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X11Y63.SR      net (fanout=63)       5.180   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X11Y63.CLK     Tsrck                 0.446   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_7
    -------------------------------------------------  ---------------------------
    Total                                     14.203ns (2.220ns logic, 11.983ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rw_IDLY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X11Y63.CLK     net (fanout=880)      0.913   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-2.773ns logic, 3.697ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/reg_rw_IDLY_6 (SLICE_X11Y63.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.345ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/reg_rw_IDLY_6 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      14.179ns (Levels of Logic = 3)
  Clock Path Delay:     0.924ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/reg_rw_IDLY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y50.D3      net (fanout=6)        1.386   g_reset_i
    SLICE_X22Y50.D       Tilo                  0.203   ML3MST_inst/resil_get_lock_OR_504_o
                                                       ML3MST_inst/resil_get_lock_OR_504_o1
    SLICE_X11Y63.SR      net (fanout=63)       5.180   ML3MST_inst/resil_get_lock_OR_504_o
    SLICE_X11Y63.CLK     Tsrck                 0.422   ML3MST_inst/reg_rw_IDLY<7>
                                                       ML3MST_inst/reg_rw_IDLY_6
    -------------------------------------------------  ---------------------------
    Total                                     14.179ns (2.196ns logic, 11.983ns route)
                                                       (15.5% logic, 84.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to ML3MST_inst/reg_rw_IDLY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.600   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.201   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X11Y63.CLK     net (fanout=880)      0.913   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.924ns (-2.773ns logic, 3.697ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X0Y35.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.962ns (Levels of Logic = 1)
  Clock Path Delay:     1.273ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp1599.IMUX.10
    SLICE_X0Y35.AX       net (fanout=2)        1.151   lb_cs_n_IBUF
    SLICE_X0Y35.CLK      Tckdi       (-Th)    -0.048   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      1.962ns (0.811ns logic, 1.151ns route)
                                                       (41.3% logic, 58.7% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.509   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X0Y35.CLK      net (fanout=880)      0.757   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (-1.429ns logic, 2.702ns route)

--------------------------------------------------------------------------------

Paths for end point cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X52Y21.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               MPGA (PAD)
  Destination:          cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.461ns (Levels of Logic = 1)
  Clock Path Delay:     2.061ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: MPGA to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N16.I                Tiopi                 0.763   MPGA
                                                       MPGA
                                                       MPGA_IBUF
                                                       ProtoComp1599.IMUX.4
    SLICE_X52Y21.AX      net (fanout=1)        1.650   MPGA_IBUF
    SLICE_X52Y21.CLK     Tckdi       (-Th)    -0.048   cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (0.811ns logic, 1.650ns route)
                                                       (33.0% logic, 67.0% route)

  Maximum Clock Path at Fast Process Corner: g_clk to cnc2_4in1Driver/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.467   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y21.CLK     net (fanout=102)      0.644   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.950ns logic, 1.111ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X53Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      1.989ns (Levels of Logic = 1)
  Clock Path Delay:     1.171ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T15.I                Tiopi                 0.763   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp1599.IMUX.8
    SLICE_X53Y12.AX      net (fanout=1)        1.167   SRI_RX_1_IBUF
    SLICE_X53Y12.CLK     Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      1.989ns (0.822ns logic, 1.167ns route)
                                                       (41.3% logic, 58.7% route)

  Maximum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.213   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.509   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X53Y12.CLK     net (fanout=880)      0.655   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (-1.429ns logic, 2.600ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 31 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.686ns.
--------------------------------------------------------------------------------

Paths for end point led_1 (T5.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.314ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_8 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.419ns (Levels of Logic = 3)
  Clock Path Delay:     3.242ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y7.CLK      net (fanout=102)      1.068   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.519ns logic, 1.723ns route)
                                                       (46.9% logic, 53.1% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_8 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y7.AQ       Tcko                  0.391   cnc2_4in1Driver/m_Led_timer<14>
                                                       cnc2_4in1Driver/m_Led_timer_8
    SLICE_X28Y6.B2       net (fanout=2)        1.116   cnc2_4in1Driver/m_Led_timer<8>
    SLICE_X28Y6.B        Tilo                  0.205   cnc2_4in1Driver/n0025<22>
                                                       cnc2_4in1Driver/n0025<22>2
    SLICE_X28Y9.B5       net (fanout=2)        0.570   cnc2_4in1Driver/n0025<22>1
    SLICE_X28Y9.BMUX     Tilo                  0.251   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        2.505   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.419ns (3.228ns logic, 4.191ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.467ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_22 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.276ns (Levels of Logic = 3)
  Clock Path Delay:     3.232ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X28Y9.CLK      net (fanout=102)      1.058   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (1.519ns logic, 1.713ns route)
                                                       (47.0% logic, 53.0% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_22 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y9.AQ       Tcko                  0.408   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/m_Led_timer_22
    SLICE_X27Y10.B1      net (fanout=2)        0.637   cnc2_4in1Driver/m_Led_timer<22>
    SLICE_X27Y10.B       Tilo                  0.259   cnc2_4in1Driver/m_LedState_FSM_FFd2
                                                       cnc2_4in1Driver/n0025<22>4
    SLICE_X28Y9.B1       net (fanout=2)        0.835   cnc2_4in1Driver/n0025<22>3
    SLICE_X28Y9.BMUX     Tilo                  0.251   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        2.505   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.276ns (3.299ns logic, 3.977ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.555ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_4in1Driver/m_Led_timer_6 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.176ns (Levels of Logic = 3)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_4in1Driver/m_Led_timer_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFGMUX_X3Y16.I0     net (fanout=2)        0.655   IBUFG_CLK_40MHz
    BUFGMUX_X3Y16.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y6.CLK      net (fanout=102)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

  Maximum Data Path at Slow Process Corner: cnc2_4in1Driver/m_Led_timer_6 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.DQ       Tcko                  0.391   cnc2_4in1Driver/m_Led_timer<6>
                                                       cnc2_4in1Driver/m_Led_timer_6
    SLICE_X28Y6.B1       net (fanout=2)        0.873   cnc2_4in1Driver/m_Led_timer<6>
    SLICE_X28Y6.B        Tilo                  0.205   cnc2_4in1Driver/n0025<22>
                                                       cnc2_4in1Driver/n0025<22>2
    SLICE_X28Y9.B5       net (fanout=2)        0.570   cnc2_4in1Driver/n0025<22>1
    SLICE_X28Y9.BMUX     Tilo                  0.251   cnc2_4in1Driver/m_Led_timer<22>
                                                       cnc2_4in1Driver/Mmux_m_Led_Output11
    T5.O                 net (fanout=1)        2.505   led_1_OBUF
    T5.PAD               Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.176ns (3.228ns logic, 3.948ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (R16.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.931ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.826ns (Levels of Logic = 2)
  Clock Path Delay:     0.843ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X51Y7.CLK      net (fanout=880)      1.152   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (-3.481ns logic, 4.324ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y7.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X41Y17.C5      net (fanout=56)       2.362   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X41Y17.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R16.O                net (fanout=1)        2.379   SRI_RTS_1_OBUF
    R16.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.826ns (3.085ns logic, 4.741ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.448ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.327ns (Levels of Logic = 2)
  Clock Path Delay:     0.825ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X47Y6.CLK      net (fanout=880)      1.134   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (-3.481ns logic, 4.306ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y6.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X41Y17.C3      net (fanout=73)       1.863   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X41Y17.CMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_State_FSM_FFd4-In41
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R16.O                net (fanout=1)        2.379   SRI_RTS_1_OBUF
    R16.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.327ns (3.085ns logic, 4.242ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  16.036ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.812ns (Levels of Logic = 2)
  Clock Path Delay:     0.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y22.CLK     net (fanout=880)      1.061   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (-3.481ns logic, 4.233ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y15.B5      net (fanout=56)       1.638   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y15.BMUX    Tilo                  0.261   N85
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        3.141   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.812ns (3.033ns logic, 4.779ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.632ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 2)
  Clock Path Delay:     0.807ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.827   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.111   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X18Y6.CLK      net (fanout=880)      1.116   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (-3.481ns logic, 4.288ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y15.B4      net (fanout=74)       0.931   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y15.BMUX    Tilo                  0.261   N85
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        3.141   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (3.089ns logic, 4.072ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (T14.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.268ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Clock Path Delay:     0.522ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X43Y9.CLK      net (fanout=880)      0.532   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (-1.813ns logic, 2.335ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y9.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.O                net (fanout=1)        1.552   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    T14.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.594ns logic, 1.552ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (R15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.351ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.191ns (Levels of Logic = 1)
  Clock Path Delay:     0.560ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y9.CLK      net (fanout=880)      0.570   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (-1.813ns logic, 2.373ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    R15.O                net (fanout=1)        1.597   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    R15.PAD              Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.594ns logic, 1.597ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (R14.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.877ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 2)
  Clock Path Delay:     0.481ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X35Y22.CLK     net (fanout=880)      0.491   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (-1.813ns logic, 2.294ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y22.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y15.B5      net (fanout=56)       0.996   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X18Y15.BMUX    Tilo                  0.191   N85
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        2.015   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (1.785ns logic, 3.011ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.490ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 2)
  Clock Path Delay:     0.536ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp1599.IMUX.11
    BUFIO2_X1Y7.I        net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X1Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.757   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X18Y6.CLK      net (fanout=880)      0.546   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (-1.813ns logic, 2.349ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y6.CQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y15.B4      net (fanout=74)       0.518   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X18Y15.BMUX    Tilo                  0.191   N85
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    R14.O                net (fanout=1)        2.015   SRI_RTS_0_OBUF
    R14.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (1.821ns logic, 2.533ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 9 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.969ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (SLICE_X22Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.031ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.356ns (Levels of Logic = 3)
  Clock Path Delay:     -3.138ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y35.A2      net (fanout=6)        0.647   g_reset_i
    SLICE_X22Y35.A       Tilo                  0.203   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X22Y23.SR      net (fanout=2)        1.290   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X22Y23.CLK     Trck                  0.228   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      9.356ns (2.002ns logic, 7.354ns route)
                                                       (21.4% logic, 78.6% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -8.075   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X22Y23.CLK     net (fanout=785)      0.805   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -3.138ns (-6.647ns logic, 3.509ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (SLICE_X22Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.034ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.353ns (Levels of Logic = 3)
  Clock Path Delay:     -3.138ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y35.A2      net (fanout=6)        0.647   g_reset_i
    SLICE_X22Y35.A       Tilo                  0.203   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X22Y23.SR      net (fanout=2)        1.290   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X22Y23.CLK     Trck                  0.225   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      9.353ns (1.999ns logic, 7.354ns route)
                                                       (21.4% logic, 78.6% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -8.075   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X22Y23.CLK     net (fanout=785)      0.805   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -3.138ns (-6.647ns logic, 3.509ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (SLICE_X22Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.042ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 3)
  Clock Path Delay:     -3.138ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 1.310   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        5.417   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.261   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y35.A2      net (fanout=6)        0.647   g_reset_i
    SLICE_X22Y35.A       Tilo                  0.203   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X22Y23.SR      net (fanout=2)        1.290   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X22Y23.CLK     Trck                  0.217   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      9.345ns (1.991ns logic, 7.354ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.600   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -8.075   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.542   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X22Y23.CLK     net (fanout=785)      0.805   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -3.138ns (-6.647ns logic, 3.509ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset (SLICE_X25Y24.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.917ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Delay:     -1.181ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        3.441   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.191   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X25Y24.CE      net (fanout=6)        0.635   g_reset_i
    SLICE_X25Y24.CLK     Tckce       (-Th)    -0.181   ML3MST_inst/ml3_logic_root/ml3_core_reset
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.135ns logic, 4.076ns route)
                                                       (21.8% logic, 78.2% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.723   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X25Y24.CLK     net (fanout=785)      0.567   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.181ns (-3.643ns logic, 2.462ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (SLICE_X22Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.298ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.603ns (Levels of Logic = 3)
  Clock Path Delay:     -1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        3.441   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.191   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y35.A2      net (fanout=6)        0.396   g_reset_i
    SLICE_X22Y35.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X22Y24.SR      net (fanout=2)        0.571   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X22Y24.CLK     Tremck      (-Th)    -0.085   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    -------------------------------------------------  ---------------------------
    Total                                      5.603ns (1.195ns logic, 4.408ns route)
                                                       (21.3% logic, 78.7% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.723   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X22Y24.CLK     net (fanout=785)      0.578   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.170ns (-3.643ns logic, 2.473ns route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (SLICE_X22Y24.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.307ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               g_reset_n (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7 (FF)
  Destination Clock:    BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 3)
  Clock Path Delay:     -1.170ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: g_reset_n to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   g_reset_n
                                                       g_reset_n
                                                       g_reset_n_IBUF
                                                       ProtoComp1599.IMUX.9
    SLICE_X22Y35.C2      net (fanout=7)        3.441   g_reset_n_IBUF
    SLICE_X22Y35.CMUX    Tilo                  0.191   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       g_reset_i1
    SLICE_X22Y35.A2      net (fanout=6)        0.396   g_reset_i
    SLICE_X22Y35.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/LBALEDEC_ResetI_inv
                                                       ML3MST_inst/resil_get_lock_OR_502_o1
    SLICE_X22Y24.SR      net (fanout=2)        0.571   ML3MST_inst/resil_get_lock_OR_502_o
    SLICE_X22Y24.CLK     Tremck      (-Th)    -0.094   ML3MST_inst/ml3_logic_root/ml3_core_reset_counter<7>
                                                       ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.204ns logic, 4.408ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/ml3_core_reset_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.887   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.213   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.723   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.291   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X22Y24.CLK     net (fanout=785)      0.578   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.170ns (-3.643ns logic, 2.473ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.015ns.
--------------------------------------------------------------------------------

Paths for end point ERR_LED (B15.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  35.985ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/err1 (FF)
  Destination:          ERR_LED (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Requirement:          40.000ns
  Data Path Delay:      6.970ns (Levels of Logic = 2)
  Clock Path Delay:     -3.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/err1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.827   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -9.232   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.608   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X25Y62.CLK     net (fanout=785)      1.091   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -3.430ns (-7.602ns logic, 4.172ns route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/err1 to ERR_LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.391   ML3MST_inst/ml3_logic_root/err1
                                                       ML3MST_inst/ml3_logic_root/err1
    SLICE_X43Y66.A5      net (fanout=1)        1.458   ML3MST_inst/ml3_logic_root/err1
    SLICE_X43Y66.A       Tilo                  0.259   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/err1l1_INV_0
    B15.O                net (fanout=1)        2.481   ERR_LED_OBUF
    B15.PAD              Tioop                 2.381   ERR_LED
                                                       ERR_LED_OBUF
                                                       ERR_LED
    -------------------------------------------------  ---------------------------
    Total                                      6.970ns (3.031ns logic, 3.939ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
--------------------------------------------------------------------------------

Paths for end point ERR_LED (B15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  2.164ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/err1 (FF)
  Destination:          ERR_LED (PAD)
  Source Clock:         BUFG_CLK_50MHz rising at 0.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 2)
  Clock Path Delay:     -1.620ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: PHY25MHz to ML3MST_inst/ml3_logic_root/err1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   PHY25MHz
                                                       PHY25MHz
                                                       IBUFG_inst_25MHz
                                                       ProtoComp1599.IMUX.31
    BUFIO2_X2Y27.I       net (fanout=1)        1.151   IBUFG_CLK_25MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_25MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -4.843   DCM_SP_inst_25MHz
                                                       DCM_SP_inst_25MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.265   CLK_50MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_50MHz
                                                       BUFG_inst_50MHz
    SLICE_X25Y62.CLK     net (fanout=785)      0.521   BUFG_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                     -1.620ns (-3.899ns logic, 2.279ns route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/err1 to ERR_LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y62.AQ      Tcko                  0.198   ML3MST_inst/ml3_logic_root/err1
                                                       ML3MST_inst/ml3_logic_root/err1
    SLICE_X43Y66.A5      net (fanout=1)        0.883   ML3MST_inst/ml3_logic_root/err1
    SLICE_X43Y66.A       Tilo                  0.156   ML3MST_inst/ml3_logic_root/ml3_flame_control/ml3_flmtx_status_FSM_FFd43-In11
                                                       ML3MST_inst/err1l1_INV_0
    B15.O                net (fanout=1)        1.626   ERR_LED_OBUF
    B15.PAD              Tioop                 1.396   ERR_LED
                                                       ERR_LED_OBUF
                                                       ERR_LED
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (1.750ns logic, 2.509ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.422ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D12.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y70.CLK0   net (fanout=45)       1.639   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.519ns logic, 2.344ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y70.OQ     Tockq                 0.842   TXD1T1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD1
    D12.O                net (fanout=1)        0.311   TXD1T1_OBUF
    D12.PAD              Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (D11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.578ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.863ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X22Y71.CLK0   net (fanout=45)       1.639   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.519ns logic, 2.344ns route)
                                                       (39.3% logic, 60.7% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X22Y71.OQ     Tockq                 0.842   TXD1T3_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD3
    D11.O                net (fanout=1)        0.311   TXD1T3_OBUF
    D11.PAD              Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.581ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     3.860ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.705   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.209   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=45)       1.636   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.860ns (1.519ns logic, 2.341ns route)
                                                       (39.4% logic, 60.6% route)

  Maximum Data Path at Slow Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.842   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.311   TXD1T2_OBUF
    E11.PAD              Tioop                 2.381   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (3.223ns logic, 0.311ns route)
                                                       (91.2% logic, 8.8% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (A11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.773ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y68.CLK0   net (fanout=45)       0.720   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y68.OQ     Tockq                 0.336   TXD1T0_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD0
    A11.O                net (fanout=1)        0.319   TXD1T0_OBUF
    A11.PAD              Tioop                 1.396   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TX_EN1 (C11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.773ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X15Y69.CLK0   net (fanout=45)       0.720   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X15Y69.OQ     Tockq                 0.336   TX_EN1_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXEN
    C11.O                net (fanout=1)        0.319   TX_EN1_OBUF
    C11.PAD              Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (E11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.820ns (clock arrival + clock path + data path - uncertainty)
  Source:               ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_CLK_Tx_25MHz rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     1.845ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C10.I                Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp1599.IMUX.3
    BUFGMUX_X3Y8.I0      net (fanout=1)        0.205   IBUFG_CLK_Tx_25MHz
    BUFGMUX_X3Y8.O       Tgi0o                 0.059   BUFG_inst_TX_CLK
                                                       BUFG_inst_TX_CLK
    OLOGIC_X21Y70.CLK0   net (fanout=45)       0.818   BUFG_CLK_Tx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.822ns logic, 1.023ns route)
                                                       (44.6% logic, 55.4% route)

  Minimum Data Path at Fast Process Corner: ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X21Y70.OQ     Tockq                 0.336   TXD1T2_OBUF
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0TXD2
    E11.O                net (fanout=1)        0.268   TXD1T2_OBUF
    E11.PAD              Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.366ns.
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (SLICE_X34Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.634ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T2 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.709ns (Levels of Logic = 1)
  Clock Path Delay:     2.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T2 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A12.I                Tiopi                 1.310   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp1599.IMUX.26
    SLICE_X34Y78.CX      net (fanout=1)        2.313   RXD1T2_IBUF
    SLICE_X34Y78.CLK     Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    -------------------------------------------------  ---------------------------
    Total                                      3.709ns (1.396ns logic, 2.313ns route)
                                                       (37.6% logic, 62.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y78.CLK     net (fanout=16)       0.789   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.323ns logic, 1.045ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (SLICE_X34Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.659ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T3 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Clock Path Delay:     2.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T3 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B12.I                Tiopi                 1.310   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp1599.IMUX.27
    SLICE_X34Y78.DX      net (fanout=1)        2.288   RXD1T3_IBUF
    SLICE_X34Y78.CLK     Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.396ns logic, 2.288ns route)
                                                       (37.9% logic, 62.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y78.CLK     net (fanout=16)       0.789   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.323ns logic, 1.045ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (SLICE_X34Y78.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.693ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RXD1T1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Delay:     2.368ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RXD1T1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A13.I                Tiopi                 1.310   RXD1T1
                                                       RXD1T1
                                                       RXD1T1_IBUF
                                                       ProtoComp1599.IMUX.25
    SLICE_X34Y78.BX      net (fanout=1)        2.254   RXD1T1_IBUF
    SLICE_X34Y78.CLK     Tdick                 0.086   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.396ns logic, 2.254ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.256   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y78.CLK     net (fanout=16)       0.789   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.368ns (1.323ns logic, 1.045ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (SLICE_X30Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.451ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 1)
  Clock Path Delay:     3.220ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_ER1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E10.I                Tiopi                 1.126   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp1599.IMUX.28
    SLICE_X30Y76.DX      net (fanout=1)        1.520   RX_ER1_IBUF
    SLICE_X30Y76.CLK     Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_er_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.176ns logic, 1.520ns route)
                                                       (43.6% logic, 56.4% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X30Y76.CLK     net (fanout=16)       1.052   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.519ns logic, 1.701ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (SLICE_X47Y75.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.800ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_DV1 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.130ns (Levels of Logic = 1)
  Clock Path Delay:     3.305ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RX_DV1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F10.I                Tiopi                 1.126   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp1599.IMUX.29
    SLICE_X47Y75.AX      net (fanout=1)        1.956   RX_DV1_IBUF
    SLICE_X47Y75.CLK     Tckdi       (-Th)    -0.048   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rx_dv_d
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (1.174ns logic, 1.956ns route)
                                                       (37.5% logic, 62.5% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X47Y75.CLK     net (fanout=16)       1.137   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.519ns logic, 1.786ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (SLICE_X34Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      33.878ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T0 (PAD)
  Destination:          ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0 (FF)
  Destination Clock:    BUFG_CLK_Rx_25MHz rising at 0.000ns
  Requirement:          34.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Delay:     3.240ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: RXD1T0 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C13.I                Tiopi                 1.126   RXD1T0
                                                       RXD1T0
                                                       RXD1T0_IBUF
                                                       ProtoComp1599.IMUX.24
    SLICE_X34Y78.AX      net (fanout=1)        1.967   RXD1T0_IBUF
    SLICE_X34Y78.CLK     Tckdi       (-Th)    -0.050   ML3MST_inst/ml3_logic_root/ml3_flame_control/phy0_rxd_d<3>
                                                       ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.176ns logic, 1.967ns route)
                                                       (37.4% logic, 62.6% route)

  Maximum Clock Path at Slow Process Corner: RX_CLK1 to ML3MST_inst/ml3_logic_root/ml3_flame_control/FDCE_P0RXD0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B10.I                Tiopi                 1.310   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp1599.IMUX.1
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.649   IBUFG_CLK_Rx_25MHz
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   BUFG_inst_RX_CLK
                                                       BUFG_inst_RX_CLK
    SLICE_X34Y78.CLK     net (fanout=16)       1.072   BUFG_CLK_Rx_25MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.519ns logic, 1.721ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     21.312ns|     24.174ns|            0|            0|     36970681|       487326|
| TS_CLK_80MHz                  |     12.500ns|     12.087ns|          N/A|            0|            0|       487326|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PHY25MHz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PHY25MHz                    |     40.000ns|     16.000ns|     39.456ns|            0|            0|            0|      1538823|
| TS_CLK_50MHz                  |     20.000ns|     19.728ns|          N/A|            0|            0|      1538823|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock PHY25MHz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
g_reset_n   |   12.969(R)|      SLOW  |   -5.917(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RXD1T0      |    1.136(R)|      SLOW  |    0.122(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T1      |    1.307(R)|      SLOW  |   -0.040(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T2      |    1.366(R)|      SLOW  |   -0.101(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RXD1T3      |    1.341(R)|      SLOW  |   -0.077(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_DV1      |    1.029(R)|      SLOW  |    0.200(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
RX_ER1      |    0.683(R)|      SLOW  |    0.549(R)|      SLOW  |BUFG_CLK_Rx_25MHz |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MPGA        |    1.671(R)|      SLOW  |   -0.375(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
MPGB        |    2.235(R)|      SLOW  |   -0.754(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    3.255(R)|      SLOW  |   -0.735(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    2.752(R)|      SLOW  |   -0.418(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
g_reset_n   |    9.155(R)|      SLOW  |   -2.639(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
            |   14.033(R)|      SLOW  |   -1.422(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI     |    3.691(R)|      SLOW  |   -1.701(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n     |    2.649(R)|      SLOW  |   -0.289(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    2.855(R)|      SLOW  |   -0.478(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.907(R)|      SLOW  |   -1.164(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock PHY25MHz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ERR_LED     |         4.015(R)|      SLOW  |         2.164(R)|      FAST  |BUFG_CLK_50MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
TXD1T0      |         7.372(R)|      SLOW  |         3.773(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T1      |         7.422(R)|      SLOW  |         3.823(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T2      |         7.419(R)|      SLOW  |         3.820(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TXD1T3      |         7.422(R)|      SLOW  |         3.823(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
TX_EN1      |         7.372(R)|      SLOW  |         3.773(R)|      FAST  |BUFG_CLK_Tx_25MHz |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         8.964(R)|      SLOW  |         4.490(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         9.069(R)|      SLOW  |         4.630(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.363(R)|      SLOW  |         3.268(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.448(R)|      SLOW  |         3.351(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         8.898(R)|      SLOW  |         4.914(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.686(R)|      SLOW  |         5.286(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock PHY25MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   19.728|         |         |         |
g_clk          |   24.499|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |    3.149|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   12.373|    3.997|    4.708|    2.819|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY25MHz       |   14.212|         |         |         |
g_clk          |   16.430|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 13.744; Ideal Clock Offset To Actual Clock -5.339; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
MPGA              |    1.671(R)|      SLOW  |   -0.375(R)|      FAST  |   23.329|    0.375|       11.477|
MPGB              |    2.235(R)|      SLOW  |   -0.754(R)|      FAST  |   22.765|    0.754|       11.006|
SRI_RX<0>         |    3.255(R)|      SLOW  |   -0.735(R)|      FAST  |   21.745|    0.735|       10.505|
SRI_RX<1>         |    2.752(R)|      SLOW  |   -0.418(R)|      FAST  |   22.248|    0.418|       10.915|
g_reset_n         |    9.155(R)|      SLOW  |   -2.639(R)|      FAST  |   15.845|    2.639|        6.603|
                  |   14.033(R)|      SLOW  |   -1.422(R)|      FAST  |   10.967|    1.422|        4.773|
iLIO_DI           |    3.691(R)|      SLOW  |   -1.701(R)|      FAST  |   21.309|    1.701|        9.804|
lb_cs_n           |    2.649(R)|      SLOW  |   -0.289(R)|      FAST  |   22.351|    0.289|       11.031|
lb_rd_n           |    2.855(R)|      SLOW  |   -0.478(R)|      FAST  |   22.145|    0.478|       10.833|
lb_wr_n           |    3.907(R)|      SLOW  |   -1.164(R)|      FAST  |   21.093|    1.164|        9.964|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      14.033|         -  |      -0.289|         -  |   10.967|    0.289|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 40 ns VALID 40 ns BEFORE COMP "PHY25MHz" "RISING";
Worst Case Data Window 7.052; Ideal Clock Offset To Actual Clock -10.557; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
g_reset_n         |   12.969(R)|      SLOW  |   -5.917(R)|      FAST  |   27.031|    5.917|       10.557|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.969|         -  |      -5.917|         -  |   27.031|    5.917|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 6 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 1.915; Ideal Clock Offset To Actual Clock 14.409; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    1.136(R)|      SLOW  |    0.122(R)|      SLOW  |    4.864|   33.878|      -14.507|
RXD1T1            |    1.307(R)|      SLOW  |   -0.040(R)|      SLOW  |    4.693|   34.040|      -14.674|
RXD1T2            |    1.366(R)|      SLOW  |   -0.101(R)|      SLOW  |    4.634|   34.101|      -14.734|
RXD1T3            |    1.341(R)|      SLOW  |   -0.077(R)|      SLOW  |    4.659|   34.077|      -14.709|
RX_DV1            |    1.029(R)|      SLOW  |    0.200(R)|      SLOW  |    4.971|   33.800|      -14.414|
RX_ER1            |    0.683(R)|      SLOW  |    0.549(R)|      SLOW  |    5.317|   33.451|      -14.067|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.366|         -  |       0.549|         -  |    4.634|   33.451|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.323 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        8.964|      SLOW  |        4.490|      FAST  |         2.601|
SRI_RTS<1>                                     |        9.069|      SLOW  |        4.630|      FAST  |         2.706|
SRI_TX<0>                                      |        6.363|      SLOW  |        3.268|      FAST  |         0.000|
SRI_TX<1>                                      |        6.448|      SLOW  |        3.351|      FAST  |         0.085|
lb_int                                         |        8.898|      SLOW  |        4.914|      FAST  |         2.535|
led_1                                          |       10.686|      SLOW  |        5.286|      FAST  |         4.323|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 40 ns AFTER COMP "PHY25MHz";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
ERR_LED                                        |        4.015|      SLOW  |        2.164|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 0.050 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.372|      SLOW  |        3.773|      FAST  |         0.000|
TXD1T1                                         |        7.422|      SLOW  |        3.823|      FAST  |         0.050|
TXD1T2                                         |        7.419|      SLOW  |        3.820|      FAST  |         0.047|
TXD1T3                                         |        7.422|      SLOW  |        3.823|      FAST  |         0.050|
TX_EN1                                         |        7.372|      SLOW  |        3.773|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39148292 paths, 2 nets, and 51258 connections

Design statistics:
   Minimum period:  21.312ns{1}   (Maximum frequency:  46.922MHz)
   Maximum net skew:   0.393ns
   Minimum input required time before clock:  14.033ns
   Minimum output required time after clock:  10.686ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:45:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 272 MB



