Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 07:35:32 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_83/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                  349        0.008        0.000                      0                  349        2.011        0.000                       0                   350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.286}        4.572           218.723         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.005        0.000                      0                  349        0.008        0.000                      0                  349        2.011        0.000                       0                   350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.286ns period=4.572ns})
  Destination:            demux/sel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.286ns period=4.572ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.572ns  (vclock rise@4.572ns - vclock rise@0.000ns)
  Data Path Delay:        4.522ns  (logic 2.003ns (44.295%)  route 2.519ns (55.705%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 6.514 - 4.572 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.461ns (routing 0.582ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.531ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=349, routed)         1.461     2.407    demux/CLK
    SLICE_X107Y495       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y495       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.486 r  demux/sel_reg[1]/Q
                         net (fo=14, routed)          0.222     2.708    demux/sel[1]
    SLICE_X106Y495       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.946 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.279     3.225    p_1_in[6]
    SLICE_X107Y490       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.349 r  sel[8]_i_247/O
                         net (fo=1, routed)           0.014     3.363    demux/sel[8]_i_201[0]
    SLICE_X107Y490       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.519 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.545    demux/sel_reg[8]_i_213_n_0
    SLICE_X107Y491       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.622 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.262     3.884    demux_n_9
    SLICE_X106Y492       LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.002 r  sel[8]_i_136/O
                         net (fo=2, routed)           0.233     4.235    sel[8]_i_136_n_0
    SLICE_X106Y492       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     4.285 r  sel[8]_i_143/O
                         net (fo=1, routed)           0.008     4.293    demux/sel[8]_i_73_0[5]
    SLICE_X106Y492       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     4.408 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.434    demux/sel_reg[8]_i_81_n_0
    SLICE_X106Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.510 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.331     4.841    demux_n_89
    SLICE_X104Y492       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.070     4.911 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.134     5.045    sel[8]_i_32_n_0
    SLICE_X104Y492       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.096 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.118    demux/sel[8]_i_25_0[5]
    SLICE_X104Y492       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.277 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.303    demux/sel_reg[8]_i_19_n_0
    SLICE_X104Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.359 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.319     5.678    demux_n_104
    SLICE_X104Y494       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.884 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.123     6.007    sel_reg[8]_i_18_n_11
    SLICE_X104Y495       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.046 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     6.061    demux/sel_reg[5]_0[6]
    SLICE_X104Y495       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.178 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.204    demux/sel_reg[8]_i_4_n_0
    SLICE_X104Y496       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.280 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.326     6.606    demux/sel_reg[8]_i_5_n_14
    SLICE_X107Y496       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.657 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.061     6.718    demux/sel[3]_i_2_n_0
    SLICE_X107Y496       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     6.863 r  demux/sel[2]_i_1/O
                         net (fo=1, routed)           0.066     6.929    demux/sel20_in[2]
    SLICE_X107Y496       FDRE                                         r  demux/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.572     4.572 r  
    AP13                                              0.000     4.572 r  clk (IN)
                         net (fo=0)                   0.000     4.572    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.917 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.917    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.917 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.204    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.228 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=349, routed)         1.286     6.514    demux/CLK
    SLICE_X107Y496       FDRE                                         r  demux/sel_reg[2]/C
                         clock pessimism              0.431     6.945    
                         clock uncertainty           -0.035     6.909    
    SLICE_X107Y496       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.934    demux/sel_reg[2]
  -------------------------------------------------------------------
                         required time                          6.934    
                         arrival time                          -6.929    
  -------------------------------------------------------------------
                         slack                                  0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 demux/genblk1[297].z_reg[297][3]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.286ns period=4.572ns})
  Destination:            genblk1[297].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.286ns period=4.572ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.060ns (46.512%)  route 0.069ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Net Delay (Source):      1.285ns (routing 0.531ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.582ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=349, routed)         1.285     1.941    demux/CLK
    SLICE_X109Y491       FDRE                                         r  demux/genblk1[297].z_reg[297][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y491       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.001 r  demux/genblk1[297].z_reg[297][3]/Q
                         net (fo=1, routed)           0.069     2.070    genblk1[297].reg_in/D[3]
    SLICE_X109Y492       FDRE                                         r  genblk1[297].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=349, routed)         1.485     2.431    genblk1[297].reg_in/CLK
    SLICE_X109Y492       FDRE                                         r  genblk1[297].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.432     1.999    
    SLICE_X109Y492       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.061    genblk1[297].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.286 }
Period(ns):         4.572
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.572       3.282      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.286       2.011      SLICE_X108Y489  demux/genblk1[255].z_reg[255][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.286       2.011      SLICE_X111Y490  demux/genblk1[240].z_reg[240][4]/C



