Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 28 11:29:44 2018
| Host         : dhcp196-189.ece.uw.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file loopback128gbps_control_sets_placed.rpt
| Design       : loopback128gbps
| Device       : xc7k325t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   317 |
| Unused register locations in slices containing registers |   838 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4348 |         1042 |
| No           | No                    | Yes                    |             127 |           47 |
| No           | Yes                   | No                     |            1465 |          422 |
| Yes          | No                    | No                     |            2066 |          556 |
| Yes          | No                    | Yes                    |             944 |          389 |
| Yes          | Yes                   | No                     |             492 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                  | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                            |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                             |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                 | lane_loop[2].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                             |                2 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                 | lane_loop[1].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                             |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                 | lane_loop[0].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                1 |              4 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                 | lane_loop[3].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                 |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]                                                                                                                                            |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                |                1 |              4 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/active_sl_den_mask_reg[0][0]                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_berr_r_reg[0][0]                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              4 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r_reg[0][0]                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                2 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              5 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                1 |              5 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                       |                1 |              5 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                               |                2 |              6 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              6 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                       |                2 |              6 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                2 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                       |                2 |              6 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                3 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/clear                                                                                                                                                             |                3 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                             | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                          | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                     |                2 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                       |                1 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                       |                4 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                       |                2 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                       |                2 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                       |                3 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                       |                1 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                       |                3 |              7 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                       |                1 |              7 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                          |                3 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                          |                4 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                          |                2 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                          |                3 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                1 |              8 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | rst_i_IBUF                                                                                                                                                                                            |                9 |              9 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                  |                2 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                3 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                          |                8 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                       |                3 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                       |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                       |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                       |                4 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                4 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                       |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                       |                3 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                  |                2 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                          |                4 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                  |                2 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                          |                5 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                2 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                             |                                                                                                                                                                                                       |                3 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                            | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                  |                3 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                         |                                                                                                                                                                                                       |                3 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                          |                6 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                2 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                          |                5 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                          |                7 |             10 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                2 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                          |                3 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                          |                7 |             10 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                            | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |                4 |             10 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                          |                7 |             10 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                6 |             11 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                           |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |             16 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                6 |             16 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                7 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                2 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                   |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                7 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                   |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                           |                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                6 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                          |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                       |                2 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                           |                                                                                                                                                                                                       |                7 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                           |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             16 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                   |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                       |                4 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                   |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                               |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                            |                                                                                                                                                                                                       |                5 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             16 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                            |                                                                                                                                                                                                       |                3 |             16 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                5 |             17 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             17 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/addr_reg[0]                                                                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                5 |             17 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                3 |             18 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             18 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                3 |             18 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                9 |             23 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                3 |             24 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             24 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                8 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                6 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                4 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             25 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                5 |             25 |
|  Map0clk/inst/clk_o       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                6 |             28 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]                                                                                                                    |                4 |             28 |
|  Map0clk/inst/clk_o       | lane_loop[3].Map2/Map2gb66to32/E[0]                                                                                                                                                                          | rst_i_IBUF                                                                                                                                                                                            |                8 |             32 |
|  Map0clk/inst/clk_o       | lane_loop[0].Map2/Map2gb66to32/E[0]                                                                                                                                                                          | rst_i_IBUF                                                                                                                                                                                            |                8 |             32 |
|  Map0clk/inst/clk_o       | lane_loop[2].Map2/Map2gb66to32/E[0]                                                                                                                                                                          | rst_i_IBUF                                                                                                                                                                                            |                8 |             32 |
|  Map0clk/inst/clk_o       | lane_loop[1].Map2/Map2gb66to32/E[0]                                                                                                                                                                          | rst_i_IBUF                                                                                                                                                                                            |                9 |             32 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                       |                7 |             33 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                       |                9 |             33 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                       |               10 |             33 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                         |                                                                                                                                                                                                       |                9 |             33 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               14 |             42 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               16 |             42 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               13 |             42 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                            |               15 |             42 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               10 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               10 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                8 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                7 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               10 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               11 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               11 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |                9 |             49 |
|  Map0clk/inst/clk_o       | lane_loop[3].Map2/Map2gb66to32/read_o                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               15 |             58 |
|  Map0clk/inst/clk_o       | lane_loop[2].Map2/Map2gb66to32/read_o                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               16 |             58 |
|  Map0clk/inst/clk_o       | lane_loop[1].Map2/Map2gb66to32/read_o                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               15 |             58 |
|  Map0clk/inst/clk_o       | lane_loop[0].Map2/Map2gb66to32/read_o                                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               17 |             58 |
|  Map0clk/inst/clk_o       | lane_loop[2].Map1/current_data_s[63]_i_1_n_0                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                            |               16 |             64 |
|  Map0clk/inst/clk_o       | lane_loop[1].Map1/current_data_s[63]_i_1_n_0                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                            |               16 |             64 |
|  Map0clk/inst/clk_o       | lane_loop[0].Map1/current_data_s[63]_i_1_n_0                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                            |               16 |             64 |
|  Map0clk/inst/clk_o       | lane_loop[3].Map1/current_data_s[63]_i_1_n_0                                                                                                                                                                 | rst_i_IBUF                                                                                                                                                                                            |               16 |             64 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               15 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               15 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               13 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               15 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               14 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               15 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               13 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                    |                                                                                                                                                                                                       |               12 |             89 |
|  Map0clk/inst/clk_o       | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               29 |             99 |
|  Map0clk/inst/clk_o       | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               27 |             99 |
|  Map0clk/inst/clk_o       | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               27 |             99 |
|  Map0clk/inst/clk_o       | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               28 |             99 |
|  Map0clk/inst/clk_o       | lane_loop[2].Map2/Map2gb66to32/buffer96_s[95]_i_1_n_0                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               70 |            102 |
|  Map0clk/inst/clk_o       | lane_loop[1].Map2/Map2gb66to32/buffer96_s[95]_i_1_n_0                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               64 |            102 |
|  Map0clk/inst/clk_o       | lane_loop[0].Map2/Map2gb66to32/buffer96_s[95]_i_1_n_0                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               62 |            102 |
|  Map0clk/inst/clk_o       | lane_loop[3].Map2/Map2gb66to32/buffer96_s[95]_i_1_n_0                                                                                                                                                        | rst_i_IBUF                                                                                                                                                                                            |               65 |            102 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[3].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                          |               50 |            198 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[2].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                          |               53 |            198 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[1].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                          |               39 |            198 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              | lane_loop[0].MapILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/probeDelay1_reg[0]                                                                                                          |               49 |            198 |
|  Map0clk/inst/clk_o       |                                                                                                                                                                                                              |                                                                                                                                                                                                       |             1153 |           5205 |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


