library IEEE;
use IEEE.std_logic_1164.all;

entity adapt_frequence_interruptions is
	port (
		CLOCK_SLOW : in std_logic;
		signal_FAST  : in std_logic;           
		signal_adapted   : out std_logic       
	);
end entity adapt_frequence_interruptions;

architecture a of adapt_frequence_interruptions is

signal compteur : integer := 0;

begin
	process(signal_adapted)
	begin
		if rising_edge(signal_FAST) then
		
		end if;
	end process;

end architecture a;