<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_SPI_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_SPI_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_spi.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_spi.html#a2afcd7d531db13e01a71019d9836645f">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_spi.html#a2afcd7d531db13e01a71019d9836645f">SPI_CR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_spi.html#adcb78d149ca46734cca20e92fe5c5df3">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_spi.html#adcb78d149ca46734cca20e92fe5c5df3">SPI_MR</a>;        </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_spi.html#ad863a97aff5b0105ec7b7832c9c9d5b9">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_spi.html#ad863a97aff5b0105ec7b7832c9c9d5b9">SPI_RDR</a>;       </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_spi.html#a1e44fe8f0a485ebcfafafdfe4050479f">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_spi.html#a1e44fe8f0a485ebcfafafdfe4050479f">SPI_TDR</a>;       </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_spi.html#a24bb51b14e9aaaa521f4950a07751b17">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_spi.html#a24bb51b14e9aaaa521f4950a07751b17">SPI_SR</a>;        </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_spi.html#a5604935df74754cb0a89f2a46fcb97a4">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_spi.html#a5604935df74754cb0a89f2a46fcb97a4">SPI_IER</a>;       </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_spi.html#ad9190864c23e0427361aa31fb882eeb6">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_spi.html#ad9190864c23e0427361aa31fb882eeb6">SPI_IDR</a>;       </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_spi.html#a94f2cc5c2caaf4e2c2a24b98500163dd">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_spi.html#a94f2cc5c2caaf4e2c2a24b98500163dd">SPI_IMR</a>;       </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_spi.html#a816fc033482391c1452898ef21cd9bd8">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[4];</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_spi.html#ac0bd298a1135d99f57cd5a60eef8fa9b">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SPI_CSR[4];    </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_spi.html#a90761e443c4b22273a0ba201b3dba8c4">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[41];</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_spi.html#a9d12adc5df003577b54648e1a95414f6">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_spi.html#a9d12adc5df003577b54648e1a95414f6">SPI_WPMR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_spi.html#a7e6974ac3c1eb589979648a29c121aac">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_spi.html#a7e6974ac3c1eb589979648a29c121aac">SPI_WPSR</a>;      </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;} <a class="code" href="struct_spi.html">Spi</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* -------- SPI_CR : (SPI Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga18e49c9e57711f924dfedfd2f0ed649c">   63</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6033c504d035c6742001457c4af46117">   64</a></span>&#160;<span class="preprocessor">#define SPI_CR_SPIDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gae38a67df1f3efd301c202f553c2731b3">   65</a></span>&#160;<span class="preprocessor">#define SPI_CR_SWRST (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaee7187afaf8a064de2b4386d5ca386b2">   66</a></span>&#160;<span class="preprocessor">#define SPI_CR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_MR : (SPI Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">   68</a></span>&#160;<span class="preprocessor">#define SPI_MR_MSTR (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga9ca9841edc87c230a7133e73225eace4">   69</a></span>&#160;<span class="preprocessor">#define SPI_MR_PS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaabed13bbc11a6de9dd4973503c65efb1">   70</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCSDEC (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gad83d639a5fcafd4e97017d4cc9fb8975">   71</a></span>&#160;<span class="preprocessor">#define SPI_MR_MODFDIS (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab353dbc5ae459b9babad4a2b3cc1be97">   72</a></span>&#160;<span class="preprocessor">#define SPI_MR_WDRBT (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab385ebbd203f156ff46a39ea17755452">   73</a></span>&#160;<span class="preprocessor">#define SPI_MR_LLB (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga98bb8412434c4013fe81a209876a936d">   74</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Pos 16</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga204505b639ffd30a0b3fe42cdaf5754c">   75</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS_Msk (0xfu &lt;&lt; SPI_MR_PCS_Pos) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga7c6b524f610c76238ca9e4cb24ccb603">   76</a></span>&#160;<span class="preprocessor">#define SPI_MR_PCS(value) ((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabf2b423c0da7c1324db52c625d476049">   77</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Pos 24</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga9ba686c6d3aba29bfa363b65ddd16877">   78</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS_Msk (0xffu &lt;&lt; SPI_MR_DLYBCS_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga375e18a7ef3cfdfd1bdfafcc3c9235de">   79</a></span>&#160;<span class="preprocessor">#define SPI_MR_DLYBCS(value) ((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x08) Receive Data Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga3c3b4a9abdcc8edbd135513a88460bfc">   81</a></span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Pos 0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga09e45fbff420a0436869160ea3e96b4b">   82</a></span>&#160;<span class="preprocessor">#define SPI_RDR_RD_Msk (0xffffu &lt;&lt; SPI_RDR_RD_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6a9992a6cca823fbe997b6045451aa6d">   83</a></span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Pos 16</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga2dd5820a581e24546853af787e511dbd">   84</a></span>&#160;<span class="preprocessor">#define SPI_RDR_PCS_Msk (0xfu &lt;&lt; SPI_RDR_PCS_Pos) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_TDR : (SPI Offset: 0x0C) Transmit Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga9b2a421f5088b3753b4a067fdd96e9c9">   86</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Pos 0</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabbaac983bfec5d0d9a48192c549e2581">   87</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD_Msk (0xffffu &lt;&lt; SPI_TDR_TD_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6ce99dec36e2a21756edb67f34ce7884">   88</a></span>&#160;<span class="preprocessor">#define SPI_TDR_TD(value) ((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga73461db4882d2fc9f46965ca39cfa5db">   89</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Pos 16</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">   90</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS_Msk (0xfu &lt;&lt; SPI_TDR_PCS_Pos) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabe73c458c7378a83a85454f37e62030c">   91</a></span>&#160;<span class="preprocessor">#define SPI_TDR_PCS(value) ((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6cafe9086ebb0a0b39ada838a98528bc">   92</a></span>&#160;<span class="preprocessor">#define SPI_TDR_LASTXFER (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab1016447bf7e9804ded0679d3acceb6c">   94</a></span>&#160;<span class="preprocessor">#define SPI_SR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga83c040f5551321ce4d005ed71ae179ad">   95</a></span>&#160;<span class="preprocessor">#define SPI_SR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabaa043349833dc7b8138969c64f63adf">   96</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaf26d14d58b00dde1fc4e9b6ee306f187">   97</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabeda016ebc9ea6b515755cd56e78a8fe">   98</a></span>&#160;<span class="preprocessor">#define SPI_SR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga84407cd4d97c87ff79ddf135427ecfe4">   99</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">  100</a></span>&#160;<span class="preprocessor">#define SPI_SR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gae7580fa93c7e03c5bb5538abc0dfc152">  101</a></span>&#160;<span class="preprocessor">#define SPI_SR_SPIENS (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga1105f94156b60c5ee82de84925b30178">  103</a></span>&#160;<span class="preprocessor">#define SPI_IER_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga04e042ee66fcf2a93c27921abca640e4">  104</a></span>&#160;<span class="preprocessor">#define SPI_IER_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga052ed154bfbc9fa3aa97e3a3aa619687">  105</a></span>&#160;<span class="preprocessor">#define SPI_IER_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga34a22f2529e88361ef639e93eb318659">  106</a></span>&#160;<span class="preprocessor">#define SPI_IER_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaccb704204fcb7d07ca807b608c3e19ca">  107</a></span>&#160;<span class="preprocessor">#define SPI_IER_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga0113a457347e793c91055a4edb98e5a3">  108</a></span>&#160;<span class="preprocessor">#define SPI_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga1ff8797fb0a9d82230514cd9d5caac59">  109</a></span>&#160;<span class="preprocessor">#define SPI_IER_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabdb3e78af146a108e460424053a9db92">  111</a></span>&#160;<span class="preprocessor">#define SPI_IDR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga87757165dbe02f10c128f465eec220ba">  112</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga30165a04bb5f28d0b4868be8474acf1c">  113</a></span>&#160;<span class="preprocessor">#define SPI_IDR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga2d169c1bd619fe85b3387b374f580b09">  114</a></span>&#160;<span class="preprocessor">#define SPI_IDR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga728d5a8cad7c29250360f0157b5e8f79">  115</a></span>&#160;<span class="preprocessor">#define SPI_IDR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaddf4b26c2541629e1997132e50178b4f">  116</a></span>&#160;<span class="preprocessor">#define SPI_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga795088b6ea6b89af56c9d5bd3bba66cb">  117</a></span>&#160;<span class="preprocessor">#define SPI_IDR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gacba1530f6c28a001ec4c36c25d391cdf">  119</a></span>&#160;<span class="preprocessor">#define SPI_IMR_RDRF (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga1ae4f282e180509cbb5e8b19598243b9">  120</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TDRE (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga8a2186d7a3469d20ed526dd3678bcbf2">  121</a></span>&#160;<span class="preprocessor">#define SPI_IMR_MODF (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">  122</a></span>&#160;<span class="preprocessor">#define SPI_IMR_OVRES (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga19e20161f498a459839b5b2b1e45be4b">  123</a></span>&#160;<span class="preprocessor">#define SPI_IMR_NSSR (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gad4614e5714a116d626d45bb98fabac74">  124</a></span>&#160;<span class="preprocessor">#define SPI_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga4b17e314a7181955c68b713a74d2a386">  125</a></span>&#160;<span class="preprocessor">#define SPI_IMR_UNDES (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SPI_CSR[4] : (SPI Offset: 0x30) Chip Select Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaa32540a52ce9bec344c733e63578c1e5">  127</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CPOL (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab1ac2d1468b0bcaf5699b4f7ca338278">  128</a></span>&#160;<span class="preprocessor">#define SPI_CSR_NCPHA (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaf55a6eabcdcc72e93d8316de76e22f0f">  129</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSNAAT (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaa80e81d8dc4efe289e56e31f04896bb1">  130</a></span>&#160;<span class="preprocessor">#define SPI_CSR_CSAAT (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga258e39598582afc45f14b9ef8cdf42fe">  131</a></span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Pos 4</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga9f4c680f57d1ded5c34993cffc91bd94">  132</a></span>&#160;<span class="preprocessor">#define SPI_CSR_BITS_Msk (0xfu &lt;&lt; SPI_CSR_BITS_Pos) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga8549c361b375d157602dee315513c150">  133</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_8_BIT (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab02437662c1d559ea485ac7d39e88dba">  134</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_9_BIT (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6fc81b52de5354cd3b92615ad1b55496">  135</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_10_BIT (0x2u &lt;&lt; 4) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga0cb17f459512707bd7d1dd718a3abe6e">  136</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_11_BIT (0x3u &lt;&lt; 4) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga4d7b32df6f855f2dddf62b27a61c167f">  137</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_12_BIT (0x4u &lt;&lt; 4) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">  138</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_13_BIT (0x5u &lt;&lt; 4) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga9f50944da65963d4e710e798eb1b4ffb">  139</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_14_BIT (0x6u &lt;&lt; 4) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga421d68bc73d5065443e29cdd9f3fc2d8">  140</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_15_BIT (0x7u &lt;&lt; 4) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">  141</a></span>&#160;<span class="preprocessor">#define   SPI_CSR_BITS_16_BIT (0x8u &lt;&lt; 4) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gae6ae17c888b48816bf0e11a161d8ac71">  142</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Pos 8</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">  143</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR_Msk (0xffu &lt;&lt; SPI_CSR_SCBR_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga79a3b403edc0716791844ff68b28f345">  144</a></span>&#160;<span class="preprocessor">#define SPI_CSR_SCBR(value) ((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga6e819d6b871a3792ec34ccb65bc0d408">  145</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Pos 16</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gaa09d39f94f35fb03298dc0fd811d86b5">  146</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS_Msk (0xffu &lt;&lt; SPI_CSR_DLYBS_Pos) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga3941994b67e6d6f31e1bf2c5be54a20a">  147</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBS(value) ((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gae954fb84cf6a98ba767786c6bf99b8ea">  148</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Pos 24</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gacfa9a89f587873cca6797fb1a3a1f76d">  149</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT_Msk (0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga83472baced06540c97a84138c4e0921c">  150</a></span>&#160;<span class="preprocessor">#define SPI_CSR_DLYBCT(value) ((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* -------- SPI_WPMR : (SPI Offset: 0xE4) Write Protection Control Register -------- */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gabac843beb0be37bdb38953c1180c7761">  152</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga554eabdaa35d2efa16e3b68128386a2c">  153</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga7254c94ec647be0fb21569bd816dff76">  154</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SPI_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga7ff5b005cf613283c146a3d682a80c4b">  155</a></span>&#160;<span class="preprocessor">#define SPI_WPMR_WPKEY(value) ((SPI_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* -------- SPI_WPSR : (SPI Offset: 0xE8) Write Protection Status Register -------- */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga2fdfc086344d7f94c78b3411f9300ff6">  157</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#gab5938ab029cbff7d33f85030efee59a1">  158</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_p_i.html#ga85243137e58ab2f2dfe757f0d5847744">  159</a></span>&#160;<span class="preprocessor">#define SPI_WPSR_WPVSRC_Msk (0xffu &lt;&lt; SPI_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;}</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SPI_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_spi_html_a5604935df74754cb0a89f2a46fcb97a4"><div class="ttname"><a href="struct_spi.html#a5604935df74754cb0a89f2a46fcb97a4">Spi::SPI_IER</a></div><div class="ttdeci">WoReg SPI_IER</div><div class="ttdoc">(Spi Offset: 0x14) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00052">component_spi.h:52</a></div></div>
<div class="ttc" id="struct_spi_html"><div class="ttname"><a href="struct_spi.html">Spi</a></div><div class="ttdoc">Spi hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00046">component_spi.h:46</a></div></div>
<div class="ttc" id="struct_spi_html_ad863a97aff5b0105ec7b7832c9c9d5b9"><div class="ttname"><a href="struct_spi.html#ad863a97aff5b0105ec7b7832c9c9d5b9">Spi::SPI_RDR</a></div><div class="ttdeci">RoReg SPI_RDR</div><div class="ttdoc">(Spi Offset: 0x08) Receive Data Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00049">component_spi.h:49</a></div></div>
<div class="ttc" id="struct_spi_html_a2afcd7d531db13e01a71019d9836645f"><div class="ttname"><a href="struct_spi.html#a2afcd7d531db13e01a71019d9836645f">Spi::SPI_CR</a></div><div class="ttdeci">WoReg SPI_CR</div><div class="ttdoc">(Spi Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00047">component_spi.h:47</a></div></div>
<div class="ttc" id="struct_spi_html_ad9190864c23e0427361aa31fb882eeb6"><div class="ttname"><a href="struct_spi.html#ad9190864c23e0427361aa31fb882eeb6">Spi::SPI_IDR</a></div><div class="ttdeci">WoReg SPI_IDR</div><div class="ttdoc">(Spi Offset: 0x18) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00053">component_spi.h:53</a></div></div>
<div class="ttc" id="struct_spi_html_adcb78d149ca46734cca20e92fe5c5df3"><div class="ttname"><a href="struct_spi.html#adcb78d149ca46734cca20e92fe5c5df3">Spi::SPI_MR</a></div><div class="ttdeci">RwReg SPI_MR</div><div class="ttdoc">(Spi Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00048">component_spi.h:48</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_spi_html_a94f2cc5c2caaf4e2c2a24b98500163dd"><div class="ttname"><a href="struct_spi.html#a94f2cc5c2caaf4e2c2a24b98500163dd">Spi::SPI_IMR</a></div><div class="ttdeci">RoReg SPI_IMR</div><div class="ttdoc">(Spi Offset: 0x1C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00054">component_spi.h:54</a></div></div>
<div class="ttc" id="struct_spi_html_a24bb51b14e9aaaa521f4950a07751b17"><div class="ttname"><a href="struct_spi.html#a24bb51b14e9aaaa521f4950a07751b17">Spi::SPI_SR</a></div><div class="ttdeci">RoReg SPI_SR</div><div class="ttdoc">(Spi Offset: 0x10) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00051">component_spi.h:51</a></div></div>
<div class="ttc" id="struct_spi_html_a7e6974ac3c1eb589979648a29c121aac"><div class="ttname"><a href="struct_spi.html#a7e6974ac3c1eb589979648a29c121aac">Spi::SPI_WPSR</a></div><div class="ttdeci">RoReg SPI_WPSR</div><div class="ttdoc">(Spi Offset: 0xE8) Write Protection Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00059">component_spi.h:59</a></div></div>
<div class="ttc" id="struct_spi_html_a1e44fe8f0a485ebcfafafdfe4050479f"><div class="ttname"><a href="struct_spi.html#a1e44fe8f0a485ebcfafafdfe4050479f">Spi::SPI_TDR</a></div><div class="ttdeci">WoReg SPI_TDR</div><div class="ttdoc">(Spi Offset: 0x0C) Transmit Data Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00050">component_spi.h:50</a></div></div>
<div class="ttc" id="struct_spi_html_a9d12adc5df003577b54648e1a95414f6"><div class="ttname"><a href="struct_spi.html#a9d12adc5df003577b54648e1a95414f6">Spi::SPI_WPMR</a></div><div class="ttdeci">RwReg SPI_WPMR</div><div class="ttdoc">(Spi Offset: 0xE4) Write Protection Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__spi_8h_source.html#l00058">component_spi.h:58</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
