// Seed: 343689086
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wand id_3,
    output wire id_4,
    input wire id_5,
    output tri0 id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd60
) (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    input wor id_4,
    output wire id_5
    , id_17,
    output supply1 id_6,
    output tri0 id_7,
    output uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input supply1 _id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output supply0 id_15
);
  wand id_18;
  ;
  assign id_6  = 1;
  assign id_15 = id_4;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_2,
      id_5,
      id_9,
      id_4,
      id_8
  );
  assign modCall_1.id_3 = 0;
  uwire id_19 = -1;
  wire  id_20;
  wire  id_21;
  ;
  assign id_9 = 1;
  logic [  1 : 1] id_22;
  logic [-1 : -1] id_23;
  ;
  wire id_24;
  wand [id_11 : 1] id_25 = 1 ? 1'h0 : 1'b0;
  assign id_18 = -1 !== -1'd0 ? -1 : 1'b0;
endmodule
