Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 17:34:34 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       36          
HPDR-1     Warning           Port pin direction inconsistency  16          
LUTAR-1    Warning           LUT drives async reset alert      2           
TIMING-20  Warning           Non-clocked latch                 16          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (10)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_COMM_RW (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.792        0.000                      0                  403        0.132        0.000                      0                  403        2.000        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.792        0.000                      0                  403        0.132        0.000                      0                  403        2.000        0.000                       0                   201  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.442%)  route 2.704ns (76.558%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.714     2.667    v_DelCount[6]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512     3.536    clk_out1
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[12]/C
                         clock pessimism              0.576     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     3.459    v_TrigCount_reg[12]
  -------------------------------------------------------------------
                         required time                          3.459    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.442%)  route 2.704ns (76.558%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.714     2.667    v_DelCount[6]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512     3.536    clk_out1
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[13]/C
                         clock pessimism              0.576     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     3.459    v_TrigCount_reg[13]
  -------------------------------------------------------------------
                         required time                          3.459    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.442%)  route 2.704ns (76.558%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.714     2.667    v_DelCount[6]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512     3.536    clk_out1
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[14]/C
                         clock pessimism              0.576     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     3.459    v_TrigCount_reg[14]
  -------------------------------------------------------------------
                         required time                          3.459    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.828ns (23.442%)  route 2.704ns (76.558%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 3.536 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.714     2.667    v_DelCount[6]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512     3.536    clk_out1
    SLICE_X7Y35          FDRE                                         r  v_TrigCount_reg[15]/C
                         clock pessimism              0.576     4.112    
                         clock uncertainty           -0.224     3.888    
    SLICE_X7Y35          FDRE (Setup_fdre_C_R)       -0.429     3.459    v_TrigCount_reg[15]
  -------------------------------------------------------------------
                         required time                          3.459    
                         arrival time                          -2.667    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.840%)  route 2.645ns (76.160%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.655     2.608    v_DelCount[6]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511     3.535    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[10]/C
                         clock pessimism              0.600     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.429     3.482    v_TrigCount_reg[10]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.840%)  route 2.645ns (76.160%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.655     2.608    v_DelCount[6]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511     3.535    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[11]/C
                         clock pessimism              0.600     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.429     3.482    v_TrigCount_reg[11]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.840%)  route 2.645ns (76.160%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.655     2.608    v_DelCount[6]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511     3.535    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[8]/C
                         clock pessimism              0.600     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.429     3.482    v_TrigCount_reg[8]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 0.828ns (23.840%)  route 2.645ns (76.160%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.655     2.608    v_DelCount[6]_i_1_n_0
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511     3.535    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
                         clock pessimism              0.600     4.135    
                         clock uncertainty           -0.224     3.911    
    SLICE_X7Y34          FDRE (Setup_fdre_C_R)       -0.429     3.482    v_TrigCount_reg[9]
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.285%)  route 2.582ns (75.715%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.592     2.545    v_DelCount[6]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  v_TrigCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.509     3.533    clk_out1
    SLICE_X7Y32          FDRE                                         r  v_TrigCount_reg[0]/C
                         clock pessimism              0.576     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.429     3.456    v_TrigCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 v_TrigCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.828ns (24.285%)  route 2.582ns (75.715%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.628    -0.865    clk_out1
    SLICE_X7Y34          FDRE                                         r  v_TrigCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.456    -0.409 r  v_TrigCount_reg[9]/Q
                         net (fo=3, routed)           0.989     0.581    v_TrigCount_reg[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I0_O)        0.124     0.705 f  count[15]_i_4/O
                         net (fo=2, routed)           0.555     1.259    count[15]_i_4_n_0
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.383 f  v_DelCount[6]_i_4/O
                         net (fo=3, routed)           0.446     1.829    v_DelCount[6]_i_4_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I2_O)        0.124     1.953 r  v_DelCount[6]_i_1/O
                         net (fo=23, routed)          0.592     2.545    v_DelCount[6]_i_1_n_0
    SLICE_X7Y32          FDRE                                         r  v_TrigCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.509     3.533    clk_out1
    SLICE_X7Y32          FDRE                                         r  v_TrigCount_reg[1]/C
                         clock pessimism              0.576     4.109    
                         clock uncertainty           -0.224     3.885    
    SLICE_X7Y32          FDRE (Setup_fdre_C_R)       -0.429     3.456    v_TrigCount_reg[1]
  -------------------------------------------------------------------
                         required time                          3.456    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  0.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_HiBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_EMEM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MEM_DIST1/w_HiBYTE_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.345    MEM_DIST1/w_HiBYTE[1]
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.048    -0.297 r  MEM_DIST1/o_DATA_EMEM[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    MEM_DIST1/o_DATA_EMEM[1]_i_1_n_0
    SLICE_X6Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X6Y38          FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[1]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.131    -0.429    MEM_DIST1/o_DATA_EMEM_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 w_ADC_DATA_SIM_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.592    -0.572    clk_out1
    SLICE_X7Y40          FDRE                                         r  w_ADC_DATA_SIM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  w_ADC_DATA_SIM_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.340    MEM_DIST1/w_HiBYTE_reg[7]_0[13]
    SLICE_X6Y40          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.863    -0.808    MEM_DIST1/clk_out1
    SLICE_X6Y40          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[5]/C
                         clock pessimism              0.249    -0.559    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.085    -0.474    MEM_DIST1/w_HiBYTE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MEM_DIST1/w_LoADDR_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.331    MEM_DIST1/w_LoADDR[5]
    SLICE_X1Y36          FDRE                                         r  MEM_DIST1/o_ADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.861    -0.810    MEM_DIST1/clk_out1
    SLICE_X1Y36          FDRE                                         r  MEM_DIST1/o_ADDR_reg[5]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.072    -0.486    MEM_DIST1/o_ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MEM_DIST1/w_LoADDR_reg[15]/Q
                         net (fo=1, routed)           0.101    -0.331    MEM_DIST1/w_LoADDR[15]
    SLICE_X1Y36          FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.861    -0.810    MEM_DIST1/clk_out1
    SLICE_X1Y36          FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.066    -0.492    MEM_DIST1/o_ADDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SETTLE_MEM.v_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            init_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    clk_out1
    SLICE_X6Y39          FDRE                                         r  SETTLE_MEM.v_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  SETTLE_MEM.v_Count_reg[6]/Q
                         net (fo=3, routed)           0.073    -0.336    SETTLE_MEM.v_Count_reg[6]
    SLICE_X7Y39          LUT5 (Prop_lut5_I1_O)        0.045    -0.291 r  init_i_1/O
                         net (fo=1, routed)           0.000    -0.291    init_i_1_n_0
    SLICE_X7Y39          FDRE                                         r  init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.862    -0.809    clk_out1
    SLICE_X7Y39          FDRE                                         r  init_reg/C
                         clock pessimism              0.249    -0.560    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.091    -0.469    init_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/w_LoADDR_reg[14]/Q
                         net (fo=1, routed)           0.101    -0.305    MEM_DIST1/w_LoADDR[14]
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/o_ADDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/o_ADDR_reg[14]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.070    -0.484    MEM_DIST1/o_ADDR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.594    -0.570    MEM_DIST1/clk_out1
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  MEM_DIST1/w_LoADDR_reg[11]/Q
                         net (fo=1, routed)           0.107    -0.299    MEM_DIST1/w_LoADDR[11]
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X0Y41          FDRE                                         r  MEM_DIST1/o_ADDR_reg[11]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.070    -0.484    MEM_DIST1/o_ADDR_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_iLoBYTE_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X3Y34          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MEM_DIST1/w_iLoBYTE_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.320    MEM_DIST1/w_iLoBYTE[6]
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
                         clock pessimism              0.251    -0.560    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.053    -0.507    MEM_DIST1/o_DATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_iLoBYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.364%)  route 0.109ns (43.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    ext_memRW/CLK
    SLICE_X0Y34          FDRE                                         r  ext_memRW/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  ext_memRW/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.109    -0.323    MEM_DIST1/w_iLoBYTE_reg[7]_0[2]
    SLICE_X3Y34          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.860    -0.811    MEM_DIST1/clk_out1
    SLICE_X3Y34          FDRE                                         r  MEM_DIST1/w_iLoBYTE_reg[2]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)         0.047    -0.512    MEM_DIST1/w_iLoBYTE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X1Y36          FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  MEM_DIST1/o_ADDR_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.318    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[15]
    SLICE_X0Y35          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.861    -0.810    ext_memRW/CLK
    SLICE_X0Y35          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[15]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.047    -0.511    ext_memRW/o_ADDR_TO_ERAM_reg[15]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X7Y37      CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y39      SETTLE_MEM.v_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y39      SETTLE_MEM.v_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y39      SETTLE_MEM.v_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y37      CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y37      CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y37      CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y37      CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y35      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y41      SETTLE_MEM.v_Count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           116 Endpoints
Min Delay           116 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 4.373ns (38.659%)  route 6.939ns (61.341%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          2.143     2.661    IV_SAVER/o_pulse_out_OBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.150     2.811 r  IV_SAVER/o_ADDR_TEST_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           4.796     7.607    o_ADDR_TEST_OBUF[11]
    J3                   OBUF (Prop_obuf_I_O)         3.705    11.313 r  o_ADDR_TEST_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.313    o_ADDR_TEST[11]
    J3                                                                r  o_ADDR_TEST[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.264ns  (logic 4.147ns (36.818%)  route 7.117ns (63.182%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          2.143     2.661    IV_SAVER/o_pulse_out_OBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.124     2.785 r  IV_SAVER/o_ADDR_TEST_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           4.973     7.759    o_ADDR_TEST_OBUF[10]
    J1                   OBUF (Prop_obuf_I_O)         3.505    11.264 r  o_ADDR_TEST_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.264    o_ADDR_TEST[10]
    J1                                                                r  o_ADDR_TEST[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.118ns  (logic 4.145ns (37.282%)  route 6.973ns (62.718%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.499     2.017    IV_SAVER/o_pulse_out_OBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     2.141 r  IV_SAVER/o_ADDR_TEST_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           5.474     7.615    o_ADDR_TEST_OBUF[14]
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.118 r  o_ADDR_TEST_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.118    o_ADDR_TEST[14]
    A15                                                               r  o_ADDR_TEST[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.854ns  (logic 4.395ns (40.490%)  route 6.459ns (59.510%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.501     2.019    IV_SAVER/o_pulse_out_OBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.148     2.167 r  IV_SAVER/o_ADDR_TEST_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           4.959     7.125    o_ADDR_TEST_OBUF[13]
    B15                  OBUF (Prop_obuf_I_O)         3.729    10.854 r  o_ADDR_TEST_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.854    o_ADDR_TEST[13]
    B15                                                               r  o_ADDR_TEST[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.389ns (40.835%)  route 6.360ns (59.165%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.705     2.223    IV_SAVER/o_pulse_out_OBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.152     2.375 r  IV_SAVER/o_ADDR_TEST_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.654     7.030    o_ADDR_TEST_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.719    10.749 r  o_ADDR_TEST_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.749    o_ADDR_TEST[3]
    M2                                                                r  o_ADDR_TEST[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.706ns  (logic 4.381ns (40.923%)  route 6.325ns (59.077%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.526     2.044    IV_SAVER/o_pulse_out_OBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.152     2.196 r  IV_SAVER/o_ADDR_TEST_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.799     6.995    o_ADDR_TEST_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.711    10.706 r  o_ADDR_TEST_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.706    o_ADDR_TEST[1]
    N2                                                                r  o_ADDR_TEST[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 4.385ns (41.735%)  route 6.121ns (58.265%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[9]/C
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  IV_SAVER/sample_count_reg[9]/Q
                         net (fo=2, routed)           1.112     1.636    IV_SAVER/sample_count_reg[9]
    SLICE_X4Y39          LUT3 (Prop_lut3_I0_O)        0.152     1.788 r  IV_SAVER/o_ADDR_TEST_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           5.009     6.797    o_ADDR_TEST_OBUF[9]
    K2                   OBUF (Prop_obuf_I_O)         3.709    10.506 r  o_ADDR_TEST_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.506    o_ADDR_TEST[9]
    K2                                                                r  o_ADDR_TEST[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.397ns (41.865%)  route 6.105ns (58.135%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.499     2.017    IV_SAVER/o_pulse_out_OBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.150     2.167 r  IV_SAVER/o_ADDR_TEST_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           4.607     6.773    o_ADDR_TEST_OBUF[15]
    H1                   OBUF (Prop_obuf_I_O)         3.729    10.502 r  o_ADDR_TEST_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.502    o_ADDR_TEST[15]
    H1                                                                r  o_ADDR_TEST[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.477ns  (logic 4.152ns (39.625%)  route 6.326ns (60.375%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X8Y38          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  arm_reg/Q
                         net (fo=62, routed)          1.705     2.223    IV_SAVER/o_pulse_out_OBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.124     2.347 r  IV_SAVER/o_ADDR_TEST_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.620     6.968    o_ADDR_TEST_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.510    10.477 r  o_ADDR_TEST_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.477    o_ADDR_TEST[2]
    N1                                                                r  o_ADDR_TEST[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_ADDR_TEST[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.107ns  (logic 4.166ns (41.221%)  route 5.941ns (58.779%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[4]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  IV_SAVER/sample_count_reg[4]/Q
                         net (fo=2, routed)           1.389     1.913    IV_SAVER/sample_count_reg[4]
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     2.037 r  IV_SAVER/o_ADDR_TEST_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.551     6.589    o_ADDR_TEST_OBUF[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.107 r  o_ADDR_TEST_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.107    o_ADDR_TEST[4]
    P3                                                                r  o_ADDR_TEST[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.254ns (68.425%)  route 0.117ns (31.575%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[15]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[15]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count2_reg[15]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.371 r  IV_SAVER/sample_count2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.371    IV_SAVER/sample_count2_reg[12]_i_1_n_4
    SLICE_X3Y40          FDCE                                         r  IV_SAVER/sample_count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.859%)  route 0.120ns (32.141%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[7]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[7]/Q
                         net (fo=2, routed)           0.120     0.266    IV_SAVER/sample_count2_reg[7]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  IV_SAVER/sample_count2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    IV_SAVER/sample_count2_reg[4]_i_1_n_4
    SLICE_X3Y38          FDCE                                         r  IV_SAVER/sample_count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[11]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[11]/Q
                         net (fo=2, routed)           0.120     0.266    IV_SAVER/sample_count2_reg[11]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  IV_SAVER/sample_count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    IV_SAVER/sample_count2_reg[8]_i_1_n_4
    SLICE_X3Y39          FDCE                                         r  IV_SAVER/sample_count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.254ns (67.847%)  route 0.120ns (32.153%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[3]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[3]/Q
                         net (fo=2, routed)           0.120     0.266    IV_SAVER/sample_count2_reg[3]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.374 r  IV_SAVER/sample_count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.374    IV_SAVER/sample_count2_reg[0]_i_1_n_4
    SLICE_X3Y37          FDCE                                         r  IV_SAVER/sample_count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.261ns (69.180%)  route 0.116ns (30.820%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[12]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[12]/Q
                         net (fo=2, routed)           0.116     0.262    IV_SAVER/sample_count2_reg[12]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.377 r  IV_SAVER/sample_count2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.377    IV_SAVER/sample_count2_reg[12]_i_1_n_7
    SLICE_X3Y40          FDCE                                         r  IV_SAVER/sample_count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.257ns (68.014%)  route 0.121ns (31.986%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[14]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[14]/Q
                         net (fo=2, routed)           0.121     0.267    IV_SAVER/sample_count2_reg[14]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.378 r  IV_SAVER/sample_count2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.378    IV_SAVER/sample_count2_reg[12]_i_1_n_5
    SLICE_X3Y40          FDCE                                         r  IV_SAVER/sample_count2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[4]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[4]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count2_reg[4]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.378 r  IV_SAVER/sample_count2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.378    IV_SAVER/sample_count2_reg[4]_i_1_n_7
    SLICE_X3Y38          FDCE                                         r  IV_SAVER/sample_count2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.261ns (68.992%)  route 0.117ns (31.008%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[8]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[8]/Q
                         net (fo=2, routed)           0.117     0.263    IV_SAVER/sample_count2_reg[8]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.378 r  IV_SAVER/sample_count2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.378    IV_SAVER/sample_count2_reg[8]_i_1_n_7
    SLICE_X3Y39          FDCE                                         r  IV_SAVER/sample_count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.897%)  route 0.122ns (32.103%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[2]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[2]/Q
                         net (fo=2, routed)           0.122     0.268    IV_SAVER/sample_count2_reg[2]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  IV_SAVER/sample_count2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    IV_SAVER/sample_count2_reg[0]_i_1_n_5
    SLICE_X3Y37          FDCE                                         r  IV_SAVER/sample_count2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IV_SAVER/sample_count2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.257ns (67.897%)  route 0.122ns (32.103%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[6]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[6]/Q
                         net (fo=2, routed)           0.122     0.268    IV_SAVER/sample_count2_reg[6]
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.379 r  IV_SAVER/sample_count2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.379    IV_SAVER/sample_count2_reg[4]_i_1_n_5
    SLICE_X3Y38          FDCE                                         r  IV_SAVER/sample_count2_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_RUN_COUNT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.444ns  (logic 4.339ns (58.287%)  route 3.105ns (41.713%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.636    -0.857    MEM_DIST1/clk_out1
    SLICE_X1Y40          FDRE                                         r  MEM_DIST1/w_RUN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=12, routed)          1.293     0.892    MEM_DIST1/w_RUN_0
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.152     1.044 r  MEM_DIST1/o_RUN_COUNT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     2.856    o_RUN_COUNT_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.731     6.588 r  o_RUN_COUNT_OBUF_inst/O
                         net (fo=0)                   0.000     6.588    o_RUN_COUNT
    G17                                                               r  o_RUN_COUNT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.036ns  (logic 3.445ns (48.970%)  route 3.590ns (51.030%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.590     3.189    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     6.178 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.178    io_Mem_IO_ext[7]
    U14                                                               r  io_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.890ns  (logic 3.440ns (49.924%)  route 3.450ns (50.076%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.450     3.049    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.984     6.033 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.033    io_Mem_IO_ext[6]
    V14                                                               r  io_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.744ns  (logic 3.443ns (51.059%)  route 3.300ns (48.941%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.300     2.899    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.987     5.886 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.886    io_Mem_IO_ext[5]
    V13                                                               r  io_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 3.444ns (52.225%)  route 3.151ns (47.775%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.151     2.749    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.737 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.737    io_Mem_IO_ext[4]
    U16                                                               r  io_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 3.445ns (52.381%)  route 3.132ns (47.619%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.132     2.730    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.989     5.719 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.719    io_Mem_IO_ext[0]
    W15                                                               r  io_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_EMEM_HOLD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.104ns (62.500%)  route 2.462ns (37.500%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.636    -0.857    ext_memRW/CLK
    SLICE_X1Y40          FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  ext_memRW/w_CMPLT_reg/Q
                         net (fo=7, routed)           0.779     0.379    ext_memRW/w_CMPLT_reg_0
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.124     0.503 r  ext_memRW/o_EMEM_HOLD_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.683     2.185    o_EMEM_HOLD_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.709 r  o_EMEM_HOLD_OBUF_inst/O
                         net (fo=0)                   0.000     5.709    o_EMEM_HOLD
    G19                                                               r  o_EMEM_HOLD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.454ns (53.510%)  route 3.001ns (46.490%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           3.001     2.599    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      2.998     5.597 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.597    io_Mem_IO_ext[3]
    U15                                                               r  io_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.295ns  (logic 3.444ns (54.711%)  route 2.851ns (45.289%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.851     2.449    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      2.988     5.437 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.437    io_Mem_IO_ext[2]
    W14                                                               r  io_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_IO_BUF_CTRL_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.131ns  (logic 3.453ns (56.323%)  route 2.678ns (43.677%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.635    -0.858    ext_memRW/CLK
    SLICE_X1Y38          FDSE                                         r  ext_memRW/o_IO_BUF_CTRL_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDSE (Prop_fdse_C_Q)         0.456    -0.402 f  ext_memRW/o_IO_BUF_CTRL_reg/Q
                         net (fo=8, routed)           2.678     2.276    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      2.997     5.273 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.273    io_Mem_IO_ext[1]
    W13                                                               r  io_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.984ns  (logic 0.367ns (37.308%)  route 0.617ns (62.692%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.367    -1.096 f  CMPLT_reg/Q
                         net (fo=3, routed)           0.617    -0.479    CMPLT
    SLICE_X8Y38          FDCE                                         f  arm_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg_lopt_replica/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.984ns  (logic 0.367ns (37.308%)  route 0.617ns (62.692%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.513    -1.463    clk_out1
    SLICE_X7Y37          FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.367    -1.096 f  CMPLT_reg/Q
                         net (fo=3, routed)           0.617    -0.479    CMPLT
    SLICE_X8Y38          FDCE                                         f  arm_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[12]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.010ns  (logic 0.518ns (51.275%)  route 0.492ns (48.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.513    -1.463    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.418    -1.045 f  MEM_DIST1/o_DATA_reg[12]/Q
                         net (fo=1, routed)           0.216    -0.828    MEM_DIST1/o_DATA_reg_n_0_[12]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.100    -0.728 r  MEM_DIST1/io_COMM_BUS_OBUFT[12]_inst_i_3/O
                         net (fo=1, routed)           0.276    -0.452    MEM_DIST1_n_6
    SLICE_X3Y33          LDCE                                         r  io_COMM_BUS_OBUFT[12]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[8]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.275ns  (logic 0.467ns (36.625%)  route 0.808ns (63.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511    -1.465    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.367    -1.098 f  MEM_DIST1/o_DATA_reg[8]/Q
                         net (fo=1, routed)           0.413    -0.685    MEM_DIST1/o_DATA_reg_n_0_[8]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.100    -0.585 r  MEM_DIST1/io_COMM_BUS_OBUFT[8]_inst_i_3/O
                         net (fo=1, routed)           0.395    -0.189    MEM_DIST1_n_10
    SLICE_X4Y31          LDCE                                         r  io_COMM_BUS_OBUFT[8]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[0]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.467ns (36.209%)  route 0.823ns (63.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.511    -1.465    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.367    -1.098 f  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           0.420    -0.678    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.100    -0.578 r  MEM_DIST1/io_COMM_BUS_OBUFT[0]_inst_i_3/O
                         net (fo=1, routed)           0.403    -0.175    MEM_DIST1_n_18
    SLICE_X4Y31          LDCE                                         r  io_COMM_BUS_OBUFT[0]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[13]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.539ns (40.798%)  route 0.782ns (59.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.513    -1.463    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.418    -1.045 f  MEM_DIST1/o_DATA_reg[13]/Q
                         net (fo=1, routed)           0.354    -0.690    MEM_DIST1/o_DATA_reg_n_0_[13]
    SLICE_X3Y34          LUT3 (Prop_lut3_I0_O)        0.121    -0.569 r  MEM_DIST1/io_COMM_BUS_OBUFT[13]_inst_i_3/O
                         net (fo=1, routed)           0.428    -0.141    MEM_DIST1_n_5
    SLICE_X3Y33          LDCE                                         r  io_COMM_BUS_OBUFT[13]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_init_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.349ns  (logic 0.518ns (38.386%)  route 0.831ns (61.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.518    -1.458    MEM_DIST1/clk_out1
    SLICE_X2Y42          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.418    -1.040 f  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=6, routed)           0.384    -0.656    MEM_DIST1/w_CMPLT_reg_n_0
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.100    -0.556 f  MEM_DIST1/w_init_i_2/O
                         net (fo=1, routed)           0.447    -0.108    MEM_DIST1/w_init0
    SLICE_X2Y40          FDCE                                         f  MEM_DIST1/w_init_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[4]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.670%)  route 0.394ns (65.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.591    -0.573    MEM_DIST1/clk_out1
    SLICE_X2Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           0.223    -0.185    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X2Y34          LUT3 (Prop_lut3_I0_O)        0.045    -0.140 r  MEM_DIST1/io_COMM_BUS_OBUFT[4]_inst_i_3/O
                         net (fo=1, routed)           0.170     0.030    MEM_DIST1_n_14
    SLICE_X2Y31          LDCE                                         r  io_COMM_BUS_OBUFT[4]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_RUN_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.503ns  (logic 0.489ns (32.529%)  route 1.014ns (67.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.517    -1.459    ext_memRW/CLK
    SLICE_X1Y40          FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.367    -1.092 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=7, routed)           0.688    -0.404    ext_memRW/w_CMPLT_reg_0
    SLICE_X1Y41          LUT2 (Prop_lut2_I0_O)        0.122    -0.282 f  ext_memRW/w_RUN_i_1/O
                         net (fo=1, routed)           0.327     0.045    ext_memRW/w_RUN0
    SLICE_X1Y41          FDCE                                         f  ext_memRW/w_RUN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS_OBUFT[1]_inst_i_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.638ns  (logic 0.185ns (29.016%)  route 0.453ns (70.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.589    -0.575    MEM_DIST1/clk_out1
    SLICE_X4Y34          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.434 f  MEM_DIST1/o_DATA_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.213    MEM_DIST1/o_DATA_reg_n_0_[1]
    SLICE_X4Y34          LUT3 (Prop_lut3_I0_O)        0.044    -0.169 r  MEM_DIST1/io_COMM_BUS_OBUFT[1]_inst_i_3/O
                         net (fo=1, routed)           0.232     0.063    MEM_DIST1_n_17
    SLICE_X4Y31          LDCE                                         r  io_COMM_BUS_OBUFT[1]_inst_i_2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 1.572ns (19.404%)  route 6.531ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.268     8.104    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 1.572ns (19.404%)  route 6.531ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.268     8.104    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[15]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 1.572ns (19.404%)  route 6.531ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.268     8.104    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 1.572ns (19.404%)  route 6.531ns (80.596%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.268     8.104    MEM_DIST1/w_LoBYTE_2
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[5]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.937ns  (logic 1.572ns (19.811%)  route 6.365ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.102     7.937    MEM_DIST1/w_LoBYTE_2
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoADDR_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.937ns  (logic 1.572ns (19.811%)  route 6.365ns (80.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.102     7.937    MEM_DIST1/w_LoBYTE_2
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.512    -1.464    MEM_DIST1/clk_out1
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_HiBYTE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.572ns (20.023%)  route 6.281ns (79.977%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.018     7.854    MEM_DIST1/w_LoBYTE_2
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[1]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_HiBYTE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.572ns (20.023%)  route 6.281ns (79.977%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.018     7.854    MEM_DIST1/w_LoBYTE_2
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[3]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_HiBYTE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.572ns (20.023%)  route 6.281ns (79.977%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.018     7.854    MEM_DIST1/w_LoBYTE_2
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[4]/C

Slack:                    inf
  Source:                 i_ADC_RDY
                            (input port)
  Destination:            MEM_DIST1/w_LoBYTE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.854ns  (logic 1.572ns (20.023%)  route 6.281ns (79.977%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  i_ADC_RDY (IN)
                         net (fo=0)                   0.000     0.000    i_ADC_RDY
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  i_ADC_RDY_IBUF_inst/O
                         net (fo=43, routed)          5.263     6.711    MEM_DIST1/i_ADC_RDY_IBUF
    SLICE_X2Y40          LUT3 (Prop_lut3_I1_O)        0.124     6.835 r  MEM_DIST1/w_HiBYTE[7]_i_2/O
                         net (fo=32, routed)          1.018     7.854    MEM_DIST1/w_LoBYTE_2
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         1.514    -1.462    MEM_DIST1/clk_out1
    SLICE_X7Y38          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            ext_memRW/w_CMPLT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.646%)  route 0.181ns (49.354%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ext_memRW/w_RUN_reg/Q
                         net (fo=16, routed)          0.181     0.322    ext_memRW/w_RUN
    SLICE_X1Y40          LUT6 (Prop_lut6_I4_O)        0.045     0.367 r  ext_memRW/w_CMPLT_i_1/O
                         net (fo=1, routed)           0.000     0.367    ext_memRW/w_CMPLT_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  ext_memRW/w_CMPLT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    ext_memRW/CLK
    SLICE_X1Y40          FDRE                                         r  ext_memRW/w_CMPLT_reg/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.479ns  (logic 0.191ns (39.908%)  route 0.288ns (60.092%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[8]/C
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[8]/Q
                         net (fo=2, routed)           0.219     0.365    IV_SAVER/sample_count2_reg[8]
    SLICE_X4Y39          LUT3 (Prop_lut3_I2_O)        0.045     0.410 r  IV_SAVER/o_ADDR_TEST_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.068     0.479    MEM_DIST1/o_ADDR_TEST_OBUF[8]
    SLICE_X5Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X5Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[8]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.191ns (39.807%)  route 0.289ns (60.193%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[12]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[12]/Q
                         net (fo=2, routed)           0.099     0.245    IV_SAVER/sample_count2_reg[12]
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.045     0.290 r  IV_SAVER/o_ADDR_TEST_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.190     0.480    MEM_DIST1/o_ADDR_TEST_OBUF[12]
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[12]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.191ns (36.453%)  route 0.333ns (63.547%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[2]/C
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[2]/Q
                         net (fo=2, routed)           0.207     0.353    IV_SAVER/sample_count2_reg[2]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.045     0.398 r  IV_SAVER/o_ADDR_TEST_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.126     0.524    MEM_DIST1/o_ADDR_TEST_OBUF[2]
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[2]/C

Slack:                    inf
  Source:                 ext_memRW/w_RUN_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_CMPLT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.352%)  route 0.340ns (64.648%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  ext_memRW/w_RUN_reg/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ext_memRW/w_RUN_reg/Q
                         net (fo=16, routed)          0.340     0.481    MEM_DIST1/w_RUN
    SLICE_X2Y42          LUT6 (Prop_lut6_I2_O)        0.045     0.526 r  MEM_DIST1/w_CMPLT_i_1__0/O
                         net (fo=1, routed)           0.000     0.526    MEM_DIST1/w_CMPLT_i_1__0_n_0
    SLICE_X2Y42          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X2Y42          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.535ns  (logic 0.191ns (35.695%)  route 0.344ns (64.305%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[7]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[7]/Q
                         net (fo=2, routed)           0.206     0.352    IV_SAVER/sample_count2_reg[7]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.045     0.397 r  IV_SAVER/o_ADDR_TEST_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.138     0.535    MEM_DIST1/o_ADDR_TEST_OBUF[7]
    SLICE_X5Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.862    -0.809    MEM_DIST1/clk_out1
    SLICE_X5Y39          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[7]/C

Slack:                    inf
  Source:                 MEM_DIST1/w_init_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_RUN_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.853%)  route 0.329ns (61.147%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  MEM_DIST1/w_init_reg/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  MEM_DIST1/w_init_reg/Q
                         net (fo=3, routed)           0.329     0.493    MEM_DIST1/w_init
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.538 r  MEM_DIST1/w_RUN_i_1__0/O
                         net (fo=1, routed)           0.000     0.538    MEM_DIST1/w_RUN_i_1__0_n_0
    SLICE_X1Y40          FDRE                                         r  MEM_DIST1/w_RUN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X1Y40          FDRE                                         r  MEM_DIST1/w_RUN_reg/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.194ns (35.078%)  route 0.359ns (64.922%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[5]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[5]/Q
                         net (fo=2, routed)           0.166     0.312    IV_SAVER/sample_count2_reg[5]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.048     0.360 r  IV_SAVER/o_ADDR_TEST_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.193     0.553    MEM_DIST1/o_ADDR_TEST_OBUF[5]
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.861    -0.810    MEM_DIST1/clk_out1
    SLICE_X3Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[5]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.191ns (33.753%)  route 0.375ns (66.247%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[14]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[14]/Q
                         net (fo=2, routed)           0.163     0.309    IV_SAVER/sample_count2_reg[14]
    SLICE_X2Y40          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  IV_SAVER/o_ADDR_TEST_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           0.212     0.566    MEM_DIST1/o_ADDR_TEST_OBUF[14]
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.865    -0.806    MEM_DIST1/clk_out1
    SLICE_X2Y41          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[14]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.191ns (32.498%)  route 0.397ns (67.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  IV_SAVER/sample_count2_reg[4]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER/sample_count2_reg[4]/Q
                         net (fo=2, routed)           0.219     0.365    IV_SAVER/sample_count2_reg[4]
    SLICE_X4Y38          LUT3 (Prop_lut3_I2_O)        0.045     0.410 r  IV_SAVER/o_ADDR_TEST_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.178     0.588    MEM_DIST1/o_ADDR_TEST_OBUF[4]
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=199, routed)         0.859    -0.812    MEM_DIST1/clk_out1
    SLICE_X5Y36          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/C





