Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 30 21:59:36 2025
| Host         : DESKTOP-NA8KE1C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.546        0.000                      0                  306        0.176        0.000                      0                  306        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.546        0.000                      0                  306        0.176        0.000                      0                  306        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.058ns (21.661%)  route 3.826ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           1.096     9.320    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.629    10.073    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  SEC_COUNTER/sig_min_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X9Y46          FDRE                                         r  SEC_COUNTER/sig_min_reg[0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y46          FDRE (Setup_fdre_C_R)       -0.429    14.619    SEC_COUNTER/sig_min_reg[0]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.884ns  (logic 1.058ns (21.661%)  route 3.826ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           1.096     9.320    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.629    10.073    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X9Y46          FDRE                                         r  SEC_COUNTER/sig_min_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X9Y46          FDRE                                         r  SEC_COUNTER/sig_min_reg[2]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y46          FDRE (Setup_fdre_C_R)       -0.429    14.619    SEC_COUNTER/sig_min_reg[2]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.140ns (22.235%)  route 3.987ns (77.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.124    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  SEC_COUNTER/sig_cnt_reg[1]/Q
                         net (fo=7, routed)           1.439     7.081    SEC_COUNTER/sig_cnt_reg[3]_0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.150     7.231 r  SEC_COUNTER/sig_cnt[3]_i_4/O
                         net (fo=8, routed)           0.780     8.011    SEC_COUNTER/sig_cnt[3]_i_4_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.348     8.359 r  SEC_COUNTER/ht_i_7/O
                         net (fo=3, routed)           1.056     9.414    SEC_COUNTER/ht_i_7_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     9.538 r  SEC_COUNTER/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.712    10.251    SEC_COUNTER/sig_cnt
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.455    14.827    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[0]/C
                         clock pessimism              0.297    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X10Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.919    SEC_COUNTER/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.140ns (22.235%)  route 3.987ns (77.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.124    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  SEC_COUNTER/sig_cnt_reg[1]/Q
                         net (fo=7, routed)           1.439     7.081    SEC_COUNTER/sig_cnt_reg[3]_0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.150     7.231 r  SEC_COUNTER/sig_cnt[3]_i_4/O
                         net (fo=8, routed)           0.780     8.011    SEC_COUNTER/sig_cnt[3]_i_4_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.348     8.359 r  SEC_COUNTER/ht_i_7/O
                         net (fo=3, routed)           1.056     9.414    SEC_COUNTER/ht_i_7_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     9.538 r  SEC_COUNTER/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.712    10.251    SEC_COUNTER/sig_cnt
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.455    14.827    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
                         clock pessimism              0.297    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X10Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.919    SEC_COUNTER/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.140ns (22.235%)  route 3.987ns (77.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.124    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  SEC_COUNTER/sig_cnt_reg[1]/Q
                         net (fo=7, routed)           1.439     7.081    SEC_COUNTER/sig_cnt_reg[3]_0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.150     7.231 r  SEC_COUNTER/sig_cnt[3]_i_4/O
                         net (fo=8, routed)           0.780     8.011    SEC_COUNTER/sig_cnt[3]_i_4_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.348     8.359 r  SEC_COUNTER/ht_i_7/O
                         net (fo=3, routed)           1.056     9.414    SEC_COUNTER/ht_i_7_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     9.538 r  SEC_COUNTER/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.712    10.251    SEC_COUNTER/sig_cnt
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.455    14.827    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[2]/C
                         clock pessimism              0.297    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X10Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.919    SEC_COUNTER/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 SEC_COUNTER/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 1.140ns (22.235%)  route 3.987ns (77.765%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.572     5.124    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  SEC_COUNTER/sig_cnt_reg[1]/Q
                         net (fo=7, routed)           1.439     7.081    SEC_COUNTER/sig_cnt_reg[3]_0[1]
    SLICE_X10Y47         LUT4 (Prop_lut4_I1_O)        0.150     7.231 r  SEC_COUNTER/sig_cnt[3]_i_4/O
                         net (fo=8, routed)           0.780     8.011    SEC_COUNTER/sig_cnt[3]_i_4_n_0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.348     8.359 r  SEC_COUNTER/ht_i_7/O
                         net (fo=3, routed)           1.056     9.414    SEC_COUNTER/ht_i_7_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I2_O)        0.124     9.538 r  SEC_COUNTER/sig_cnt[3]_i_2/O
                         net (fo=4, routed)           0.712    10.251    SEC_COUNTER/sig_cnt
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.455    14.827    SEC_COUNTER/CLK
    SLICE_X10Y47         FDRE                                         r  SEC_COUNTER/sig_cnt_reg[3]/C
                         clock pessimism              0.297    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X10Y47         FDRE (Setup_fdre_C_CE)      -0.169    14.919    SEC_COUNTER/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.058ns (22.293%)  route 3.688ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           1.096     9.320    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.490     9.935    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X9Y45          FDRE                                         r  SEC_COUNTER/sig_min_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X9Y45          FDRE                                         r  SEC_COUNTER/sig_min_reg[1]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y45          FDRE (Setup_fdre_C_R)       -0.429    14.619    SEC_COUNTER/sig_min_reg[1]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.685ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_min_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.058ns (22.293%)  route 3.688ns (77.707%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           1.096     9.320    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I4_O)        0.124     9.444 r  SEC_COUNTER/sig_min[3]_i_1/O
                         net (fo=4, routed)           0.490     9.935    SEC_COUNTER/sig_min[3]_i_1_n_0
    SLICE_X9Y45          FDRE                                         r  SEC_COUNTER/sig_min_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X9Y45          FDRE                                         r  SEC_COUNTER/sig_min_reg[3]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y45          FDRE (Setup_fdre_C_R)       -0.429    14.619    SEC_COUNTER/sig_min_reg[3]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  4.685    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.058ns (22.882%)  route 3.566ns (77.118%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           0.935     9.159    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I3_O)        0.124     9.283 r  SEC_COUNTER/sig_cnt_10[3]_i_1/O
                         net (fo=4, routed)           0.529     9.812    SEC_COUNTER/sig_cnt_10[3]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X8Y45          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[0]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y45          FDRE (Setup_fdre_C_R)       -0.524    14.524    SEC_COUNTER/sig_cnt_10_reg[0]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 CLOCK_1HZ/sig_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_cnt_10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.058ns (22.882%)  route 3.566ns (77.118%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.637     5.189    CLOCK_1HZ/CLK
    SLICE_X4Y44          FDRE                                         r  CLOCK_1HZ/sig_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.645 f  CLOCK_1HZ/sig_count_reg[16]/Q
                         net (fo=4, routed)           0.982     6.627    CLOCK_1HZ/sig_count_reg[16]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.152     6.779 f  CLOCK_1HZ/ht_i_9/O
                         net (fo=1, routed)           1.120     7.898    CLOCK_1HZ/ht_i_9_n_0
    SLICE_X5Y42          LUT5 (Prop_lut5_I0_O)        0.326     8.224 r  CLOCK_1HZ/ht_i_3/O
                         net (fo=9, routed)           0.935     9.159    SEC_COUNTER/sig_ht_reg[0]_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I3_O)        0.124     9.283 r  SEC_COUNTER/sig_cnt_10[3]_i_1/O
                         net (fo=4, routed)           0.529     9.812    SEC_COUNTER/sig_cnt_10[3]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.453    14.825    SEC_COUNTER/CLK
    SLICE_X8Y45          FDRE                                         r  SEC_COUNTER/sig_cnt_10_reg[1]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X8Y45          FDRE (Setup_fdre_C_R)       -0.524    14.524    SEC_COUNTER/sig_cnt_10_reg[1]
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 SCOREBOARD_L/scr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_L/scr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.480    SCOREBOARD_L/CLK
    SLICE_X11Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  SCOREBOARD_L/scr_reg[0]/Q
                         net (fo=9, routed)           0.123     1.744    SCOREBOARD_L/Q[0]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  SCOREBOARD_L/scr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.789    SCOREBOARD_L/plusOp__4[1]
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.837     1.995    SCOREBOARD_L/CLK
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[1]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     1.613    SCOREBOARD_L/scr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SCOREBOARD_L/scr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_L/scr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.119%)  route 0.163ns (43.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    SCOREBOARD_L/CLK
    SLICE_X10Y43         FDRE                                         r  SCOREBOARD_L/scr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  SCOREBOARD_L/scr_reg[5]/Q
                         net (fo=9, routed)           0.163     1.809    SCOREBOARD_L/scr_reg[5]
    SLICE_X10Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  SCOREBOARD_L/scr[6]_i_2/O
                         net (fo=1, routed)           0.000     1.854    SCOREBOARD_L/plusOp__4[6]
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.837     1.995    SCOREBOARD_L/CLK
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[6]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     1.617    SCOREBOARD_L/scr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 SCOREBOARD_L/scr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_L/scr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.659%)  route 0.189ns (50.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    SCOREBOARD_L/CLK
    SLICE_X11Y43         FDRE                                         r  SCOREBOARD_L/scr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  SCOREBOARD_L/scr_reg[2]/Q
                         net (fo=12, routed)          0.189     1.811    SCOREBOARD_L/scr_reg[2]
    SLICE_X10Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.856 r  SCOREBOARD_L/scr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.856    SCOREBOARD_L/plusOp__4[4]
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.837     1.995    SCOREBOARD_L/CLK
    SLICE_X10Y42         FDRE                                         r  SCOREBOARD_L/scr_reg[4]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.121     1.617    SCOREBOARD_L/scr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 DEBOUNCER_L/sync_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCER_L/sync_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.564     1.477    DEBOUNCER_L/CLK
    SLICE_X9Y35          FDRE                                         r  DEBOUNCER_L/sync_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  DEBOUNCER_L/sync_buffer_reg[0]/Q
                         net (fo=1, routed)           0.170     1.789    DEBOUNCER_L/sync_buffer_reg_n_0_[0]
    SLICE_X9Y35          FDRE                                         r  DEBOUNCER_L/sync_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.833     1.991    DEBOUNCER_L/CLK
    SLICE_X9Y35          FDRE                                         r  DEBOUNCER_L/sync_buffer_reg[1]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.066     1.543    DEBOUNCER_L/sync_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SEC_COUNTER/sig_ht_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_ht_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.508    SEC_COUNTER/CLK
    SLICE_X5Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  SEC_COUNTER/sig_ht_reg[7]/Q
                         net (fo=4, routed)           0.169     1.819    SEC_COUNTER/sig_ht_reg[7]
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.043     1.862 r  SEC_COUNTER/sig_ht[9]_i_3/O
                         net (fo=1, routed)           0.000     1.862    SEC_COUNTER/plusOp[9]
    SLICE_X5Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.866     2.024    SEC_COUNTER/CLK
    SLICE_X5Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[9]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.107     1.615    SEC_COUNTER/sig_ht_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SCOREBOARD_R/scr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_R/scr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    SCOREBOARD_R/CLK
    SLICE_X12Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  SCOREBOARD_R/scr_reg[2]/Q
                         net (fo=10, routed)          0.175     1.821    SCOREBOARD_R/scr_reg[2]
    SLICE_X12Y44         LUT4 (Prop_lut4_I1_O)        0.043     1.864 r  SCOREBOARD_R/scr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    SCOREBOARD_R/plusOp__5[3]
    SLICE_X12Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     1.996    SCOREBOARD_R/CLK
    SLICE_X12Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X12Y44         FDRE (Hold_fdre_C_D)         0.131     1.612    SCOREBOARD_R/scr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SCOREBOARD_R/scr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_R/scr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.121%)  route 0.158ns (45.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    SCOREBOARD_R/CLK
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  SCOREBOARD_R/scr_reg[5]/Q
                         net (fo=9, routed)           0.158     1.780    SCOREBOARD_R/scr_reg[5]
    SLICE_X11Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  SCOREBOARD_R/scr[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.825    SCOREBOARD_R/plusOp__5[5]
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     1.996    SCOREBOARD_R/CLK
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[5]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.092     1.573    SCOREBOARD_R/scr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 SEC_COUNTER/sig_ht_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEC_COUNTER/sig_ht_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.227ns (59.137%)  route 0.157ns (40.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.508    SEC_COUNTER/CLK
    SLICE_X4Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.128     1.636 r  SEC_COUNTER/sig_ht_reg[1]/Q
                         net (fo=7, routed)           0.157     1.793    SEC_COUNTER/sig_ht_reg[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I2_O)        0.099     1.892 r  SEC_COUNTER/sig_ht[5]_i_1/O
                         net (fo=1, routed)           0.000     1.892    SEC_COUNTER/plusOp[5]
    SLICE_X3Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.868     2.026    SEC_COUNTER/CLK
    SLICE_X3Y46          FDRE                                         r  SEC_COUNTER/sig_ht_reg[5]/C
                         clock pessimism             -0.479     1.547    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.092     1.639    SEC_COUNTER/sig_ht_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SCOREBOARD_R/scr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD_R/scr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.964%)  route 0.159ns (46.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    SCOREBOARD_R/CLK
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  SCOREBOARD_R/scr_reg[5]/Q
                         net (fo=9, routed)           0.159     1.781    SCOREBOARD_R/scr_reg[5]
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  SCOREBOARD_R/scr[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.826    SCOREBOARD_R/plusOp__5[6]
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     1.996    SCOREBOARD_R/CLK
    SLICE_X11Y44         FDRE                                         r  SCOREBOARD_R/scr_reg[6]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X11Y44         FDRE (Hold_fdre_C_D)         0.091     1.572    SCOREBOARD_R/scr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISPLAY/sig_AN_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAY/dec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.500%)  route 0.198ns (51.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.568     1.481    DISPLAY/CLK
    SLICE_X11Y46         FDRE                                         r  DISPLAY/sig_AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DISPLAY/sig_AN_reg[0]/Q
                         net (fo=4, routed)           0.198     1.820    DISPLAY/sig_AN[0]
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  DISPLAY/dec_i_1/O
                         net (fo=1, routed)           0.000     1.865    DISPLAY/dec
    SLICE_X9Y47          FDRE                                         r  DISPLAY/dec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.839     1.997    DISPLAY/CLK
    SLICE_X9Y47          FDRE                                         r  DISPLAY/dec_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091     1.609    DISPLAY/dec_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y40     CLOCK_1HZ/sig_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44     CLOCK_1HZ/sig_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y44     CLOCK_1HZ/sig_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     CLOCK_1HZ/sig_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     CLOCK_1HZ/sig_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     CLOCK_1HZ/sig_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y40     CLOCK_1HZ/sig_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y42     CLOCK_1HZ/sig_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y43     CLOCK_1HZ/sig_count_reg[13]/C



