

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sun Mar 22 14:27:46 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.519 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       44| 0.195 us | 0.220 us |   39|   44|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_in_2_fu_120  |C_drain_IO_L1_out_in_2  |        1|        6|  5.000 ns | 30.000 ns |    1|    6|   none  |
        |grp_C_drain_IO_L1_out_in_fu_130    |C_drain_IO_L1_out_in    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       36|       36|        18|          -|          -|     2|    no    |
        | + Loop 1.1  |       16|       16|         8|          -|          -|     2|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       30|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|       26|      254|    -|
|Memory               |        0|      -|      256|        4|    0|
|Multiplexer          |        -|      -|        -|      246|    -|
|Register             |        -|      -|       21|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      303|      534|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |grp_C_drain_IO_L1_out_in_fu_130    |C_drain_IO_L1_out_in    |        0|      0|  12|   98|    0|
    |grp_C_drain_IO_L1_out_in_2_fu_120  |C_drain_IO_L1_out_in_2  |        0|      0|  14|  156|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                              |                        |        0|      0|  26|  254|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |local_C_ping_0_V_U  |C_drain_IO_L1_outpcA  |        0|  128|   2|    0|     2|   64|     1|          128|
    |local_C_pong_0_V_U  |C_drain_IO_L1_outpcA  |        0|  128|   2|    0|     2|   64|     1|          128|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  256|   4|    0|     4|  128|     2|          256|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |c0_fu_152_p2                     |     +    |      0|  0|   3|           2|           1|
    |c1_fu_164_p2                     |     +    |      0|  0|   3|           2|           1|
    |icmp_ln705_fu_146_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln706_fu_158_p2             |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |xor_ln719_fu_170_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  30|          11|          12|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  33|          6|    1|          6|
    |ap_done                                           |   9|          2|    1|          2|
    |arb_1_reg_97                                      |   9|          2|    1|          2|
    |c0_prev_reg_86                                    |   9|          2|    2|          4|
    |c1_prev_reg_109                                   |   9|          2|    2|          4|
    |fifo_C_drain_in_V_V_read                          |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_read                      |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_write                        |   9|          2|    1|          2|
    |grp_C_drain_IO_L1_out_in_2_fu_120_en              |  15|          3|    1|          3|
    |grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0  |  15|          3|   64|        192|
    |grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0    |  15|          3|   64|        192|
    |local_C_ping_0_V_address0                         |  15|          3|    1|          3|
    |local_C_ping_0_V_ce0                              |  15|          3|    1|          3|
    |local_C_ping_0_V_ce1                              |   9|          2|    1|          2|
    |local_C_ping_0_V_we1                              |   9|          2|    1|          2|
    |local_C_pong_0_V_address0                         |  15|          3|    1|          3|
    |local_C_pong_0_V_ce0                              |  15|          3|    1|          3|
    |local_C_pong_0_V_ce1                              |   9|          2|    1|          2|
    |local_C_pong_0_V_we1                              |   9|          2|    1|          2|
    |real_start                                        |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 246|         51|  148|        433|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  5|   0|    5|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_1_reg_97                                    |  1|   0|    1|          0|
    |c0_prev_reg_86                                  |  2|   0|    2|          0|
    |c0_reg_191                                      |  2|   0|    2|          0|
    |c1_prev_reg_109                                 |  2|   0|    2|          0|
    |c1_reg_204                                      |  2|   0|    2|          0|
    |grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg    |  1|   0|    1|          0|
    |inter_trans_en_0_fu_74                          |  1|   0|    1|          0|
    |inter_trans_en_0_loa_4_reg_196                  |  1|   0|    1|          0|
    |inter_trans_en_0_loa_reg_209                    |  1|   0|    1|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 21|   0|   21|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_done                          | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|start_out                        | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|start_write                      | out |    1| ap_ctrl_hs |    C_drain_IO_L1_out    | return value |
|fifo_C_drain_in_V_V_dout         |  in |   64|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_empty_n      |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_in_V_V_read         | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V   |    pointer   |
|fifo_C_drain_out_V_V_din         | out |   64|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n      |  in |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write       | out |    1|   ap_fifo  |   fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_local_in_V_dout     |  in |   32|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
|fifo_C_drain_local_in_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V |    pointer   |
+---------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inter_trans_en_0 = alloca i1"   --->   Operation 6 'alloca' 'inter_trans_en_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str301, i32 0, i32 0, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str305, [1 x i8]* @p_str306)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_C_drain_local_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str280, i32 0, i32 0, [1 x i8]* @p_str281, [1 x i8]* @p_str282, [1 x i8]* @p_str283, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str284, [1 x i8]* @p_str285)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.59ns)   --->   "%local_C_ping_0_V = alloca [2 x i64], align 8" [src/kernel_xilinx.cpp:696]   --->   Operation 10 'alloca' 'local_C_ping_0_V' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%local_C_pong_0_V = alloca [2 x i64], align 8" [src/kernel_xilinx.cpp:697]   --->   Operation 11 'alloca' 'local_C_pong_0_V' <Predicate = true> <Delay = 0.59>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i1 false, i1* %inter_trans_en_0" [src/kernel_xilinx.cpp:705]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %.preheader10" [src/kernel_xilinx.cpp:705]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.61>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%c0_prev = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %c0, %.preheader10.loopexit ]"   --->   Operation 14 'phi' 'c0_prev' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.34ns)   --->   "%icmp_ln705 = icmp eq i2 %c0_prev, -2" [src/kernel_xilinx.cpp:705]   --->   Operation 15 'icmp' 'icmp_ln705' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.23ns)   --->   "%c0 = add i2 %c0_prev, 1" [src/kernel_xilinx.cpp:705]   --->   Operation 17 'add' 'c0' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln705, label %4, label %.preheader.preheader" [src/kernel_xilinx.cpp:705]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:706]   --->   Operation 19 'br' <Predicate = (!icmp_ln705)> <Delay = 0.60>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%inter_trans_en_0_loa_4 = load i1* %inter_trans_en_0" [src/kernel_xilinx.cpp:725]   --->   Operation 20 'load' 'inter_trans_en_0_loa_4' <Predicate = (icmp_ln705)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.61ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_pong_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa_4)" [src/kernel_xilinx.cpp:725]   --->   Operation 21 'call' <Predicate = (icmp_ln705)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.61>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%arb_1 = phi i1 [ %xor_ln719, %3 ], [ false, %.preheader.preheader ]" [src/kernel_xilinx.cpp:719]   --->   Operation 22 'phi' 'arb_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c1_prev = phi i2 [ %c1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 23 'phi' 'c1_prev' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.34ns)   --->   "%icmp_ln706 = icmp eq i2 %c1_prev, -2" [src/kernel_xilinx.cpp:706]   --->   Operation 24 'icmp' 'icmp_ln706' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 25 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.23ns)   --->   "%c1 = add i2 %c1_prev, 1" [src/kernel_xilinx.cpp:706]   --->   Operation 26 'add' 'c1' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln706, label %.preheader10.loopexit, label %0" [src/kernel_xilinx.cpp:706]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%inter_trans_en_0_loa = load i1* %inter_trans_en_0" [src/kernel_xilinx.cpp:716]   --->   Operation 28 'load' 'inter_trans_en_0_loa' <Predicate = (!icmp_ln706)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %arb_1, label %2, label %1" [src/kernel_xilinx.cpp:711]   --->   Operation 29 'br' <Predicate = (!icmp_ln706)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.60ns)   --->   "call fastcc void @C_drain_IO_L1_out_in([2 x i64]* %local_C_ping_0_V, i32* %fifo_C_drain_local_in_V)" [src/kernel_xilinx.cpp:712]   --->   Operation 30 'call' <Predicate = (!icmp_ln706 & !arb_1)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [2/2] (0.61ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_pong_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa)" [src/kernel_xilinx.cpp:713]   --->   Operation 31 'call' <Predicate = (!icmp_ln706 & !arb_1)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [2/2] (0.60ns)   --->   "call fastcc void @C_drain_IO_L1_out_in([2 x i64]* %local_C_pong_0_V, i32* %fifo_C_drain_local_in_V)" [src/kernel_xilinx.cpp:715]   --->   Operation 32 'call' <Predicate = (!icmp_ln706 & arb_1)> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [2/2] (0.61ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_ping_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa)" [src/kernel_xilinx.cpp:716]   --->   Operation 33 'call' <Predicate = (!icmp_ln706 & arb_1)> <Delay = 0.61> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader10"   --->   Operation 34 'br' <Predicate = (icmp_ln706)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.60>
ST_4 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_in([2 x i64]* %local_C_ping_0_V, i32* %fifo_C_drain_local_in_V)" [src/kernel_xilinx.cpp:712]   --->   Operation 35 'call' <Predicate = (!arb_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_pong_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa)" [src/kernel_xilinx.cpp:713]   --->   Operation 36 'call' <Predicate = (!arb_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %3" [src/kernel_xilinx.cpp:714]   --->   Operation 37 'br' <Predicate = (!arb_1)> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_in([2 x i64]* %local_C_pong_0_V, i32* %fifo_C_drain_local_in_V)" [src/kernel_xilinx.cpp:715]   --->   Operation 38 'call' <Predicate = (arb_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_ping_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa)" [src/kernel_xilinx.cpp:716]   --->   Operation 39 'call' <Predicate = (arb_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 40 'br' <Predicate = (arb_1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln719 = xor i1 %arb_1, true" [src/kernel_xilinx.cpp:719]   --->   Operation 41 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.60ns)   --->   "store i1 true, i1* %inter_trans_en_0" [src/kernel_xilinx.cpp:706]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:706]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @C_drain_IO_L1_out_in.2([2 x i64]* %local_C_pong_0_V, i64* %fifo_C_drain_in_V_V, i64* %fifo_C_drain_out_V_V, i1 zeroext %inter_trans_en_0_loa_4)" [src/kernel_xilinx.cpp:725]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:730]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_local_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inter_trans_en_0       (alloca           ) [ 011110]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
local_C_ping_0_V       (alloca           ) [ 001110]
local_C_pong_0_V       (alloca           ) [ 001111]
store_ln705            (store            ) [ 000000]
br_ln705               (br               ) [ 011110]
c0_prev                (phi              ) [ 001000]
icmp_ln705             (icmp             ) [ 001110]
empty                  (speclooptripcount) [ 000000]
c0                     (add              ) [ 011110]
br_ln705               (br               ) [ 000000]
br_ln706               (br               ) [ 001110]
inter_trans_en_0_loa_4 (load             ) [ 000001]
arb_1                  (phi              ) [ 000110]
c1_prev                (phi              ) [ 000100]
icmp_ln706             (icmp             ) [ 001110]
empty_99               (speclooptripcount) [ 000000]
c1                     (add              ) [ 001110]
br_ln706               (br               ) [ 000000]
inter_trans_en_0_loa   (load             ) [ 000010]
br_ln711               (br               ) [ 000000]
br_ln0                 (br               ) [ 011110]
call_ln712             (call             ) [ 000000]
call_ln713             (call             ) [ 000000]
br_ln714               (br               ) [ 000000]
call_ln715             (call             ) [ 000000]
call_ln716             (call             ) [ 000000]
br_ln0                 (br               ) [ 000000]
xor_ln719              (xor              ) [ 001110]
store_ln706            (store            ) [ 000000]
br_ln706               (br               ) [ 001110]
call_ln725             (call             ) [ 000000]
ret_ln730              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_local_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_local_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str280"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_in.2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_in"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="inter_trans_en_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inter_trans_en_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="local_C_ping_0_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_ping_0_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="local_C_pong_0_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_pong_0_V/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c0_prev_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="1"/>
<pin id="88" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c0_prev (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c0_prev_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="2" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_prev/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="arb_1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_1 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="arb_1_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_1/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="c1_prev_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="1"/>
<pin id="111" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c1_prev (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="c1_prev_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="0"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="1" slack="1"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_prev/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_C_drain_IO_L1_out_in_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="0" index="3" bw="64" slack="0"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln725/2 call_ln713/3 call_ln716/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_C_drain_IO_L1_out_in_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln712/3 call_ln715/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inter_trans_en_0_loa_4/2 inter_trans_en_0_loa/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln705_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln705/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln705_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln705/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c0/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln706_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln706/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="c1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xor_ln719_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln706_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="3"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln706/4 "/>
</bind>
</comp>

<comp id="181" class="1005" name="inter_trans_en_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="inter_trans_en_0 "/>
</bind>
</comp>

<comp id="191" class="1005" name="c0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c0 "/>
</bind>
</comp>

<comp id="196" class="1005" name="inter_trans_en_0_loa_4_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inter_trans_en_0_loa_4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c1 "/>
</bind>
</comp>

<comp id="209" class="1005" name="inter_trans_en_0_loa_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inter_trans_en_0_loa "/>
</bind>
</comp>

<comp id="214" class="1005" name="xor_ln719_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln719 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="54" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="56" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="108"><net_src comp="101" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="58" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="140"><net_src comp="137" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="90" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="90" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="113" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="113" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="97" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="74" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="194"><net_src comp="152" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="199"><net_src comp="137" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="207"><net_src comp="164" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="212"><net_src comp="137" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="120" pin=4"/></net>

<net id="217"><net_src comp="170" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_out_V_V | {2 3 4 5 }
 - Input state : 
	Port: C_drain_IO_L1_out : fifo_C_drain_in_V_V | {2 3 4 5 }
	Port: C_drain_IO_L1_out : fifo_C_drain_local_in_V | {3 4 }
  - Chain level:
	State 1
		store_ln705 : 1
	State 2
		icmp_ln705 : 1
		c0 : 1
		br_ln705 : 2
		call_ln725 : 1
	State 3
		icmp_ln706 : 1
		c1 : 1
		br_ln706 : 2
		br_ln711 : 1
		call_ln713 : 1
		call_ln716 : 1
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   call   | grp_C_drain_IO_L1_out_in_2_fu_120 |  0.603  |    82   |    58   |
|          |  grp_C_drain_IO_L1_out_in_fu_130  |  0.603  |    12   |    35   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln705_fu_146         |    0    |    0    |    8    |
|          |         icmp_ln706_fu_158         |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|    add   |             c0_fu_152             |    0    |    0    |    3    |
|          |             c1_fu_164             |    0    |    0    |    3    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   |          xor_ln719_fu_170         |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |  1.206  |    94   |   117   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|local_C_ping_0_V|    0   |   128  |    2   |    0   |
|local_C_pong_0_V|    0   |   128  |    2   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   256  |    4   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         arb_1_reg_97         |    1   |
|        c0_prev_reg_86        |    2   |
|          c0_reg_191          |    2   |
|        c1_prev_reg_109       |    2   |
|          c1_reg_204          |    2   |
|inter_trans_en_0_loa_4_reg_196|    1   |
| inter_trans_en_0_loa_reg_209 |    1   |
|   inter_trans_en_0_reg_181   |    1   |
|       xor_ln719_reg_214      |    1   |
+------------------------------+--------+
|             Total            |   13   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|            arb_1_reg_97           |  p0  |   2  |   1  |    2   ||    9    |
| grp_C_drain_IO_L1_out_in_2_fu_120 |  p4  |   3  |   1  |    3   ||    15   |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |    5   || 1.22025 ||    24   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   94   |   117  |    -   |
|   Memory  |    0   |    -   |   256  |    4   |    0   |
|Multiplexer|    -   |    1   |    -   |   24   |    -   |
|  Register |    -   |    -   |   13   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   363  |   145  |    0   |
+-----------+--------+--------+--------+--------+--------+
