Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 30 17:01:31 2019
| Host         : DESKTOP-DUGUKAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1480 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4051 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     89.515        0.000                      0                    1        0.273        0.000                      0                    1       44.711        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_11M0592        89.515        0.000                      0                    1        0.273        0.000                      0                    1       44.711        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_11M0592
  To Clock:  clk_11M0592

Setup :            0  Failing Endpoints,  Worst Slack       89.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.515ns  (required time - arrival time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.484ns (53.673%)  route 0.418ns (46.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns = ( 96.070 - 90.422 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.417     4.882    clk_11M0592_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.963 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.369     6.332    clk_11M0592_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.379     6.711 f  clk_reg/Q
                         net (fo=2, routed)           0.418     7.129    clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.105     7.234 r  clk_i_1/O
                         net (fo=1, routed)           0.000     7.234    clk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.914    94.735    clk_11M0592_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    94.812 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.258    96.070    clk_11M0592_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_reg/C
                         clock pessimism              0.684    96.754    
                         clock uncertainty           -0.035    96.719    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.030    96.749    clk_reg
  -------------------------------------------------------------------
                         required time                         96.749    
                         arrival time                          -7.234    
  -------------------------------------------------------------------
                         slack                                 89.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.132%)  route 0.178ns (48.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.737ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.712     2.014    clk_11M0592_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.040 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.562     2.601    clk_11M0592_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     2.742 f  clk_reg/Q
                         net (fo=2, routed)           0.178     2.920    clk
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.965 r  clk_i_1/O
                         net (fo=1, routed)           0.000     2.965    clk_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.988     2.478    clk_11M0592_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.507 r  clk_11M0592_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     3.339    clk_11M0592_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.737     2.601    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     2.692    clk_reg
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_11M0592
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_11M0592 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y1  clk_11M0592_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X52Y96   clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X52Y96   clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X52Y96   clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X52Y96   clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X52Y96   clk_reg/C



