Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 10 15:44:45 2025
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab08_top_timing_summary_routed.rpt -pb lab08_top_timing_summary_routed.pb -rpx lab08_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab08_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: D0/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.656        0.000                      0                   71        0.254        0.000                      0                   71        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHz           5.656        0.000                      0                   71        0.254        0.000                      0                   71        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz
  To Clock:  clk100MHz

Setup :            0  Failing Endpoints,  Worst Slack        5.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.479%)  route 3.027ns (78.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          1.018     9.182    D0/sclk
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[10]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.479%)  route 3.027ns (78.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          1.018     9.182    D0/sclk
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[11]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.479%)  route 3.027ns (78.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          1.018     9.182    D0/sclk
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[12]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.828ns (21.479%)  route 3.027ns (78.521%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          1.018     9.182    D0/sclk
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[9]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.182    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.008%)  route 2.934ns (77.992%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.925     9.089    D0/sclk
    SLICE_X5Y98          FDRE                                         r  D0/q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  D0/q_reg[25]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.429    14.838    D0/q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.300%)  route 2.885ns (77.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.876     9.040    D0/sclk
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[5]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.300%)  route 2.885ns (77.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.876     9.040    D0/sclk
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.300%)  route 2.885ns (77.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.876     9.040    D0/sclk
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[7]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.828ns (22.300%)  route 2.885ns (77.700%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.876     9.040    D0/sclk
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[8]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.429    14.837    D0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 D0/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz rise@10.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.828ns (22.849%)  route 2.796ns (77.151%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  D0/q_reg[15]/Q
                         net (fo=2, routed)           0.871     6.653    D0/q_reg_n_0_[15]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     6.777 f  D0/q[25]_i_6/O
                         net (fo=1, routed)           0.825     7.602    D0/q[25]_i_6_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I3_O)        0.124     7.726 f  D0/q[25]_i_2/O
                         net (fo=3, routed)           0.314     8.040    D0/q[25]_i_2_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.164 r  D0/q[25]_i_1/O
                         net (fo=25, routed)          0.787     8.951    D0/sclk
    SLICE_X5Y97          FDRE                                         r  D0/q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.604    15.027    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  D0/q_reg[21]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.429    14.838    D0/q_reg[21]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  5.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line54/D4/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/D4/q_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  nolabel_line54/D4/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  nolabel_line54/D4/q_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    nolabel_line54/D4/q_reg_reg_n_0_[2]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  nolabel_line54/D4/q_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    nolabel_line54/D4/q_reg_reg[0]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  nolabel_line54/D4/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  nolabel_line54/D4/q_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    nolabel_line54/D4/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line54/D4/q_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/D4/q_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line54/D4/q_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  nolabel_line54/D4/q_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    nolabel_line54/D4/q_reg_reg_n_0_[10]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  nolabel_line54/D4/q_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    nolabel_line54/D4/q_reg_reg[8]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  nolabel_line54/D4/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y91          FDRE                                         r  nolabel_line54/D4/q_reg_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    nolabel_line54/D4/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line54/D4/q_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/D4/q_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line54/D4/q_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  nolabel_line54/D4/q_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    nolabel_line54/D4/q_reg_reg_n_0_[14]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  nolabel_line54/D4/q_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    nolabel_line54/D4/q_reg_reg[12]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  nolabel_line54/D4/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line54/D4/q_reg_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    nolabel_line54/D4/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line54/D4/q_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line54/D4/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line54/D4/q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  nolabel_line54/D4/q_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.801    nolabel_line54/D4/q_reg_reg_n_0_[6]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  nolabel_line54/D4/q_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    nolabel_line54/D4/q_reg_reg[4]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  nolabel_line54/D4/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    nolabel_line54/D4/clk100MHz_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  nolabel_line54/D4/q_reg_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    nolabel_line54/D4/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  D0/q_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    D0/q_reg_n_0_[12]
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  D0/q0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.892    D0/data0[12]
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  D0/q_reg[12]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.105     1.627    D0/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  D0/q_reg[16]/Q
                         net (fo=2, routed)           0.120     1.784    D0/q_reg_n_0_[16]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  D0/q0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.892    D0/data0[16]
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  D0/q_reg[16]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.105     1.627    D0/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  D0/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  D0/q_reg[20]/Q
                         net (fo=2, routed)           0.120     1.784    D0/q_reg_n_0_[20]
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  D0/q0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.892    D0/data0[20]
    SLICE_X5Y96          FDRE                                         r  D0/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  D0/q_reg[20]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.105     1.627    D0/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  D0/q_reg[8]/Q
                         net (fo=2, routed)           0.120     1.784    D0/q_reg_n_0_[8]
    SLICE_X5Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  D0/q0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.892    D0/data0[8]
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  D0/q_reg[8]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    D0/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  D0/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  D0/q_reg[4]/Q
                         net (fo=2, routed)           0.120     1.783    D0/q_reg_n_0_[4]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  D0/q0_carry/O[3]
                         net (fo=1, routed)           0.000     1.891    D0/data0[4]
    SLICE_X5Y92          FDRE                                         r  D0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y92          FDRE                                         r  D0/q_reg[4]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    D0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 D0/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D0/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz rise@0.000ns - clk100MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  D0/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  D0/q_reg[24]/Q
                         net (fo=2, routed)           0.120     1.785    D0/q_reg_n_0_[24]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  D0/q0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    D0/data0[24]
    SLICE_X5Y97          FDRE                                         r  D0/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100MHz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    D0/clk100MHz_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  D0/q_reg[24]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.105     1.628    D0/q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     D0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     D0/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     D0/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y94     D0/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     D0/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     D0/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     D0/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y95     D0/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y96     D0/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     D0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     D0/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y96     D0/q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     D0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y93     D0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     D0/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y95     D0/q_reg[13]/C



