 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : mc_top
Version: W-2024.09-SP2
Date   : Tue May  6 09:26:46 2025
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  8.37%

Information: Percent of CCS-based delays =  4.30%

  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[29]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U116/Y (OA21X1_RVT)                   0.09 &     2.82 f
  u5/U681/Y (AND4X1_RVT)                   0.11 &     2.93 f
  u5/U381/Y (OA21X1_RVT)                   0.09 &     3.02 f
  u5/U677/Y (NAND3X0_RVT)                  0.05 &     3.07 r
  u5/U369/Y (AO22X1_RVT)                   0.08 &     3.15 r
  u5/state_reg[29]/D (DFFARX1_RVT)         0.00 &     3.15 r
  data arrival time                                   3.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[29]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         6.58


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U116/Y (OA21X1_RVT)                   0.09 &     2.82 f
  u5/U681/Y (AND4X1_RVT)                   0.11 &     2.93 f
  u5/U381/Y (OA21X1_RVT)                   0.09 &     3.02 f
  u5/U678/Y (NAND3X0_RVT)                  0.05 &     3.07 r
  u5/U351/Y (AO22X1_RVT)                   0.08 &     3.15 r
  u5/state_reg[20]/D (DFFARX1_RVT)         0.00 &     3.15 r
  data arrival time                                   3.15

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[20]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.15
  -----------------------------------------------------------
  slack (MET)                                         6.59


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[21]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U714/Y (NBUFFX2_RVT)                  0.12 &     3.03 r
  u5/U374/Y (AO22X1_RVT)                   0.11 &     3.13 r
  u5/state_reg[21]/D (DFFARX1_RVT)         0.00 &     3.13 r
  data arrival time                                   3.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[21]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         6.60


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U714/Y (NBUFFX2_RVT)                  0.12 &     3.03 r
  u5/U21/Y (AO22X1_RVT)                    0.10 &     3.13 r
  u5/state_reg[38]/D (DFFARX1_RVT)         0.00 &     3.13 r
  data arrival time                                   3.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[38]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         6.60


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U714/Y (NBUFFX2_RVT)                  0.12 &     3.03 r
  u5/U342/Y (AO21X1_RVT)                   0.10 &     3.13 r
  u5/state_reg[40]/D (DFFARX1_RVT)         0.00 &     3.13 r
  data arrival time                                   3.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[40]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U714/Y (NBUFFX2_RVT)                  0.12 &     3.03 r
  u5/U347/Y (AO21X1_RVT)                   0.10 &     3.13 r
  u5/state_reg[34]/D (DFFARX1_RVT)         0.00 &     3.13 r
  data arrival time                                   3.13

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[34]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.13
  -----------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[28]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U51/Y (AND3X1_RVT)                    0.12 &     2.74 f
  u5/U710/Y (AND3X1_RVT)                   0.10 &     2.84 f
  u5/U688/Y (OA21X1_RVT)                   0.08 &     2.93 f
  u5/U694/Y (OA21X1_RVT)                   0.07 &     3.00 f
  u5/U693/Y (NAND3X0_RVT)                  0.04 &     3.04 r
  u5/U689/Y (AO22X1_RVT)                   0.08 &     3.12 r
  u5/state_reg[28]/D (DFFARX1_RVT)         0.00 &     3.12 r
  data arrival time                                   3.12

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[28]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U51/Y (AND3X1_RVT)                    0.12 &     2.74 f
  u5/U710/Y (AND3X1_RVT)                   0.10 &     2.84 f
  u5/U688/Y (OA21X1_RVT)                   0.08 &     2.93 f
  u5/U694/Y (OA21X1_RVT)                   0.07 &     3.00 f
  u5/U692/Y (NAND3X0_RVT)                  0.04 &     3.04 r
  u5/U744/Y (AO22X1_RVT)                   0.08 &     3.12 r
  u5/state_reg[19]/D (DFFARX1_RVT)         0.00 &     3.12 r
  data arrival time                                   3.12

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[19]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         6.61


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[36]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U38/Y (INVX1_RVT)                     0.06 &     2.97 f
  u5/U775/Y (OAI22X1_RVT)                  0.15 &     3.12 r
  u5/state_reg[36]/D (DFFARX1_RVT)         0.00 &     3.12 r
  data arrival time                                   3.12

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[36]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -3.12
  -----------------------------------------------------------
  slack (MET)                                         6.62


  Startpoint: u5/state_reg[25]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u5/state_reg[47]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u5/state_reg[25]/CLK (DFFARX1_RVT)       0.00 #     0.00 r
  u5/state_reg[25]/QN (DFFARX1_RVT)        0.14       0.14 r
  u5/U705/Y (AND2X1_RVT)                   0.09 &     0.24 r
  u5/U695/Y (NAND4X0_RVT)                  0.30 &     0.54 f
  u5/init_ack (mc_timing)                  0.00       0.54 f
  U123/Y (OR2X1_RVT)                       0.24 &     0.78 f
  U13/Y (NBUFFX2_RVT)                      0.13 &     0.91 f
  U14/Y (INVX4_RVT)                        0.08 &     0.99 r
  U158/Y (AND2X1_RVT)                      0.08 &     1.07 r
  U166/Y (AO222X1_RVT)                     0.19 &     1.26 r
  u5/cs[1] (mc_timing)                     0.00       1.26 r
  u5/U713/Y (NOR4X1_RVT)                   0.17 &     1.43 f
  u5/U823/Y (NAND2X0_RVT)                  0.06 &     1.49 r
  u5/U824/Y (NAND3X0_RVT)                  0.07 &     1.56 f
  u5/U830/Y (OR3X1_RVT)                    0.10 &     1.66 f
  u5/U820/Y (INVX0_RVT)                    0.06 &     1.72 r
  u5/U822/Y (NAND2X0_RVT)                  0.07 &     1.79 f
  u5/U841/Y (NAND2X0_RVT)                  0.08 &     1.87 r
  u5/U60/Y (AO21X1_RVT)                    0.10 &     1.97 r
  u5/U144/Y (AO21X1_RVT)                   0.06 &     2.03 r
  u5/U526/Y (NAND2X0_RVT)                  0.07 &     2.10 f
  u5/U147/Y (AND2X1_RVT)                   0.12 &     2.22 f
  u5/U119/Y (AND2X1_RVT)                   0.07 &     2.29 f
  u5/U781/Y (AND4X1_RVT)                   0.12 &     2.41 f
  u5/U759/Y (AND2X1_RVT)                   0.10 &     2.51 f
  u5/U114/Y (AND3X1_RVT)                   0.11 &     2.62 f
  u5/U687/Y (INVX0_RVT)                    0.04 &     2.66 r
  u5/U704/Y (INVX0_RVT)                    0.07 &     2.73 f
  u5/U780/Y (NAND2X0_RVT)                  0.18 &     2.91 r
  u5/U38/Y (INVX1_RVT)                     0.06 &     2.97 f
  u5/U774/Y (OAI22X1_RVT)                  0.14 &     3.11 r
  u5/state_reg[47]/D (DFFARX1_RVT)         0.00 &     3.11 r
  data arrival time                                   3.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u5/state_reg[47]/CLK (DFFARX1_RVT)       0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -3.11
  -----------------------------------------------------------
  slack (MET)                                         6.63


1
