
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: hyperram.v
Parsing formal SystemVerilog input from `hyperram.v' to AST representation.
Storing AST representation for module `$abstract\hyperram'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hyperram'.
Generating RTLIL representation for module `\hyperram'.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:89.4-89.95.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:91.4-91.103.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:97.4-97.96.
Warning: wire '\latency_cycles' is assigned in a block at hyperram.v:99.4-99.104.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:342.13-342.59.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:343.15-343.64.
Warning: wire '\hb_dq_o' is assigned in a block at hyperram.v:344.15-344.31.

2.2.1. Analyzing design hierarchy..
Top module:  \hyperram

2.2.2. Analyzing design hierarchy..
Top module:  \hyperram
Removing unused module `$abstract\hyperram'.
Removed 1 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$hyperram.v:389$410 in module hyperram.
Marked 1 switch rules as full_case in process $proc$hyperram.v:340$404 in module hyperram.
Marked 2 switch rules as full_case in process $proc$hyperram.v:276$377 in module hyperram.
Marked 10 switch rules as full_case in process $proc$hyperram.v:116$330 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:83$311 in module hyperram.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 312 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\hyperram.$proc$hyperram.v:0$1929'.
  Set init value: $formal$hyperram.v:1069$310_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1927'.
  Set init value: $formal$hyperram.v:1068$309_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1925'.
  Set init value: $formal$hyperram.v:1067$308_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1923'.
  Set init value: $formal$hyperram.v:1066$307_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1921'.
  Set init value: $formal$hyperram.v:1058$306_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1919'.
  Set init value: $formal$hyperram.v:1057$305_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1917'.
  Set init value: $formal$hyperram.v:1056$304_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1915'.
  Set init value: $formal$hyperram.v:1055$303_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1913'.
  Set init value: $formal$hyperram.v:1052$302_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1911'.
  Set init value: $formal$hyperram.v:1047$301_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1909'.
  Set init value: $formal$hyperram.v:1044$300_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1907'.
  Set init value: $formal$hyperram.v:1039$299_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1905'.
  Set init value: $formal$hyperram.v:1035$298_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1903'.
  Set init value: $formal$hyperram.v:1033$297_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1901'.
  Set init value: $formal$hyperram.v:1029$296_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1899'.
  Set init value: $formal$hyperram.v:1024$295_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1897'.
  Set init value: $formal$hyperram.v:1021$294_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1895'.
  Set init value: $formal$hyperram.v:1018$293_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1893'.
  Set init value: $formal$hyperram.v:1015$292_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1891'.
  Set init value: $formal$hyperram.v:1012$291_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1889'.
  Set init value: $formal$hyperram.v:1007$290_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1887'.
  Set init value: $formal$hyperram.v:1004$289_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1885'.
  Set init value: $formal$hyperram.v:1001$288_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1883'.
  Set init value: $formal$hyperram.v:997$287_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1881'.
  Set init value: $formal$hyperram.v:995$286_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1879'.
  Set init value: $formal$hyperram.v:993$285_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1877'.
  Set init value: $formal$hyperram.v:989$284_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1875'.
  Set init value: $formal$hyperram.v:987$283_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1873'.
  Set init value: $formal$hyperram.v:983$282_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1871'.
  Set init value: $formal$hyperram.v:980$281_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1869'.
  Set init value: $formal$hyperram.v:977$280_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1867'.
  Set init value: $formal$hyperram.v:974$279_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1865'.
  Set init value: $formal$hyperram.v:968$278_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1863'.
  Set init value: $formal$hyperram.v:965$277_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1861'.
  Set init value: $formal$hyperram.v:962$276_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1859'.
  Set init value: $formal$hyperram.v:959$275_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1857'.
  Set init value: $formal$hyperram.v:956$274_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1855'.
  Set init value: $formal$hyperram.v:953$273_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1853'.
  Set init value: $formal$hyperram.v:950$272_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1851'.
  Set init value: $formal$hyperram.v:947$271_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1849'.
  Set init value: $formal$hyperram.v:944$270_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1847'.
  Set init value: $formal$hyperram.v:941$269_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1845'.
  Set init value: $formal$hyperram.v:937$268_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1843'.
  Set init value: $formal$hyperram.v:931$267_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1841'.
  Set init value: $formal$hyperram.v:929$266_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1839'.
  Set init value: $formal$hyperram.v:928$265_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1837'.
  Set init value: $formal$hyperram.v:927$264_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1835'.
  Set init value: $formal$hyperram.v:926$263_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1833'.
  Set init value: $formal$hyperram.v:919$262_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1831'.
  Set init value: $formal$hyperram.v:917$261_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1829'.
  Set init value: $formal$hyperram.v:913$260_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1827'.
  Set init value: $formal$hyperram.v:911$259_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1825'.
  Set init value: $formal$hyperram.v:903$258_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1823'.
  Set init value: $formal$hyperram.v:902$257_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1821'.
  Set init value: $formal$hyperram.v:901$256_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1819'.
  Set init value: $formal$hyperram.v:900$255_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1817'.
  Set init value: $formal$hyperram.v:894$254_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1815'.
  Set init value: $formal$hyperram.v:893$253_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1813'.
  Set init value: $formal$hyperram.v:892$252_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1811'.
  Set init value: $formal$hyperram.v:891$251_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1809'.
  Set init value: $formal$hyperram.v:890$250_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1807'.
  Set init value: $formal$hyperram.v:889$249_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1805'.
  Set init value: $formal$hyperram.v:885$248_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1803'.
  Set init value: $formal$hyperram.v:883$247_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1801'.
  Set init value: $formal$hyperram.v:875$246_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1799'.
  Set init value: $formal$hyperram.v:873$245_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1797'.
  Set init value: $formal$hyperram.v:873$244_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1795'.
  Set init value: $formal$hyperram.v:871$243_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1793'.
  Set init value: $formal$hyperram.v:868$242_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1791'.
  Set init value: $formal$hyperram.v:866$241_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1789'.
  Set init value: $formal$hyperram.v:863$240_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1787'.
  Set init value: $formal$hyperram.v:862$239_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1785'.
  Set init value: $formal$hyperram.v:861$238_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1783'.
  Set init value: $formal$hyperram.v:855$237_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1781'.
  Set init value: $formal$hyperram.v:854$236_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1779'.
  Set init value: $formal$hyperram.v:848$235_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1777'.
  Set init value: $formal$hyperram.v:831$234_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1775'.
  Set init value: $formal$hyperram.v:813$233_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1773'.
  Set init value: $formal$hyperram.v:796$232_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1771'.
  Set init value: $formal$hyperram.v:777$231_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1769'.
  Set init value: $formal$hyperram.v:761$230_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1767'.
  Set init value: $formal$hyperram.v:745$229_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1765'.
  Set init value: $formal$hyperram.v:726$228_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1763'.
  Set init value: $formal$hyperram.v:709$227_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1761'.
  Set init value: $formal$hyperram.v:688$226_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1759'.
  Set init value: $formal$hyperram.v:668$225_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1757'.
  Set init value: $formal$hyperram.v:648$224_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1755'.
  Set init value: $formal$hyperram.v:631$223_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1753'.
  Set init value: $formal$hyperram.v:615$222_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1751'.
  Set init value: $formal$hyperram.v:593$221_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1749'.
  Set init value: $formal$hyperram.v:573$220_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1747'.
  Set init value: $formal$hyperram.v:552$219_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1745'.
  Set init value: $formal$hyperram.v:533$218_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1743'.
  Set init value: $formal$hyperram.v:517$217_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1741'.
  Set init value: $formal$hyperram.v:495$216_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1739'.
  Set init value: $formal$hyperram.v:475$215_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1737'.
  Set init value: $formal$hyperram.v:455$214_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1735'.
  Set init value: $formal$hyperram.v:438$213_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1733'.
  Set init value: $formal$hyperram.v:423$212_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1731'.
  Set init value: $formal$hyperram.v:417$211_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1729'.
  Set init value: $formal$hyperram.v:414$210_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1727'.
  Set init value: $formal$hyperram.v:411$209_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1725'.
  Set init value: $formal$hyperram.v:408$208_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1723'.
  Set init value: $formal$hyperram.v:405$207_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1721'.
  Set init value: $formal$hyperram.v:398$206_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1719'.
  Set init value: $formal$hyperram.v:395$205_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:359$1711'.
  Set init value: \f_past_valid = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1929'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1927'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1925'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1923'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1921'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1919'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1917'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1915'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1913'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1911'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1909'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1907'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1905'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1903'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1901'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1899'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1897'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1895'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1893'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1891'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1889'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1887'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1885'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1883'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1881'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1879'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1877'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1875'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1873'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1871'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1869'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1867'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1865'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1863'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1861'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1859'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1857'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1855'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1853'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1851'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1849'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1847'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1845'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1843'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1841'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1839'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1837'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1835'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1833'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1831'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1829'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1827'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1825'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1823'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1821'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1819'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1817'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1815'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1813'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1811'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1809'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1807'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1805'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1803'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1801'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1799'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1797'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1795'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1793'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1791'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1789'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1787'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1785'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1783'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1781'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1779'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1777'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1775'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1773'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1771'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1769'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1767'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1765'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1763'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1761'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1759'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1757'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1755'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1753'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1751'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1749'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1747'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1745'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1743'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1741'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1739'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1737'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1735'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1733'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1731'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1729'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1727'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1725'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1723'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1721'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1719'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1715'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1712'.
Creating decoders for process `\hyperram.$proc$hyperram.v:359$1711'.
Creating decoders for process `\hyperram.$proc$hyperram.v:389$410'.
     1/212: $0$formal$hyperram.v:395$205_EN[0:0]$612
     2/212: $0$formal$hyperram.v:395$205_CHECK[0:0]$611
     3/212: $0$formal$hyperram.v:398$206_EN[0:0]$614
     4/212: $0$formal$hyperram.v:398$206_CHECK[0:0]$613
     5/212: $0$formal$hyperram.v:405$207_EN[0:0]$616
     6/212: $0$formal$hyperram.v:405$207_CHECK[0:0]$615
     7/212: $0$formal$hyperram.v:408$208_EN[0:0]$618
     8/212: $0$formal$hyperram.v:408$208_CHECK[0:0]$617
     9/212: $0$formal$hyperram.v:411$209_EN[0:0]$620
    10/212: $0$formal$hyperram.v:411$209_CHECK[0:0]$619
    11/212: $0$formal$hyperram.v:414$210_EN[0:0]$622
    12/212: $0$formal$hyperram.v:414$210_CHECK[0:0]$621
    13/212: $0$formal$hyperram.v:417$211_EN[0:0]$624
    14/212: $0$formal$hyperram.v:417$211_CHECK[0:0]$623
    15/212: $0$formal$hyperram.v:423$212_EN[0:0]$626
    16/212: $0$formal$hyperram.v:423$212_CHECK[0:0]$625
    17/212: $0$formal$hyperram.v:438$213_EN[0:0]$628
    18/212: $0$formal$hyperram.v:438$213_CHECK[0:0]$627
    19/212: $0$formal$hyperram.v:455$214_EN[0:0]$630
    20/212: $0$formal$hyperram.v:455$214_CHECK[0:0]$629
    21/212: $0$formal$hyperram.v:475$215_EN[0:0]$632
    22/212: $0$formal$hyperram.v:475$215_CHECK[0:0]$631
    23/212: $0$formal$hyperram.v:495$216_EN[0:0]$634
    24/212: $0$formal$hyperram.v:495$216_CHECK[0:0]$633
    25/212: $0$formal$hyperram.v:517$217_EN[0:0]$636
    26/212: $0$formal$hyperram.v:517$217_CHECK[0:0]$635
    27/212: $0$formal$hyperram.v:533$218_EN[0:0]$638
    28/212: $0$formal$hyperram.v:533$218_CHECK[0:0]$637
    29/212: $0$formal$hyperram.v:552$219_EN[0:0]$640
    30/212: $0$formal$hyperram.v:552$219_CHECK[0:0]$639
    31/212: $0$formal$hyperram.v:573$220_EN[0:0]$642
    32/212: $0$formal$hyperram.v:573$220_CHECK[0:0]$641
    33/212: $0$formal$hyperram.v:593$221_EN[0:0]$644
    34/212: $0$formal$hyperram.v:593$221_CHECK[0:0]$643
    35/212: $0$formal$hyperram.v:615$222_EN[0:0]$646
    36/212: $0$formal$hyperram.v:615$222_CHECK[0:0]$645
    37/212: $0$formal$hyperram.v:631$223_EN[0:0]$648
    38/212: $0$formal$hyperram.v:631$223_CHECK[0:0]$647
    39/212: $0$formal$hyperram.v:648$224_EN[0:0]$650
    40/212: $0$formal$hyperram.v:648$224_CHECK[0:0]$649
    41/212: $0$formal$hyperram.v:668$225_EN[0:0]$652
    42/212: $0$formal$hyperram.v:668$225_CHECK[0:0]$651
    43/212: $0$formal$hyperram.v:688$226_EN[0:0]$654
    44/212: $0$formal$hyperram.v:688$226_CHECK[0:0]$653
    45/212: $0$formal$hyperram.v:709$227_EN[0:0]$656
    46/212: $0$formal$hyperram.v:709$227_CHECK[0:0]$655
    47/212: $0$formal$hyperram.v:726$228_EN[0:0]$658
    48/212: $0$formal$hyperram.v:726$228_CHECK[0:0]$657
    49/212: $0$formal$hyperram.v:745$229_EN[0:0]$660
    50/212: $0$formal$hyperram.v:745$229_CHECK[0:0]$659
    51/212: $0$formal$hyperram.v:761$230_EN[0:0]$662
    52/212: $0$formal$hyperram.v:761$230_CHECK[0:0]$661
    53/212: $0$formal$hyperram.v:777$231_EN[0:0]$664
    54/212: $0$formal$hyperram.v:777$231_CHECK[0:0]$663
    55/212: $0$formal$hyperram.v:796$232_EN[0:0]$666
    56/212: $0$formal$hyperram.v:796$232_CHECK[0:0]$665
    57/212: $0$formal$hyperram.v:813$233_EN[0:0]$668
    58/212: $0$formal$hyperram.v:813$233_CHECK[0:0]$667
    59/212: $0$formal$hyperram.v:831$234_EN[0:0]$670
    60/212: $0$formal$hyperram.v:831$234_CHECK[0:0]$669
    61/212: $0$formal$hyperram.v:848$235_EN[0:0]$672
    62/212: $0$formal$hyperram.v:848$235_CHECK[0:0]$671
    63/212: $0$formal$hyperram.v:854$236_EN[0:0]$674
    64/212: $0$formal$hyperram.v:854$236_CHECK[0:0]$673
    65/212: $0$formal$hyperram.v:855$237_EN[0:0]$676
    66/212: $0$formal$hyperram.v:855$237_CHECK[0:0]$675
    67/212: $0$formal$hyperram.v:861$238_EN[0:0]$678
    68/212: $0$formal$hyperram.v:861$238_CHECK[0:0]$677
    69/212: $0$formal$hyperram.v:862$239_EN[0:0]$680
    70/212: $0$formal$hyperram.v:862$239_CHECK[0:0]$679
    71/212: $0$formal$hyperram.v:863$240_EN[0:0]$682
    72/212: $0$formal$hyperram.v:863$240_CHECK[0:0]$681
    73/212: $0$formal$hyperram.v:866$241_EN[0:0]$684
    74/212: $0$formal$hyperram.v:866$241_CHECK[0:0]$683
    75/212: $0$formal$hyperram.v:868$242_EN[0:0]$686
    76/212: $0$formal$hyperram.v:868$242_CHECK[0:0]$685
    77/212: $0$formal$hyperram.v:871$243_EN[0:0]$688
    78/212: $0$formal$hyperram.v:871$243_CHECK[0:0]$687
    79/212: $0$formal$hyperram.v:873$244_EN[0:0]$690
    80/212: $0$formal$hyperram.v:873$244_CHECK[0:0]$689
    81/212: $0$formal$hyperram.v:873$245_EN[0:0]$692
    82/212: $0$formal$hyperram.v:873$245_CHECK[0:0]$691
    83/212: $0$formal$hyperram.v:875$246_EN[0:0]$694
    84/212: $0$formal$hyperram.v:875$246_CHECK[0:0]$693
    85/212: $0$formal$hyperram.v:883$247_EN[0:0]$696
    86/212: $0$formal$hyperram.v:883$247_CHECK[0:0]$695
    87/212: $0$formal$hyperram.v:885$248_EN[0:0]$698
    88/212: $0$formal$hyperram.v:885$248_CHECK[0:0]$697
    89/212: $0$formal$hyperram.v:889$249_EN[0:0]$700
    90/212: $0$formal$hyperram.v:889$249_CHECK[0:0]$699
    91/212: $0$formal$hyperram.v:890$250_EN[0:0]$702
    92/212: $0$formal$hyperram.v:890$250_CHECK[0:0]$701
    93/212: $0$formal$hyperram.v:891$251_EN[0:0]$704
    94/212: $0$formal$hyperram.v:891$251_CHECK[0:0]$703
    95/212: $0$formal$hyperram.v:892$252_EN[0:0]$706
    96/212: $0$formal$hyperram.v:892$252_CHECK[0:0]$705
    97/212: $0$formal$hyperram.v:893$253_EN[0:0]$708
    98/212: $0$formal$hyperram.v:893$253_CHECK[0:0]$707
    99/212: $0$formal$hyperram.v:894$254_EN[0:0]$710
   100/212: $0$formal$hyperram.v:894$254_CHECK[0:0]$709
   101/212: $0$formal$hyperram.v:900$255_EN[0:0]$712
   102/212: $0$formal$hyperram.v:900$255_CHECK[0:0]$711
   103/212: $0$formal$hyperram.v:901$256_EN[0:0]$714
   104/212: $0$formal$hyperram.v:901$256_CHECK[0:0]$713
   105/212: $0$formal$hyperram.v:902$257_EN[0:0]$716
   106/212: $0$formal$hyperram.v:902$257_CHECK[0:0]$715
   107/212: $0$formal$hyperram.v:903$258_EN[0:0]$718
   108/212: $0$formal$hyperram.v:903$258_CHECK[0:0]$717
   109/212: $0$formal$hyperram.v:911$259_EN[0:0]$720
   110/212: $0$formal$hyperram.v:911$259_CHECK[0:0]$719
   111/212: $0$formal$hyperram.v:913$260_EN[0:0]$722
   112/212: $0$formal$hyperram.v:913$260_CHECK[0:0]$721
   113/212: $0$formal$hyperram.v:917$261_EN[0:0]$724
   114/212: $0$formal$hyperram.v:917$261_CHECK[0:0]$723
   115/212: $0$formal$hyperram.v:919$262_EN[0:0]$726
   116/212: $0$formal$hyperram.v:919$262_CHECK[0:0]$725
   117/212: $0$formal$hyperram.v:926$263_EN[0:0]$728
   118/212: $0$formal$hyperram.v:926$263_CHECK[0:0]$727
   119/212: $0$formal$hyperram.v:927$264_EN[0:0]$730
   120/212: $0$formal$hyperram.v:927$264_CHECK[0:0]$729
   121/212: $0$formal$hyperram.v:928$265_EN[0:0]$732
   122/212: $0$formal$hyperram.v:928$265_CHECK[0:0]$731
   123/212: $0$formal$hyperram.v:929$266_EN[0:0]$734
   124/212: $0$formal$hyperram.v:929$266_CHECK[0:0]$733
   125/212: $0$formal$hyperram.v:931$267_EN[0:0]$736
   126/212: $0$formal$hyperram.v:931$267_CHECK[0:0]$735
   127/212: $0$formal$hyperram.v:937$268_EN[0:0]$738
   128/212: $0$formal$hyperram.v:937$268_CHECK[0:0]$737
   129/212: $0$formal$hyperram.v:941$269_EN[0:0]$740
   130/212: $0$formal$hyperram.v:941$269_CHECK[0:0]$739
   131/212: $0$formal$hyperram.v:944$270_EN[0:0]$742
   132/212: $0$formal$hyperram.v:944$270_CHECK[0:0]$741
   133/212: $0$formal$hyperram.v:947$271_EN[0:0]$744
   134/212: $0$formal$hyperram.v:947$271_CHECK[0:0]$743
   135/212: $0$formal$hyperram.v:950$272_EN[0:0]$746
   136/212: $0$formal$hyperram.v:950$272_CHECK[0:0]$745
   137/212: $0$formal$hyperram.v:953$273_EN[0:0]$748
   138/212: $0$formal$hyperram.v:953$273_CHECK[0:0]$747
   139/212: $0$formal$hyperram.v:956$274_EN[0:0]$750
   140/212: $0$formal$hyperram.v:956$274_CHECK[0:0]$749
   141/212: $0$formal$hyperram.v:959$275_EN[0:0]$752
   142/212: $0$formal$hyperram.v:959$275_CHECK[0:0]$751
   143/212: $0$formal$hyperram.v:962$276_EN[0:0]$754
   144/212: $0$formal$hyperram.v:962$276_CHECK[0:0]$753
   145/212: $0$formal$hyperram.v:965$277_EN[0:0]$756
   146/212: $0$formal$hyperram.v:965$277_CHECK[0:0]$755
   147/212: $0$formal$hyperram.v:968$278_EN[0:0]$758
   148/212: $0$formal$hyperram.v:968$278_CHECK[0:0]$757
   149/212: $0$formal$hyperram.v:974$279_EN[0:0]$760
   150/212: $0$formal$hyperram.v:974$279_CHECK[0:0]$759
   151/212: $0$formal$hyperram.v:977$280_EN[0:0]$762
   152/212: $0$formal$hyperram.v:977$280_CHECK[0:0]$761
   153/212: $0$formal$hyperram.v:980$281_EN[0:0]$764
   154/212: $0$formal$hyperram.v:980$281_CHECK[0:0]$763
   155/212: $0$formal$hyperram.v:983$282_EN[0:0]$766
   156/212: $0$formal$hyperram.v:983$282_CHECK[0:0]$765
   157/212: $0$formal$hyperram.v:987$283_EN[0:0]$768
   158/212: $0$formal$hyperram.v:987$283_CHECK[0:0]$767
   159/212: $0$formal$hyperram.v:989$284_EN[0:0]$770
   160/212: $0$formal$hyperram.v:989$284_CHECK[0:0]$769
   161/212: $0$formal$hyperram.v:993$285_EN[0:0]$772
   162/212: $0$formal$hyperram.v:993$285_CHECK[0:0]$771
   163/212: $0$formal$hyperram.v:995$286_EN[0:0]$774
   164/212: $0$formal$hyperram.v:995$286_CHECK[0:0]$773
   165/212: $0$formal$hyperram.v:997$287_EN[0:0]$776
   166/212: $0$formal$hyperram.v:997$287_CHECK[0:0]$775
   167/212: $0$formal$hyperram.v:1001$288_EN[0:0]$778
   168/212: $0$formal$hyperram.v:1001$288_CHECK[0:0]$777
   169/212: $0$formal$hyperram.v:1004$289_EN[0:0]$780
   170/212: $0$formal$hyperram.v:1004$289_CHECK[0:0]$779
   171/212: $0$formal$hyperram.v:1007$290_EN[0:0]$782
   172/212: $0$formal$hyperram.v:1007$290_CHECK[0:0]$781
   173/212: $0$formal$hyperram.v:1012$291_EN[0:0]$784
   174/212: $0$formal$hyperram.v:1012$291_CHECK[0:0]$783
   175/212: $0$formal$hyperram.v:1015$292_EN[0:0]$786
   176/212: $0$formal$hyperram.v:1015$292_CHECK[0:0]$785
   177/212: $0$formal$hyperram.v:1018$293_EN[0:0]$788
   178/212: $0$formal$hyperram.v:1018$293_CHECK[0:0]$787
   179/212: $0$formal$hyperram.v:1021$294_EN[0:0]$790
   180/212: $0$formal$hyperram.v:1021$294_CHECK[0:0]$789
   181/212: $0$formal$hyperram.v:1024$295_EN[0:0]$792
   182/212: $0$formal$hyperram.v:1024$295_CHECK[0:0]$791
   183/212: $0$formal$hyperram.v:1029$296_EN[0:0]$794
   184/212: $0$formal$hyperram.v:1029$296_CHECK[0:0]$793
   185/212: $0$formal$hyperram.v:1033$297_EN[0:0]$796
   186/212: $0$formal$hyperram.v:1033$297_CHECK[0:0]$795
   187/212: $0$formal$hyperram.v:1035$298_EN[0:0]$798
   188/212: $0$formal$hyperram.v:1035$298_CHECK[0:0]$797
   189/212: $0$formal$hyperram.v:1039$299_EN[0:0]$800
   190/212: $0$formal$hyperram.v:1039$299_CHECK[0:0]$799
   191/212: $0$formal$hyperram.v:1044$300_EN[0:0]$802
   192/212: $0$formal$hyperram.v:1044$300_CHECK[0:0]$801
   193/212: $0$formal$hyperram.v:1047$301_EN[0:0]$804
   194/212: $0$formal$hyperram.v:1047$301_CHECK[0:0]$803
   195/212: $0$formal$hyperram.v:1052$302_EN[0:0]$806
   196/212: $0$formal$hyperram.v:1052$302_CHECK[0:0]$805
   197/212: $0$formal$hyperram.v:1055$303_EN[0:0]$808
   198/212: $0$formal$hyperram.v:1055$303_CHECK[0:0]$807
   199/212: $0$formal$hyperram.v:1056$304_EN[0:0]$810
   200/212: $0$formal$hyperram.v:1056$304_CHECK[0:0]$809
   201/212: $0$formal$hyperram.v:1057$305_EN[0:0]$812
   202/212: $0$formal$hyperram.v:1057$305_CHECK[0:0]$811
   203/212: $0$formal$hyperram.v:1058$306_EN[0:0]$814
   204/212: $0$formal$hyperram.v:1058$306_CHECK[0:0]$813
   205/212: $0$formal$hyperram.v:1066$307_EN[0:0]$816
   206/212: $0$formal$hyperram.v:1066$307_CHECK[0:0]$815
   207/212: $0$formal$hyperram.v:1067$308_EN[0:0]$818
   208/212: $0$formal$hyperram.v:1067$308_CHECK[0:0]$817
   209/212: $0$formal$hyperram.v:1068$309_EN[0:0]$820
   210/212: $0$formal$hyperram.v:1068$309_CHECK[0:0]$819
   211/212: $0$formal$hyperram.v:1069$310_EN[0:0]$822
   212/212: $0$formal$hyperram.v:1069$310_CHECK[0:0]$821
Creating decoders for process `\hyperram.$proc$hyperram.v:340$404'.
     1/1: $0\hb_dq_o[7:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:276$377'.
     1/8: $0\datar_r[31:0] [15:8]
     2/8: $0\datar_r[31:0] [7:0]
     3/8: $0\datar_r[31:0] [23:16]
     4/8: $0\datar_r[31:0] [31:24]
     5/8: $0\bus_clk_r[0:0]
     6/8: $0\read_cnt_r[2:0]
     7/8: $0\rwds_2x_latency_r[0:0]
     8/8: $0\rwds_r[0:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:116$330'.
     1/20: $0\CA_r[47:0] [15:3]
     2/20: $0\CA_r[47:0] [2:0]
     3/20: $0\CA_r[47:0] [44:16]
     4/20: $0\CA_r[47:0] [45]
     5/20: $0\CA_r[47:0] [46]
     6/20: $0\CA_r[47:0] [47]
     7/20: $0\cycle_cnt_r[5:0]
     8/20: $0\bus_state_r[2:0]
     9/20: $0\read_timeout_r[0:0]
    10/20: $0\busy_r[0:0]
    11/20: $0\sel_r[3:0]
    12/20: $0\valid_r[0:0]
    13/20: $0\dataw_r[31:0]
    14/20: $0\double_latency_r[0:0]
    15/20: $0\fixed_latency_r[0:0]
    16/20: $0\trmax_r[4:0]
    17/20: $0\tpost_r[3:0]
    18/20: $0\tacc_r[3:0]
    19/20: $0\tpre_r[3:0]
    20/20: $0\tcsh_r[3:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:83$311'.
     1/1: $0\latency_cycles[5:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hyperram.$formal$hyperram.v:386$203_CHECK' from process `\hyperram.$proc$hyperram.v:0$1715'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:386$203_EN' from process `\hyperram.$proc$hyperram.v:0$1715'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:385$201_CHECK' from process `\hyperram.$proc$hyperram.v:0$1712'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:385$201_EN' from process `\hyperram.$proc$hyperram.v:0$1712'.
No latch inferred for signal `\hyperram.\hb_dq_o' from process `\hyperram.$proc$hyperram.v:340$404'.
No latch inferred for signal `\hyperram.\latency_cycles' from process `\hyperram.$proc$hyperram.v:83$311'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\hyperram.\f_past_valid' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3229' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:395$1$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3230' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:395$2$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3231' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:396$3$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3232' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:399$4$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3233' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:423$5$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3234' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:429$6$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3235' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:438$7$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3236' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:440$8$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3237' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:444$9$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3238' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:445$10$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3239' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:446$11$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3240' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:456$12$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3241' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:458$13$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3242' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:462$14$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3243' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:463$15$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3244' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:464$16$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3245' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:476$17$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3246' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:478$18$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3247' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:482$19$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3248' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:483$20$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3249' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:484$21$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3250' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:496$22$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3251' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:498$23$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3252' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:502$24$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3253' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:503$25$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3254' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:504$26$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3255' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:517$27$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3256' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:519$28$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3257' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:523$29$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3258' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:524$30$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3259' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:525$31$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3260' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:534$32$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3261' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:535$33$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3262' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:539$34$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3263' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:540$35$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3264' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:541$36$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3265' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:553$37$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3266' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:555$38$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3267' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:559$39$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3268' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:560$40$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3269' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:561$41$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3270' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:574$42$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3271' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:576$43$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3272' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:580$44$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3273' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:581$45$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3274' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:582$46$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3275' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:594$47$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3276' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:596$48$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3277' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:600$49$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3278' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:601$50$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3279' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:602$51$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3280' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:615$52$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3281' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:617$53$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3282' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:621$54$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3283' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:622$55$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3284' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:623$56$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3285' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:631$57$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3286' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:633$58$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3287' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:637$59$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3288' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:638$60$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3289' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:639$61$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3290' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:649$62$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3291' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:651$63$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3292' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:655$64$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3293' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:656$65$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3294' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:657$66$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3295' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:669$67$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3296' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:671$68$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3297' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:675$69$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3298' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:676$70$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3299' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:677$71$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3300' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:689$72$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3301' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:691$73$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3302' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:695$74$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3303' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:696$75$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3304' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:697$76$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3305' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:709$77$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3306' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:711$78$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3307' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:715$79$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3308' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:716$80$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3309' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:717$81$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3310' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:726$82$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3311' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:728$83$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3312' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:732$84$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3313' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:733$85$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3314' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:734$86$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3315' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:745$87$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3316' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:746$88$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3317' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:750$89$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3318' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:751$90$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3319' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:752$91$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3320' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:761$92$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3321' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:762$93$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3322' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:766$94$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3323' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:767$95$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3324' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:768$96$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3325' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:778$97$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3326' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:779$98$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3327' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:783$99$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3328' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:784$100$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3329' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:785$101$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3330' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:797$102$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3331' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:798$103$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3332' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:802$104$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3333' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:803$105$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3334' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:804$106$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3335' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:814$107$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3336' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:815$108$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3337' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:819$109$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3338' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:820$110$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3339' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:821$111$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3340' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:832$112$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3341' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:833$113$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3342' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:837$114$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3343' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:838$115$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3344' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:839$116$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3345' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:849$117$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3346' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:860$118$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3347' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:861$119$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3348' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:862$120$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3349' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:863$121$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3350' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:865$122$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3351' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:866$123$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3352' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:870$124$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3353' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:871$125$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3354' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:875$126$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3355' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:876$127$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3356' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:931$128$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3357' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:936$129$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3358' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:940$130$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3359' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:943$131$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3360' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:946$132$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3361' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:949$133$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3362' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:952$134$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3363' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:955$135$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3364' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:958$136$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3365' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$137$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3366' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$138$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3367' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$139$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3368' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:962$140$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3369' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$141$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3370' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$142$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3371' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$143$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3372' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$144$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3373' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$145$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3374' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$146$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3375' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$147$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3376' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:973$148$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3377' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:973$149$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3378' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:974$150$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3379' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:976$151$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3380' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:976$152$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3381' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$153$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3382' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:979$154$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3383' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$155$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3384' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:982$156$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3385' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$157$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3386' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:985$158$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3387' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:992$159$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3388' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:992$160$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3389' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$161$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3390' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1000$162$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3391' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$163$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3392' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$164$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3393' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1003$165$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3394' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1006$166$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3395' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1006$167$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3396' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$168$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3397' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$169$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3398' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$170$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3399' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1014$171$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3400' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1017$172$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3401' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$173$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3402' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$174$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3403' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$175$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3404' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1020$176$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3405' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1031$177$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3406' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$178$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3407' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1032$179$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3408' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$180$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3409' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$181$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3410' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$182$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3411' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1046$183$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3412' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1047$184$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3413' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$185$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3414' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1050$186$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3415' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1051$187$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3416' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1052$188$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3417' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1055$189$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3418' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1056$190$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3419' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1057$191$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3420' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1058$192$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3421' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1064$193$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3422' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$194$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3423' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$195$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3424' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1065$196$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3425' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1066$197$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3426' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1067$198$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3427' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1068$199$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3428' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1069$200$0' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3429' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:395$205_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3430' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:395$205_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3431' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:398$206_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3432' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:398$206_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3433' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$207_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3434' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$207_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3435' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:408$208_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3436' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:408$208_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3437' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:411$209_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3438' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:411$209_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3439' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:414$210_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3440' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:414$210_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3441' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:417$211_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3442' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:417$211_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3443' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:423$212_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3444' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:423$212_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3445' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:438$213_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3446' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:438$213_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3447' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:455$214_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3448' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:455$214_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3449' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:475$215_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3450' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:475$215_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3451' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:495$216_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3452' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:495$216_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3453' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:517$217_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3454' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:517$217_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3455' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:533$218_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3456' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:533$218_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3457' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:552$219_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3458' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:552$219_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3459' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:573$220_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3460' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:573$220_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3461' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:593$221_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3462' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:593$221_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3463' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:615$222_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3464' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:615$222_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3465' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:631$223_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3466' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:631$223_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3467' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:648$224_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3468' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:648$224_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3469' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:668$225_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3470' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:668$225_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3471' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:688$226_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3472' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:688$226_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3473' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:709$227_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3474' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:709$227_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3475' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:726$228_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3476' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:726$228_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3477' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:745$229_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3478' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:745$229_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3479' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:761$230_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3480' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:761$230_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3481' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:777$231_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3482' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:777$231_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3483' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:796$232_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3484' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:796$232_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3485' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:813$233_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3486' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:813$233_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3487' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:831$234_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3488' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:831$234_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3489' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:848$235_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3490' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:848$235_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3491' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$236_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3492' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$236_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3493' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:855$237_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3494' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:855$237_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3495' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$238_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3496' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$238_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3497' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:862$239_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3498' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:862$239_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3499' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:863$240_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3500' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:863$240_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3501' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:866$241_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3502' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:866$241_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3503' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$242_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3504' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$242_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3505' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:871$243_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3506' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:871$243_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3507' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$244_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3508' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$244_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3509' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$245_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3510' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:873$245_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3511' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:875$246_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3512' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:875$246_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3513' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:883$247_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3514' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:883$247_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3515' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:885$248_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3516' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:885$248_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3517' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$249_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3518' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$249_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3519' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:890$250_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3520' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:890$250_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3521' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$251_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3522' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$251_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3523' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:892$252_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3524' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:892$252_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3525' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$253_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3526' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$253_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3527' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:894$254_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3528' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:894$254_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3529' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:900$255_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3530' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:900$255_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3531' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:901$256_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3532' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:901$256_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3533' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:902$257_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3534' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:902$257_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3535' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:903$258_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3536' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:903$258_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3537' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:911$259_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3538' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:911$259_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3539' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:913$260_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3540' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:913$260_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3541' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:917$261_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3542' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:917$261_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3543' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:919$262_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3544' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:919$262_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3545' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:926$263_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3546' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:926$263_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3547' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:927$264_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3548' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:927$264_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3549' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:928$265_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3550' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:928$265_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3551' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$266_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3552' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$266_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3553' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$267_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3554' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$267_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3555' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$268_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3556' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$268_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3557' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:941$269_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3558' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:941$269_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3559' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$270_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3560' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$270_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3561' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$271_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3562' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$271_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3563' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:950$272_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3564' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:950$272_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3565' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:953$273_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3566' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:953$273_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3567' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:956$274_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3568' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:956$274_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3569' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$275_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3570' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$275_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3571' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$276_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3572' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$276_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3573' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$277_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3574' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$277_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3575' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$278_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3576' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$278_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3577' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$279_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3578' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$279_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3579' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$280_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3580' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:977$280_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3581' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$281_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3582' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:980$281_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3583' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$282_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3584' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:983$282_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3585' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$283_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3586' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$283_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3587' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:989$284_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3588' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:989$284_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3589' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:993$285_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3590' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:993$285_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3591' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$286_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3592' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:995$286_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3593' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$287_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3594' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$287_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3595' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$288_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3596' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1001$288_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3597' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1004$289_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3598' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1004$289_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3599' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$290_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3600' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1007$290_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3601' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$291_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3602' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$291_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3603' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$292_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3604' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1015$292_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3605' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$293_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3606' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$293_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3607' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1021$294_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3608' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1021$294_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3609' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$295_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3610' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$295_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3611' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1029$296_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3612' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1029$296_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3613' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$297_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3614' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1033$297_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3615' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1035$298_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3616' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1035$298_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3617' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$299_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3618' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$299_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3619' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1044$300_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3620' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1044$300_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3621' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$301_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3622' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1047$301_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3623' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1052$302_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3624' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1052$302_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3625' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1055$303_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3626' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1055$303_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3627' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1056$304_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3628' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1056$304_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3629' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$305_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3630' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$305_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3631' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1058$306_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3632' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1058$306_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3633' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1066$307_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3634' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1066$307_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3635' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1067$308_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3636' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1067$308_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3637' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1068$309_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3638' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1068$309_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3639' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$310_CHECK' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3640' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$310_EN' using process `\hyperram.$proc$hyperram.v:389$410'.
  created $ff cell `$procdff$3641' with global clock.
Creating register for signal `\hyperram.\rwds_r' using process `\hyperram.$proc$hyperram.v:276$377'.
  created $dff cell `$procdff$3642' with negative edge clock.
Creating register for signal `\hyperram.\rwds_2x_latency_r' using process `\hyperram.$proc$hyperram.v:276$377'.
  created $dff cell `$procdff$3643' with negative edge clock.
Creating register for signal `\hyperram.\read_cnt_r' using process `\hyperram.$proc$hyperram.v:276$377'.
  created $dff cell `$procdff$3644' with negative edge clock.
Creating register for signal `\hyperram.\bus_clk_r' using process `\hyperram.$proc$hyperram.v:276$377'.
  created $dff cell `$procdff$3645' with negative edge clock.
Creating register for signal `\hyperram.\datar_r' using process `\hyperram.$proc$hyperram.v:276$377'.
  created $dff cell `$procdff$3646' with negative edge clock.
Creating register for signal `\hyperram.\tcsh_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3647' with positive edge clock.
Creating register for signal `\hyperram.\tpre_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3648' with positive edge clock.
Creating register for signal `\hyperram.\tacc_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3649' with positive edge clock.
Creating register for signal `\hyperram.\tpost_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3650' with positive edge clock.
Creating register for signal `\hyperram.\trmax_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3651' with positive edge clock.
Creating register for signal `\hyperram.\fixed_latency_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3652' with positive edge clock.
Creating register for signal `\hyperram.\double_latency_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3653' with positive edge clock.
Creating register for signal `\hyperram.\dataw_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3654' with positive edge clock.
Creating register for signal `\hyperram.\CA_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3655' with positive edge clock.
Creating register for signal `\hyperram.\sel_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3656' with positive edge clock.
Creating register for signal `\hyperram.\busy_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3657' with positive edge clock.
Creating register for signal `\hyperram.\read_timeout_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3658' with positive edge clock.
Creating register for signal `\hyperram.\bus_state_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3659' with positive edge clock.
Creating register for signal `\hyperram.\valid_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3660' with positive edge clock.
Creating register for signal `\hyperram.\cycle_cnt_r' using process `\hyperram.$proc$hyperram.v:116$330'.
  created $dff cell `$procdff$3661' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `hyperram.$proc$hyperram.v:0$1929'.
Removing empty process `hyperram.$proc$hyperram.v:0$1927'.
Removing empty process `hyperram.$proc$hyperram.v:0$1925'.
Removing empty process `hyperram.$proc$hyperram.v:0$1923'.
Removing empty process `hyperram.$proc$hyperram.v:0$1921'.
Removing empty process `hyperram.$proc$hyperram.v:0$1919'.
Removing empty process `hyperram.$proc$hyperram.v:0$1917'.
Removing empty process `hyperram.$proc$hyperram.v:0$1915'.
Removing empty process `hyperram.$proc$hyperram.v:0$1913'.
Removing empty process `hyperram.$proc$hyperram.v:0$1911'.
Removing empty process `hyperram.$proc$hyperram.v:0$1909'.
Removing empty process `hyperram.$proc$hyperram.v:0$1907'.
Removing empty process `hyperram.$proc$hyperram.v:0$1905'.
Removing empty process `hyperram.$proc$hyperram.v:0$1903'.
Removing empty process `hyperram.$proc$hyperram.v:0$1901'.
Removing empty process `hyperram.$proc$hyperram.v:0$1899'.
Removing empty process `hyperram.$proc$hyperram.v:0$1897'.
Removing empty process `hyperram.$proc$hyperram.v:0$1895'.
Removing empty process `hyperram.$proc$hyperram.v:0$1893'.
Removing empty process `hyperram.$proc$hyperram.v:0$1891'.
Removing empty process `hyperram.$proc$hyperram.v:0$1889'.
Removing empty process `hyperram.$proc$hyperram.v:0$1887'.
Removing empty process `hyperram.$proc$hyperram.v:0$1885'.
Removing empty process `hyperram.$proc$hyperram.v:0$1883'.
Removing empty process `hyperram.$proc$hyperram.v:0$1881'.
Removing empty process `hyperram.$proc$hyperram.v:0$1879'.
Removing empty process `hyperram.$proc$hyperram.v:0$1877'.
Removing empty process `hyperram.$proc$hyperram.v:0$1875'.
Removing empty process `hyperram.$proc$hyperram.v:0$1873'.
Removing empty process `hyperram.$proc$hyperram.v:0$1871'.
Removing empty process `hyperram.$proc$hyperram.v:0$1869'.
Removing empty process `hyperram.$proc$hyperram.v:0$1867'.
Removing empty process `hyperram.$proc$hyperram.v:0$1865'.
Removing empty process `hyperram.$proc$hyperram.v:0$1863'.
Removing empty process `hyperram.$proc$hyperram.v:0$1861'.
Removing empty process `hyperram.$proc$hyperram.v:0$1859'.
Removing empty process `hyperram.$proc$hyperram.v:0$1857'.
Removing empty process `hyperram.$proc$hyperram.v:0$1855'.
Removing empty process `hyperram.$proc$hyperram.v:0$1853'.
Removing empty process `hyperram.$proc$hyperram.v:0$1851'.
Removing empty process `hyperram.$proc$hyperram.v:0$1849'.
Removing empty process `hyperram.$proc$hyperram.v:0$1847'.
Removing empty process `hyperram.$proc$hyperram.v:0$1845'.
Removing empty process `hyperram.$proc$hyperram.v:0$1843'.
Removing empty process `hyperram.$proc$hyperram.v:0$1841'.
Removing empty process `hyperram.$proc$hyperram.v:0$1839'.
Removing empty process `hyperram.$proc$hyperram.v:0$1837'.
Removing empty process `hyperram.$proc$hyperram.v:0$1835'.
Removing empty process `hyperram.$proc$hyperram.v:0$1833'.
Removing empty process `hyperram.$proc$hyperram.v:0$1831'.
Removing empty process `hyperram.$proc$hyperram.v:0$1829'.
Removing empty process `hyperram.$proc$hyperram.v:0$1827'.
Removing empty process `hyperram.$proc$hyperram.v:0$1825'.
Removing empty process `hyperram.$proc$hyperram.v:0$1823'.
Removing empty process `hyperram.$proc$hyperram.v:0$1821'.
Removing empty process `hyperram.$proc$hyperram.v:0$1819'.
Removing empty process `hyperram.$proc$hyperram.v:0$1817'.
Removing empty process `hyperram.$proc$hyperram.v:0$1815'.
Removing empty process `hyperram.$proc$hyperram.v:0$1813'.
Removing empty process `hyperram.$proc$hyperram.v:0$1811'.
Removing empty process `hyperram.$proc$hyperram.v:0$1809'.
Removing empty process `hyperram.$proc$hyperram.v:0$1807'.
Removing empty process `hyperram.$proc$hyperram.v:0$1805'.
Removing empty process `hyperram.$proc$hyperram.v:0$1803'.
Removing empty process `hyperram.$proc$hyperram.v:0$1801'.
Removing empty process `hyperram.$proc$hyperram.v:0$1799'.
Removing empty process `hyperram.$proc$hyperram.v:0$1797'.
Removing empty process `hyperram.$proc$hyperram.v:0$1795'.
Removing empty process `hyperram.$proc$hyperram.v:0$1793'.
Removing empty process `hyperram.$proc$hyperram.v:0$1791'.
Removing empty process `hyperram.$proc$hyperram.v:0$1789'.
Removing empty process `hyperram.$proc$hyperram.v:0$1787'.
Removing empty process `hyperram.$proc$hyperram.v:0$1785'.
Removing empty process `hyperram.$proc$hyperram.v:0$1783'.
Removing empty process `hyperram.$proc$hyperram.v:0$1781'.
Removing empty process `hyperram.$proc$hyperram.v:0$1779'.
Removing empty process `hyperram.$proc$hyperram.v:0$1777'.
Removing empty process `hyperram.$proc$hyperram.v:0$1775'.
Removing empty process `hyperram.$proc$hyperram.v:0$1773'.
Removing empty process `hyperram.$proc$hyperram.v:0$1771'.
Removing empty process `hyperram.$proc$hyperram.v:0$1769'.
Removing empty process `hyperram.$proc$hyperram.v:0$1767'.
Removing empty process `hyperram.$proc$hyperram.v:0$1765'.
Removing empty process `hyperram.$proc$hyperram.v:0$1763'.
Removing empty process `hyperram.$proc$hyperram.v:0$1761'.
Removing empty process `hyperram.$proc$hyperram.v:0$1759'.
Removing empty process `hyperram.$proc$hyperram.v:0$1757'.
Removing empty process `hyperram.$proc$hyperram.v:0$1755'.
Removing empty process `hyperram.$proc$hyperram.v:0$1753'.
Removing empty process `hyperram.$proc$hyperram.v:0$1751'.
Removing empty process `hyperram.$proc$hyperram.v:0$1749'.
Removing empty process `hyperram.$proc$hyperram.v:0$1747'.
Removing empty process `hyperram.$proc$hyperram.v:0$1745'.
Removing empty process `hyperram.$proc$hyperram.v:0$1743'.
Removing empty process `hyperram.$proc$hyperram.v:0$1741'.
Removing empty process `hyperram.$proc$hyperram.v:0$1739'.
Removing empty process `hyperram.$proc$hyperram.v:0$1737'.
Removing empty process `hyperram.$proc$hyperram.v:0$1735'.
Removing empty process `hyperram.$proc$hyperram.v:0$1733'.
Removing empty process `hyperram.$proc$hyperram.v:0$1731'.
Removing empty process `hyperram.$proc$hyperram.v:0$1729'.
Removing empty process `hyperram.$proc$hyperram.v:0$1727'.
Removing empty process `hyperram.$proc$hyperram.v:0$1725'.
Removing empty process `hyperram.$proc$hyperram.v:0$1723'.
Removing empty process `hyperram.$proc$hyperram.v:0$1721'.
Removing empty process `hyperram.$proc$hyperram.v:0$1719'.
Removing empty process `hyperram.$proc$hyperram.v:0$1715'.
Removing empty process `hyperram.$proc$hyperram.v:0$1712'.
Removing empty process `hyperram.$proc$hyperram.v:359$1711'.
Found and cleaned up 90 empty switches in `\hyperram.$proc$hyperram.v:389$410'.
Removing empty process `hyperram.$proc$hyperram.v:389$410'.
Found and cleaned up 1 empty switch in `\hyperram.$proc$hyperram.v:340$404'.
Removing empty process `hyperram.$proc$hyperram.v:340$404'.
Found and cleaned up 7 empty switches in `\hyperram.$proc$hyperram.v:276$377'.
Removing empty process `hyperram.$proc$hyperram.v:276$377'.
Found and cleaned up 15 empty switches in `\hyperram.$proc$hyperram.v:116$330'.
Removing empty process `hyperram.$proc$hyperram.v:116$330'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:83$311'.
Removing empty process `hyperram.$proc$hyperram.v:83$311'.
Cleaned up 116 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~64 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 1 unused cells and 1038 unused wires.
<suppressed ~7 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~3 debug messages>

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~2283 debug messages>
Removed a total of 761 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2169: \hb_dq_oen -> 1'1
      Replacing known input bits on port B of cell $procmux$2351: \hb_rwds_oen -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~243 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hyperram.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~317 debug messages>
Removed a total of 106 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 869 unused wires.
<suppressed ~2 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hyperram.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$312 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$312 ($sub).
Removed top 25 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$312 ($sub).
Removed top 27 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$313 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$313 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$313 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:89$314 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$316 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$318 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:91$319 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:97$322 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:99$327 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:143$332 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:143$332 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:172$342 ($ge).
Removed top 28 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:172$344 ($mux).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:174$345 ($ge).
Removed top 27 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:174$347 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:221$354 ($sub).
Removed top 27 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:221$354 ($sub).
Removed top 2 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:269$368 ($ne).
Removed top 30 bits (of 32) from port B of cell hyperram.$lt$hyperram.v:269$373 ($lt).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:286$379 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:286$380 ($mux).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:296$381 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:311$387 ($sub).
Removed top 29 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:311$387 ($sub).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:334$399 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:334$400 ($mux).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:342$405 ($mul).
Removed top 22 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:342$405 ($mul).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$406 ($shiftx).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$408 ($shiftx).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$824 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$824 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$827 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$827 ($and).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:405$838 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:408$841 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:411$844 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:414$847 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:417$850 ($gt).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:425$855 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:430$863 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:447$877 ($eq).
Removed top 1 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:448$879 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:486$923 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:487$925 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:544$997 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:545$999 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:584$1048 ($eq).
Removed top 3 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:585$1050 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:586$1052 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:658$1140 ($eq).
Removed top 2 bits (of 5) from port B of cell hyperram.$eq$hyperram.v:719$1218 ($eq).
Removed top 16 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:755$1261 ($eq).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:854$1376 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:855$1377 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:865$1386 ($ge).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:870$1389 ($ge).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:873$1391 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:943$1440 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:946$1444 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1474 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1474 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:974$1510 ($add).
Removed top 25 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:974$1510 ($add).
Removed top 25 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:974$1511 ($eq).
Removed top 3 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:980$1529 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1530 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1530 ($and).
Removed top 5 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:983$1538 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:987$1547 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:987$1547 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:987$1548 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:987$1548 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:987$1548 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:987$1549 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:987$1549 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:987$1550 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:987$1550 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:987$1550 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:987$1552 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:989$1554 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:989$1554 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:989$1555 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:989$1555 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:989$1555 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:989$1556 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:989$1556 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:989$1557 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:989$1557 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:989$1557 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:989$1559 ($sub).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:993$1569 ($mul).
Removed top 25 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:993$1569 ($mul).
Removed top 25 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:993$1570 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:993$1570 ($sub).
Removed top 24 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:993$1570 ($sub).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:995$1572 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1000$1578 ($eq).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1001$1582 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1038$1639 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1038$1640 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1047$1657 ($add).
Removed top 28 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1047$1657 ($add).
Removed top 28 bits (of 32) from port A of cell hyperram.$eq$hyperram.v:1047$1658 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:429$1688 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:1046$1689 ($ne).
Removed top 3 bits (of 6) from port B of cell hyperram.$procmux$2210_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$procmux$2745_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$procmux$2777_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hyperram.$procmux$3051 ($mux).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$316 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$316 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$318 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$318 ($sub).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:286$379 ($not).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:334$399 ($not).
Removed top 1 bits (of 7) from port Y of cell hyperram.$sub$hyperram.v:89$312 ($sub).
Removed top 28 bits (of 32) from wire hyperram.$add$hyperram.v:1047$1657_Y.
Removed top 25 bits (of 32) from wire hyperram.$add$hyperram.v:974$1510_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:987$1547_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:989$1554_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1472_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1474_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$823_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$824_Y.
Removed top 31 bits (of 32) from wire hyperram.$extend$hyperram.v:334$398_Y.
Removed top 31 bits (of 32) from wire hyperram.$logic_not$hyperram.v:987$1551_Y.
Removed top 22 bits (of 32) from wire hyperram.$mul$hyperram.v:342$405_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:987$1548_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:987$1549_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:989$1555_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:989$1556_Y.
Removed top 25 bits (of 32) from wire hyperram.$mul$hyperram.v:993$1569_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:286$379_Y.
Removed top 2 bits (of 3) from wire hyperram.$procmux$3051_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:143$332_Y.
Removed top 27 bits (of 32) from wire hyperram.$sub$hyperram.v:221$354_Y.
Removed top 29 bits (of 32) from wire hyperram.$sub$hyperram.v:311$387_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:89$312_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$316_Y.
Removed top 27 bits (of 32) from wire hyperram.$ternary$hyperram.v:174$347_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:89$314_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:91$319_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:97$322_Y.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~4 debug messages>

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== hyperram ===

   Number of wires:               1142
   Number of wire bits:           3005
   Number of public wires:          68
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1220
     $add                            4
     $and                            1
     $assert                        75
     $assume                         4
     $cover                         28
     $dff                           20
     $eq                            80
     $ff                           197
     $ge                             6
     $gt                             5
     $initstate                      1
     $logic_and                    234
     $logic_not                     31
     $logic_or                      21
     $lt                             1
     $mul                            6
     $mux                          456
     $ne                             9
     $not                            8
     $pmux                          11
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

2.13. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

4. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).
Replacing hyperram.$procdff$3642 ($dff): CLK=\clk_i, D=$0\rwds_r[0:0], Q=\rwds_r
Replacing hyperram.$procdff$3643 ($dff): CLK=\clk_i, D=$0\rwds_2x_latency_r[0:0], Q=\rwds_2x_latency_r
Replacing hyperram.$procdff$3644 ($dff): CLK=\clk_i, D=$0\read_cnt_r[2:0], Q=\read_cnt_r
Replacing hyperram.$procdff$3645 ($dff): CLK=\clk_i, D=$0\bus_clk_r[0:0], Q=\bus_clk_r
Replacing hyperram.$procdff$3646 ($dff): CLK=\clk_i, D=$0\datar_r[31:0], Q=\datar_r
Replacing hyperram.$procdff$3647 ($dff): CLK=\clk_i, D=$0\tcsh_r[3:0], Q=\tcsh_r
Replacing hyperram.$procdff$3648 ($dff): CLK=\clk_i, D=$0\tpre_r[3:0], Q=\tpre_r
Replacing hyperram.$procdff$3649 ($dff): CLK=\clk_i, D=$0\tacc_r[3:0], Q=\tacc_r
Replacing hyperram.$procdff$3650 ($dff): CLK=\clk_i, D=$0\tpost_r[3:0], Q=\tpost_r
Replacing hyperram.$procdff$3651 ($dff): CLK=\clk_i, D=$0\trmax_r[4:0], Q=\trmax_r
Replacing hyperram.$procdff$3652 ($dff): CLK=\clk_i, D=$0\fixed_latency_r[0:0], Q=\fixed_latency_r
Replacing hyperram.$procdff$3653 ($dff): CLK=\clk_i, D=$0\double_latency_r[0:0], Q=\double_latency_r
Replacing hyperram.$procdff$3654 ($dff): CLK=\clk_i, D=$0\dataw_r[31:0], Q=\dataw_r
Replacing hyperram.$procdff$3655 ($dff): CLK=\clk_i, D=$0\CA_r[47:0], Q=\CA_r
Replacing hyperram.$procdff$3656 ($dff): CLK=\clk_i, D=$0\sel_r[3:0], Q=\sel_r
Replacing hyperram.$procdff$3657 ($dff): CLK=\clk_i, D=$0\busy_r[0:0], Q=\busy_r
Replacing hyperram.$procdff$3658 ($dff): CLK=\clk_i, D=$0\read_timeout_r[0:0], Q=\read_timeout_r
Replacing hyperram.$procdff$3659 ($dff): CLK=\clk_i, D=$0\bus_state_r[2:0], Q=\bus_state_r
Replacing hyperram.$procdff$3660 ($dff): CLK=\clk_i, D=$0\valid_r[0:0], Q=\valid_r
Replacing hyperram.$procdff$3661 ($dff): CLK=\clk_i, D=$0\cycle_cnt_r[5:0], Q=\cycle_cnt_r

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

7.3. Executing OPT_DFF pass (perform DFF optimizations).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 7 unused cells and 52 unused wires.
<suppressed ~8 debug messages>

7.5. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \hyperram

9.2. Analyzing design hierarchy..
Top module:  \hyperram
Removed 0 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing RTLIL backend.
Output filename: ../model/design.il

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 84c95c3021, CPU: user 4.40s system 0.08s, MEM: 22.25 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 20% 7x opt_clean (0 sec), 15% 6x opt_expr (0 sec), ...
