<profile>

<section name = "Vitis HLS Report for 'Axi2AxiStream'" level="0">
<item name = "Date">Sun Jul 21 20:36:48 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">xf_cv_subtract</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1555212, 1555212, 15.552 ms, 15.552 ms, 1555212, 1555212, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71">Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, 1555203, 1555203, 15.552 ms, 15.552 ms, 1555201, 1555201, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 58, 114, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 227, -</column>
<column name="Register">-, -, 75, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71">Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, 0, 0, 58, 114, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="ldata_write">9, 2, 1, 2</column>
<column name="m_axi_gmem0_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem0_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem0_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem0_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem0_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem0_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem0_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem0_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem0_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem0_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_RREADY">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_101">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Axi2AxiStream, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="din">in, 64, ap_none, din, scalar</column>
<column name="ldata_din">out, 32, ap_fifo, ldata, pointer</column>
<column name="ldata_num_data_valid">in, 3, ap_fifo, ldata, pointer</column>
<column name="ldata_fifo_cap">in, 3, ap_fifo, ldata, pointer</column>
<column name="ldata_full_n">in, 1, ap_fifo, ldata, pointer</column>
<column name="ldata_write">out, 1, ap_fifo, ldata, pointer</column>
</table>
</item>
</section>
</profile>
