LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY mux_2_1 IS
	GENERIC(n : INTEGER := 2);
	
	PORT(
		a, b	: IN  STD_LOGIC_VECTOR(n DOWNTO 0);
		saida	: OUT STD_LOGIC_VECTOR(n DOWNTO 0)
	)
END mux_2_1;

ARCHITECTURE behavior OF mux_2_1 IS

BEGIN


	
END bahavior;