/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [5:0] _03_;
  wire [7:0] _04_;
  wire [6:0] _05_;
  reg [22:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[47] | in_data[74]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | in_data[139]);
  assign celloutsig_1_19z = ~(celloutsig_1_3z | celloutsig_1_18z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z | celloutsig_0_0z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[35]);
  assign celloutsig_0_19z = ~(celloutsig_0_6z | celloutsig_0_10z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_0z | celloutsig_1_3z));
  assign celloutsig_0_13z = ~((celloutsig_0_0z | celloutsig_0_12z[6]) & (celloutsig_0_2z | in_data[31]));
  assign celloutsig_0_25z = ~((celloutsig_0_12z[1] | _01_) & (celloutsig_0_18z | celloutsig_0_9z[4]));
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 6'h00;
    else _03_ <= { in_data[120:118], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  reg [7:0] _20_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 8'h00;
    else _20_ <= { in_data[66:64], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _04_[7:1], _00_ } = _20_;
  reg [6:0] _21_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _21_ <= 7'h00;
    else _21_ <= { in_data[72:69], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _05_[6:2], _02_, _05_[0] } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 23'h000000;
    else _06_ <= in_data[50:28];
  reg [6:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 7'h00;
    else _23_ <= { _06_[18:13], celloutsig_0_0z };
  assign { _07_[6:3], _01_, _07_[1:0] } = _23_;
  assign celloutsig_0_3z = in_data[25:11] > { in_data[13:0], celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_10z } > { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_9z[5:0], celloutsig_0_8z, celloutsig_0_8z } > { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[191:188] && in_data[129:126];
  assign celloutsig_1_7z = { _03_[2:1], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z } && in_data[180:175];
  assign celloutsig_1_8z = { _03_[5:4], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } && in_data[113:109];
  assign celloutsig_1_12z = { in_data[173:172], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_0z } && { in_data[126:123], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[57:49], celloutsig_0_3z, celloutsig_0_1z } && { in_data[10:5], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_11z = { _04_[7:1], celloutsig_0_6z, celloutsig_0_2z, _04_[7:1], _00_, _05_[6:2], _02_, _05_[0] } && { _04_[6:1], celloutsig_0_0z, _05_[6:2], _02_, _05_[0], _04_[7:1], _00_, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_31z = | { celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_32z = | { _07_[4:3], _01_, _07_[1:0] };
  assign celloutsig_1_2z = | in_data[170:168];
  assign celloutsig_1_6z = | { in_data[110:101], celloutsig_1_2z };
  assign celloutsig_1_9z = | { _03_, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_10z = | { in_data[162:160], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_11z = | { in_data[137:131], celloutsig_1_7z };
  assign celloutsig_1_14z = | { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_6z = | { in_data[60:40], celloutsig_0_3z };
  assign celloutsig_0_18z = | in_data[24:4];
  assign celloutsig_0_20z = | { celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_19z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_14z } >>> in_data[133:131];
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_3z } >>> { _04_[4:1], _00_, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[19:13], celloutsig_0_11z } >>> { _04_[5:1], _00_, celloutsig_0_5z, celloutsig_0_1z };
  assign _04_[0] = _00_;
  assign _05_[1] = _02_;
  assign _07_[2] = _01_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
