
*** Running vivado
    with args -log Arty_Z7_20_v_axi4s_vid_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty_Z7_20_v_axi4s_vid_out_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/sbobrowicz/AppData/Roaming/Xilinx/Vivado/init.tcl'
source Arty_Z7_20_v_axi4s_vid_out_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 376.313 ; gain = 166.355
INFO: [Synth 8-638] synthesizing module 'Arty_Z7_20_v_axi4s_vid_out_0_0' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_v_axi4s_vid_out_0_0/synth/Arty_Z7_20_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_coupler' (31#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:311]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_sync' (32#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:822]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5_formatter' (33#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1453]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_5' (34#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ipshared/1923/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:76]
INFO: [Synth 8-256] done synthesizing module 'Arty_Z7_20_v_axi4s_vid_out_0_0' (35#1) [c:/sam_work/git/digilent/Arty-Z7-20-base/src/bd/Arty_Z7_20/ip/Arty_Z7_20_v_axi4s_vid_out_0_0/synth/Arty_Z7_20_v_axi4s_vid_out_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:01:27 . Memory (MB): peak = 588.129 ; gain = 378.172
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:28 . Memory (MB): peak = 588.129 ; gain = 378.172
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 703.746 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 703.746 ; gain = 493.789
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:00 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:01 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 722.109 ; gain = 512.152
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 722.109 ; gain = 512.152

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |    96|
|3     |LUT2     |    61|
|4     |LUT3     |    29|
|5     |LUT4     |    57|
|6     |LUT5     |    32|
|7     |LUT6     |    57|
|8     |MUXCY    |    24|
|9     |RAMB36E1 |     3|
|10    |FDCE     |   167|
|11    |FDPE     |    27|
|12    |FDRE     |   182|
|13    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:02:02 . Memory (MB): peak = 722.109 ; gain = 512.152
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 1138.082 ; gain = 842.590
