INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:37:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 load0/data_tehb/dataReg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.590ns period=5.180ns})
  Destination:            load0/data_tehb/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.590ns period=5.180ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.180ns  (clk rise@5.180ns - clk rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.159ns (23.609%)  route 3.750ns (76.391%))
  Logic Levels:           13  (CARRY4=2 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.663 - 5.180 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1148, unset)         0.508     0.508    load0/data_tehb/clk
    SLICE_X10Y96         FDRE                                         r  load0/data_tehb/dataReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  load0/data_tehb/dataReg_reg[16]/Q
                         net (fo=1, routed)           0.410     1.172    mem_controller4/read_arbiter/data/Memory_reg[0][31][16]
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.043     1.215 r  mem_controller4/read_arbiter/data/data_tehb/Memory[0][16]_i_1/O
                         net (fo=6, routed)           0.480     1.694    buffer0/fifo/load0_dataOut[16]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.043     1.737 r  buffer0/fifo/dataReg[16]_i_1/O
                         net (fo=2, routed)           0.408     2.146    cmpi1/D[10]
    SLICE_X4Y93          LUT6 (Prop_lut6_I1_O)        0.043     2.189 r  cmpi1/Memory[2][0]_i_21/O
                         net (fo=1, routed)           0.304     2.492    cmpi1/Memory[2][0]_i_21_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.043     2.535 r  cmpi1/Memory[2][0]_i_11/O
                         net (fo=1, routed)           0.000     2.535    cmpi1/Memory[2][0]_i_11_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.781 r  cmpi1/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.781    cmpi1/Memory_reg[2][0]_i_4_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.888 r  cmpi1/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=9, routed)           0.356     3.244    buffer38/fifo/result[0]
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.122     3.366 f  buffer38/fifo/hist_loadEn_INST_0_i_6/O
                         net (fo=5, routed)           0.176     3.542    buffer18/transmitValue_reg
    SLICE_X7Y99          LUT6 (Prop_lut6_I4_O)        0.043     3.585 r  buffer18/transmitValue_i_2__17/O
                         net (fo=2, routed)           0.304     3.889    fork11/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X6Y98          LUT6 (Prop_lut6_I5_O)        0.043     3.932 r  fork11/control/generateBlocks[0].regblock/transmitValue_i_5__7/O
                         net (fo=5, routed)           0.304     4.237    buffer14/fifo/anyBlockStop_16
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.043     4.280 f  buffer14/fifo/fullReg_i_9/O
                         net (fo=1, routed)           0.170     4.450    fork9/control/generateBlocks[3].regblock/ins_ready13_out
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.043     4.493 r  fork9/control/generateBlocks[3].regblock/fullReg_i_4__0/O
                         net (fo=3, routed)           0.328     4.821    fork9/control/generateBlocks[3].regblock/transmitValue_reg_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I3_O)        0.043     4.864 r  fork9/control/generateBlocks[3].regblock/dataReg[31]_i_3/O
                         net (fo=1, routed)           0.170     5.034    mem_controller4/read_arbiter/data/anyBlockStop
    SLICE_X10Y96         LUT3 (Prop_lut3_I1_O)        0.043     5.077 r  mem_controller4/read_arbiter/data/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.340     5.417    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X10Y94         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.180     5.180 r  
                                                      0.000     5.180 r  clk (IN)
                         net (fo=1148, unset)         0.483     5.663    load0/data_tehb/clk
    SLICE_X10Y94         FDRE                                         r  load0/data_tehb/dataReg_reg[0]/C
                         clock pessimism              0.000     5.663    
                         clock uncertainty           -0.035     5.627    
    SLICE_X10Y94         FDRE (Setup_fdre_C_CE)      -0.169     5.458    load0/data_tehb/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.458    
                         arrival time                          -5.417    
  -------------------------------------------------------------------
                         slack                                  0.041    




