	(primitive_def IDELAYE2_FINEDELAY 23 37
		(pin C C input)
		(pin CE CE input)
		(pin CINVCTRL CINVCTRL input)
		(pin CNTVALUEIN4 CNTVALUEIN4 input)
		(pin CNTVALUEIN3 CNTVALUEIN3 input)
		(pin CNTVALUEIN2 CNTVALUEIN2 input)
		(pin CNTVALUEIN1 CNTVALUEIN1 input)
		(pin CNTVALUEIN0 CNTVALUEIN0 input)
		(pin CNTVALUEOUT4 CNTVALUEOUT4 output)
		(pin CNTVALUEOUT3 CNTVALUEOUT3 output)
		(pin CNTVALUEOUT2 CNTVALUEOUT2 output)
		(pin CNTVALUEOUT1 CNTVALUEOUT1 output)
		(pin CNTVALUEOUT0 CNTVALUEOUT0 output)
		(pin DATAIN DATAIN input)
		(pin DATAOUT DATAOUT output)
		(pin IDATAIN IDATAIN input)
		(pin INC INC input)
		(pin LD LD input)
		(pin LDPIPEEN LDPIPEEN input)
		(pin REGRST REGRST input)
		(pin IFDLY0 IFDLY0 input)
		(pin IFDLY1 IFDLY1 input)
		(pin IFDLY2 IFDLY2 input)
		(element IDELAYE2_FINEDELAY 23 # BEL
			(pin IFDLY2 input)
			(pin IFDLY1 input)
			(pin IFDLY0 input)
			(pin REGRST input)
			(pin LDPIPEEN input)
			(pin LD input)
			(pin INC input)
			(pin IDATAIN input)
			(pin DATAOUT output)
			(pin DATAIN input)
			(pin CNTVALUEOUT4 output)
			(pin CNTVALUEOUT3 output)
			(pin CNTVALUEOUT2 output)
			(pin CNTVALUEOUT1 output)
			(pin CNTVALUEOUT0 output)
			(pin CNTVALUEIN4 input)
			(pin CNTVALUEIN3 input)
			(pin CNTVALUEIN2 input)
			(pin CNTVALUEIN1 input)
			(pin CNTVALUEIN0 input)
			(pin CINVCTRL input)
			(pin CE input)
			(pin C input)
			(conn IDELAYE2_FINEDELAY DATAOUT ==> DATAOUT DATAOUT)
			(conn IDELAYE2_FINEDELAY CNTVALUEOUT4 ==> CNTVALUEOUT4 CNTVALUEOUT4)
			(conn IDELAYE2_FINEDELAY CNTVALUEOUT3 ==> CNTVALUEOUT3 CNTVALUEOUT3)
			(conn IDELAYE2_FINEDELAY CNTVALUEOUT2 ==> CNTVALUEOUT2 CNTVALUEOUT2)
			(conn IDELAYE2_FINEDELAY CNTVALUEOUT1 ==> CNTVALUEOUT1 CNTVALUEOUT1)
			(conn IDELAYE2_FINEDELAY CNTVALUEOUT0 ==> CNTVALUEOUT0 CNTVALUEOUT0)
			(conn IDELAYE2_FINEDELAY IFDLY2 <== IFDLY2 IFDLY2)
			(conn IDELAYE2_FINEDELAY IFDLY1 <== IFDLY1 IFDLY1)
			(conn IDELAYE2_FINEDELAY IFDLY0 <== IFDLY0 IFDLY0)
			(conn IDELAYE2_FINEDELAY REGRST <== REGRST REGRST)
			(conn IDELAYE2_FINEDELAY LDPIPEEN <== LDPIPEEN LDPIPEEN)
			(conn IDELAYE2_FINEDELAY LD <== LD LD)
			(conn IDELAYE2_FINEDELAY INC <== INC INC)
			(conn IDELAYE2_FINEDELAY IDATAIN <== IDATAININV OUT)
			(conn IDELAYE2_FINEDELAY DATAIN <== DATAININV OUT)
			(conn IDELAYE2_FINEDELAY CNTVALUEIN4 <== CNTVALUEIN4 CNTVALUEIN4)
			(conn IDELAYE2_FINEDELAY CNTVALUEIN3 <== CNTVALUEIN3 CNTVALUEIN3)
			(conn IDELAYE2_FINEDELAY CNTVALUEIN2 <== CNTVALUEIN2 CNTVALUEIN2)
			(conn IDELAYE2_FINEDELAY CNTVALUEIN1 <== CNTVALUEIN1 CNTVALUEIN1)
			(conn IDELAYE2_FINEDELAY CNTVALUEIN0 <== CNTVALUEIN0 CNTVALUEIN0)
			(conn IDELAYE2_FINEDELAY CINVCTRL <== CINVCTRL CINVCTRL)
			(conn IDELAYE2_FINEDELAY CE <== CE CE)
			(conn IDELAYE2_FINEDELAY C <== CINV OUT)
		)
		(element IFDLY2 1
			(pin IFDLY2 output)
			(conn IFDLY2 IFDLY2 ==> IDELAYE2_FINEDELAY IFDLY2)
		)
		(element IFDLY1 1
			(pin IFDLY1 output)
			(conn IFDLY1 IFDLY1 ==> IDELAYE2_FINEDELAY IFDLY1)
		)
		(element IFDLY0 1
			(pin IFDLY0 output)
			(conn IFDLY0 IFDLY0 ==> IDELAYE2_FINEDELAY IFDLY0)
		)
		(element REGRST 1
			(pin REGRST output)
			(conn REGRST REGRST ==> IDELAYE2_FINEDELAY REGRST)
		)
		(element LDPIPEEN 1
			(pin LDPIPEEN output)
			(conn LDPIPEEN LDPIPEEN ==> IDELAYE2_FINEDELAY LDPIPEEN)
		)
		(element LD 1
			(pin LD output)
			(conn LD LD ==> IDELAYE2_FINEDELAY LD)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> IDELAYE2_FINEDELAY INC)
		)
		(element IDATAININV 3
			(pin IDATAIN_B input)
			(pin IDATAIN input)
			(pin OUT output)
			(cfg IDATAIN_B IDATAIN)
			(conn IDATAININV OUT ==> IDELAYE2_FINEDELAY IDATAIN)
			(conn IDATAININV IDATAIN_B <== IDATAIN IDATAIN)
			(conn IDATAININV IDATAIN <== IDATAIN IDATAIN)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IDATAININV IDATAIN_B)
			(conn IDATAIN IDATAIN ==> IDATAININV IDATAIN)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IDELAYE2_FINEDELAY DATAOUT)
		)
		(element DATAININV 3
			(pin DATAIN_B input)
			(pin DATAIN input)
			(pin OUT output)
			(cfg DATAIN_B DATAIN)
			(conn DATAININV OUT ==> IDELAYE2_FINEDELAY DATAIN)
			(conn DATAININV DATAIN_B <== DATAIN DATAIN)
			(conn DATAININV DATAIN <== DATAIN DATAIN)
		)
		(element DATAIN 1
			(pin DATAIN output)
			(conn DATAIN DATAIN ==> DATAININV DATAIN_B)
			(conn DATAIN DATAIN ==> DATAININV DATAIN)
		)
		(element CNTVALUEOUT4 1
			(pin CNTVALUEOUT4 input)
			(conn CNTVALUEOUT4 CNTVALUEOUT4 <== IDELAYE2_FINEDELAY CNTVALUEOUT4)
		)
		(element CNTVALUEOUT3 1
			(pin CNTVALUEOUT3 input)
			(conn CNTVALUEOUT3 CNTVALUEOUT3 <== IDELAYE2_FINEDELAY CNTVALUEOUT3)
		)
		(element CNTVALUEOUT2 1
			(pin CNTVALUEOUT2 input)
			(conn CNTVALUEOUT2 CNTVALUEOUT2 <== IDELAYE2_FINEDELAY CNTVALUEOUT2)
		)
		(element CNTVALUEOUT1 1
			(pin CNTVALUEOUT1 input)
			(conn CNTVALUEOUT1 CNTVALUEOUT1 <== IDELAYE2_FINEDELAY CNTVALUEOUT1)
		)
		(element CNTVALUEOUT0 1
			(pin CNTVALUEOUT0 input)
			(conn CNTVALUEOUT0 CNTVALUEOUT0 <== IDELAYE2_FINEDELAY CNTVALUEOUT0)
		)
		(element CNTVALUEIN4 1
			(pin CNTVALUEIN4 output)
			(conn CNTVALUEIN4 CNTVALUEIN4 ==> IDELAYE2_FINEDELAY CNTVALUEIN4)
		)
		(element CNTVALUEIN3 1
			(pin CNTVALUEIN3 output)
			(conn CNTVALUEIN3 CNTVALUEIN3 ==> IDELAYE2_FINEDELAY CNTVALUEIN3)
		)
		(element CNTVALUEIN2 1
			(pin CNTVALUEIN2 output)
			(conn CNTVALUEIN2 CNTVALUEIN2 ==> IDELAYE2_FINEDELAY CNTVALUEIN2)
		)
		(element CNTVALUEIN1 1
			(pin CNTVALUEIN1 output)
			(conn CNTVALUEIN1 CNTVALUEIN1 ==> IDELAYE2_FINEDELAY CNTVALUEIN1)
		)
		(element CNTVALUEIN0 1
			(pin CNTVALUEIN0 output)
			(conn CNTVALUEIN0 CNTVALUEIN0 ==> IDELAYE2_FINEDELAY CNTVALUEIN0)
		)
		(element CINVCTRL 1
			(pin CINVCTRL output)
			(conn CINVCTRL CINVCTRL ==> IDELAYE2_FINEDELAY CINVCTRL)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> IDELAYE2_FINEDELAY CE)
		)
		(element CINV 3
			(pin C_B input)
			(pin C input)
			(pin OUT output)
			(cfg C_B C)
			(conn CINV OUT ==> IDELAYE2_FINEDELAY C)
			(conn CINV C_B <== C C)
			(conn CINV C <== C C)
		)
		(element C 1
			(pin C output)
			(conn C C ==> CINV C_B)
			(conn C C ==> CINV C)
		)
		(element SIGNAL_PATTERN 0
			(cfg DATA CLOCK)
		)
		(element PIPE_SEL 0
			(cfg FALSE TRUE)
		)
		(element IDELAY_VALUE 0
			(cfg 5 31 10 19 24 4 8 15 14 20 12 9 3 28 6 25 27 29 13 16 23 30 0 18 1 22 2 17 26 7 21 11)
		)
		(element IDELAY_TYPE 0
			(cfg VAR_LOAD_PIPE FIXED VARIABLE VAR_LOAD)
		)
		(element HIGH_PERFORMANCE_MODE 0
			(cfg FALSE TRUE)
		)
		(element DELAY_SRC 0
			(cfg IDATAIN DATAIN)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element CINVCTRL_SEL 0
			(cfg FALSE TRUE)
		)
		(element FINEDELAY 0
			(cfg BYPASS ADD_DLY)
		)
		(element _ROUTETHROUGH-IDATAIN-DATAOUT 2
			(pin IDATAIN input)
			(pin DATAOUT output)
		)
	)