v1
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1|wire_pll7_clk[0],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_st,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|packet_in_progress,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_instruction_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[1][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_unsigned_lo_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_cmp_result,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rvalid0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|t_dav,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|i_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|wait_for_one_post_bret_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|hbreak_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|hbreak_enabled,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_status_reg_pie,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ipending_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ipending_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ipending_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_dst_regnum[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_dst_regnum[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_dst_regnum[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_dst_regnum[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_dst_regnum[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_ld,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_wr_dst_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_retaddr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|F_pc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_jmp_direct,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_valid_from_R,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_src_imm5_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_src2_use_imm,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_force_src2_zero,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_hi_imm16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_005|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:eth_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|av_waitrequest,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_csr_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_read_is_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:test_pattern_st_gen_command_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|WiPhase_top_level_mm_interconnect_0_cmd_mux_005:cmd_mux_007|saved_grant[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sample_pll_pll_slave_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator|end_begintransfer,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_onchip_s1_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_onchip_s1_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_v2_debug_mem_slave_agent_rsp_fifo|mem[0][74],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_new_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|wait_latency_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator|read_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_read,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem_used[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|read_latency_shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_rot,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_br_cmp,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_rd_ctl_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_logic,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_logic_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_logic_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_alu_sub,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|wait_latency_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_v2_data_master_translator|write_accepted,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_write,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_spi_control_port_agent_rsp_fifo|mem_used[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|state[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|state[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|state[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|slowcount[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_primed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|wr_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|SCLK_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|SSO_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|delayCounter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|transmitting,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|internal_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte2_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte1_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_alu_result[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_shift_rot_result[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data1_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data0_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_data0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|data2_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_data[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|a_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|state_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|a_empty[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|state_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|a_empty[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0|a_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|out_valid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|wr_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter_001:avalon_st_adapter_001|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0|WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo:WiPhase_top_level_avalon_st_adapter_001_timing_adapter_0_fifo|rd_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_startofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|sop_register,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_empty[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_startofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_holding_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|control_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|control_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_ignore_ready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|woverflow,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_empty[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|out_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_is_running,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|force_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_rd_strobe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|jupdate2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|jupdate1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|write2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|write1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|rx_holding_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|control_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|rvalid,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|counter_snapshot[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_h_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|period_l_register[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|spi_slave_select_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|endofpacketvalue_reg[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|pfdena_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|prev_reset,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:rd_ptr_count|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|fifo_wr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|t_ena,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|delayed_unxcounter_is_zeroxx0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iTRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iROE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|EOP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|RRDY,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iRRDY_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iEOP_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iTOE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|ROE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|iE_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|TOE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|t_pause,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_w:the_WiPhase_top_level_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|cntr_6o7:count_usedw|counter_reg_bit[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|read_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte3_data[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|readdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|ac,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|data_to_cpu[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_shift_logical,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_rot_right,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|a_endofpacket,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_d1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_register[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|in_ready_d1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_d1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_avalon_st_adapter:avalon_st_adapter|WiPhase_top_level_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|state_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|csr_throttle[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_invert_arith_src_msb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src2[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|E_src1[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_compare_op[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_compare_op[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sample_pll_pll_slave_translator|av_readdata_pre[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rst2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|read2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|read1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|r_ena1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|r_val,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|alt_jtag_atlantic:WiPhase_top_level_jtag_uart_alt_jtag_atlantic|rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|WiPhase_top_level_jtag_uart_scfifo_r:the_WiPhase_top_level_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|a_fefifo_7cf:fifo_state|b_full,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|tx_holding_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_writedata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|d_byteenable[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_single_step_mode,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_wrctl_inst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_bstatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_estatus_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|control_register[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_timer:timer|timeout_occurred,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_spi:spi|irq_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|WiPhase_top_level_cpu_v2_cpu_nios2_oci:the_WiPhase_top_level_cpu_v2_cpu_nios2_oci|WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg:the_WiPhase_top_level_cpu_v2_cpu_nios2_avalon_reg|oci_ienable[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|fifo_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|pause_irq,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|ien_AF,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|ien_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_jtag_uart:jtag_uart|fifo_AE,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_ienable_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_ld_signed,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_csr_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:test_pattern_st_gen_command_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_spi_control_port_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|W_control_rd_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_byte0_data[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_break,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_exception,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_br_uncond,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|R_ctrl_uncond_cti_non_br,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_aligning_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_align_cycle[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_align_cycle[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|av_ld_waiting_for_data,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_cpu_v2:cpu_v2|WiPhase_top_level_cpu_v2_cpu:cpu|D_iw[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,WiPhase_top_level:u1|WiPhase_top_level_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_v2_debug_mem_slave_translator|av_readdata_pre[13],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|altera_reset_controller:rst_controller|r_sync_rst,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_writeenable,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_channel,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[3],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[5],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[6],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[7],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[8],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[9],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[11],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[12],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[13],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[14],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[15],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[1],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[0],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[2],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|fifo_in_segment_size[10],Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_test_pattern_st_gen:test_pattern_st_gen|internal_reset_n,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,WiPhase_top_level:u1|WiPhase_top_level_eth:eth|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[18],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,C10_CLK50M,WiPhase_top_level:u1|WiPhase_top_level_sample_pll:sample_pll|WiPhase_top_level_sample_pll_altpll_mtd2:sd1|wire_pll7_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,C10_CLK50M,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ENET_CLK_125M,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,ENET_RG_RXCLK,Global Clock,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,5 I/O(s) were assigned a toggle rate,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,5 I/O(s) were assigned a toggle rate,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,46;4;46;0;0;52;46;0;52;52;0;11;0;0;10;0;11;10;0;0;0;11;0;0;0;0;0;52;40;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,6;48;6;52;52;0;6;52;0;0;52;41;52;52;42;52;41;42;52;52;52;41;52;52;52;52;52;0;12;52,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,ENET_INT,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_MDC,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXCTL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXD0,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXD1,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXD2,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_RG_TXD3,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_adc_cs_pin,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_vga_cs_pin,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_dac_cs_pin,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_mosi_pin,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_sclk_pin,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,USER_LED[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,USER_LED[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,USER_LED[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,USER_LED[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sample_pll_out,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_fclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_lclk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d1a,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d1b,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d2a,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d2b,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d3a,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d3b,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d4a,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d4b,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,ENET_MDIO,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,C10_CLK50M,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_CLK_125M,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXCLK,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXCTL,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXD0,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXD3,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXD2,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ENET_RG_RXD1,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sample_pll_out(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_fclk(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_lclk(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d1a(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d1b(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d2a(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d2b(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d3a(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d3b(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d4a(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,hmcad1511_d4b(n),Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,14,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,16,
