v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 780 -960 900 -960 { lab=Q}
N 780 -690 900 -690 { lab=Qn}
N 490 -970 700 -970 { lab=#net1}
N 490 -680 700 -680 { lab=#net2}
N 670 -700 700 -700 { lab=Q}
N 670 -760 670 -700 { lab=Q}
N 670 -760 850 -920 { lab=Q}
N 850 -960 850 -920 { lab=Q}
N 670 -950 700 -950 { lab=Qn}
N 670 -950 670 -890 { lab=Qn}
N 670 -890 850 -760 { lab=Qn}
N 850 -760 850 -690 { lab=Qn}
N 380 -690 410 -690 { lab=#net1}
N 380 -730 380 -690 { lab=#net1}
N 380 -730 520 -930 { lab=#net1}
N 520 -970 520 -930 { lab=#net1}
N 380 -1140 410 -1140 { lab=#net1}
N 380 -1140 380 -1090 { lab=#net1}
N 380 -1090 520 -1000 { lab=#net1}
N 520 -1000 520 -970 { lab=#net1}
N 380 -980 410 -980 { lab=#net3}
N 380 -1020 380 -980 { lab=#net3}
N 380 -1020 520 -1120 { lab=#net3}
N 520 -1150 520 -1120 { lab=#net3}
N 490 -1150 520 -1150 { lab=#net3}
N 210 -450 410 -450 { lab=D}
N 380 -670 380 -600 { lab=#net4}
N 380 -670 410 -670 { lab=#net4}
N 270 -1160 410 -1160 { lab=#net5}
N 230 -800 240 -800 { lab=CLK}
N 240 -960 410 -960 { lab=CLK}
N 240 -960 240 -800 { lab=CLK}
N 240 -800 240 -610 { lab=CLK}
N 240 -610 300 -610 { lab=CLK}
N 270 -590 300 -590 { lab=#net5}
N 270 -1160 270 -590 { lab=#net5}
N 270 -590 270 -520 { lab=#net5}
N 270 -520 520 -520 { lab=#net5}
N 520 -520 520 -460 { lab=#net5}
N 490 -460 520 -460 { lab=#net5}
N 380 -470 410 -470 { lab=#net2}
N 380 -500 380 -470 { lab=#net2}
N 380 -500 520 -650 { lab=#net2}
N 520 -680 520 -650 { lab=#net2}
C {devices/ipin.sym} 210 -450 0 0 {name=p3 lab=D}
C {devices/iopin.sym} 230 -800 2 0 {name=p7 lab=CLK}
C {madvlsi/vdd.sym} 440 -1000 0 0 {name=l3 lab=VDD}
C {madvlsi/vdd.sym} 440 -710 0 0 {name=l4 lab=VDD}
C {madvlsi/gnd.sym} 440 -940 0 0 {name=l5 lab=GND}
C {madvlsi/gnd.sym} 440 -650 0 0 {name=l6 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 370 -970 0 0 {name=X2}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 370 -680 0 0 {name=X3}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 660 -690 0 0 {name=X4}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 660 -960 0 0 {name=X5}
C {madvlsi/vdd.sym} 730 -990 0 0 {name=l7 lab=VDD}
C {madvlsi/gnd.sym} 730 -930 0 0 {name=l8 lab=GND}
C {madvlsi/vdd.sym} 730 -720 0 0 {name=l9 lab=VDD}
C {madvlsi/gnd.sym} 730 -660 0 0 {name=l10 lab=GND}
C {devices/opin.sym} 900 -690 0 0 {name=p1 lab=Qn}
C {devices/opin.sym} 900 -960 0 0 {name=p2 lab=Q}
C {madvlsi/vdd.sym} 330 -630 0 0 {name=l1 lab=VDD}
C {madvlsi/gnd.sym} 330 -570 0 0 {name=l2 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 260 -600 0 0 {name=X1}
C {madvlsi/vdd.sym} 440 -1180 0 0 {name=l11 lab=VDD}
C {madvlsi/gnd.sym} 440 -1120 0 0 {name=l12 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 370 -1150 0 0 {name=X6}
C {madvlsi/vdd.sym} 440 -490 0 0 {name=l13 lab=VDD}
C {madvlsi/gnd.sym} 440 -430 0 0 {name=l14 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/nand2.sym} 370 -460 0 0 {name=X7}
