xpm_cdc.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/hdl/verilog"incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/synth"
xpm_memory.sv,systemverilog,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/hdl/verilog"incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/synth"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/hdl/verilog"incdir="../../../../ibert_ultrascale_gth_0_ex.gen/sources_1/ip/ibert_ultrascale_gth_0/synth"
glbl.v,Verilog,xil_defaultlib,glbl.v
