// Seed: 3092085236
module module_0;
  assign module_2._id_3 = 0;
  logic id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    output logic id_2
);
  always @* begin : LABEL_0
    id_2 <= id_0 | 1'b0;
  end
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd17,
    parameter id_3 = 32'd61
) (
    input supply1 _id_0
    , id_5,
    output tri0 id_1,
    input supply0 id_2,
    output uwire _id_3
);
  assign id_5 = id_0;
  logic [1 : id_0] id_6[id_3 : -1];
  module_0 modCall_1 ();
endmodule
