#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002669c29a080 .scope module, "alu_test" "alu_test" 2 3;
 .timescale -9 -12;
v000002669c2cb650_0 .net "c", 31 0, L_000002669c2d1660;  1 drivers
v000002669c2cbab0_0 .net "flags", 2 0, L_000002669c2cad90;  1 drivers
v000002669c2cb6f0_0 .var "gr1", 31 0;
v000002669c2caed0_0 .var "gr2", 31 0;
v000002669c2cbc90_0 .var "i_datain", 31 0;
S_000002669c29a210 .scope module, "testalu" "alu" 2 13, 3 1 0, S_000002669c29a080;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_datain";
    .port_info 1 /INPUT 32 "gr1";
    .port_info 2 /INPUT 32 "gr2";
    .port_info 3 /OUTPUT 32 "c";
    .port_info 4 /OUTPUT 3 "flags";
L_000002669c2d1660 .functor BUFZ 32, v000002669c2cb510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002669c2cbbf0_0 .net "c", 31 0, L_000002669c2d1660;  alias, 1 drivers
v000002669c2cb010_0 .net "flags", 2 0, L_000002669c2cad90;  alias, 1 drivers
v000002669c2cb1f0_0 .var "func", 5 0;
v000002669c2cb3d0_0 .net "gr1", 31 0, v000002669c2cb6f0_0;  1 drivers
v000002669c2cb970_0 .net "gr2", 31 0, v000002669c2caed0_0;  1 drivers
v000002669c2cb150_0 .net "i_datain", 31 0, v000002669c2cbc90_0;  1 drivers
v000002669c2cb830_0 .var "imm", 31 0;
v000002669c2cb5b0_0 .var "negative", 0 0;
v000002669c2cb790_0 .var "opcode", 5 0;
v000002669c2cb0b0_0 .var "overflow", 0 0;
v000002669c2cb8d0_0 .var "ovf", 0 0;
v000002669c2cba10_0 .var/s "reg_A", 31 0;
v000002669c2cae30_0 .var/s "reg_B", 31 0;
v000002669c2cb510_0 .var/s "reg_C", 31 0;
v000002669c2cb290_0 .var "shamt", 4 0;
v000002669c2cb470_0 .var "unsigned_reg_A", 31 0;
v000002669c2cb330_0 .var "unsigned_reg_B", 31 0;
v000002669c2cbb50_0 .var "zero", 0 0;
E_000002669c26ceb0 .event anyedge, v000002669c2cb970_0, v000002669c2cb3d0_0, v000002669c2cb150_0;
L_000002669c2cad90 .concat [ 1 1 1 0], v000002669c2cb0b0_0, v000002669c2cb5b0_0, v000002669c2cbb50_0;
    .scope S_000002669c29a210;
T_0 ;
    %wait E_000002669c26ceb0;
    %load/vec4 v000002669c2cb3d0_0;
    %store/vec4 v000002669c2cba10_0, 0, 32;
    %load/vec4 v000002669c2cb3d0_0;
    %store/vec4 v000002669c2cb470_0, 0, 32;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 6, 26, 6;
    %store/vec4 v000002669c2cb790_0, 0, 6;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000002669c2cb1f0_0, 0, 6;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 5, 6, 4;
    %store/vec4 v000002669c2cb290_0, 0, 5;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002669c2cb830_0, 0, 32;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cba10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002669c2cae30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cae30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %store/vec4 v000002669c2cb8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %load/vec4 v000002669c2cb8d0_0;
    %load/vec4 v000002669c2cb510_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cb330_0, 0, 32;
    %load/vec4 v000002669c2cb470_0;
    %load/vec4 v000002669c2cb330_0;
    %add;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cba10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002669c2cae30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cae30_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %split/vec4 32;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %store/vec4 v000002669c2cb8d0_0, 0, 1;
    %load/vec4 v000002669c2cb8d0_0;
    %load/vec4 v000002669c2cb510_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cb330_0, 0, 32;
    %load/vec4 v000002669c2cb470_0;
    %load/vec4 v000002669c2cb330_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %and;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 39, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %or;
    %inv;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %or;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_0.16, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %xor;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_0.18, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.20, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.21, 8;
T_0.20 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.21, 8;
 ; End of false expr.
    %blend;
T_0.21;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.19;
T_0.18 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.22, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cb330_0, 0, 32;
    %load/vec4 v000002669c2cb470_0;
    %load/vec4 v000002669c2cb330_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.25, 8;
T_0.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.25, 8;
 ; End of false expr.
    %blend;
T_0.25;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.26, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002669c2cb290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.27;
T_0.26 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.28, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.29;
T_0.28 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.30, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002669c2cb290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 6, 0, 6;
    %jmp/0xz  T_0.32, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_0.34, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000002669c2cb290_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v000002669c2cb1f0_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
T_0.36 ;
T_0.35 ;
T_0.33 ;
T_0.31 ;
T_0.29 ;
T_0.27 ;
T_0.23 ;
T_0.19 ;
T_0.17 ;
T_0.15 ;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.38, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.41, 8;
T_0.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.41, 8;
 ; End of false expr.
    %blend;
T_0.41;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.39;
T_0.38 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_0.42, 4;
    %load/vec4 v000002669c2cb970_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.44, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.45, 8;
T_0.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.45, 8;
 ; End of false expr.
    %blend;
T_0.45;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.43;
T_0.42 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.46, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cba10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002669c2cae30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000002669c2cae30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %split/vec4 32;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %store/vec4 v000002669c2cb8d0_0, 0, 1;
    %load/vec4 v000002669c2cb8d0_0;
    %load/vec4 v000002669c2cb510_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %jmp T_0.47;
T_0.46 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 9, 0, 6;
    %jmp/0xz  T_0.48, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cb330_0, 0, 32;
    %load/vec4 v000002669c2cb470_0;
    %load/vec4 v000002669c2cb330_0;
    %add;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.49;
T_0.48 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.50, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000002669c2cb150_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002669c2cb830_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_0.52, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %and;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_0.54, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %or;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %jmp T_0.55;
T_0.54 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_0.56, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %xor;
    %store/vec4 v000002669c2cb510_0, 0, 32;
T_0.56 ;
T_0.55 ;
T_0.53 ;
    %jmp T_0.51;
T_0.50 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_0.58, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.61, 8;
T_0.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.61, 8;
 ; End of false expr.
    %blend;
T_0.61;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_0.62, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cb330_0, 0, 32;
    %load/vec4 v000002669c2cb470_0;
    %load/vec4 v000002669c2cb330_0;
    %sub;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %load/vec4 v000002669c2cb510_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_0.64, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.65, 8;
T_0.64 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.65, 8;
 ; End of false expr.
    %blend;
T_0.65;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.66, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %add;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %load/vec4 v000002669c2cb790_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.68, 4;
    %load/vec4 v000002669c2cb830_0;
    %store/vec4 v000002669c2cae30_0, 0, 32;
    %load/vec4 v000002669c2cba10_0;
    %load/vec4 v000002669c2cae30_0;
    %add;
    %store/vec4 v000002669c2cb510_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cbb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002669c2cb0b0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %vpi_call 3 275 "$display", "Unsupported instructions or invalid input" {0 0 0};
T_0.69 ;
T_0.67 ;
T_0.63 ;
T_0.59 ;
T_0.51 ;
T_0.49 ;
T_0.47 ;
T_0.43 ;
T_0.39 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002669c29a080;
T_1 ;
    %vpi_call 2 18 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %vpi_call 2 19 "$monitor", "   %h:%h: %h :%h:%h:%h:%h:%h:%h:%b", v000002669c2cbc90_0, v000002669c2cb790_0, v000002669c2cb1f0_0, v000002669c2cb6f0_0, v000002669c2caed0_0, v000002669c2cb650_0, v000002669c2cba10_0, v000002669c2cae30_0, v000002669c2cb510_0, v000002669c2cb010_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 26 "$display", "add" {0 0 0};
    %vpi_call 2 27 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097184, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 539000864, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 36 "$display", "addi" {0 0 0};
    %vpi_call 2 37 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 538968098, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 46 "$display", "addu" {0 0 0};
    %vpi_call 2 47 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097185, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 606109728, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 56 "$display", "addiu" {0 0 0};
    %vpi_call 2 57 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 606109728, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097186, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4026531933, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 66 "$display", "sub" {0 0 0};
    %vpi_call 2 67 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097186, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097187, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 76 "$display", "subu" {0 0 0};
    %vpi_call 2 77 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097187, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1879048285, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097188, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 86 "$display", "and" {0 0 0};
    %vpi_call 2 87 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097188, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2156920832, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 9437234, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 807436320, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 96 "$display", "andi" {0 0 0};
    %vpi_call 2 97 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 807436320, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097191, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 106 "$display", "nor" {0 0 0};
    %vpi_call 2 107 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097191, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097189, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4229955584, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 116 "$display", "or" {0 0 0};
    %vpi_call 2 117 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097189, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 874545184, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 126 "$display", "ori" {0 0 0};
    %vpi_call 2 127 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 874545184, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097190, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 136 "$display", "xor" {0 0 0};
    %vpi_call 2 137 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097190, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 941654048, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 146 "$display", "xori" {0 0 0};
    %vpi_call 2 147 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 941654048, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 270565408, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 156 "$display", "beq" {0 0 0};
    %vpi_call 2 157 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 270565408, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 337674272, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 166 "$display", "bne" {0 0 0};
    %vpi_call 2 167 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 337674272, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097194, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 176 "$display", "slt" {0 0 0};
    %vpi_call 2 177 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097194, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 673218592, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 186 "$display", "slti" {0 0 0};
    %vpi_call 2 187 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 673218592, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 740294688, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 196 "$display", "stliu" {0 0 0};
    %vpi_call 2 197 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 740294672, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097195, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 206 "$display", "sltu" {0 0 0};
    %vpi_call 2 207 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097195, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483648, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2350940192, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 216 "$display", "lw" {0 0 0};
    %vpi_call 2 217 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2350940192, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2887811104, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 226 "$display", "sw" {0 0 0};
    %vpi_call 2 227 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2887811104, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 2147483680, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 2147483649, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097216, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4229955584, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 236 "$display", "sll" {0 0 0};
    %vpi_call 2 237 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097152, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097156, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 246 "$display", "sllv" {0 0 0};
    %vpi_call 2 247 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097156, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097218, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4229955584, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 256 "$display", "srl" {0 0 0};
    %vpi_call 2 257 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097154, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097158, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 266 "$display", "srlv" {0 0 0};
    %vpi_call 2 267 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097158, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097219, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 4229955584, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 276 "$display", "sra" {0 0 0};
    %vpi_call 2 277 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097219, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 1073741824, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2097158, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 50, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %vpi_call 2 286 "$display", "srav" {0 0 0};
    %vpi_call 2 287 "$display", "instruction:op:func:  gr1   :  gr2   :   c    : reg_A  : reg_B  : reg_C  : flags  " {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 2097158, 0, 32;
    %assign/vec4 v000002669c2cbc90_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002669c2cb6f0_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v000002669c2caed0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 293 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_ALU.v";
    "ALU.v";
