<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Basic Verilog Usage" />
<meta name="abstract" content="Basic Verilog usage include the steps of compiling, optimizing, loading, and simulating." />
<meta name="description" content="Basic Verilog usage include the steps of compiling, optimizing, loading, and simulating." />
<meta name="prodname" content="Questa SIM User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_user" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="5.3" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM User's Manual" />
<meta name="CSHelp" content="none" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id4f48a931-1276-44bd-aee3-42c012249c44" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Basic Verilog Usage</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Basic Verilog Usage" />
<meta name="attributes" content="product.version.2020.4,sort.order.020,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id4f48a931-1276-44bd-aee3-42c012249c44">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Basic
Verilog Usage</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">Basic
Verilog usage include the steps of compiling, optimizing, loading,
and simulating. </span>
</div>
<p class="p">Generally
you perform the steps in the following order:</p>
<ol class="ol"><li class="li" id="id4f48a931-1276-44bd-aee3-42c012249c44__idfdd26926-54c5-4922-a0a1-2a3eb47de4ca"><p class="p">Compile your Verilog
code into one or more libraries with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vlog', 'questa_sim_ref'); return false;">vlog</a> command.
See <a class="xref fm:HeadingOnly" href="Contain_VerilogCompilation_idf8387217.html#idf8387217-5df7-4f0b-8b19-a12cc4d70270__Contain_VerilogCompilation_idf8387217.xml#idf8387217-5df7-4f0b-8b19-a12cc4d70270" title="Compiling your Verilog design for the first time is a two-step process.">Verilog Compilation</a> for details.</p>
</li>
<li class="li" id="id4f48a931-1276-44bd-aee3-42c012249c44__idf436eb66-27c4-470a-99bf-d9e23e53eec5"><p class="p">(Optional) Elaborate
and optimize your design with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vopt', 'questa_sim_ref'); return false;">vopt</a> command.
For more information, refer to Chapter <a class="xref fm:NumberOnly" href="MGCChap_OptimizingDesignsVopt_id37377122.html#id37377122-87b1-403e-b48c-1f2b0dc53155__MGCChap_OptimizingDesignsVopt_id37377122.xml#id37377122-87b1-403e-b48c-1f2b0dc53155" title="Questa SIM, by default, performs built-in optimizations on your design to maximize simulator performance.">Optimizing Designs with vopt</a>, <a class="xref fm:HeadingOnly" href="MGCChap_OptimizingDesignsVopt_id37377122.html#id37377122-87b1-403e-b48c-1f2b0dc53155__MGCChap_OptimizingDesignsVopt_id37377122.xml#id37377122-87b1-403e-b48c-1f2b0dc53155" title="Questa SIM, by default, performs built-in optimizations on your design to maximize simulator performance.">Optimizing Designs with vopt</a> and <a class="xref fm:HeadingOnly" href="Contain_OptimizationConsiderationsVerilogDesigns_id479945ee.html#id479945ee-4eec-48bb-81e3-7e5f763af67d__Contain_OptimizationConsiderationsVerilogDesigns_id479945ee.xml#id479945ee-4eec-48bb-81e3-7e5f763af67d" title="The optimization considerations for Verilog designs include design object visibility, standard delay formating, event ordering, timing checks, handling pre-compiled libraries, and reporting for gate-level optimizations.">Optimization Considerations for Verilog Designs</a>.</p>
</li>
<li class="li" id="id4f48a931-1276-44bd-aee3-42c012249c44__id3264fb5d-6656-4bd7-a327-0822c427e073"><p class="p">Load your design with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command.
Refer to <a class="xref fm:HeadingOnly" href="Contain_VerilogSimulation_idc8760065.html#idc8760065-39cf-4738-b39b-24dc4d054d09__Contain_VerilogSimulation_idc8760065.xml#idc8760065-39cf-4738-b39b-24dc4d054d09" title="A Verilog design is ready for simulation after you compile it with vlog and, if desired, you optimize it with vopt. You can then invoke the simulator with the names of the top-level modules (many designs contain only one top-level module) or the name(s) you assigned to the optimized version(s) of the design.">Verilog Simulation</a>.</p>
</li>
<li class="li" id="id4f48a931-1276-44bd-aee3-42c012249c44__id8ff0eba8-10cf-4bae-8104-70615d596b83"><p class="p">Simulate the loaded design and debug
as needed.</p>
</li>
</ol>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogCompilation_idf8387217.html" title="Compiling your Verilog design for the first time is a two-step process.">Verilog Compilation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_InitializingEnumVariables_id802ec0dc.html" title="By default, to initialize enum variables Questa SIM uses the default value of the base type instead of the leftmost value. ">Initializing enum Variables</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_IncrementalCompilation_idced67e63.html" title="Questa SIM supports incremental compilation of Verilog designs—there is no requirement to compile an entire design in one invocation of the compiler.">Incremental Compilation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_LibraryUsage_id6e816de3.html" title="You must compile all modules and UDPs in a Verilog design into one or more libraries. One library is usually sufficient for a simple design, but you may want to organize your modules into various libraries for a complex design. If your design uses different modules having the same name, then you need to put those modules in different libraries because design unit names must be unique within a library.">Library Usage</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_SystemverilogMultiFileCompilation_idc88dfd63.html" title="Questa SIM allows you to compile multiple SystemVerilog files at a time.">SystemVerilog Multi-File Compilation</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogXlCompatibleCompilerArguments_id05d47f11.html" title="The Verilog compiler supports arguments that are equivalent to Verilog-XL arguments, simplifying the porting of a design to Questa SIM. ">Verilog-XL Compatible Compiler Arguments</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogConfigurations_ide586518a.html" title="The Verilog 2001 specification added support for configurations. Configurations specify how a design is “assembled” during the elaboration phase of simulation. A configuration consists of two pieces: the library mapping and the configuration itself. Library mapping is used at compile time to determine into which libraries the source files are to be compiled. ">Verilog Configurations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_VerilogGenerateStatements_idecc08195.html" title="Questa SIM implements the rules for generate statements adopted for Verilog 2005. Most of the 2005 rules are backwards compatible, but there is one key difference related to name visibility. ">Verilog Generate Statements</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Contain_InitializingRegistersMemories_id288d85aa.html" title="For Verilog designs, you can initialize registers and memories with specific values or randomly generated values. ">Initializing Registers and Memories</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_VerilogSystemverilogSimulation_ide0ef3c7a.html" title="Introduction to the process of compiling and simulating Verilog and SystemVerilog designs with Questa SIM.">Verilog and SystemVerilog Simulation</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_user"
                DocTitle = "Questa® SIM User's Manual"
                PageTitle = "Basic Verilog Usage"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_BasicVerilogUsage_id4f48a931.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM User's Manual Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>